# Fault Handling and Watchdog Protection - Progressive Reconstruction Guide

## Day 4: Fault Handling and Watchdog Protection

**Target Time:** 4 hours (2.5 hours morning + 1.5 hours afternoon)  
**Difficulty:** Advanced  
**Prerequisites:** I2C driver, TMPHM module, LWL logging (Days 1-3 completed)

---

## Overview

On Day 4, you'll build two critical reliability modules:

1. **Fault Module** - Handles crashes gracefully, collects diagnostic data, and performs safe recovery
2. **Watchdog Module** - Prevents system hangs and ensures critical work completes on time

**Why Essential:**
- Embedded systems crash in the field (environmental issues, bugs, hardware faults)
- You can't debug a deployed system with a debugger
- Watchdogs are the "last line of defense" against hangs and stuck loops
- Diagnostic data collection is your only clue about what went wrong

**Key Concepts:**
- Panic mode operation (minimal, safe state)
- Exception handling (ARM Cortex-M fault exceptions)
- Software vs hardware watchdogs
- Non-init RAM (surviving resets)
- MPU-based stack protection

---

## Essential Patterns Used in These Modules

Review these patterns before starting:

### **Pattern 1: State Machine Skeleton** (from Progressive_Reconstruction.md)
You'll use this for the watchdogs' periodic check mechanism.

### **Pattern 3: Periodic Timer with Callback** (from Progressive_Reconstruction.md)
Watchdog module uses a timer to periodically check software watchdogs.

### **Pattern 4: Error Handling with Resource Cleanup** (from Progressive_Reconstruction.md)
Panic mode must be extremely careful about resource management.

### **Pattern 9: Module Initialization Sequence** (from Progressive_Reconstruction.md)
Both modules follow standard init/start pattern.

### **NEW Pattern: No-Init Variables** (Watchdog-specific)
Variables that survive resets using special linker section:

```c
// In linker script: Add section after .bss
.no.init.vars (NOLOAD) :
{
  . = ALIGN(4);
  *(.no.init.vars)
  . = ALIGN(4);
} >RAM

// In code:
struct wdg_no_init_vars {
    uint32_t magic;
    uint32_t consec_failed_init_ctr;
    uint32_t check;
} no_init_vars __attribute__((section (".no.init.vars")));
```

**Key:** Variables in this section are NOT initialized by startup code, preserving values across resets!

---

## Phase 0: Big Picture First (1 hour) - CRITICAL!

### Study Activities

**1. Read entire fault.c (30 min)**
- Don't try to memorize
- Focus on understanding the panic mode flow
- Note how diagnostic data is collected
- Understand the relationship between fault types and handlers

**2. Read entire wdg.c (20 min)**
- Understand the software watchdog array concept
- Note the timer callback checking all watchdogs
- See how hardware watchdog feeds the software
- Note the no-init variables for initialization tracking

**3. Draw Architecture Diagrams (10 min)**

**Fault Module Flow:**
```
[Fault Detected] ‚Üí [Enter Panic Mode]
                           ‚Üì
                    [Disable Interrupts]
                           ‚Üì
                    [Reset Stack Pointer]
                           ‚Üì
                    [Disable MPU]
                           ‚Üì
                    [Collect Diagnostic Data]
                           ‚Üì
                    [Write to Flash]
                           ‚Üì
                    [Write to Console]
                           ‚Üì
                    [Reset MCU]
```

**Watchdog Hierarchy:**
```
[Application Software]
        ‚Üì feeds
[Software Watchdogs] (multiple, one per critical task)
        ‚Üì if all OK
[Hardware Watchdog Timer]
        ‚Üì if timeout
[Fault Module] ‚Üí [Panic Mode]
```

### Deliverable
You can explain:
- "What happens when a fault occurs? (panic mode ‚Üí collect data ‚Üí reset)"
- "How do software and hardware watchdogs work together? (software checks work, hardware checks software)"
- "Why do we need no-init variables? (track initialization failures across resets)"

---

## Phase 1: Watchdog Module (1.5 hours)

**Why start with watchdog?** It's simpler, and the fault module depends on it.

---

### Function 1: wdg_init() - Why Essential?

**Purpose:** Initialize the watchdog module state

**Why Essential:**
- Clears state structure (standard pattern)
- No dependencies on other modules at this stage

**What You Need to Fill In:**

```c
int32_t wdg_init(struct wdg_cfg* cfg)
{
    // Question: What's the first thing to do with state?
    // Hint: Look at Pattern 9 - Module Initialization
    // Think: Clean slate for all state
    
    memset(???, 0, sizeof(???));
    
    return 0;
}
```

**Guiding Questions:**

1. **Which structure needs clearing?** `state` or `cfg`?
   - Hint: `state` holds module state, `cfg` is just config passed in
   - Why: Need to clear runtime state, not configuration

**Build Checkpoint:**
- [ ] Does it compile?
- [ ] Can you explain what memset does here?
- [ ] When ready: Move to Function 2

---

### Function 2: wdg_start() - Why Essential?

**Purpose:** Register console commands and start the periodic watchdog checker timer

**Why Essential:**
- Without the timer, watchdogs are never checked
- Console commands allow testing and debugging
- Timer callback is the heart of watchdog checking

**What You Need to Fill In:**

```c
int32_t wdg_start(void)
{
    int32_t rc;
    
    // Question 1: Register console commands
    // Hint: Look at previous modules (i2c, tmphm) for pattern
    // Think: cmd_register() with cmd_info
    rc = ???(&cmd_info);
    if (rc < 0) {
        log_error("wdg_start: cmd error %d\n", rc);
        goto exit;
    }
    
    // Question 2: Get a periodic timer
    // Hint: Pattern 3 - Periodic Timer with Callback
    // Think: Timer fires every CONFIG_WDG_RUN_CHECK_MS, calls wdg_tmr_cb
    rc = tmr_inst_get_cb(???, wdg_tmr_cb, 0);
    if (rc < 0) {
        log_error("wdg_start: tmr error %d\n", rc);
        goto exit;
    }

exit:
    return rc;
}
```

**Guiding Questions:**

1. **What function registers commands?** Look at cmd.h for the API
   - Why: All modules follow this pattern for console interface

2. **Which function gets a periodic timer?** Look at Pattern 3
   - Why: Watchdogs must be checked periodically (every 10ms typically)

3. **What is CONFIG_WDG_RUN_CHECK_MS?** Hint: Check config.h
   - Why: Determines how often we check if watchdogs have timed out

**Build Checkpoint:**
- [ ] Does it compile?
- [ ] Can you explain why we need the timer?
- [ ] When ready: Move to Function 3

---

### Function 3: wdg_register() - Why Essential?

**Purpose:** Register a client's software watchdog with a timeout period

**Why Essential:**
- Allows any module to request watchdog protection
- Simple runtime registration (no hard dependencies)
- Sets initial feed time to "now" (so client has full timeout period)

**What You Need to Fill In:**

```c
int32_t wdg_register(uint32_t wdg_id, uint32_t period_ms)
{
    struct soft_wdg* soft_wdg;
    
    // Question 1: Validate watchdog ID
    // Hint: Can't exceed CONFIG_WDG_NUM_WDGS
    // Think: Array bounds check
    if (wdg_id >= ???)
        return MOD_ERR_ARG;
    
    // Question 2: Get pointer to this watchdog's state
    // Hint: Array access using wdg_id
    soft_wdg = &state.soft_wdgs[???];
    
    // Question 3: Initialize the watchdog
    // Hint: Need to set two fields: period and last_feed_time
    // Think: period is the timeout, last_feed_time starts at "now"
    soft_wdg->last_feed_time_ms = ???;
    soft_wdg->period_ms = ???;
    
    return 0;
}
```

**Guiding Questions:**

1. **How do you get the current time in milliseconds?** Look at tmr.h
   - Why: Need to record when registration happened (now = feed time)

2. **What do the two fields mean?**
   - `period_ms`: How long client has to feed before timeout
   - `last_feed_time_ms`: When was it last fed

3. **Why start last_feed_time at "now"?**
   - Hint: Client gets full timeout period from registration
   - Why: Fair to client - not penalized for being slow to register

**Build Checkpoint:**
- [ ] Does it compile?
- [ ] Can you explain what happens when TMPHM calls `wdg_register(WDG_TMPHM, 5000)`?
- [ ] When ready: Move to Function 4

---

### Function 4: wdg_feed() - Why Essential?

**Purpose:** Client feeds its watchdog to reset the timeout

**Why Essential:**
- Called by clients when critical work completes successfully
- Only successful operations feed the watchdog
- Prevents timeout if work completes in time

**What You Need to Fill In:**

```c
int32_t wdg_feed(uint32_t wdg_id)
{
    // Question 1: Validate watchdog ID (same as register)
    // Think: Can't feed non-existent watchdog
    if (wdg_id >= ???)
        return MOD_ERR_ARG;
    
    // Question 2: Update last feed time
    // Hint: Record that this watchdog was just fed
    // Think: Same function as in register for getting current time
    state.soft_wdgs[wdg_id].last_feed_time_ms = ???;
    
    return 0;
}
```

**Guiding Questions:**

1. **What does "feeding" a watchdog mean?** 
   - Reset the timer by updating last_feed_time

2. **Why do clients call this?**
   - To prove critical work completed within timeout

3. **When does a module feed its watchdog?**
   - After successful completion of critical work
   - NOT on every loop iteration (only on success!)

**üéØ PITFALL:** Feeding on every loop iteration defeats the purpose!
- Bad: Feed every loop even if work didn't complete
- Good: Feed only when work actually succeeds

**Build Checkpoint:**
- [ ] Does it compile?
- [ ] Can you explain the difference between feeding on every loop vs on success?
- [ ] When ready: Move to Function 5 (the timer callback - the heart!)

---

### Function 5: wdg_tmr_cb() - THE HEART - Why Essential?

**Purpose:** Timer callback that checks all software watchdogs for timeout

**Why Essential:**
- This is where timeout detection happens
- Checks if any watchdog needs feeding
- Feeds hardware watchdog if all software watchdogs OK

**What You Need to Fill In:**

```c
static enum tmr_cb_action wdg_tmr_cb(int32_t tmr_id, uint32_t user_data)
{
    uint32_t idx;
    bool wdg_triggered = false;
    uint32_t now_ms;
    
    // Question 1: Get current time (for comparison)
    // Hint: Same function used before
    now_ms = ???;
    
    // Question 2: Check each software watchdog
    // Hint: Loop through state.soft_wdgs array
    // Think: For each watchdog, check if (now - last_feed) > period
    for (idx = 0; idx < CONFIG_WDG_NUM_WDGS; idx++) {
        // Question 2a: Calculate how long since last feed
        // Think: now_ms - last_feed_time
        if (now_ms - state.soft_wdgs[idx].last_feed_time_ms > 
            state.soft_wdgs[idx].period_ms) {
            // Question 2b: Watchdog timed out - notify
            // Hint: Call the registered callback
            // Think: state.triggered_cb is the function pointer
            wdg_triggered = true;
            if (state.triggered_cb != NULL) {
                state.triggered_cb(???);
            }
            break;  // Only trigger once per check cycle
        }
    }
    
    // Question 3: Feed hardware watchdog if no software watchdogs triggered
    // Hint: Only if all software watchdogs are OK
    // Think: If no timeout, hardware is being fed properly
    if (???) {
        ???();
    }
    
    return TMR_CB_RESTART;  // Keep firing periodically
}
```

**Guiding Questions:**

1. **Why break after triggering once?**
   - Hint: Only need to know "something went wrong"
   - Why: Fault handler will be called, system will reset

2. **Why feed hardware watchdog only if no software watchdogs triggered?**
   - Hint: Software watchdogs failed, don't reset yet
   - Why: Want fault handler to run first, collect data, then reset

3. **What does the callback do?**
   - Hint: Goes to fault module
   - Why: Fault module handles the panic and system reset

4. **Why TMR_CB_RESTART?**
   - Hint: Pattern 3 - keep timer running indefinitely
   - Why: Must keep checking watchdogs continuously

**üéØ PITFALL:** Forgetting to break after triggering
- Result: Multiple callbacks fired, confusing diagnostics
- Fix: Break immediately after triggering

**Build Checkpoint:**
- [ ] Does it compile?
- [ ] Can you trace through: "What if TMPHM doesn't feed for 5 seconds?"
- [ ] When ready: Move to Function 6 (hardware watchdog)

---

### Function 6: wdg_start_hdw_wdg() - Why Essential?

**Purpose:** Start the hardware watchdog timer (independent of CPU)

**Why Essential:**
- Hardware watchdog runs even if CPU is stuck
- Protects against software watchdog module bugs
- Cannot be disabled by software bugs

**‚ö†Ô∏è WARNING:** Hardware watchdog configuration is complex. This section shows simplified version.

**What You Need to Fill In:**

```c
int32_t wdg_start_hdw_wdg(uint32_t timeout_ms)
{
    int32_t ctr;
    
    // Hardware-specific macros (given in reference)
    #define SANITY_CTR_LIMIT 1000000
    #define LSI_FREQ_HZ 32000
    #define WDG_PRESCALE 64
    #define WDG_PRESCALE_SETTING LL_IWDG_PRESCALER_64
    #define WDG_CLK_FREQ_HZ (LSI_FREQ_HZ/WDG_PRESCALE)
    #define WDG_MAX_RL 0xfff
    #define MS_PER_SEC 1000
    #define WDG_MS_TO_RL(ms) \
        (((ms) * WDG_CLK_FREQ_HZ + MS_PER_SEC/2)/MS_PER_SEC - 1)
    
    // Question 1: Convert timeout to hardware reload value
    // Hint: Hardware counts differently than milliseconds
    // Think: Use the macro to convert
    ctr = ???(timeout_ms);
    if (ctr < 0)
        ctr = 0;
    else if (ctr > WDG_MAX_RL)
        return MOD_ERR_ARG;
    
    // Question 2: Enable hardware watchdog
    // Hint: Look at LL_IWDG functions
    LL_IWDG_Enable(???);
    LL_IWDG_EnableWriteAccess(???);
    LL_IWDG_SetPrescaler(???, ???);
    LL_IWDG_SetReloadCounter(???, ctr);
    
    // Wait for hardware to be ready (poll)
    for (ctr = 0; ctr < SANITY_CTR_LIMIT; ctr++) {
        if (LL_IWDG_IsReady(???))
            break;
    }
    if (ctr >= SANITY_CTR_LIMIT)
        return MOD_ERR_PERIPH;
    
    return 0;
}
```

**Guiding Questions:**

1. **What is IWDG?** 
   - Independent WatchDog (hardware peripheral)
   - Hint: Look at your STM32 reference manual

2. **Why enable write access?**
   - Hardware watchdog is write-protected for safety
   - Must unlock before configuring

3. **What does SetPrescaler do?**
   - Divides clock to get desired resolution
   - 64x prescaler gives 2ms resolution from 32kHz clock

4. **Why wait for IsReady?**
   - Hardware registers take time to update
   - Don't proceed until ready

**üéØ PITFALL:** Hardware watchdog never resets if not fed!
- Critical: Must call wdg_feed_hdw() periodically
- Otherwise: System will reset after timeout_ms

**üí° PRO TIP:** This is hardware-specific. The reference code abstracts the complexity. Focus on understanding the concept, not memorizing register names.

**Build Checkpoint:**
- [ ] Does it compile? (may need to include CONFIG_STM32_LL_IWDG_HDR)
- [ ] Can you explain why hardware watchdog is needed in addition to software?
- [ ] When ready: Move to Fault Module

---

## Phase 2: Fault Module (2 hours)

**Now we build the fault handling system that responds to watchdog triggers.**

---

### Function 1: fault_init() - Why Essential?

**Purpose:** Initialize fault module (minimal for now)

**Why Essential:**
- Standard module pattern
- Captures RCC reset reason register (diagnostics)

**What You Need to Fill In:**

```c
int32_t fault_init(struct fault_cfg* cfg)
{
    // Question: What does fault_get_rcc_csr do?
    // Hint: Captures reset reason (watchdog, power-on, etc.)
    // Think: Call it to get diagnostics about how system started
    ???();
    
    return 0;
}
```

**Guiding Questions:**

1. **What is RCC_CSR?**
   - Reset and Clock Control - Control/Status Register
   - Contains flags for what caused last reset

2. **Why capture it in init?**
   - Register is cleared by hardware after reading
   - Must read early before it's lost

**Build Checkpoint:**
- [ ] Does it compile?
- [ ] When ready: Move to Function 2

---

### Function 2: fault_start() - Why Essential?

**Purpose:** Register console commands, register with watchdog module, initialize MPU stack guard

**Why Essential:**
- Registers callback for watchdog triggers
- Sets up stack protection (preview of Day 5)
- Initializes stack pattern for high water mark detection

**What You Need to Fill In:**

```c
int32_t fault_start(void)
{
    int32_t rc;
    uint32_t* sp;
    
    // Question 1: Register console commands
    // Hint: Same pattern as wdg_start
    rc = ???(&cmd_info);
    if (rc < 0) {
        log_error("fault_start: cmd_register error %d\n", rc);
        return rc;
    }
    
    // Question 2: Register callback with watchdog module
    // Hint: Look at wdg.h - wdg_register_triggered_cb
    // Think: Tell watchdog to call us when it triggers
    rc = ???(wdg_triggered_handler);
    if (rc != 0) {
        log_error("fault_start: wdg_register_triggered_cb returns %ld\n", rc);
        return rc;
    }
    
    // Question 3: Fill stack with pattern (for high water mark detection)
    // Hint: Get current stack pointer, fill downwards
    // Think: Write STACK_INIT_PATTERN to all unused stack space
    __ASM volatile("MOV  %0, sp" : "=r" (sp) : : "memory");
    sp--;  // First decrement
    while (sp >= &_s_stack_guard)
        ??? = STACK_INIT_PATTERN;
    
    // [MPU setup code - simplified, you can copy from reference]
    // [Skip MPU for now, add on Day 5]
    
    return 0;
}
```

**Guiding Questions:**

1. **Why fill stack with a pattern?**
   - Detect how much stack was actually used
   - Day 5: High water mark detection

2. **What is STACK_INIT_PATTERN?**
   - `0xcafebadd` - recognizable value
   - Any value works, this one is memorable

3. **Why decrement sp before loop?**
   - Stack pointer points to last word
   - Need to fill the next available word

4. **Why call wdg_register_triggered_cb?**
   - Connect watchdog to fault module
   - When watchdog triggers, fault module handles it

**Build Checkpoint:**
- [ ] Does it compile?
- [ ] Can you explain the watchdog-fault connection?
- [ ] When ready: Move to Function 3 (panic mode!)

---

### Function 3: fault_detected() - THE HEART - Why Essential?

**Purpose:** Software-detected fault entry point (called by modules or watchdog)

**Why Essential:**
- Main entry into panic mode
- Must be extremely safe (system may be corrupted)
- Collects diagnostic data before reset

**What You Need to Fill In:**

```c
void fault_detected(enum fault_type fault_type, uint32_t fault_param)
{
    // Question 1: Enter critical section (disable interrupts)
    // Hint: Look at Critical section macros
    // Think: CRIT_START() or __disable_irq()
    ???;
    
    // Question 2: Feed hardware watchdog (buy time to collect data)
    // Hint: Look at wdg.h
    ???();
    
    // Question 3: Disable MPU to avoid secondary faults
    // Hint: ARM_MPU_Disable()
    ???();
    
    // Question 4: Start collecting fault data
    // Hint: Populate fault_data_buf fields
    fault_data_buf.fault_type = ???;
    fault_data_buf.fault_param = ???;
    memset(&fault_data_buf.excpt_stk_r0, 0, EXCPT_STK_BYTES);
    
    // Question 5: Save current LR and SP registers (before resetting SP)
    // Hint: Use inline assembly
    __ASM volatile("MOV  %0, lr" : "=r" (fault_data_buf.lr) : : "memory");
    __ASM volatile("MOV  %0, sp" : "=r" (fault_data_buf.sp) : : "memory");
    
    // Question 6: Reset stack pointer to top of RAM
    // Hint: Reset to _estack (defined in linker script)
    __ASM volatile("MOV  sp, %0" : : "r" (???) : "memory");
    
    // Question 7: Call common handler (collects more data, writes to flash, resets)
    ???();
}
```

**Guiding Questions:**

1. **Why disable interrupts immediately?**
   - Prevent corrupt interrupts from interfering
   - System is in bad state, don't trust anything

2. **Why feed hardware watchdog?**
   - Give time to collect diagnostic data
   - Without feeding, HW watchdog will reset before data saved

3. **Why disable MPU?**
   - Avoid triggering another fault
   - System is already panicking, don't make it worse

4. **Why save LR and SP before resetting SP?**
   - LR/SP are important for debugging (where did fault occur?)
   - Can't read them after moving SP

5. **Why reset stack pointer to top?**
   - Old stack may be corrupted
   - New stack at _estack is guaranteed valid RAM

6. **Why call fault_common_handler()?**
   - Separates panic entry from panic work
   - Common handler does the actual data collection

**üéØ PITFALL:** Forgetting to feed hardware watchdog!
- Result: System resets before diagnostics saved
- Fix: Feed HW watchdog in panic mode

**üéØ PITFALL:** Saving SP/LR after moving SP!
- Result: Corrupt values in diagnostic data
- Fix: Save before moving

**Build Checkpoint:**
- [ ] Does it compile?
- [ ] Can you explain why we reset the stack pointer?
- [ ] When ready: Move to Function 4 (the final piece!)

---

### Function 4: fault_common_handler() - Why Essential?

**Purpose:** Collect diagnostic data, write to flash/console, reset system

**Why Essential:**
- Does the actual panic work
- Writes diagnostics to flash (survives reset!)
- Writes to console (for debugging)
- Performs system reset

**‚ö†Ô∏è NOTE:** This is complex. We'll build a simplified version focusing on understanding.

**What You Need to Fill In:**

```c
static void fault_common_handler(void)
{
    uint8_t* lwl_data;
    uint32_t lwl_num_bytes;
    
    // Question 1: Disable LWL (we're panicking, don't log anymore)
    // Hint: Look at lwl.h
    ???(false);
    
    // Question 2: Print fault info to console
    // Hint: printc_panic() (console in panic mode)
    printc_panic("\nFault type=%lu param=%lu\n", 
                 fault_data_buf.fault_type,
                 fault_data_buf.fault_param);
    
    // Question 3: Set magic number (identifies this data structure)
    // Hint: MOD_MAGIC_FAULT
    fault_data_buf.magic = ???;
    fault_data_buf.num_section_bytes = sizeof(fault_data_buf);
    
    // Question 4: Collect ARM system registers (detailed diagnostics)
    // Hint: Provided in reference code
    fault_data_buf.ipsr = __get_IPSR();
    fault_data_buf.icsr = SCB->ICSR;
    fault_data_buf.shcsr = SCB->SHCSR;
    fault_data_buf.cfsr = SCB->CFSR;
    fault_data_buf.hfsr = SCB->HFSR;
    fault_data_buf.mmfar = SCB->MMFAR;
    fault_data_buf.bfar = SCB->BFAR;
    fault_data_buf.tick_ms = ???;  // Hint: Get current time
    
    // Question 5: Get LWL buffer (flight recorder data)
    // Hint: lwl_get_buffer() returns pointer and size
    lwl_data = ???(&lwl_num_bytes);
    
    // Question 6: Record fault data to flash (if enabled)
    // Hint: record_fault_data() - offset, address, size
    record_fault_data(0, (uint8_t*)&fault_data_buf, sizeof(fault_data_buf));
    
    // Question 7: Record LWL buffer after fault data
    record_fault_data(sizeof(fault_data_buf), lwl_data, lwl_num_bytes);
    
    // Question 8: Reset system (function never returns!)
    // Hint: NVIC_SystemReset() from CMSIS
    ???();
}
```

**Guiding Questions:**

1. **Why disable LWL?**
   - System is panicking, don't create more logs
   - Preserve existing LWL buffer

2. **What is the magic number?**
   - Identifies data structure type
   - Reading code can check if valid fault data

3. **Why collect all those ARM registers?**
   - Different registers contain different fault information
   - CFSR = Configurable Fault Status Register (why fault occurred)
   - IPSR = Exception number (which exception)

4. **Why get LWL buffer?**
   - Flight recorder shows what happened before fault
   - Critical for debugging

5. **What does record_fault_data do?**
   - Writes data to flash (if enabled)
   - Writes data to console (for debugging)

6. **Why reset at the end?**
   - Recover from fault by starting fresh
   - NVIC_SystemReset() is MCU reset

**üéØ PITFALL:** Not feeding HW watchdog during panic!
- Flash erase/write takes time (seconds)
- HW watchdog must be fed or system resets mid-write

**üí° PRO TIP:** In production systems, you might feed HW watchdog in a tight loop during flash writes.

**Build Checkpoint:**
- [ ] Does it compile?
- [ ] Can you explain the panic mode flow?
- [ ] When ready: Integration testing!

---

## Phase 3: Integration & Testing (30 min)

### Test Plan

**1. Basic Watchdog Test:**
```
Console:
> wdg status
Expected: Show all watchdogs (should be empty/not registered)

> wdg test register 0 5000
> wdg status
Expected: WDG 0 registered with 5000ms timeout

[Wait 6 seconds without feeding]
Expected: System resets
```

**2. TMPHM Integration:**
```c
// In app_main.c, after tmphm_start():
wdg_register(WDG_TMPHM, 5000);

// In tmphm module, after successful measurement:
wdg_feed(WDG_TMPHM);
```

**Expected:** If TMPHM stops working, system resets after 5 seconds.

**3. Fault Data Test:**
```
Console after reset from watchdog:
> fault data
Expected: Shows fault data from flash (type=WDG, param=0)
```

**4. Manual Fault Test:**
```
Console:
> fault test overflow
Expected: Stack overflow, system resets

> fault test hardfault
Expected: Hard fault, system resets
```

### Troubleshooting Guide

| Symptom | Likely Cause | Check |
|---------|--------------|-------|
| Watchdog never triggers | Timer not started | Check wdg_start() called |
| System resets immediately | Hardware watchdog too short | Check wdg_start_hdw_wdg timeout |
| Fault data not saved | Flash not enabled | Check CONFIG_FAULT_PANIC_TO_FLASH |
| Can't read fault data | Not in flash | Check last reset reason |

---

## Completion Checklist

- [ ] Watchdog module implemented (init, start, register, feed, timer callback)
- [ ] Hardware watchdog starts and feeds correctly
- [ ] Fault module implemented (init, start, detected, common_handler)
- [ ] Panic mode collects and writes diagnostic data
- [ ] System resets properly on watchdog timeout
- [ ] Fault data persists in flash across resets
- [ ] TMPHM integration: watchdog registered and fed on success
- [ ] Code compiles with 0 warnings
- [ ] Console commands work (wdg status, fault data)
- [ ] Compared to reference code, understand all differences

---

## Key Takeaways

### Watchdog Module:
‚úÖ **Multiple software watchdogs** monitor different critical tasks  
‚úÖ **Hardware watchdog** monitors software watchdog module  
‚úÖ **Feed only on success** - proves work completed, not just code running  
‚úÖ **No-init variables** track initialization failures across resets  

### Fault Module:
‚úÖ **Panic mode** is minimal, safe state (no interrupts, new stack, polling)  
‚úÖ **Collect diagnostic data** before reset (ARM registers, LWL buffer)  
‚úÖ **Write to flash AND console** for debugging  
‚úÖ **Reset is recovery** - start fresh from fault  

### The Flow:
```
Application ‚Üí Software Watchdog ‚Üí Hardware Watchdog
                                       ‚Üì (timeout)
                              Fault Module (panic)
                                       ‚Üì (collect data)
                              Flash + Console
                                       ‚Üì (reset)
                              Fresh Start
```

---

## Next Steps: Day 5 Preview

On Day 5, you'll add:
- **MPU-based stack guard** (prevent stack overflow into other memory)
- **High water mark detection** (measure actual stack usage)
- **CI/CD foundation** (automate builds and tests)

The fault module already sets up the stack pattern for high water mark detection!

---

**Total Time:** ~4 hours  
**Feedback Cycles:** 6-8 tight loops  
**Learning Quality:** MAXIMUM

**You've built production-grade reliability features!** üéØ

---

## Appendix: How to Request Debugger-Based Learning Guides

### The Magic Prompt Formula

When you want a practical, debugger-focused learning guide like the one above, use this prompt structure:

**Basic Template:**
```
I want to use the debugger to [YOUR GOAL].
Can you provide a debugger-based learning guide?
```

**Enhanced Template (more specific):**
```
I want to use the STM32CubeIDE debugger to [YOUR GOAL].

Please provide:
- Key breakpoints to set
- Variables/registers to watch
- Expected values at each step
- Quick workflow summary
- Reference manual sections to cross-reference
```

### Real Examples

**Example 1: Learning a Module**
```
I want to use the debugger to step through the I2C transaction flow 
and observe how the state machine transitions work.

Can you provide a debugger-based learning guide?
```

**Example 2: Understanding System Behavior**
```
I want to use the debugger to understand the watchdog timeout sequence 
from trigger to system reset.

Please provide:
- Key breakpoints
- What variables to watch
- Expected flow
- Reference manual sections
```

**Example 3: Debugging an Issue**
```
I want to use the debugger to figure out why the flash write is hanging.

Can you provide a systematic debugger-based investigation plan?
```

**Example 4: After Resting/Break**
```
I rested for a few days. I want to use the debugger to [GOAL].

Can you briefly remind me what we've done and provide a debugger guide?
```

### Key Phrases That Trigger This Style

| Phrase | What You Get |
|--------|--------------|
| "use the debugger to..." | Debugger-centric approach |
| "step through..." | Breakpoint-based workflow |
| "observe the state variables" | Watch list and variable inspection |
| "cross-reference with reference manual" | Hardware register correlation |
| "debugger-based learning guide" | Complete structured guide |
| "breakpoints to set" | Specific file:function locations |
| "what to watch" | Variables, registers, memory addresses |

### What Makes a Good Debugger Learning Request

‚úÖ **DO:**
- Specify your learning goal (what you want to understand)
- Mention "debugger" explicitly if that's your preferred tool
- Ask for breakpoints, watch variables, and workflow
- Request reference manual connections
- Be specific about the module/feature/flow you're exploring

‚ùå **DON'T:**
- Ask vague questions like "How does it work?" (too broad)
- Forget to mention you want hands-on debugger steps
- Ask for just theory without practical inspection points

### Example Response You'll Get

When you use the formula above, expect a response structured like:

1. **Context Reminder** - Brief summary of current state
2. **Key Breakpoints** - Specific locations (file:function:line)
3. **Watch List** - Variables, registers, addresses to inspect
4. **Expected Values** - What you should see at each step
5. **Workflow Steps** - Numbered sequence to follow
6. **Reference Cross-Reference** - Manual sections to compare
7. **Key Files** - Where the code lives

### Why This Works

This approach is effective because it:
- **Hands-on:** You're actively using tools, not just reading
- **Verifiable:** You see real values, not theoretical explanations
- **Memorable:** Stepping through code creates mental anchors
- **Complete:** Hardware registers + software logic together
- **Debuggable:** Learn debugging skills while learning the system

### Pro Tips

üí° **Combine with your existing code:** "Based on my current [module] implementation, show me debugger steps to verify it works correctly"

üí° **After implementation:** "I just implemented [feature]. Give me a debugger verification plan to confirm it's working."

üí° **When stuck:** "I'm stuck on [issue]. Provide a debugger investigation plan to find the root cause."

üí° **For learning:** "I want to deeply understand [concept]. Give me a debugger exploration guide."

---

**Remember:** The more specific your learning goal, the better the debugger guide you'll receive! üîç

---

## Appendix B: Mapping Call Stack to Fault Data Structure

### Understanding the Call Stack Window

The **Call Stack** window in STM32CubeIDE is one of your most powerful debugging tools. It shows the **chain of function calls** that led to your current breakpoint or fault.

**Read it from BOTTOM (oldest) to TOP (newest):**
```
main()                           ‚Üê Program entry (bottom)
  ‚Üì called
app_main()
  ‚Üì called
console_run()                    
  ‚Üì called
cmd_execute()
  ‚Üì called
cmd_main_fault()                 ‚Üê Your application code
  ‚Üì triggered fault
<signal handler called>          ‚Üê CPU EXCEPTION occurred here!
  ‚Üì CPU jumped to
HardFault_Handler()
  ‚Üì called
fault_exception_handler()
  ‚Üì called
fault_common_handler()           ‚Üê Currently paused here (top)
```

---

### How Call Stack Maps to fault_data_buf

When debugging a fault, you need to correlate what the **Call Stack shows** with what's **captured in your fault_data_buf structure**.

#### **Complete Mapping Table**

| Call Stack Info | fault_data_buf Field | What It Represents | Example Value |
|----------------|---------------------|-------------------|---------------|
| `cmd_main_fault() 0x80023ba` | `excpt_stk_rtn_addr` | **PC at fault** - exact instruction that crashed | `0x080023ba` |
| LR from faulting function | `excpt_stk_lr` | **Return address** - where function would return to | `0x08002984` |
| Exception SP parameter | `sp` | **Stack pointer** - where exception frame is stored | `0x20017f10` |
| Fault handler's LR | `lr` | **Link register** - captured in fault handler | `0x080040d5` |
| Stack frame at SP | `excpt_stk_r0` to `excpt_stk_xpsr` | **CPU registers** - saved by hardware during exception | Various |

---

### Key Fields Explained

#### **1. Program Counter (PC) - Where the Fault Occurred**

**Call Stack shows:**
```
cmd_main_fault() at app_main.c:405 0x80023ba
                                   ^^^^^^^^^^
                                   This is the PC!
```

**Maps to:**
```c
fault_data_buf.excpt_stk_rtn_addr = 0x080023ba
```

**What it tells you:** The **exact instruction** that caused the fault.

**How to use it:**
- Copy the address (e.g., `0x80023ba`)
- In debugger, open **Disassembly View**
- Look at that address to see the faulting instruction
- Cross-reference with source code line number

**üéØ PRO TIP:** If `excpt_stk_rtn_addr` is corrupted (shows garbage), use the Call Stack PC instead - it's reconstructed by the debugger and more reliable!

---

#### **2. Link Register (LR) - Return Address**

**Two LR values to understand:**

**a) `excpt_stk_lr` - From the faulting function**
```c
fault_data_buf.excpt_stk_lr = 0x08002984  // Where cmd_main_fault would return
```

Should point to the **calling function** in the Call Stack:
```
cmd_execute() at cmd.c:362 0x8002984  ‚Üê Matches excpt_stk_lr!
```

**b) `lr` - From the fault handler**
```c
fault_data_buf.lr = 0x080040d5  // Captured when fault handler runs
```

Points to where `fault_exception_handler()` was called from.

---

#### **3. Stack Pointer (SP) - Stack Frame Location**

```c
fault_data_buf.sp = 0x20017f10
```

**What it tells you:**
- **Where** in RAM the exception stack frame is stored
- The CPU automatically saved 8 registers at this address
- Used to detect stack overflows (compare with `_s_stack` and `_estack`)

**Exception Stack Frame Layout (at address SP):**
```
[SP + 0]  = R0          (excpt_stk_r0)
[SP + 4]  = R1          (excpt_stk_r1)
[SP + 8]  = R2          (excpt_stk_r2)
[SP + 12] = R3          (excpt_stk_r3)
[SP + 16] = R12         (excpt_stk_r12)
[SP + 20] = LR          (excpt_stk_lr)
[SP + 24] = PC/Return   (excpt_stk_rtn_addr) ‚Üê SHOULD be the faulting PC
[SP + 28] = xPSR        (excpt_stk_xpsr)
```

**How to verify:**
1. Open **Memory View** in debugger
2. Go to address `fault_data_buf.sp` (e.g., `0x20017f10`)
3. You should see 8 words (32 bytes) of data
4. Word 6 (offset +24) should match the Call Stack PC

---

### Reliability Guide: What to Trust

When debugging faults, some data sources are more reliable than others:

| Data Source | Reliability | Why | When to Use |
|------------|-------------|-----|-------------|
| **Call Stack PC** | ‚≠ê‚≠ê‚≠ê‚≠ê‚≠ê | Reconstructed by debugger using symbols | Always - most reliable |
| **`fault_data_buf.lr`** | ‚≠ê‚≠ê‚≠ê‚≠ê | Captured directly from CPU register | Trustworthy unless severe corruption |
| **`fault_data_buf.sp`** | ‚≠ê‚≠ê‚≠ê‚≠ê | Captured from exception parameter | Reliable for stack analysis |
| **`fault_data_buf.cfsr/hfsr`** | ‚≠ê‚≠ê‚≠ê‚≠ê‚≠ê | Hardware registers, read-only | Always trust - explains WHY fault occurred |
| **`fault_data_buf.bfar`** | ‚≠ê‚≠ê‚≠ê‚≠ê | Hardware register with fault address | Valid when BFARVALID bit set in CFSR |
| **`excpt_stk_rtn_addr`** | ‚≠ê‚≠ê‚≠ê | Copied from stack (can be corrupted) | Verify against Call Stack PC |
| **`excpt_stk_lr`** | ‚≠ê‚≠ê‚≠ê | Copied from stack (can be corrupted) | Verify against Call Stack |

---

### Practical Debugging Workflow

**Step 1: Check the Call Stack**
```
1. Hit breakpoint in fault_common_handler()
2. Open Call Stack window
3. Find the frame BEFORE <signal handler called>
   ‚Üí This is your faulting function
4. Note the address (this is the PC)
```

**Step 2: Inspect fault_data_buf**
```
1. Add fault_data_buf to Watch or Variables window
2. Expand to see all fields
3. Check key values:
   - cfsr: Fault type (0x0400 = PRECISERR bit)
   - hfsr: Escalation info (0x40000000 = FORCED bit)
   - bfar: Bad address accessed (0xFFFFFFFF in test)
   - sp: Stack location (should be 0x2001xxxx)
```

**Step 3: Cross-Reference**
```
1. Compare Call Stack PC with excpt_stk_rtn_addr
   - Match? ‚úÖ Stack frame is valid
   - Different? ‚ö†Ô∏è Stack corruption, trust Call Stack
   
2. Compare Call Stack caller with excpt_stk_lr
   - Match? ‚úÖ Return address is valid
   - Different? ‚ö†Ô∏è LR corrupted
```

**Step 4: Decode Fault Type**
```
1. Look at fault_data_buf.cfsr value
2. Reference RM0368 Section 4.3.13 (CFSR register)
3. Decode bits:
   Bit 15 (BFARVALID) = 1? ‚Üí bfar is valid
   Bit 9 (PRECISERR)  = 1? ‚Üí Precise data access fault
   Bit 1 (IBUSERR)    = 1? ‚Üí Instruction fetch fault
   
4. Look at fault_data_buf.bfar
   - This is the address that caused the fault
```

**Step 5: Find Root Cause**
```
1. Click faulting function in Call Stack
2. Source view jumps to that line
3. Look at the code - what memory access failed?
4. Check if address is valid:
   - Flash: 0x0800xxxx
   - SRAM:  0x2000xxxx
   - Peripheral: 0x4000xxxx or 0xE000xxxx
   - Invalid: 0xFFFFFFFF, 0x00000000, etc.
```

---

### Common Discrepancies and Their Meanings

#### **Case 1: excpt_stk_rtn_addr Doesn't Match Call Stack PC**

**Example:**
```
Call Stack PC:           0x080023ba
excpt_stk_rtn_addr:      0x12345678  (your test data!)
```

**Meaning:** Stack frame was corrupted before or during the exception.

**What to do:** Trust the Call Stack PC, ignore excpt_stk_rtn_addr.

**Why it happens:**
- The fault instruction itself corrupted the stack
- Stack overflow overwrote the frame
- Memory corruption before fault occurred

---

#### **Case 2: excpt_stk_lr Is Invalid**

**Example:**
```
excpt_stk_lr:  0x4000440c  (not a flash address)
```

**Expected:** Should be 0x0800xxxx (flash address of caller)

**Meaning:** LR was corrupted in the faulting function.

**What to do:** Use Call Stack to find the actual caller.

---

#### **Case 3: SP Is Out of Range**

**Example:**
```
sp: 0x30000000  (way above _estack)
```

**Expected:** 0x20000000 to 0x20018000 (your SRAM range)

**Meaning:** Severe stack overflow or SP corruption.

**What to do:** Check stack usage, verify stack guard is enabled.

---

### Advanced: Using Disassembly to Verify PC

**Step-by-step:**

1. **Get PC from Call Stack:** `cmd_main_fault() 0x80023ba`

2. **Open Disassembly View:**
   - Right-click in source editor ‚Üí "Show Disassembly"
   - Or: Window ‚Üí Show View ‚Üí Disassembly

3. **Navigate to address:** Type `0x80023ba` in address bar

4. **You'll see something like:**
   ```assembly
   0x080023b6:  movw  r1, #0x5678
   0x080023ba:  movt  r1, #0x1234    ; Completes 0x12345678
   0x080023be:  movs  r0, #0xFF
   0x080023c0:  mvns  r0, r0          ; Makes 0xFFFFFFFF
   0x080023c2:  str   r1, [r0]        ; *bad_ptr = 0x12345678 ‚Üê FAULT!
   ```

5. **Match with source:**
   ```c
   uint32_t *bad_ptr = (uint32_t*)0xFFFFFFFF;  // r0 = 0xFFFFFFFF
   *bad_ptr = 0x12345678;                       // str r1, [r0] ‚Üê FAULT
   ```

**Now you KNOW exactly which instruction faulted!**

---

### Quick Reference: Essential Debugger Windows

| Window | Where to Find | What It Shows | When to Use |
|--------|---------------|---------------|-------------|
| **Call Stack** | Window ‚Üí Show View ‚Üí Debug ‚Üí Call Stack | Function call chain | Find WHERE fault occurred |
| **Variables** | Usually visible in Debug perspective | Local variables and structs | Inspect fault_data_buf |
| **Expressions** | Window ‚Üí Show View ‚Üí Expressions | Custom watch expressions | Watch specific registers |
| **Registers** | Window ‚Üí Show View ‚Üí Registers | CPU core registers | See PC, LR, SP in real-time |
| **SFRs/Peripherals** | Window ‚Üí Show View ‚Üí SFRs | Hardware peripheral registers | Check SCB->CFSR, HFSR, etc. |
| **Disassembly** | Window ‚Üí Show View ‚Üí Disassembly | Assembly code | Verify exact faulting instruction |
| **Memory** | Window ‚Üí Show View ‚Üí Memory | Raw memory contents | Inspect stack frame at SP |

---

### Example Analysis: Complete Walkthrough

**Scenario:** `main fault` command triggered, breakpoint hit in `fault_common_handler()`

**Step 1: Call Stack Analysis**
```
Call Stack shows:
  fault_common_handler() at fault.c:452
  fault_exception_handler() at fault.c:396
  HardFault_Handler() at stm32f4xx_it.c:94
  <signal handler called>
  cmd_main_fault() at app_main.c:405 0x80023ba  ‚Üê FAULTING FUNCTION
  cmd_execute() at cmd.c:362
  console_run() at console.c:157
```

**Conclusion:** Fault occurred in `cmd_main_fault()` at PC = `0x080023ba`

---

**Step 2: fault_data_buf Inspection**
```c
fault_data_buf.fault_type = 2            // FAULT_TYPE_EXCEPTION
fault_data_buf.fault_param = 3           // HardFault (exception #3)
fault_data_buf.sp = 0x20017f10          // Valid stack location
fault_data_buf.lr = 0x080040d5          // In fault handler code
fault_data_buf.cfsr = 0x0400            // Bit 10 set
fault_data_buf.hfsr = 0x40000000        // Bit 30 set (FORCED)
fault_data_buf.bfar = 0xe000ed38        // Address of BFAR register itself (not set)
fault_data_buf.excpt_stk_rtn_addr = 0x12345678  // CORRUPTED!
```

---

**Step 3: Decode CFSR (RM0368 Section 4.3.13)**
```
cfsr = 0x0400 = 0b0000 0100 0000 0000
Bit 10 (IBUSERR) = 1 ‚Üí Instruction bus error
```

**Wait, that's odd...** should be PRECISERR (bit 9) for data access fault.

Let me check if there's a different bit pattern...

Actually, `0x0400` could indicate:
- Bit 10 in UFSR portion: DIVBYZERO or other usage fault
- Need to check exact bit definitions

---

**Step 4: Cross-Reference with Source**
```c
// In cmd_main_fault() at line 401:
uint32_t *bad_ptr = (uint32_t*)0xFFFFFFFF;
*bad_ptr = 0x12345678;  // ‚Üê This instruction at 0x080023ba
```

**Conclusion:** Attempted write to invalid address `0xFFFFFFFF` caused BusFault ‚Üí escalated to HardFault.

---

**Step 5: Final Diagnosis**
```
WHERE:  cmd_main_fault() line 401, PC = 0x080023ba
WHAT:   Write to invalid address (0xFFFFFFFF)
WHY:    Address not mapped to any valid memory/peripheral
TYPE:   BusFault (precise data access) escalated to HardFault
STATUS: Working as expected (test fault successfully triggered)
```

---

### Key Takeaways

‚úÖ **Call Stack is your primary navigation tool** - shows the complete execution path

‚úÖ **Call Stack PC is more reliable** than corrupted stack frame data

‚úÖ **fault_data_buf captures critical diagnostics** that survive across debug sessions (when written to flash)

‚úÖ **Use both together:** Call Stack for WHERE, fault_data_buf for WHY

‚úÖ **CFSR/HFSR/BFAR are hardware truth** - always accurate for fault type and address

‚úÖ **Disassembly view bridges the gap** between source code and actual CPU instructions

---

**With these tools combined, you can debug any fault, even in production systems without a debugger attached!** üéØ

---

## Appendix C: Deep Dive - Stack Frame Linkage and Register Mechanics

### Understanding How SP, LR, PC Connect Through Function Calls

This section explains the **fundamental mechanics** of how ARM Cortex-M processors manage the call stack through registers and memory. Understanding this is critical for debugging faults and analyzing crash dumps.

---

### The Key Registers

**SP (Stack Pointer - R13)**
- Points to the **top** of the current stack frame
- Grows **downward** (toward lower memory addresses) on ARM
- Each function call pushes a new frame, **decreasing** SP
- Two variants: **MSP** (Main Stack Pointer) and **PSP** (Process Stack Pointer)

**LR (Link Register - R14)**
- Holds the **return address** - where to go when the function returns
- Gets **saved on the stack** when a function calls another function (nested calls)
- Contains special "EXC_RETURN" values (`0xFFFFFFF9`, etc.) during exception handling
- Loaded into PC on function return (`bx lr` instruction)

**PC (Program Counter - R15)**
- Points to the **currently executing instruction**
- Gets loaded from LR when function returns
- Automatically saved by hardware during exception entry

---

### How Stack Frames Chain Together

#### Normal Function Call (e.g., `main()` ‚Üí `app_main()`)

```
Before call:
  SP ‚Üí [current stack frame]
  LR = return address to whoever called main()
  PC = instruction in main() about to call app_main()

During "BL app_main" (Branch with Link):
  1. Hardware: LR ‚Üê PC + 4 (save return address)
  2. Hardware: PC ‚Üê address of app_main()
  3. app_main prologue: PUSH {r4-r11, lr}  ‚Üê Saves OLD LR on stack!
  4. SP decreases (stack grows down)
  
Stack now looks like:
  SP ‚Üí [r4-r11, old_LR, local variables of app_main]
       [old stack frame from main]
```

‚úÖ **BEST PRACTICE:** The saved LR is the **chain link** connecting stack frames. Debuggers walk this chain by:
1. Read current LR from stack frame
2. That points to previous function
3. Read that frame's saved LR
4. Repeat until reaching bottom

---

### Exception Entry - Hardware-Automated Stacking

üí° **PRO TIP:** ARM Cortex-M has **hardware-automated exception stacking** - this is what makes your call stack visible even during a crash!

When a HardFault occurs (e.g., in `cmd_main_fault()`):

```
1. Hardware AUTOMATICALLY stacks 8 registers:
   SP ‚Üí [xPSR]      ‚Üê Program Status Register
        [PC]        ‚Üê Where fault occurred (e.g., 0x80023b4)
        [LR]        ‚Üê Return address from faulting function
        [R12]
        [R3]
        [R2]
        [R1]
        [R0]        ‚Üê Function arguments
        
2. Hardware sets: LR = 0xFFFFFFF9 (EXC_RETURN - special magic value)
3. Hardware sets: PC = address of HardFault_Handler
4. HardFault_Handler runs
```

The `<signal handler called>` at address `0xFFFFFFF9` in your call stack is that **EXC_RETURN** value - the debugger recognizes this as an exception boundary.

---

### üéØ **PITFALL:** The Exception Boundary

The **exception boundary** breaks the normal LR chain. The hardware-stacked frame contains the **pre-exception PC/LR**, which the fault handler can read from the stack pointer:

```c
// Common pattern in fault handlers
void HardFault_Handler(void) {
    uint32_t *stack_ptr;
    
    // Get the stack pointer that was active when fault occurred
    if (/* was using MSP */) {
        stack_ptr = (uint32_t*)__get_MSP();
    } else {
        stack_ptr = (uint32_t*)__get_PSP();
    }
    
    // Hardware stacked these in this order:
    uint32_t r0  = stack_ptr[0];
    uint32_t r1  = stack_ptr[1];
    uint32_t r2  = stack_ptr[2];
    uint32_t r3  = stack_ptr[3];
    uint32_t r12 = stack_ptr[4];
    uint32_t lr  = stack_ptr[5];  ‚Üê Return address from faulting function
    uint32_t pc  = stack_ptr[6];  ‚Üê WHERE THE FAULT HAPPENED
    uint32_t psr = stack_ptr[7];
}
```

---

### ‚ö†Ô∏è **WATCH OUT:** Two Stack Pointers

ARM Cortex-M actually has **two** stack pointers:

- **MSP (Main Stack Pointer)** - Used by exceptions and main program (default)
- **PSP (Process Stack Pointer)** - Used by RTOS tasks (when RTOS is running)

Your fault handler needs to check which one was active (by examining EXC_RETURN value) to find the correct stacked registers!

---

### Visual: Complete Stack Layout During a Fault

```
Lower Memory Addresses
    ‚Üì
[fault_common_handler locals]           ‚Üê SP points here now
[saved R4-R11, LR of fault_exception]   ‚Üê Chain link
[fault_exception_handler locals]
[saved R4-R11, LR of HardFault_Handler] ‚Üê Chain link
[HardFault_Handler locals]
‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê EXCEPTION BOUNDARY ‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê
[Hardware-stacked exception frame]      ‚Üê Auto-saved by processor
  - R0, R1, R2, R3, R12                 ‚Üê Arguments and scratch regs
  - LR (from cmd_main_fault)            ‚Üê Chain link to caller
  - PC (0x80023b4 - fault address)      ‚Üê THE CRASH SITE
  - xPSR                                ‚Üê Processor status
[cmd_main_fault stack frame]
[saved R4-R11, LR of cmd_execute]       ‚Üê Chain link
[cmd_execute stack frame]
... continues down to main()
    ‚Üì
Higher Memory Addresses
```

**Key Insight:** Every function saves the previous LR, creating a **linked list** of return addresses that the debugger follows backward to reconstruct the call stack!

---

## Appendix D: Viewing Stack Frames in STM32CubeIDE

### Available Tools for Stack Inspection

Here are the **most effective** methods for watching the stack grow and shrink in real-time.

---

### 1. **Memory Browser** (Good for Static Inspection)

**How to access:**
```
Window ‚Üí Show View ‚Üí Memory Browser
```

**Setup:**
- Add a **memory monitor** with expression: `$sp` or `$r13`
- Set to track the stack pointer in real-time
- Use **8-word display** (32-byte chunks) to see stack frames

üí° **PRO TIP:** Add a **second memory monitor** pointing to the stack base (e.g., `0x20020000`) to see how close you are to overflow!

---

### 2. **Expressions View** (Best for Live Monitoring)

**How to access:**
```
Window ‚Üí Show View ‚Üí Expressions
```

**Add these expressions:**
- `$sp` - Current stack pointer value
- `$lr` - Link register (return address)
- `$pc` - Program counter
- `*(uint32_t**)$sp` - Dereference to see what's at top of stack
- `((uint32_t)&__StackLimit) - ((uint32_t)$sp)` - Bytes of stack remaining

Then **step through code** (F5/F6) and watch them change in real-time!

---

### 3. **Disassembly View** (THE BEST for Learning)

**How to access:**
```
Window ‚Üí Show View ‚Üí Disassembly
```

This is the **favorite** for understanding stack mechanics:

1. Set a breakpoint in a function
2. Open Disassembly view
3. Step **instruction-by-instruction** (F5)
4. Watch the **prologue** and **epilogue**:

```assembly
// Function prologue - stack GROWS (SP decreases)
push    {r4, r5, r6, r7, lr}    ; SP decreases by 20 bytes
sub     sp, #24                  ; Allocate local variables, SP decreases more

// Your function body here

// Function epilogue - stack SHRINKS (SP increases)
add     sp, #24                  ; Deallocate locals, SP increases
pop     {r4, r5, r6, r7, pc}    ; Restore registers and return, SP increases
```

‚úÖ **BEST PRACTICE:** Step through ONE instruction at a time and watch the **Registers view** showing SP change!

---

### üéØ **PITFALL:** Stack Grows DOWN

Remember: On ARM, **decreasing SP = growing stack**, **increasing SP = shrinking stack**

```
Higher Memory (0x20020000 - stack base)
    ‚Üì
  [empty]
  [function frames] ‚Üê Stack grows DOWN (SP decreases)
    ‚Üì
Lower Memory (0x20000000)
```

---

### üí° **PRO TIP:** Optimal Debugging Layout

Here's the recommended window layout when debugging stack issues:

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ  Disassembly    ‚îÇ   Registers     ‚îÇ ‚Üê Watch SP/LR/PC
‚îú‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î§
‚îÇ  Memory Browser ‚îÇ   Expressions   ‚îÇ ‚Üê Track $sp
‚îÇ  (@$sp)         ‚îÇ   $sp, $lr, $pc ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

**Workflow:**
1. Set breakpoint at function entry
2. Step instruction-by-instruction (F5)
3. Watch in **Registers view**: `SP` decreasing during prologue
4. In **Memory Browser**: See the saved registers appearing on stack
5. In **Expressions**: Calculate frame size: `old_SP - new_SP`

---

### üìñ **WAR STORY:** The Most Useful Debug Expression

After 40 years of embedded debugging, here's one of the most-used expressions for stack debugging:

```
Expression view, add:
((uint32_t)&__StackLimit) - ((uint32_t)$sp)
```

This shows **bytes of stack remaining**. If it's getting small (< 512 bytes), you're in danger of overflow!

‚ö†Ô∏è **WATCH OUT:** You need `__StackLimit` defined in your linker script. If not available, use the hard-coded stack start address from your linker script.

---

### üéì Hands-On Exercise: Live Stack Inspection

When you're stopped at a breakpoint (e.g., in `fault_common_handler()`):

1. **Open Registers view**: Note current `sp` value (e.g., `0x2001fc40`)
2. **Open Memory Browser**: Add monitor at address `$sp`
3. **Look at Memory**: Those values are your saved registers and local variables
4. **Open Expressions**: Add `$sp` and `*(uint32_t*)$sp`
5. **Step Out** (F7): Watch SP **increase** (stack shrinks as frame is popped)

You'll see exactly how the current function cleans up its frame and returns to the caller.

---

## Appendix E: Reading Memory Browser Output and Relating to Registers

### Understanding Memory Browser Layout

The Memory Browser shows **raw memory contents** in hexadecimal, organized in rows. Here's how to interpret it:

```
Address      | Word[0]    Word[1]    Word[2]    Word[3]    ...
‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
0x20017ED8  | 0000202C | 0000202C | 63657320 | 40003000 | ...
```

Each row typically displays **multiple 32-bit words** (the exact number depends on your view settings).

---

### Key Data Types in Stack Memory

When examining stack memory, you'll see these types of values:

#### **1. Return Addresses** (Start with `0x080...`)

Any value starting with `0x080xxxxx` is in **Flash memory** (your code):

```
0x0800412B  ‚Üê Return address to fault_exception_handler()
0x08000E5D  ‚Üê Return address to HardFault_Handler()
```

These are **saved LR values** showing the function call chain.

**How to verify:**
- Copy the address
- Open **Disassembly view**
- Navigate to that address
- You'll see it's right after a `BL` (Branch with Link) instruction

---

#### **2. Stack Pointers** (Values like `0x2001xxxx`)

Values in the `0x2001xxxx` or `0x2000xxxx` range point to **other stack locations**:

```
0x20017EF0  ‚Üê Previous stack frame pointer
0x20017F10  ‚Üê Even older stack frame pointer
```

These create the **chain** connecting frames! Each frame stores a pointer to the previous frame.

**How frames link together:**
```
Current frame at 0x20017ED8
  ‚Üì contains pointer to
Previous frame at 0x20017EF0
  ‚Üì contains pointer to
Older frame at 0x20017F10
  ‚Üì continues...
```

---

#### **3. Exception Return Values** (`0xFFFFFFF9`)

Special values like `0xFFFFFFF9` are **EXC_RETURN** magic values:

```
FFFFFFF9  ‚Üê Return to Handler mode using MSP
FFFFFFFD  ‚Üê Return to Thread mode using PSP
```

‚ö†Ô∏è **WATCH OUT:** This marks an **exception boundary** - where the CPU automatically stacked registers during an exception.

---

#### **4. Local Variables and Data**

Regular data values don't follow a specific pattern:

```
0000202C  ‚Üê Could be a counter, flag, or small number
63657320  ‚Üê ASCII string "sec " (in little-endian)
12345678  ‚Üê Test data or magic number
```

---

### Reading Memory at Stack Pointer

**Example:** Your SP = `0x20017ED8`

Looking at memory at that address:
```
Offset  | Value      | What it likely is
‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
+0      | 0000202C   | Local variable or saved register
+4      | 0000202C   | Another value (same as above)
+8      | 63657320   | ASCII "sec " - part of a string!
+12     | 40003000   | Peripheral address (GPIO? Timer?)
+16     | 00000003   | Counter or flag value
+20     | 20017EF0   | ‚Üê PREVIOUS STACK FRAME POINTER
+24     | 20017EF8   | Another stack address
+28     | 0800412B   | ‚Üê RETURN ADDRESS (saved LR)
+32     | 00000000   | Zero/NULL
+36     | 20017F10   | ‚Üê OLDER STACK FRAME POINTER
```

---

### ‚úÖ **BEST PRACTICE:** Use Expressions for Precise Offsets

To avoid counting columns in the memory browser, use **Expression view**:

```
Add these expressions:
*(uint32_t*)($sp+0)    ‚Üí Shows word at SP+0
*(uint32_t*)($sp+20)   ‚Üí Shows word at SP+20 (previous frame)
*(uint32_t*)($sp+28)   ‚Üí Shows word at SP+28 (return address)
*(uint32_t*)($sp+36)   ‚Üí Shows word at SP+36 (older frame)
```

This way you see **exactly** what's at each byte offset without confusion!

---

### Decoding ASCII Strings in Memory

When you see values like `0x63657320`:

**Little-endian byte order** (least significant byte first):
```
0x63657320 = [0x20] [0x73] [0x65] [0x63]
           =  ' '    's'    'e'    'c'
           = " sec" (read right-to-left)
```

**In Expressions view:**
```
(char*)($sp+8)  ‚Üê Shows the actual string starting at that offset
```

This is useful for finding **local string variables** or **error messages** on the stack.

---

### üí° **PRO TIP:** Identifying the Exception Stack Frame

When analyzing a fault, look for the **hardware-stacked exception frame**. It has a distinctive pattern:

```
[Some address in stack]:
  R0        ‚Üê Often contains function argument or return value
  R1        ‚Üê Function arguments
  R2
  R3
  R12       ‚Üê Scratch register
  LR        ‚Üê Should be 0x080xxxxx (return address)
  PC        ‚Üê Should be 0x080xxxxx (fault location)
  xPSR      ‚Üê Usually 0x010xxxxx or 0x210xxxxx
```

The **xPSR** value is distinctive - it's usually in the range `0x01000000` to `0x61000000`, which helps you identify the frame.

---

### Common Patterns and What They Mean

| Pattern | Meaning | Example |
|---------|---------|---------|
| `0x080xxxxx` | Code address (Flash) | `0x0800412B` ‚Üí Function return address |
| `0x2000xxxx` or `0x2001xxxx` | RAM address (Stack/Data) | `0x20017EF0` ‚Üí Stack frame pointer |
| `0x4000xxxx` | Peripheral register | `0x40003000` ‚Üí GPIO or Timer register |
| `0xE000xxxx` | System/Debug peripheral | `0xE000ED38` ‚Üí SCB register (BFAR) |
| `0xFFFFFFF9` | EXC_RETURN (MSP) | Exception boundary marker |
| `0x00000000` | NULL or zero | Uninitialized or cleared value |
| `0xCDCDCDCD` | Debug heap pattern | Some debuggers use this |
| `0xCAFEBADD` | Stack init pattern | Your `STACK_INIT_PATTERN` |
| `0x????????` | Unreadable memory | Out of bounds or protected |

---

### Complete Example: Decoding a Real Stack Frame

**Scenario:** Stopped at `fault_common_handler()`, SP = `0x20017ED8`

**Memory Browser shows:**
```
0x20017ED8: 0000202C 0000202C 63657320 40003000 00000003 20017EF0 20017EF8 0800412B
0x20017EF8: 00000000 20017F10 00000000 00000003 20017F10 08000E5D ...
```

**Step-by-step decode:**

1. **`0x0000202C`** (offset +0, +4) ‚Üí Local variables (value = 8236 decimal)
2. **`0x63657320`** (offset +8) ‚Üí String " sec" in little-endian
3. **`0x40003000`** (offset +12) ‚Üí Peripheral address (likely TIM2 or similar)
4. **`0x00000003`** (offset +16) ‚Üí Counter or enum value (3)
5. **`0x20017EF0`** (offset +20) ‚Üí **Previous frame pointer!**
6. **`0x20017EF8`** (offset +24) ‚Üí Another stack address
7. **`0x0800412B`** (offset +28) ‚Üí **Return address!** (saved LR)
8. **`0x20017F10`** (offset +36) ‚Üí **Older frame pointer!**
9. **`0x08000E5D`** (offset +52) ‚Üí **Another return address!**

**Conclusions:**
- Current function has local variables and a string
- Will return to `0x0800412B` (in `fault_exception_handler`)
- Previous frame was at `0x20017EF0`
- That frame will return to `0x08000E5D` (in `HardFault_Handler`)

---

### üéì Quick Verification Checklist

When analyzing stack memory, verify:

- [ ] SP value is in valid RAM range (e.g., `0x20000000` - `0x20020000`)
- [ ] Return addresses start with `0x080` (Flash)
- [ ] Stack frame pointers are higher addresses than SP (stack grows down)
- [ ] No `0x????????` (unreadable) values at SP (would indicate overflow)
- [ ] LR values point to valid code (check in Disassembly)

---

### Essential Debugger Windows Reference

| Window | Access | Purpose | Key Usage |
|--------|--------|---------|-----------|
| **Call Stack** | Window ‚Üí Show View ‚Üí Debug ‚Üí Call Stack | Function call chain | Find WHERE fault occurred |
| **Variables** | Usually visible in Debug perspective | Local variables and structs | Inspect `fault_data_buf` |
| **Expressions** | Window ‚Üí Show View ‚Üí Expressions | Custom watch expressions | Calculate offsets: `$sp+20` |
| **Registers** | Window ‚Üí Show View ‚Üí Registers | CPU core registers | See SP/LR/PC in real-time |
| **Memory Browser** | Window ‚Üí Show View ‚Üí Memory Browser | Raw memory contents | Inspect stack at `$sp` |
| **Disassembly** | Window ‚Üí Show View ‚Üí Disassembly | Assembly code | Verify exact instructions |
| **SFRs** | Window ‚Üí Show View ‚Üí SFRs | Peripheral registers | Check SCB‚ÜíCFSR, HFSR |

---

### Key Takeaways

‚úÖ **Stack frames are linked** through saved LR values creating a chain

‚úÖ **Memory Browser shows raw data** - you must interpret the patterns

‚úÖ **Different address ranges** indicate different memory types (Flash vs RAM vs Peripherals)

‚úÖ **Exception boundaries** are marked by EXC_RETURN magic values

‚úÖ **Use Expressions view** for precise offset calculations instead of counting columns

‚úÖ **Combine multiple views** (Call Stack + Memory + Registers) for complete understanding

‚úÖ **Stack grows downward** on ARM - decreasing SP means growing stack

---

**With these tools and techniques, you can trace execution flow through function calls and analyze crash dumps like a seasoned embedded engineer!** üéØ

---

## Appendix F: Engineering Principles - The Pareto Approach to Learning and Development

### The 80/20 Rule in Embedded Systems

**The Pareto Principle states:**
- **80% of the value** comes from **20% of the effort**
- **80% of bugs** come from **20% of the code**
- **80% of learning** comes from **20% of the material**

This principle is one of the most powerful tools for managing time and priorities in embedded systems development and learning.

---

### The Essential Mindset

**Core Philosophy:**
> "Perfect is the enemy of good enough to move forward."

**What this means:**
- Focus on delivering **functional value** quickly
- Iterate based on **real needs**, not theoretical perfection
- Timebox efforts and **measure return on investment**
- Know when 95% is **complete enough** to move on

**What this does NOT mean:**
- Shipping broken code
- Ignoring quality
- Skipping critical safety checks
- Accepting "barely working" as good enough

---

### When Pareto DOES Apply (Most of the Time)

#### **1. Learning Phase**

**Goal:** Build foundational understanding across all areas

**Strategy:**
```
Time Investment: 20% of total learning time
Coverage: 80% of topics at basic depth
Result: 80% functional knowledge

Example (Fault Module):
‚úì Understand exception handling concept        (20% effort ‚Üí 40% value)
‚úì Know what CFSR/HFSR mean                     (10% effort ‚Üí 20% value)
‚úì Can trigger and observe faults               (5% effort ‚Üí 15% value)
‚úì System recovers gracefully                   (5% effort ‚Üí 15% value)
‚Üí MOVE ON (50% effort = 90% learning value)
```

**Deferred (for later when needed):**
```
‚úó Every CFSR bit meaning memorized             (30% effort ‚Üí 5% value)
‚úó Flash panic writes working                   (20% effort ‚Üí 5% value)
‚Üí DEFER until real need arises
```

---

#### **2. Early Development / Prototyping**

**Goal:** Prove concept feasibility quickly

**Example:**
```
Scenario: New sensor integration
Decision: Get 80% working FAST

‚úì Basic read/write works                       (1 day)
‚úì Can get sensor data                          (1 day)
‚úì Demonstrates feasibility                     
‚úó Edge cases deferred                          (would take 5 more days)
‚úó Error recovery incomplete                    

Result: 2 days ‚Üí working demo vs 7 days ‚Üí perfect driver
ROI: Demo unlocks next phase of project
```

---

#### **3. Feature Prioritization**

**Goal:** Maximum user value with minimum development time

**Example:**
```
Scenario: Adding diagnostics to system
Decision: 80% coverage of common failures

‚úì Watchdog timeout detection                   (covers 40% of field issues)
‚úì Stack overflow detection                     (covers 20% of field issues)
‚úì Common peripheral faults                     (covers 20% of field issues)
‚úó Rare race conditions                         (covers 5% of field issues)
‚úó Cosmic ray bit flips                         (covers <1% of field issues)

Result: 80% of bugs caught with 30% of effort
```

---

### When Pareto Does NOT Apply (Critical Contexts)

#### **1. Safety-Critical Code**

**Context:** Medical devices, automotive ASIL-D, avionics

**Decision:** 99.9% is NOT enough

```
‚úì Every edge case handled                      
‚úì Exhaustive testing                           
‚úì Formal verification                          
‚úì Redundancy and fail-safes                    
‚úì Regulatory compliance (100% required)        

Why: Human lives depend on it
Time: 6 months vs 1 week for non-critical
Acceptable: No shortcuts
```

**Pareto FAILS here:** 80% correct means 20% of patients could die.

---

#### **2. Security-Critical Code**

**Context:** Cryptography, authentication, payment systems

**Decision:** 100% correct or don't ship

```
‚úì Every bit must be right                      
‚úì Timing attacks prevented                     
‚úì Side-channel attacks mitigated               
‚úì Peer review + external audit                 

Why: 1 vulnerability = total system compromise
Result: Use vetted libraries, not "good enough" implementations
```

**Pareto FAILS here:** 80% secure = 100% hackable.

---

#### **3. Regulatory/Certification Requirements**

**Context:** FDA, FCC, automotive certification

**Decision:** Meet 100% of requirements

```
‚úì Every requirement traced                     
‚úì Every test passed                            
‚úì Every document complete                      
‚úì Every review signed off                      

Why: Regulators don't accept 80%
Result: Cannot ship until 100% compliant
```

**Pareto FAILS here:** Regulatory bodies don't negotiate.

---

### The Principal Engineer's Decision Framework

#### **The Risk-Based Approach**

```
Step 1: Assess Risk
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Is this...                          ‚îÇ
‚îÇ ‚ñ° Safety-critical?                  ‚îÇ
‚îÇ ‚ñ° Security-critical?                ‚îÇ
‚îÇ ‚ñ° Regulatory-required?              ‚îÇ
‚îÇ ‚ñ° High-consequence failure?         ‚îÇ
‚îÇ ‚ñ° Not easily fixable later?         ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
         ‚Üì
    Any "YES"?
         ‚îú‚îÄ YES ‚Üí Full rigor (95-100%)
         ‚îî‚îÄ NO  ‚Üí Pareto applies (80-90%)
         
Step 2: Set Quality Bar
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Based on risk level:                ‚îÇ
‚îÇ ‚Ä¢ Low risk ‚Üí 80% OK                 ‚îÇ
‚îÇ ‚Ä¢ Medium risk ‚Üí 90% needed          ‚îÇ
‚îÇ ‚Ä¢ High risk ‚Üí 95%+ required         ‚îÇ
‚îÇ ‚Ä¢ Critical risk ‚Üí 99.9%+ mandatory  ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò

Step 3: Timebox, Measure, Adjust
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ ‚Ä¢ Start with Pareto assumption      ‚îÇ
‚îÇ ‚Ä¢ Set time budget                   ‚îÇ
‚îÇ ‚Ä¢ Reassess at checkpoints           ‚îÇ
‚îÇ ‚Ä¢ Adjust based on findings          ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

---

### The 4-Quadrant Prioritization Matrix

```
        High Value
            ‚Üë
            ‚îÇ
    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
    ‚îÇ       ‚îÇ       ‚îÇ
    ‚îÇ   A   ‚îÇ   B   ‚îÇ
Low ‚îÇ       ‚îÇ       ‚îÇ High
Effort ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ Effort
    ‚îÇ   C   ‚îÇ   D   ‚îÇ
    ‚îÇ       ‚îÇ       ‚îÇ
    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
            ‚îÇ
            ‚Üì
        Low Value
```

**A (Low Effort, High Value):** **DO IMMEDIATELY** ‚Üê Pareto sweet spot!  
**B (High Effort, High Value):** DO, but timebox and prioritize  
**C (Low Effort, Low Value):** Do if time permits  
**D (High Effort, Low Value):** **SKIP or defer indefinitely**

**Examples from Fault Module:**

| Task | Effort | Value | Quadrant | Action |
|------|--------|-------|----------|--------|
| Use Call Stack debugger | Low | High | **A** | ‚úÖ **Do now** |
| Understand CFSR basics | Low | High | **A** | ‚úÖ **Do now** |
| Implement fault handler | Med | High | **B** | ‚úÖ Do, timebox |
| Flash panic writes | High | Med | **B** | ‚è∏Ô∏è Defer |
| MMFAR debugger display fix | Low | Low | **C** | ‚è∏Ô∏è If time permits |
| Perfect exception edge cases | High | Low | **D** | ‚ùå Skip |

---

### The Timebox Decision Framework

**When you encounter a potential rabbit hole:**

```
1. Set a timer: 30 minutes
2. Investigate with focus
3. At 30 min, ask:
   
   Did I solve it?
   ‚îú‚îÄ YES ‚Üí Great! Move on ‚úì
   ‚îî‚îÄ NO ‚Üí Ask:
      
      a) Is it blocking me?
         ‚îú‚îÄ YES ‚Üí Extend 30 min, get help
         ‚îî‚îÄ NO ‚Üí Defer it ‚è∏Ô∏è
      
      b) Am I learning valuable concepts?
         ‚îú‚îÄ YES ‚Üí Extend 30 min
         ‚îî‚îÄ NO ‚Üí Cut losses, move on
      
      c) Is this the 20% that gives 80% value?
         ‚îú‚îÄ YES ‚Üí Continue
         ‚îî‚îÄ NO ‚Üí Defer it ‚è∏Ô∏è
```

**Example - MMFAR Display Issue:**
```
30 min investigation: Debugger display quirk vs real bug
Result: SFRs show correct value ‚Üí Not blocking
Decision: Defer (maybe 10 min later to add debug print)
Saved: 2+ hours of CMSIS deep dive
```

---

### Completion Criteria: When is "Done" Actually Done?

#### **Context-Dependent Definitions**

| Context | "Complete" Means | Example |
|---------|-----------------|---------|
| **Learning** | Understand core concepts + can apply | 80-90% coverage |
| **Prototype/POC** | Demonstrates feasibility | 70-80% functional |
| **Development** | Core features work, known limitations documented | 85-95% |
| **Production (consumer)** | All features work, edge cases handled | 95-98% |
| **Production (safety)** | Zero defects in critical paths | 99.9%+ |
| **Regulatory** | 100% compliant with all requirements | 100% |

#### **Your Fault Module Status**

```
Completion Checklist:
‚úì Core functionality works                     95%
‚úì Console diagnostics complete                 100%
‚úì Watchdog integration working                 100%
‚úì MPU stack guard implemented                  100%
‚úì Debugger skills mastered                     100%
‚úì Can diagnose faults confidently              100%
‚úó Flash panic writes                           0% (deferred)

Context: Learning + Development
Requirement: 80-90% for moving forward
Actual: 95%
Verdict: COMPLETE for current phase ‚úì
```

---

### Common Pareto Traps to Avoid

#### **Trap 1: "Just One More Thing" Syndrome**

```
‚ùå BAD: 
"I'll just check why MMFAR shows address instead of value..."
‚Üí 2 hours later, reading CMSIS source code
‚Üí Still not sure if it matters
‚Üí Zero progress on next module

‚úÖ GOOD:
"MMFAR issue noted. SFRs work. Moving on."
‚Üí Add to "investigate if needed" list
‚Üí Continue learning
‚Üí Come back IF it blocks real work
```

---

#### **Trap 2: Premature Optimization**

```
‚ùå BAD:
"Let me optimize this fault handler for speed..."
‚Üí Spend days on nano-second improvements
‚Üí Before knowing if it even matters

‚úÖ GOOD:
"Fault handler works. Profile later if needed."
‚Üí Measure BEFORE optimizing
‚Üí Optimize the 20% that causes 80% of slowness
```

---

#### **Trap 3: Perfectionism in Learning**

```
‚ùå BAD:
"I must understand EVERY CFSR bit before moving on"
‚Üí Weeks on one topic
‚Üí Forget 80% of it
‚Üí Never build complete system

‚úÖ GOOD:
"I understand KEY CFSR bits, know where to look up details"
‚Üí Reference manual is always there
‚Üí Learn details when debugging actual faults
‚Üí Build breadth first, depth on demand
```

---

### The Two-Phase Learning Strategy

#### **Phase 1: Breadth First (The Pareto Phase)**

```
Goal: Functional understanding across all areas
Time: 20% of total learning time
Coverage: 80% of topics at basic depth
Result: 80% functional knowledge

Fault Module Example:
Week 1: Core concepts (20 hours)
‚úì Exception handling basics
‚úì CFSR/HFSR registers (high-level)
‚úì Watchdog integration
‚úì Basic testing
‚Üí System works, can debug faults ‚úì
‚Üí MOVE TO NEXT MODULE
```

#### **Phase 2: Depth on Demand (Targeted Deep Dives)**

```
Goal: Deep expertise when needed for real problems
Time: 80% of total learning time (spread over months)
Coverage: 20% of topics at expert depth
Result: 20% additional mastery, but targeted

Fault Module Example:
Month 3: Production bug appears
‚úì Deep dive into specific CFSR bits
‚úì Analyze memory dumps
‚úì Profile stack usage patterns
‚úì Study reference manual Section 4.3 deeply
‚Üí Bug fixed with deep knowledge ‚úì
‚Üí Deep dive JUSTIFIED by real need
```

---

### The "Pareto with a Conscience" Rule

**Personal engineering philosophy:**

```
Use Pareto for MY time and effort.
Use risk analysis for USER safety and correctness.
```

**Examples:**

| Decision | Pareto? | Why |
|----------|---------|-----|
| "This debug feature is 80% done" | ‚úÖ YES | Affects only my productivity |
| "This safety check is 80% reliable" | ‚ùå **NO** | Affects user safety |
| "Flash writes work 80% of the time" | ‚ùå **NO** | Data loss unacceptable |
| "I understand 80% of the fault flow" | ‚úÖ YES | Can learn more as needed |
| "Stack guard catches 80% of overflows" | ‚ùå **NO** | Must catch 100% |

**The key distinction:**
- ‚úÖ Pareto optimizes YOUR productivity
- ‚ö†Ô∏è Risk analysis protects YOUR users
- Both are necessary, don't confuse them

---

### Real-World Examples

#### **Example 1: Consumer IoT Device (Pareto Applied)**

**Context:** Smart home sensor, non-safety-critical

**Decision:**
```
Core functionality: 95% complete
Edge cases: Documented and deferred
Known limitations: Tracked for future releases

Rationale:
‚úì Failure = device offline, user annoyed (low risk)
‚úì OTA updates possible (can iterate)
‚úì No regulatory requirements
‚úì Time to market critical

Result: Shipped on time, fixed issues via OTA ‚úì
```

---

#### **Example 2: Industrial Motor Controller (Pareto Rejected)**

**Context:** Controls 100kW motor, factory deployment

**Decision:**
```
Fault detection: 99.9% coverage
Safety interlocks: 100% robust
Overcurrent protection: 100% reliable

Rationale:
‚úó Failure = motor destroys itself, $50K damage
‚úó Failure = worker injury possible
‚úó Cannot update firmware easily (field deployed)
‚úó Insurance liability requires certification

Result: 3x longer development, ZERO field failures in 5 years ‚úì
```

---

#### **Example 3: Learning Fault Module (Pareto Applied - Your Case)**

**Context:** Educational project, learning objectives

**Decision:**
```
Fault handler: 95% complete
Console diagnostics: 100% working
Debugger skills: 100% mastered
Flash writes: 0% (deferred)

Rationale:
‚úì Goal = understand concepts (achieved)
‚úì Goal = can debug faults (achieved)
‚úì Flash is production feature, not learning blocker
‚úì Time better spent on breadth (next modules)

Result: Core learning achieved, ready for next topic ‚úì
```

---

### Key Takeaways

#### **‚úÖ When to Apply Pareto:**

1. **Learning phase** - Breadth over depth initially
2. **Prototyping** - Prove concept quickly
3. **Non-critical features** - Iterate based on feedback
4. **Internal tools** - "Good enough" for team use
5. **Debugging aids** - 80% coverage of common cases

#### **‚ùå When to Reject Pareto:**

1. **Safety-critical** - Human lives at stake
2. **Security-critical** - One bug = total compromise
3. **Regulatory** - 100% compliance required
4. **Irreversible** - Can't fix after deployment
5. **High consequence** - Failure costs exceed development savings

#### **üéØ The Balance:**

```
Pareto Principle:     Maximizes learning efficiency
Risk Analysis:        Ensures user safety
Both Together:        Professional engineering judgment
```

---

### Practical Application Checklist

Before deep diving into any issue, ask:

- [ ] **Is this blocking me?** (No ‚Üí Defer)
- [ ] **Is it safety/security critical?** (Yes ‚Üí Full rigor)
- [ ] **Can I work around it?** (Yes ‚Üí Defer)
- [ ] **Will I learn core concepts?** (No ‚Üí Skip)
- [ ] **Is this the 20% that gives 80%?** (No ‚Üí Defer)
- [ ] **Can I timebox it to 30-60 min?** (No ‚Üí Too big, defer)
- [ ] **Will this make me better at debugging REAL problems?** (No ‚Üí Skip)

**If most answers point to "Defer/Skip":** Move on. You're optimizing for learning efficiency.

**If answers point to "Do":** Set a timer, focus, deliver value.

---

### Final Wisdom

**The Pareto Principle is a powerful tool for:**
- ‚úÖ Maximizing learning speed
- ‚úÖ Delivering value quickly  
- ‚úÖ Avoiding rabbit holes
- ‚úÖ Managing limited time

**But remember:**
- Context matters (learning vs production vs safety-critical)
- The "20%" changes based on goals
- "Good enough" has different meanings in different contexts
- Deferred ‚â† Forgotten (you can always come back)

**Most importantly:**
> "Perfect is the enemy of good enough to move forward, but 'good enough' still means WORKING and UNDERSTOOD, not barely functional."

---

**Use this framework to make intelligent decisions about where to invest your time, and you'll learn faster and build better systems than those who chase perfection on every detail.** üéØ

