# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../project_1.srcs/sim_1/new/fifo_16_byte_distributed_RAM_TB.vhd" \

# Do not sort compile order
nosort
