

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Sun Jul 14 20:01:16 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    14.360|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8113|  8113|  8113|  8113|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  8112|  8112|         8|          -|          -|  1014|    no    |
        | + Pool_Row_Loop                 |     5|     5|         4|          2|          1|     2|    yes   |
        +---------------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    497|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    153|    -|
|Register         |        -|      -|     215|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     281|    889|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |cnn_fcmp_32ns_32ndEe_U33  |cnn_fcmp_32ns_32ndEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_fu_483_p2       |     *    |      0|  0|  17|           5|           5|
    |mul_ln36_fu_430_p2       |     *    |      0|  0|  13|           4|           4|
    |add_ln10_fu_310_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln13_2_fu_773_p2     |     +    |      0|  0|  15|           8|           1|
    |add_ln29_4_fu_520_p2     |     +    |      0|  0|  12|          13|          13|
    |add_ln29_5_fu_530_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln29_6_fu_561_p2     |     +    |      0|  0|  12|          13|          13|
    |add_ln29_fu_489_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln36_fu_753_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_768_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_316_p2              |     +    |      0|  0|  12|           3|           1|
    |i_fu_474_p2              |     +    |      0|  0|  15|           5|           5|
    |mpr_fu_464_p2            |     +    |      0|  0|  10|           2|           1|
    |r_fu_382_p2              |     +    |      0|  0|  13|           4|           1|
    |sub_ln29_1_fu_555_p2     |     -    |      0|  0|  12|          13|          13|
    |sub_ln29_fu_514_p2       |     -    |      0|  0|  12|          13|          13|
    |and_ln29_4_fu_648_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_5_fu_732_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_6_fu_738_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_7_fu_376_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln29_fu_642_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_304_p2      |   icmp   |      0|  0|  13|          10|           5|
    |icmp_ln13_fu_322_p2      |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln16_fu_370_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_458_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln29_10_fu_630_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_11_fu_696_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_12_fu_702_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_13_fu_714_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_14_fu_720_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_8_fu_612_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln29_9_fu_624_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln29_fu_606_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln13_fu_388_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln27_fu_448_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln29_4_fu_636_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_5_fu_708_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_6_fu_726_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln29_fu_618_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln13_6_fu_410_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln13_7_fu_418_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_8_fu_779_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln13_fu_394_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln29_2_fu_744_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln29_5_fu_328_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_6_fu_336_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln29_7_fu_356_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln29_fu_654_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_364_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 497|         299|         226|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_max_0_phi_fu_279_p4  |   9|          2|   32|         64|
    |ap_phi_mux_mpr_0_phi_fu_291_p4  |   9|          2|    2|          4|
    |c_0_reg_258                     |   9|          2|    4|          8|
    |f_0_reg_224                     |   9|          2|    3|          6|
    |grp_fu_298_p0                   |  15|          3|   32|         96|
    |grp_fu_298_p1                   |  15|          3|   32|         96|
    |indvar_flatten17_reg_213        |   9|          2|   10|         20|
    |indvar_flatten_reg_235          |   9|          2|    8|         16|
    |max_0_reg_269                   |   9|          2|   32|         64|
    |mpr_0_reg_287                   |   9|          2|    2|          4|
    |r_0_reg_247                     |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 153|         32|  163|        394|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln10_reg_790                 |  10|   0|   10|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_258                      |   4|   0|    4|          0|
    |conv_out_load_1_reg_868          |  32|   0|   32|          0|
    |conv_out_load_reg_861            |  32|   0|   32|          0|
    |f_0_reg_224                      |   3|   0|    3|          0|
    |icmp_ln13_reg_795                |   1|   0|    1|          0|
    |icmp_ln20_reg_842                |   1|   0|    1|          0|
    |icmp_ln20_reg_842_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten17_reg_213         |  10|   0|   10|          0|
    |indvar_flatten_reg_235           |   8|   0|    8|          0|
    |max_0_reg_269                    |  32|   0|   32|          0|
    |mpr_0_reg_287                    |   2|   0|    2|          0|
    |mpr_reg_846                      |   2|   0|    2|          0|
    |mul_ln36_reg_827                 |   8|   0|    8|          0|
    |r_0_reg_247                      |   4|   0|    4|          0|
    |select_ln13_6_reg_817            |   4|   0|    5|          1|
    |select_ln13_7_reg_822            |   4|   0|    4|          0|
    |select_ln13_reg_811              |   4|   0|    4|          0|
    |select_ln29_6_reg_800            |   3|   0|    3|          0|
    |select_ln29_reg_875              |  32|   0|   32|          0|
    |zext_ln20_1_reg_837              |   4|   0|   10|          6|
    |zext_ln26_reg_805                |   3|   0|   13|         10|
    |zext_ln27_reg_832                |   4|   0|   10|          6|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 215|   0|  238|         23|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_out_address0        | out |   12|  ap_memory |    conv_out    |     array    |
|conv_out_ce0             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_q0              |  in |   32|  ap_memory |    conv_out    |     array    |
|conv_out_address1        | out |   12|  ap_memory |    conv_out    |     array    |
|conv_out_ce1             | out |    1|  ap_memory |    conv_out    |     array    |
|conv_out_q1              |  in |   32|  ap_memory |    conv_out    |     array    |
|max_pool_out_0_address0  | out |    8|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_0_ce0       | out |    1|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_0_we0       | out |    1|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_0_d0        | out |   32|  ap_memory | max_pool_out_0 |     array    |
|max_pool_out_1_address0  | out |    8|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_1_ce0       | out |    1|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_1_we0       | out |    1|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_1_d0        | out |   32|  ap_memory | max_pool_out_1 |     array    |
|max_pool_out_2_address0  | out |    8|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_2_ce0       | out |    1|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_2_we0       | out |    1|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_2_d0        | out |   32|  ap_memory | max_pool_out_2 |     array    |
|max_pool_out_3_address0  | out |    8|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_3_ce0       | out |    1|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_3_we0       | out |    1|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_3_d0        | out |   32|  ap_memory | max_pool_out_3 |     array    |
|max_pool_out_4_address0  | out |    8|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_4_ce0       | out |    1|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_4_we0       | out |    1|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_4_d0        | out |   32|  ap_memory | max_pool_out_4 |     array    |
|max_pool_out_5_address0  | out |    8|  ap_memory | max_pool_out_5 |     array    |
|max_pool_out_5_ce0       | out |    1|  ap_memory | max_pool_out_5 |     array    |
|max_pool_out_5_we0       | out |    1|  ap_memory | max_pool_out_5 |     array    |
|max_pool_out_5_d0        | out |   32|  ap_memory | max_pool_out_5 |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

