

================================================================
== Vivado HLS Report for 'integrateQdot'
================================================================
* Date:           Tue Dec  5 11:58:46 2017

* Version:        2017.3.1 (Build 2033595 on Fri Oct 20 14:40:16 MDT 2017)
* Project:        MadgwickAHRS
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      6.67|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   16|   16|   10|   10| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 10, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 

* FSM state operations: 

 <State 1> : 4.35ns
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_4 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)"
ST_1 : Operation 19 [5/5] (4.35ns)   --->   "%tmp_s = fmul float %p_read_4, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 2> : 4.35ns
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_3 = call float @_ssdm_op_Read.ap_auto.float(float %p_read1)"
ST_2 : Operation 21 [4/5] (4.35ns)   --->   "%tmp_s = fmul float %p_read_4, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [5/5] (4.35ns)   --->   "%tmp_1 = fmul float %p_read_3, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 4.35ns
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_2 = call float @_ssdm_op_Read.ap_auto.float(float %p_read2)"
ST_3 : Operation 24 [3/5] (4.35ns)   --->   "%tmp_s = fmul float %p_read_4, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [4/5] (4.35ns)   --->   "%tmp_1 = fmul float %p_read_3, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [5/5] (4.35ns)   --->   "%tmp_2 = fmul float %p_read_2, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 4.35ns
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%p_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %p_read3)"
ST_4 : Operation 28 [2/5] (4.35ns)   --->   "%tmp_s = fmul float %p_read_4, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [3/5] (4.35ns)   --->   "%tmp_1 = fmul float %p_read_3, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [4/5] (4.35ns)   --->   "%tmp_2 = fmul float %p_read_2, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [5/5] (4.35ns)   --->   "%tmp_3 = fmul float %p_read_1, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 4.35ns
ST_5 : Operation 32 [1/5] (4.35ns)   --->   "%tmp_s = fmul float %p_read_4, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%q_addr = getelementptr [4 x float]* %q, i64 0, i64 0" [MadgwickAHRS.cpp:239]
ST_5 : Operation 34 [2/2] (2.32ns)   --->   "%q_load = load float* %q_addr, align 4" [MadgwickAHRS.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 35 [2/5] (4.35ns)   --->   "%tmp_1 = fmul float %p_read_3, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [3/5] (4.35ns)   --->   "%tmp_2 = fmul float %p_read_2, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [4/5] (4.35ns)   --->   "%tmp_3 = fmul float %p_read_1, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 6.67ns
ST_6 : Operation 38 [1/2] (2.32ns)   --->   "%q_load = load float* %q_addr, align 4" [MadgwickAHRS.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 39 [9/9] (4.34ns)   --->   "%tmp_8 = fadd float %q_load, %tmp_s" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [1/5] (4.35ns)   --->   "%tmp_1 = fmul float %p_read_3, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%q_addr_1 = getelementptr [4 x float]* %q, i64 0, i64 1" [MadgwickAHRS.cpp:239]
ST_6 : Operation 42 [2/2] (2.32ns)   --->   "%q_load_1 = load float* %q_addr_1, align 4" [MadgwickAHRS.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 43 [2/5] (4.35ns)   --->   "%tmp_2 = fmul float %p_read_2, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [3/5] (4.35ns)   --->   "%tmp_3 = fmul float %p_read_1, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 6.67ns
ST_7 : Operation 45 [8/9] (4.34ns)   --->   "%tmp_8 = fadd float %q_load, %tmp_s" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/2] (2.32ns)   --->   "%q_load_1 = load float* %q_addr_1, align 4" [MadgwickAHRS.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 47 [9/9] (4.34ns)   --->   "%tmp_8_1 = fadd float %q_load_1, %tmp_1" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/5] (4.35ns)   --->   "%tmp_2 = fmul float %p_read_2, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%q_addr_2 = getelementptr [4 x float]* %q, i64 0, i64 2" [MadgwickAHRS.cpp:239]
ST_7 : Operation 50 [2/2] (2.32ns)   --->   "%q_load_2 = load float* %q_addr_2, align 4" [MadgwickAHRS.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_7 : Operation 51 [2/5] (4.35ns)   --->   "%tmp_3 = fmul float %p_read_1, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 6.67ns
ST_8 : Operation 52 [7/9] (4.34ns)   --->   "%tmp_8 = fadd float %q_load, %tmp_s" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 53 [8/9] (4.34ns)   --->   "%tmp_8_1 = fadd float %q_load_1, %tmp_1" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 54 [1/2] (2.32ns)   --->   "%q_load_2 = load float* %q_addr_2, align 4" [MadgwickAHRS.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_8 : Operation 55 [9/9] (4.34ns)   --->   "%tmp_8_2 = fadd float %q_load_2, %tmp_2" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/5] (4.35ns)   --->   "%tmp_3 = fmul float %p_read_1, 1.953125e-03" [MadgwickAHRS.cpp:239]   --->   Core 98 'FMul' <Latency = 4> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%q_addr_3 = getelementptr [4 x float]* %q, i64 0, i64 3" [MadgwickAHRS.cpp:239]
ST_8 : Operation 58 [2/2] (2.32ns)   --->   "%q_load_3 = load float* %q_addr_3, align 4" [MadgwickAHRS.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>

 <State 9> : 6.67ns
ST_9 : Operation 59 [6/9] (4.34ns)   --->   "%tmp_8 = fadd float %q_load, %tmp_s" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 60 [7/9] (4.34ns)   --->   "%tmp_8_1 = fadd float %q_load_1, %tmp_1" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [8/9] (4.34ns)   --->   "%tmp_8_2 = fadd float %q_load_2, %tmp_2" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 62 [1/2] (2.32ns)   --->   "%q_load_3 = load float* %q_addr_3, align 4" [MadgwickAHRS.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_9 : Operation 63 [9/9] (4.34ns)   --->   "%tmp_8_3 = fadd float %q_load_3, %tmp_3" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.35ns
ST_10 : Operation 64 [5/9] (4.34ns)   --->   "%tmp_8 = fadd float %q_load, %tmp_s" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [6/9] (4.34ns)   --->   "%tmp_8_1 = fadd float %q_load_1, %tmp_1" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [7/9] (4.34ns)   --->   "%tmp_8_2 = fadd float %q_load_2, %tmp_2" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [8/9] (4.34ns)   --->   "%tmp_8_3 = fadd float %q_load_3, %tmp_3" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 4.35ns
ST_11 : Operation 68 [4/9] (4.34ns)   --->   "%tmp_8 = fadd float %q_load, %tmp_s" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 69 [5/9] (4.34ns)   --->   "%tmp_8_1 = fadd float %q_load_1, %tmp_1" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [6/9] (4.34ns)   --->   "%tmp_8_2 = fadd float %q_load_2, %tmp_2" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [7/9] (4.34ns)   --->   "%tmp_8_3 = fadd float %q_load_3, %tmp_3" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 4.35ns
ST_12 : Operation 72 [3/9] (4.34ns)   --->   "%tmp_8 = fadd float %q_load, %tmp_s" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [4/9] (4.34ns)   --->   "%tmp_8_1 = fadd float %q_load_1, %tmp_1" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [5/9] (4.34ns)   --->   "%tmp_8_2 = fadd float %q_load_2, %tmp_2" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [6/9] (4.34ns)   --->   "%tmp_8_3 = fadd float %q_load_3, %tmp_3" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 4.35ns
ST_13 : Operation 76 [2/9] (4.34ns)   --->   "%tmp_8 = fadd float %q_load, %tmp_s" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 77 [3/9] (4.34ns)   --->   "%tmp_8_1 = fadd float %q_load_1, %tmp_1" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [4/9] (4.34ns)   --->   "%tmp_8_2 = fadd float %q_load_2, %tmp_2" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 79 [5/9] (4.34ns)   --->   "%tmp_8_3 = fadd float %q_load_3, %tmp_3" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 6.67ns
ST_14 : Operation 80 [1/9] (4.34ns)   --->   "%tmp_8 = fadd float %q_load, %tmp_s" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 81 [1/1] (2.32ns)   --->   "store float %tmp_8, float* %q_addr, align 4" [MadgwickAHRS.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_14 : Operation 82 [2/9] (4.34ns)   --->   "%tmp_8_1 = fadd float %q_load_1, %tmp_1" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [3/9] (4.34ns)   --->   "%tmp_8_2 = fadd float %q_load_2, %tmp_2" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [4/9] (4.34ns)   --->   "%tmp_8_3 = fadd float %q_load_3, %tmp_3" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 6.67ns
ST_15 : Operation 85 [1/9] (4.34ns)   --->   "%tmp_8_1 = fadd float %q_load_1, %tmp_1" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [1/1] (2.32ns)   --->   "store float %tmp_8_1, float* %q_addr_1, align 4" [MadgwickAHRS.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_15 : Operation 87 [2/9] (4.34ns)   --->   "%tmp_8_2 = fadd float %q_load_2, %tmp_2" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [3/9] (4.34ns)   --->   "%tmp_8_3 = fadd float %q_load_3, %tmp_3" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 6.67ns
ST_16 : Operation 89 [1/9] (4.34ns)   --->   "%tmp_8_2 = fadd float %q_load_2, %tmp_2" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 90 [1/1] (2.32ns)   --->   "store float %tmp_8_2, float* %q_addr_2, align 4" [MadgwickAHRS.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_16 : Operation 91 [2/9] (4.34ns)   --->   "%tmp_8_3 = fadd float %q_load_3, %tmp_3" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 6.67ns
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [MadgwickAHRS.cpp:238]
ST_17 : Operation 93 [1/9] (4.34ns)   --->   "%tmp_8_3 = fadd float %q_load_3, %tmp_3" [MadgwickAHRS.cpp:239]   --->   Core 97 'FAddSub' <Latency = 8> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 94 [1/1] (2.32ns)   --->   "store float %tmp_8_3, float* %q_addr_3, align 4" [MadgwickAHRS.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "ret void" [MadgwickAHRS.cpp:241]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.35ns
The critical path consists of the following:
	wire read on port 'p_read' [9]  (0 ns)
	'fmul' operation ('tmp_s', MadgwickAHRS.cpp:239) [11]  (4.35 ns)

 <State 2>: 4.35ns
The critical path consists of the following:
	wire read on port 'p_read1' [8]  (0 ns)
	'fmul' operation ('tmp_1', MadgwickAHRS.cpp:239) [16]  (4.35 ns)

 <State 3>: 4.35ns
The critical path consists of the following:
	wire read on port 'p_read2' [7]  (0 ns)
	'fmul' operation ('tmp_2', MadgwickAHRS.cpp:239) [21]  (4.35 ns)

 <State 4>: 4.35ns
The critical path consists of the following:
	wire read on port 'p_read3' [6]  (0 ns)
	'fmul' operation ('tmp_3', MadgwickAHRS.cpp:239) [26]  (4.35 ns)

 <State 5>: 4.35ns
The critical path consists of the following:
	'fmul' operation ('tmp_s', MadgwickAHRS.cpp:239) [11]  (4.35 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'load' operation ('q_load', MadgwickAHRS.cpp:239) on array 'q' [13]  (2.32 ns)
	'fadd' operation ('tmp_8', MadgwickAHRS.cpp:239) [14]  (4.35 ns)

 <State 7>: 6.67ns
The critical path consists of the following:
	'load' operation ('q_load_1', MadgwickAHRS.cpp:239) on array 'q' [18]  (2.32 ns)
	'fadd' operation ('tmp_8_1', MadgwickAHRS.cpp:239) [19]  (4.35 ns)

 <State 8>: 6.67ns
The critical path consists of the following:
	'load' operation ('q_load_2', MadgwickAHRS.cpp:239) on array 'q' [23]  (2.32 ns)
	'fadd' operation ('tmp_8_2', MadgwickAHRS.cpp:239) [24]  (4.35 ns)

 <State 9>: 6.67ns
The critical path consists of the following:
	'load' operation ('q_load_3', MadgwickAHRS.cpp:239) on array 'q' [28]  (2.32 ns)
	'fadd' operation ('tmp_8_3', MadgwickAHRS.cpp:239) [29]  (4.35 ns)

 <State 10>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', MadgwickAHRS.cpp:239) [14]  (4.35 ns)

 <State 11>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', MadgwickAHRS.cpp:239) [14]  (4.35 ns)

 <State 12>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', MadgwickAHRS.cpp:239) [14]  (4.35 ns)

 <State 13>: 4.35ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', MadgwickAHRS.cpp:239) [14]  (4.35 ns)

 <State 14>: 6.67ns
The critical path consists of the following:
	'fadd' operation ('tmp_8', MadgwickAHRS.cpp:239) [14]  (4.35 ns)
	'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8', MadgwickAHRS.cpp:239 on array 'q' [15]  (2.32 ns)

 <State 15>: 6.67ns
The critical path consists of the following:
	'fadd' operation ('tmp_8_1', MadgwickAHRS.cpp:239) [19]  (4.35 ns)
	'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8_1', MadgwickAHRS.cpp:239 on array 'q' [20]  (2.32 ns)

 <State 16>: 6.67ns
The critical path consists of the following:
	'fadd' operation ('tmp_8_2', MadgwickAHRS.cpp:239) [24]  (4.35 ns)
	'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8_2', MadgwickAHRS.cpp:239 on array 'q' [25]  (2.32 ns)

 <State 17>: 6.67ns
The critical path consists of the following:
	'fadd' operation ('tmp_8_3', MadgwickAHRS.cpp:239) [29]  (4.35 ns)
	'store' operation (MadgwickAHRS.cpp:239) of variable 'tmp_8_3', MadgwickAHRS.cpp:239 on array 'q' [30]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
