Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Nov 29 21:05:28 2022
| Host         : DESKTOP-ONE956D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       16          
XDCC-5     Warning           User Non-Timing constraint/property overwritten     4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.785        0.000                      0                 3363        0.021        0.000                      0                 3363        1.845        0.000                       0                  1630  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
adc_clk                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                       {0.000 4.000}        8.000           125.000         
rx_clk                           {0.000 2.000}        4.000           250.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                                1.447        0.000                      0                  532        0.021        0.000                      0                  532        3.500        0.000                       0                   520  
clk_fpga_0                             1.476        0.000                      0                 2293        0.026        0.000                      0                 2293        3.020        0.000                       0                  1102  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_0                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             1.606        0.000                      0                  257        0.189        0.000                      0                  257  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         adc_clk                  0.785        0.000                      0                  474        0.154        0.000                      0                  474  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                                                 
(none)                       adc_clk                                                   
(none)                       clk_out1_system_clk_wiz_0_0                               
(none)                       clkfbout_system_clk_wiz_0_0                               
(none)                       rx_clk                                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__13/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/SINE_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 1.511ns (23.705%)  route 4.863ns (76.295%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.387ns = ( 12.387 - 8.000 ) 
    Source Clock Delay      (SCD):    4.822ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.661     4.822    system_i/NCO_V4_0/inst/clk
    SLICE_X16Y59         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y59         FDCE (Prop_fdce_C_Q)         0.518     5.340 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__13/Q
                         net (fo=90, routed)          1.829     7.169    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__13_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     7.293 r  system_i/NCO_V4_0/inst/SINE[5]_i_186/O
                         net (fo=1, routed)           0.670     7.963    system_i/NCO_V4_0/inst/SINE[5]_i_186_n_0
    SLICE_X5Y57          LUT6 (Prop_lut6_I0_O)        0.124     8.087 r  system_i/NCO_V4_0/inst/SINE[5]_i_68/O
                         net (fo=1, routed)           0.971     9.058    system_i/NCO_V4_0/inst/SINE[5]_i_68_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.124     9.182 r  system_i/NCO_V4_0/inst/SINE[5]_i_21/O
                         net (fo=1, routed)           0.000     9.182    system_i/NCO_V4_0/inst/SINE[5]_i_21_n_0
    SLICE_X6Y59          MUXF7 (Prop_muxf7_I1_O)      0.214     9.396 r  system_i/NCO_V4_0/inst/SINE_reg[5]_i_7/O
                         net (fo=1, routed)           0.000     9.396    system_i/NCO_V4_0/inst/SINE_reg[5]_i_7_n_0
    SLICE_X6Y59          MUXF8 (Prop_muxf8_I1_O)      0.088     9.484 r  system_i/NCO_V4_0/inst/SINE_reg[5]_i_2/O
                         net (fo=1, routed)           1.393    10.877    system_i/NCO_V4_0/inst/SINE_reg[5]_i_2_n_0
    SLICE_X22Y68         LUT6 (Prop_lut6_I0_O)        0.319    11.196 r  system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE[5]_i_1/O
                         net (fo=1, routed)           0.000    11.196    system_i/NCO_V4_0/inst/p_0_out[5]
    SLICE_X22Y68         FDCE                                         r  system_i/NCO_V4_0/inst/SINE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.475    12.387    system_i/NCO_V4_0/inst/clk
    SLICE_X22Y68         FDCE                                         r  system_i/NCO_V4_0/inst/SINE_reg[5]/C
                         clock pessimism              0.263    12.650    
                         clock uncertainty           -0.035    12.614    
    SLICE_X22Y68         FDCE (Setup_fdce_C_D)        0.029    12.643    system_i/NCO_V4_0/inst/SINE_reg[5]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                         -11.196    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.623ns  (required time - arrival time)
  Source:                 system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/SINE_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.721ns (27.388%)  route 4.563ns (72.612%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.658     4.819    system_i/NCO_V4_1/inst/clk
    SLICE_X19Y86         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDCE (Prop_fdce_C_Q)         0.456     5.275 r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]_rep__11/Q
                         net (fo=102, routed)         2.441     7.716    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]_rep__11_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.840 r  system_i/NCO_V4_1/inst/SINE[10]_i_36/O
                         net (fo=6, routed)           0.733     8.573    system_i/NCO_V4_1/inst/SINE[10]_i_36_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.697 r  system_i/NCO_V4_1/inst/SINE[7]_i_69/O
                         net (fo=1, routed)           0.000     8.697    system_i/NCO_V4_1/inst/SINE[7]_i_69_n_0
    SLICE_X34Y77         MUXF7 (Prop_muxf7_I0_O)      0.209     8.906 r  system_i/NCO_V4_1/inst/SINE_reg[7]_i_31/O
                         net (fo=1, routed)           0.298     9.204    system_i/NCO_V4_1/inst/SINE_reg[7]_i_31_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I5_O)        0.297     9.501 r  system_i/NCO_V4_1/inst/SINE[7]_i_10/O
                         net (fo=1, routed)           0.000     9.501    system_i/NCO_V4_1/inst/SINE[7]_i_10_n_0
    SLICE_X35Y79         MUXF7 (Prop_muxf7_I0_O)      0.212     9.713 r  system_i/NCO_V4_1/inst/SINE_reg[7]_i_3/O
                         net (fo=1, routed)           1.091    10.804    system_i/NCO_V4_1/inst/SINE_reg[7]_i_3_n_0
    SLICE_X40Y80         LUT6 (Prop_lut6_I1_O)        0.299    11.103 r  system_i/NCO_V4_1/inst/SINE[7]_i_1/O
                         net (fo=1, routed)           0.000    11.103    system_i/NCO_V4_1/inst/p_0_out[7]
    SLICE_X40Y80         FDCE                                         r  system_i/NCO_V4_1/inst/SINE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.555    12.467    system_i/NCO_V4_1/inst/clk
    SLICE_X40Y80         FDCE                                         r  system_i/NCO_V4_1/inst/SINE_reg[7]/C
                         clock pessimism              0.263    12.730    
                         clock uncertainty           -0.035    12.694    
    SLICE_X40Y80         FDCE (Setup_fdce_C_D)        0.031    12.725    system_i/NCO_V4_1/inst/SINE_reg[7]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                  1.623    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_rep/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/SINE_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.164ns  (logic 1.512ns (24.528%)  route 4.652ns (75.472%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.662     4.823    system_i/NCO_V4_0/inst/clk
    SLICE_X16Y57         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y57         FDCE (Prop_fdce_C_Q)         0.518     5.341 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_rep/Q
                         net (fo=80, routed)          2.396     7.737    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_rep_n_0
    SLICE_X30Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.861 r  system_i/NCO_V4_0/inst/COS[12]_i_3/O
                         net (fo=6, routed)           0.746     8.607    system_i/NCO_V4_0/inst/COS[12]_i_3_n_0
    SLICE_X24Y73         LUT6 (Prop_lut6_I3_O)        0.124     8.731 r  system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE[8]_i_68/O
                         net (fo=1, routed)           0.620     9.351    system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE[8]_i_68_n_0
    SLICE_X25Y73         LUT5 (Prop_lut5_I0_O)        0.124     9.475 r  system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE[8]_i_34/O
                         net (fo=1, routed)           0.000     9.475    system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE[8]_i_34_n_0
    SLICE_X25Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     9.687 r  system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE_reg[8]_i_15/O
                         net (fo=1, routed)           0.000     9.687    system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE_reg[8]_i_15_n_0
    SLICE_X25Y73         MUXF8 (Prop_muxf8_I1_O)      0.094     9.781 r  system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE_reg[8]_i_5/O
                         net (fo=1, routed)           0.890    10.672    system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE_reg[8]_i_5_n_0
    SLICE_X26Y73         LUT6 (Prop_lut6_I5_O)        0.316    10.988 r  system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE[8]_i_1/O
                         net (fo=1, routed)           0.000    10.988    system_i/NCO_V4_0/inst/p_0_out[8]
    SLICE_X26Y73         FDCE                                         r  system_i/NCO_V4_0/inst/SINE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.474    12.386    system_i/NCO_V4_0/inst/clk
    SLICE_X26Y73         FDCE                                         r  system_i/NCO_V4_0/inst/SINE_reg[8]/C
                         clock pessimism              0.263    12.649    
                         clock uncertainty           -0.035    12.613    
    SLICE_X26Y73         FDCE (Setup_fdce_C_D)        0.029    12.642    system_i/NCO_V4_0/inst/SINE_reg[8]
  -------------------------------------------------------------------
                         required time                         12.642    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/SINE_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.206ns  (logic 1.731ns (27.891%)  route 4.475ns (72.109%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.658     4.819    system_i/NCO_V4_1/inst/clk
    SLICE_X19Y86         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDCE (Prop_fdce_C_Q)         0.456     5.275 r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]_rep__11/Q
                         net (fo=102, routed)         2.111     7.386    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]_rep__11_n_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I1_O)        0.124     7.510 r  system_i/NCO_V4_1/inst/SINE[9]_i_43/O
                         net (fo=3, routed)           0.700     8.210    system_i/NCO_V4_1/inst/SINE[9]_i_43_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I3_O)        0.124     8.334 r  system_i/NCO_V4_1/inst/SINE[5]_i_110/O
                         net (fo=1, routed)           0.000     8.334    system_i/NCO_V4_1/inst/SINE[5]_i_110_n_0
    SLICE_X37Y85         MUXF7 (Prop_muxf7_I0_O)      0.212     8.546 r  system_i/NCO_V4_1/inst/SINE_reg[5]_i_40/O
                         net (fo=1, routed)           0.549     9.095    system_i/NCO_V4_1/inst/SINE_reg[5]_i_40_n_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I5_O)        0.299     9.394 r  system_i/NCO_V4_1/inst/SINE[5]_i_13/O
                         net (fo=1, routed)           0.000     9.394    system_i/NCO_V4_1/inst/SINE[5]_i_13_n_0
    SLICE_X33Y85         MUXF7 (Prop_muxf7_I1_O)      0.217     9.611 r  system_i/NCO_V4_1/inst/SINE_reg[5]_i_4/O
                         net (fo=1, routed)           1.116    10.726    system_i/NCO_V4_1/inst/SINE_reg[5]_i_4_n_0
    SLICE_X32Y81         LUT6 (Prop_lut6_I3_O)        0.299    11.025 r  system_i/NCO_V4_1/inst/SINE[5]_i_1/O
                         net (fo=1, routed)           0.000    11.025    system_i/NCO_V4_1/inst/p_0_out[5]
    SLICE_X32Y81         FDCE                                         r  system_i/NCO_V4_1/inst/SINE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.480    12.392    system_i/NCO_V4_1/inst/clk
    SLICE_X32Y81         FDCE                                         r  system_i/NCO_V4_1/inst/SINE_reg[5]/C
                         clock pessimism              0.263    12.655    
                         clock uncertainty           -0.035    12.619    
    SLICE_X32Y81         FDCE (Setup_fdce_C_D)        0.077    12.696    system_i/NCO_V4_1/inst/SINE_reg[5]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/SINE_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.493ns (23.928%)  route 4.747ns (76.072%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 12.393 - 8.000 ) 
    Source Clock Delay      (SCD):    4.820ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.659     4.820    system_i/NCO_V4_1/inst/clk
    SLICE_X29Y87         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDCE (Prop_fdce_C_Q)         0.456     5.276 r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]/Q
                         net (fo=62, routed)          2.166     7.442    system_i/NCO_V4_1/inst/sel[13]
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.566 r  system_i/NCO_V4_1/inst/SINE[3]_i_222/O
                         net (fo=1, routed)           0.670     8.236    system_i/NCO_V4_1/inst/SINE[3]_i_222_n_0
    SLICE_X11Y86         LUT6 (Prop_lut6_I0_O)        0.124     8.360 r  system_i/NCO_V4_1/inst/SINE[3]_i_96/O
                         net (fo=1, routed)           0.991     9.351    system_i/NCO_V4_1/inst/SINE[3]_i_96_n_0
    SLICE_X19Y87         LUT6 (Prop_lut6_I3_O)        0.124     9.475 r  system_i/NCO_V4_1/inst/SINE[3]_i_33/O
                         net (fo=1, routed)           0.000     9.475    system_i/NCO_V4_1/inst/SINE[3]_i_33_n_0
    SLICE_X19Y87         MUXF7 (Prop_muxf7_I1_O)      0.245     9.720 r  system_i/NCO_V4_1/inst/SINE_reg[3]_i_10/O
                         net (fo=1, routed)           0.000     9.720    system_i/NCO_V4_1/inst/SINE_reg[3]_i_10_n_0
    SLICE_X19Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     9.824 r  system_i/NCO_V4_1/inst/SINE_reg[3]_i_3/O
                         net (fo=1, routed)           0.920    10.744    system_i/NCO_V4_1/inst/SINE_reg[3]_i_3_n_0
    SLICE_X23Y87         LUT6 (Prop_lut6_I1_O)        0.316    11.060 r  system_i/NCO_V4_1/inst/SINE[3]_i_1/O
                         net (fo=1, routed)           0.000    11.060    system_i/NCO_V4_1/inst/p_0_out[3]
    SLICE_X23Y87         FDCE                                         r  system_i/NCO_V4_1/inst/SINE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.481    12.393    system_i/NCO_V4_1/inst/clk
    SLICE_X23Y87         FDCE                                         r  system_i/NCO_V4_1/inst/SINE_reg[3]/C
                         clock pessimism              0.363    12.756    
                         clock uncertainty           -0.035    12.721    
    SLICE_X23Y87         FDCE (Setup_fdce_C_D)        0.029    12.750    system_i/NCO_V4_1/inst/SINE_reg[3]
  -------------------------------------------------------------------
                         required time                         12.750    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  1.690    

Slack (MET) :             1.703ns  (required time - arrival time)
  Source:                 system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/SINE_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 1.449ns (23.470%)  route 4.725ns (76.530%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.658     4.819    system_i/NCO_V4_1/inst/clk
    SLICE_X19Y86         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y86         FDCE (Prop_fdce_C_Q)         0.456     5.275 r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]_rep__11/Q
                         net (fo=102, routed)         2.530     7.806    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]_rep__11_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.930 r  system_i/NCO_V4_1/inst/SINE[10]_i_32/O
                         net (fo=5, routed)           0.767     8.697    system_i/NCO_V4_1/inst/SINE[10]_i_32_n_0
    SLICE_X36Y78         LUT6 (Prop_lut6_I0_O)        0.124     8.821 r  system_i/NCO_V4_1/inst/SINE[8]_i_70/O
                         net (fo=1, routed)           0.816     9.636    system_i/NCO_V4_1/inst/SINE[8]_i_70_n_0
    SLICE_X34Y78         LUT5 (Prop_lut5_I0_O)        0.124     9.760 r  system_i/NCO_V4_1/inst/SINE[8]_i_35/O
                         net (fo=1, routed)           0.000     9.760    system_i/NCO_V4_1/inst/SINE[8]_i_35_n_0
    SLICE_X34Y78         MUXF7 (Prop_muxf7_I1_O)      0.214     9.974 r  system_i/NCO_V4_1/inst/SINE_reg[8]_i_15/O
                         net (fo=1, routed)           0.000     9.974    system_i/NCO_V4_1/inst/SINE_reg[8]_i_15_n_0
    SLICE_X34Y78         MUXF8 (Prop_muxf8_I1_O)      0.088    10.062 r  system_i/NCO_V4_1/inst/SINE_reg[8]_i_5/O
                         net (fo=1, routed)           0.612    10.674    system_i/NCO_V4_1/inst/SINE_reg[8]_i_5_n_0
    SLICE_X34Y81         LUT6 (Prop_lut6_I5_O)        0.319    10.993 r  system_i/NCO_V4_1/inst/SINE[8]_i_1/O
                         net (fo=1, routed)           0.000    10.993    system_i/NCO_V4_1/inst/p_0_out[8]
    SLICE_X34Y81         FDCE                                         r  system_i/NCO_V4_1/inst/SINE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.480    12.392    system_i/NCO_V4_1/inst/clk
    SLICE_X34Y81         FDCE                                         r  system_i/NCO_V4_1/inst/SINE_reg[8]/C
                         clock pessimism              0.263    12.655    
                         clock uncertainty           -0.035    12.619    
    SLICE_X34Y81         FDCE (Setup_fdce_C_D)        0.077    12.696    system_i/NCO_V4_1/inst/SINE_reg[8]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  1.703    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 system_i/NCO_V4_0/inst/ACCUMULATOR_reg[21]_rep__12/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/SINE_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.548ns (25.067%)  route 4.627ns (74.933%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.655     4.816    system_i/NCO_V4_0/inst/clk
    SLICE_X20Y65         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[21]_rep__12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y65         FDCE (Prop_fdce_C_Q)         0.518     5.334 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[21]_rep__12/Q
                         net (fo=122, routed)         1.916     7.250    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[21]_rep__12_n_0
    SLICE_X7Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.374 r  system_i/NCO_V4_0/inst/SINE[3]_i_174/O
                         net (fo=1, routed)           0.000     7.374    system_i/NCO_V4_0/inst/SINE[3]_i_174_n_0
    SLICE_X7Y77          MUXF7 (Prop_muxf7_I0_O)      0.238     7.612 r  system_i/NCO_V4_0/inst/SINE_reg[3]_i_70/O
                         net (fo=1, routed)           0.000     7.612    system_i/NCO_V4_0/inst/SINE_reg[3]_i_70_n_0
    SLICE_X7Y77          MUXF8 (Prop_muxf8_I0_O)      0.104     7.716 r  system_i/NCO_V4_0/inst/SINE_reg[3]_i_25/O
                         net (fo=1, routed)           0.924     8.641    system_i/NCO_V4_0/inst/SINE_reg[3]_i_25_n_0
    SLICE_X6Y76          LUT6 (Prop_lut6_I5_O)        0.316     8.957 r  system_i/NCO_V4_0/inst/SINE[3]_i_7/O
                         net (fo=1, routed)           0.656     9.613    system_i/NCO_V4_0/inst/SINE[3]_i_7_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I1_O)        0.124     9.737 r  system_i/NCO_V4_0/inst/SINE[3]_i_2/O
                         net (fo=1, routed)           1.131    10.867    system_i/NCO_V4_0/inst/SINE[3]_i_2_n_0
    SLICE_X14Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.991 r  system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE[3]_i_1/O
                         net (fo=1, routed)           0.000    10.991    system_i/NCO_V4_0/inst/p_0_out[3]
    SLICE_X14Y71         FDCE                                         r  system_i/NCO_V4_0/inst/SINE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.479    12.391    system_i/NCO_V4_0/inst/clk
    SLICE_X14Y71         FDCE                                         r  system_i/NCO_V4_0/inst/SINE_reg[3]/C
                         clock pessimism              0.363    12.754    
                         clock uncertainty           -0.035    12.719    
    SLICE_X14Y71         FDCE (Setup_fdce_C_D)        0.029    12.748    system_i/NCO_V4_0/inst/SINE_reg[3]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -10.991    
  -------------------------------------------------------------------
                         slack                                  1.756    

Slack (MET) :             1.792ns  (required time - arrival time)
  Source:                 system_i/NCO_V4_0/inst/ACCUMULATOR_reg[21]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/SINE_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.716ns (27.964%)  route 4.421ns (72.036%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 12.386 - 8.000 ) 
    Source Clock Delay      (SCD):    4.814ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.653     4.814    system_i/NCO_V4_0/inst/clk
    SLICE_X25Y64         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[21]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y64         FDCE (Prop_fdce_C_Q)         0.456     5.270 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[21]_rep__6/Q
                         net (fo=107, routed)         1.713     6.983    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[21]_rep__6_n_0
    SLICE_X29Y75         LUT5 (Prop_lut5_I1_O)        0.152     7.135 r  system_i/NCO_V4_0/inst/SINE[7]_i_134/O
                         net (fo=8, routed)           0.813     7.948    system_i/NCO_V4_0/inst/SINE[7]_i_134_n_0
    SLICE_X26Y77         LUT6 (Prop_lut6_I1_O)        0.326     8.274 r  system_i/NCO_V4_0/inst/SINE[6]_i_55/O
                         net (fo=1, routed)           0.000     8.274    system_i/NCO_V4_0/inst/SINE[6]_i_55_n_0
    SLICE_X26Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     8.512 r  system_i/NCO_V4_0/inst/SINE_reg[6]_i_22/O
                         net (fo=1, routed)           0.000     8.512    system_i/NCO_V4_0/inst/SINE_reg[6]_i_22_n_0
    SLICE_X26Y77         MUXF8 (Prop_muxf8_I0_O)      0.104     8.616 r  system_i/NCO_V4_0/inst/SINE_reg[6]_i_6/O
                         net (fo=1, routed)           0.933     9.549    system_i/NCO_V4_0/inst/SINE_reg[6]_i_6_n_0
    SLICE_X24Y78         LUT6 (Prop_lut6_I0_O)        0.316     9.865 r  system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE[6]_i_2/O
                         net (fo=1, routed)           0.962    10.827    system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE[6]_i_2_n_0
    SLICE_X27Y73         LUT6 (Prop_lut6_I0_O)        0.124    10.951 r  system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE[6]_i_1/O
                         net (fo=1, routed)           0.000    10.951    system_i/NCO_V4_0/inst/p_0_out[6]
    SLICE_X27Y73         FDCE                                         r  system_i/NCO_V4_0/inst/SINE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.474    12.386    system_i/NCO_V4_0/inst/clk
    SLICE_X27Y73         FDCE                                         r  system_i/NCO_V4_0/inst/SINE_reg[6]/C
                         clock pessimism              0.363    12.749    
                         clock uncertainty           -0.035    12.714    
    SLICE_X27Y73         FDCE (Setup_fdce_C_D)        0.029    12.743    system_i/NCO_V4_0/inst/SINE_reg[6]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -10.951    
  -------------------------------------------------------------------
                         slack                                  1.792    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 system_i/NCO_V4_0/inst/ACCUMULATOR_reg[20]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/SINE_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 1.778ns (29.568%)  route 4.235ns (70.432%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 12.385 - 8.000 ) 
    Source Clock Delay      (SCD):    4.816ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.655     4.816    system_i/NCO_V4_0/inst/clk
    SLICE_X24Y61         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[20]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y61         FDCE (Prop_fdce_C_Q)         0.518     5.334 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[20]_rep__6/Q
                         net (fo=102, routed)         1.443     6.777    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[20]_rep__6_n_0
    SLICE_X21Y70         LUT4 (Prop_lut4_I2_O)        0.152     6.929 r  system_i/NCO_V4_0/inst/SINE[5]_i_72/O
                         net (fo=3, routed)           0.958     7.887    system_i/NCO_V4_0/inst/SINE[5]_i_72_n_0
    SLICE_X23Y65         LUT6 (Prop_lut6_I3_O)        0.326     8.213 r  system_i/NCO_V4_0/inst/SINE[0]_i_97/O
                         net (fo=1, routed)           0.575     8.788    system_i/NCO_V4_0/inst/SINE[0]_i_97_n_0
    SLICE_X23Y63         LUT6 (Prop_lut6_I5_O)        0.124     8.912 r  system_i/NCO_V4_0/inst/SINE[0]_i_36/O
                         net (fo=1, routed)           0.000     8.912    system_i/NCO_V4_0/inst/SINE[0]_i_36_n_0
    SLICE_X23Y63         MUXF7 (Prop_muxf7_I0_O)      0.238     9.150 r  system_i/NCO_V4_0/inst/SINE_reg[0]_i_12/O
                         net (fo=1, routed)           0.000     9.150    system_i/NCO_V4_0/inst/SINE_reg[0]_i_12_n_0
    SLICE_X23Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     9.254 r  system_i/NCO_V4_0/inst/SINE_reg[0]_i_4/O
                         net (fo=1, routed)           1.260    10.513    system_i/NCO_V4_0/inst/SINE_reg[0]_i_4_n_0
    SLICE_X18Y75         LUT6 (Prop_lut6_I3_O)        0.316    10.829 r  system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE[0]_i_1/O
                         net (fo=1, routed)           0.000    10.829    system_i/NCO_V4_0/inst/p_0_out[0]
    SLICE_X18Y75         FDCE                                         r  system_i/NCO_V4_0/inst/SINE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.473    12.385    system_i/NCO_V4_0/inst/clk
    SLICE_X18Y75         FDCE                                         r  system_i/NCO_V4_0/inst/SINE_reg[0]/C
                         clock pessimism              0.263    12.648    
                         clock uncertainty           -0.035    12.612    
    SLICE_X18Y75         FDCE (Setup_fdce_C_D)        0.029    12.641    system_i/NCO_V4_0/inst/SINE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                         -10.829    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.818ns  (required time - arrival time)
  Source:                 system_i/NCO_V4_0/inst/ACCUMULATOR_reg[22]_rep__15/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/SINE_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.017ns  (logic 1.758ns (29.219%)  route 4.259ns (70.781%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    4.815ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.654     4.815    system_i/NCO_V4_0/inst/clk
    SLICE_X26Y66         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[22]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y66         FDCE (Prop_fdce_C_Q)         0.456     5.271 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[22]_rep__15/Q
                         net (fo=82, routed)          1.718     6.990    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[22]_rep__15_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I1_O)        0.124     7.114 r  system_i/NCO_V4_0/inst/SINE[1]_i_207/O
                         net (fo=1, routed)           0.000     7.114    system_i/NCO_V4_0/inst/SINE[1]_i_207_n_0
    SLICE_X12Y69         MUXF7 (Prop_muxf7_I1_O)      0.214     7.328 r  system_i/NCO_V4_0/inst/SINE_reg[1]_i_78/O
                         net (fo=1, routed)           0.694     8.021    system_i/NCO_V4_0/inst/SINE_reg[1]_i_78_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I1_O)        0.297     8.318 r  system_i/NCO_V4_0/inst/SINE[1]_i_25/O
                         net (fo=1, routed)           0.000     8.318    system_i/NCO_V4_0/inst/SINE[1]_i_25_n_0
    SLICE_X11Y70         MUXF7 (Prop_muxf7_I1_O)      0.245     8.563 r  system_i/NCO_V4_0/inst/SINE_reg[1]_i_7/O
                         net (fo=1, routed)           1.042     9.605    system_i/NCO_V4_0/inst/SINE_reg[1]_i_7_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I1_O)        0.298     9.903 r  system_i/NCO_V4_0/inst/SINE[1]_i_2/O
                         net (fo=1, routed)           0.805    10.708    system_i/NCO_V4_0/inst/SINE[1]_i_2_n_0
    SLICE_X15Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.832 r  system_i/NCO_V4_0/inst/p_0_out_inferred__2/SINE[1]_i_1/O
                         net (fo=1, routed)           0.000    10.832    system_i/NCO_V4_0/inst/p_0_out[1]
    SLICE_X15Y71         FDCE                                         r  system_i/NCO_V4_0/inst/SINE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.479    12.391    system_i/NCO_V4_0/inst/clk
    SLICE_X15Y71         FDCE                                         r  system_i/NCO_V4_0/inst/SINE_reg[1]/C
                         clock pessimism              0.263    12.654    
                         clock uncertainty           -0.035    12.618    
    SLICE_X15Y71         FDCE (Setup_fdce_C_D)        0.031    12.649    system_i/NCO_V4_0/inst/SINE_reg[1]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -10.832    
  -------------------------------------------------------------------
                         slack                                  1.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.164ns (45.974%)  route 0.193ns (54.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.559     1.614    system_i/NCO_V4_0/inst/clk
    SLICE_X20Y50         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDCE (Prop_fdce_C_Q)         0.164     1.778 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[16]/Q
                         net (fo=3, routed)           0.193     1.971    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG[16]
    SLICE_X20Y49         FDPE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.831     1.977    system_i/NCO_V4_0/inst/clk
    SLICE_X20Y49         FDPE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[15]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X20Y49         FDPE (Hold_fdpe_C_D)         0.063     1.950    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.855%)  route 0.258ns (61.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.560     1.615    system_i/NCO_V4_0/inst/clk
    SLICE_X20Y46         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDCE (Prop_fdce_C_Q)         0.164     1.779 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[31]/Q
                         net (fo=2, routed)           0.258     2.037    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2[31]
    SLICE_X21Y53         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.829     1.975    system_i/NCO_V4_0/inst/clk
    SLICE_X21Y53         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[30]/C
                         clock pessimism             -0.090     1.885    
    SLICE_X21Y53         FDCE (Hold_fdce_C_D)         0.070     1.955    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.561     1.616    system_i/NCO_V4_0/inst/clk
    SLICE_X21Y47         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDCE (Prop_fdce_C_Q)         0.141     1.757 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[3]/Q
                         net (fo=4, routed)           0.068     1.825    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG[3]
    SLICE_X20Y47         LUT2 (Prop_lut2_I0_O)        0.045     1.870 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG[31]_i_1/O
                         net (fo=1, routed)           0.000     1.870    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG[31]_i_1_n_0
    SLICE_X20Y47         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.831     1.977    system_i/NCO_V4_0/inst/clk
    SLICE_X20Y47         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[31]/C
                         clock pessimism             -0.348     1.629    
    SLICE_X20Y47         FDCE (Hold_fdce_C_D)         0.120     1.749    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.254%)  route 0.315ns (65.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.561     1.616    system_i/NCO_V4_0/inst/clk
    SLICE_X20Y47         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.164     1.780 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[31]/Q
                         net (fo=2, routed)           0.315     2.095    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG[31]
    SLICE_X20Y53         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.829     1.975    system_i/NCO_V4_0/inst/clk
    SLICE_X20Y53         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[30]/C
                         clock pessimism             -0.090     1.885    
    SLICE_X20Y53         FDCE (Hold_fdce_C_D)         0.063     1.948    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.560     1.615    system_i/NCO_V4_0/inst/clk
    SLICE_X21Y46         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDCE (Prop_fdce_C_Q)         0.141     1.756 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[0]/Q
                         net (fo=2, routed)           0.099     1.855    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2[0]
    SLICE_X20Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.900 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2[31]_i_2/O
                         net (fo=1, routed)           0.000     1.900    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2[31]_i_2_n_0
    SLICE_X20Y46         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.830     1.976    system_i/NCO_V4_0/inst/clk
    SLICE_X20Y46         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[31]/C
                         clock pessimism             -0.348     1.628    
    SLICE_X20Y46         FDCE (Hold_fdce_C_D)         0.120     1.748    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/NCO_V4_1/inst/SINE_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_CONTROL_0/inst/DAC2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.584     1.639    system_i/NCO_V4_1/inst/clk
    SLICE_X38Y86         FDCE                                         r  system_i/NCO_V4_1/inst/SINE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.164     1.803 r  system_i/NCO_V4_1/inst/SINE_reg[12]/Q
                         net (fo=1, routed)           0.056     1.859    system_i/DAC_CONTROL_0/inst/COS[12]
    SLICE_X38Y86         FDCE                                         r  system_i/DAC_CONTROL_0/inst/DAC2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.853     1.999    system_i/DAC_CONTROL_0/inst/clk
    SLICE_X38Y86         FDCE                                         r  system_i/DAC_CONTROL_0/inst/DAC2_reg[12]/C
                         clock pessimism             -0.360     1.639    
    SLICE_X38Y86         FDCE (Hold_fdce_C_D)         0.060     1.699    system_i/DAC_CONTROL_0/inst/DAC2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/NCO_V4_1/inst/SINE_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_CONTROL_0/inst/DAC2_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.584     1.639    system_i/NCO_V4_1/inst/clk
    SLICE_X38Y84         FDCE                                         r  system_i/NCO_V4_1/inst/SINE_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDCE (Prop_fdce_C_Q)         0.164     1.803 r  system_i/NCO_V4_1/inst/SINE_reg[13]/Q
                         net (fo=1, routed)           0.056     1.859    system_i/DAC_CONTROL_0/inst/COS[13]
    SLICE_X38Y84         FDCE                                         r  system_i/DAC_CONTROL_0/inst/DAC2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.852     1.998    system_i/DAC_CONTROL_0/inst/clk
    SLICE_X38Y84         FDCE                                         r  system_i/DAC_CONTROL_0/inst/DAC2_reg[13]/C
                         clock pessimism             -0.359     1.639    
    SLICE_X38Y84         FDCE (Hold_fdce_C_D)         0.060     1.699    system_i/DAC_CONTROL_0/inst/DAC2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 system_i/DAC_CONTROL_0/inst/DAC2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.584     1.639    system_i/DAC_CONTROL_0/inst/clk
    SLICE_X38Y86         FDCE                                         r  system_i/DAC_CONTROL_0/inst/DAC2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.164     1.803 f  system_i/DAC_CONTROL_0/inst/DAC2_reg[1]/Q
                         net (fo=1, routed)           0.114     1.918    system_i/axis_red_pitaya_dac_0/inst/s_axis_tdata[15]
    SLICE_X42Y86         LUT1 (Prop_lut1_I0_O)        0.045     1.963 r  system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.963    system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg[1]_i_1_n_0
    SLICE_X42Y86         FDRE                                         r  system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.855     2.001    system_i/axis_red_pitaya_dac_0/inst/aclk
    SLICE_X42Y86         FDRE                                         r  system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]/C
                         clock pessimism             -0.325     1.676    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.121     1.797    system_i/axis_red_pitaya_dac_0/inst/int_dat_b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.386ns (71.002%)  route 0.158ns (28.998%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.561     1.616    system_i/NCO_V4_0/inst/clk
    SLICE_X20Y49         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y49         FDCE (Prop_fdce_C_Q)         0.164     1.780 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG_reg[13]/Q
                         net (fo=3, routed)           0.157     1.937    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG[13]
    SLICE_X19Y49         LUT2 (Prop_lut2_I0_O)        0.049     1.986 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG[15]_i_4/O
                         net (fo=1, routed)           0.000     1.986    system_i/NCO_V4_0/inst/DITHER_REG10_out[13]
    SLICE_X19Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.119     2.105 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.106    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[15]_i_1_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.160 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.160    system_i/NCO_V4_0/inst/DITHER_REG00_out[16]
    SLICE_X19Y50         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.831     1.977    system_i/NCO_V4_0/inst/clk
    SLICE_X19Y50         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[16]/C
                         clock pessimism             -0.090     1.887    
    SLICE_X19Y50         FDCE (Hold_fdce_C_D)         0.105     1.992    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.561     1.616    system_i/NCO_V4_0/inst/clk
    SLICE_X21Y49         FDPE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.757 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[12]/Q
                         net (fo=2, routed)           0.122     1.879    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2[12]
    SLICE_X21Y48         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.831     1.977    system_i/NCO_V4_0/inst/clk
    SLICE_X21Y48         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[11]/C
                         clock pessimism             -0.345     1.632    
    SLICE_X21Y48         FDCE (Hold_fdce_C_D)         0.070     1.702    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.PRN_SHIFT_REG2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y86   system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y70   system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y69   system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y91   system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y92   system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y85   system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y82   system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y81   system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
Min Period        n/a     ODDR/C   n/a            1.474         8.000       6.526      OLOGIC_X0Y80   system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y74   system_i/DAC_CONTROL_0/inst/DAC1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y74   system_i/DAC_CONTROL_0/inst/DAC1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y73   system_i/DAC_CONTROL_0/inst/DAC1_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y73   system_i/DAC_CONTROL_0/inst/DAC1_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y73   system_i/DAC_CONTROL_0/inst/DAC1_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y73   system_i/DAC_CONTROL_0/inst/DAC1_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y74   system_i/DAC_CONTROL_0/inst/DAC1_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y74   system_i/DAC_CONTROL_0/inst/DAC1_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y74   system_i/DAC_CONTROL_0/inst/DAC1_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y74   system_i/DAC_CONTROL_0/inst/DAC1_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y74   system_i/DAC_CONTROL_0/inst/DAC1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y74   system_i/DAC_CONTROL_0/inst/DAC1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y73   system_i/DAC_CONTROL_0/inst/DAC1_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y73   system_i/DAC_CONTROL_0/inst/DAC1_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y73   system_i/DAC_CONTROL_0/inst/DAC1_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X30Y73   system_i/DAC_CONTROL_0/inst/DAC1_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y74   system_i/DAC_CONTROL_0/inst/DAC1_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y74   system_i/DAC_CONTROL_0/inst/DAC1_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y74   system_i/DAC_CONTROL_0/inst/DAC1_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X34Y74   system_i/DAC_CONTROL_0/inst/DAC1_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 system_i/FREQ/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 1.317ns (24.642%)  route 4.028ns (75.358%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 10.781 - 8.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.673     2.981    system_i/FREQ/U0/s_axi_aclk
    SLICE_X19Y42         FDRE                                         r  system_i/FREQ/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y42         FDRE (Prop_fdre_C_Q)         0.419     3.400 r  system_i/FREQ/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           1.093     4.493    system_i/FREQ/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X17Y40         LUT6 (Prop_lut6_I0_O)        0.296     4.789 r  system_i/FREQ/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=8, routed)           0.863     5.652    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[3]
    SLICE_X12Y43         LUT6 (Prop_lut6_I5_O)        0.124     5.776 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.601     6.377    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready_2_sn_1
    SLICE_X12Y44         LUT5 (Prop_lut5_I4_O)        0.153     6.530 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.563     7.093    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X11Y44         LUT5 (Prop_lut5_I4_O)        0.325     7.418 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.907     8.326    system_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.589    10.781    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.230    11.012    
                         clock uncertainty           -0.125    10.887    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.085     9.802    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                          9.802    
                         arrival time                          -8.326    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.265ns  (logic 2.673ns (42.666%)  route 3.592ns (57.334%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 10.740 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.718     3.026    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.931     4.376    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.324     4.700 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.313     5.013    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.355     5.368 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.693     6.061    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.185 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.864     7.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.172 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.172    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.722 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.170 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.792     8.962    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.329     9.291 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.291    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X0Y45          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.547    10.740    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y45          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    10.855    
                         clock uncertainty           -0.125    10.730    
    SLICE_X0Y45          FDRE (Setup_fdre_C_D)        0.118    10.848    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.962ns  (logic 2.557ns (42.892%)  route 3.405ns (57.108%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 10.740 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.718     3.026    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.931     4.376    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.324     4.700 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.313     5.013    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.355     5.368 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.693     6.061    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.185 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.864     7.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.172 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.172    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.722 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.058 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.604     8.663    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.325     8.988 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.988    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X0Y45          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.547    10.740    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y45          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.116    10.855    
                         clock uncertainty           -0.125    10.730    
    SLICE_X0Y45          FDRE (Setup_fdre_C_D)        0.118    10.848    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.848    
                         arrival time                          -8.988    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.533ns (43.383%)  route 3.306ns (56.617%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.718     3.026    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.931     4.376    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.324     4.700 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.313     5.013    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.355     5.368 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.693     6.061    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.185 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.864     7.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.172 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.172    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.722 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.056 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.505     8.562    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.303     8.865 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.865    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X2Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.551    10.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.116    10.859    
                         clock uncertainty           -0.125    10.734    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.031    10.765    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.867ns  (logic 2.629ns (44.808%)  route 3.238ns (55.192%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 10.740 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.718     3.026    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.931     4.376    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.324     4.700 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.313     5.013    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.355     5.368 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.693     6.061    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.185 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.864     7.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.172 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.172    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.722 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.149 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.438     8.587    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.306     8.893 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.893    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X0Y45          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.547    10.740    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y45          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.116    10.855    
                         clock uncertainty           -0.125    10.730    
    SLICE_X0Y45          FDRE (Setup_fdre_C_D)        0.081    10.811    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -8.893    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 2.551ns (44.140%)  route 3.228ns (55.860%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 10.740 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.718     3.026    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.931     4.376    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.324     4.700 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.313     5.013    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.355     5.368 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.693     6.061    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.185 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.864     7.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.172 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.172    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.722 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.836 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.836    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.075 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.428     8.503    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X0Y45          LUT3 (Prop_lut3_I0_O)        0.302     8.805 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.805    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X0Y45          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.547    10.740    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X0Y45          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.116    10.855    
                         clock uncertainty           -0.125    10.730    
    SLICE_X0Y45          FDRE (Setup_fdre_C_D)        0.077    10.807    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.807    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 2.465ns (42.747%)  route 3.302ns (57.253%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.718     3.026    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.931     4.376    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.324     4.700 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.313     5.013    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.355     5.368 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.693     6.061    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.185 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.864     7.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.172 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.172    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.722 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.961 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.501     8.463    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.330     8.793 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.793    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X2Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.551    10.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.116    10.859    
                         clock uncertainty           -0.125    10.734    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.075    10.809    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 2.511ns (43.788%)  route 3.223ns (56.212%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.718     3.026    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.931     4.376    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.324     4.700 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.313     5.013    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.355     5.368 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.693     6.061    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.185 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.864     7.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.172 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.172    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.722 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.722    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y44          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.035 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.423     8.458    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.302     8.760 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.760    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X2Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.551    10.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.116    10.859    
                         clock uncertainty           -0.125    10.734    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.075    10.809    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -8.760    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 2.318ns (40.610%)  route 3.390ns (59.390%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.718     3.026    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.419     3.445 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.931     4.376    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X6Y47          LUT3 (Prop_lut3_I1_O)        0.324     4.700 f  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.313     5.013    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X7Y46          LUT6 (Prop_lut6_I3_O)        0.355     5.368 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.693     6.061    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X7Y44          LUT3 (Prop_lut3_I2_O)        0.124     6.185 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.864     7.048    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X3Y43          LUT4 (Prop_lut4_I3_O)        0.124     7.172 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.172    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.812 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.590     8.402    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.332     8.734 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.734    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X2Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.551    10.743    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y44          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.116    10.859    
                         clock uncertainty           -0.125    10.734    
    SLICE_X2Y44          FDRE (Setup_fdre_C_D)        0.075    10.809    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -8.734    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.085ns  (required time - arrival time)
  Source:                 system_i/RST/U0/ip2bus_rdack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.204ns (21.834%)  route 4.310ns (78.166%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 10.698 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.674     2.982    system_i/RST/U0/s_axi_aclk
    SLICE_X15Y40         FDRE                                         r  system_i/RST/U0/ip2bus_rdack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.419     3.401 f  system_i/RST/U0/ip2bus_rdack_i_D1_reg/Q
                         net (fo=1, routed)           1.127     4.528    system_i/RST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_rdack_i_D1
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.296     4.824 f  system_i/RST/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=7, routed)           0.937     5.761    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_arready[1]
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.885 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_5/O
                         net (fo=2, routed)           0.578     6.463    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I3_O)        0.124     6.587 f  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_4/O
                         net (fo=2, routed)           0.660     7.248    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_4_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.124     7.372 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2/O
                         net (fo=2, routed)           0.484     7.856    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i[0]_inv_i_2_n_0
    SLICE_X12Y42         LUT3 (Prop_lut3_I2_O)        0.117     7.973 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1/O
                         net (fo=1, routed)           0.524     8.496    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.506    10.698    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X12Y42         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/C
                         clock pessimism              0.230    10.929    
                         clock uncertainty           -0.125    10.804    
    SLICE_X12Y42         FDRE (Setup_fdre_C_D)       -0.223    10.581    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         10.581    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  2.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/DITHER/U0/ip2bus_data_i_D1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DITHER/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.546%)  route 0.198ns (58.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.564     0.905    system_i/DITHER/U0/s_axi_aclk
    SLICE_X17Y49         FDRE                                         r  system_i/DITHER/U0/ip2bus_data_i_D1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  system_i/DITHER/U0/ip2bus_data_i_D1_reg[12]/Q
                         net (fo=1, routed)           0.198     1.244    system_i/DITHER/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[19]
    SLICE_X17Y50         FDRE                                         r  system_i/DITHER/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.831     1.201    system_i/DITHER/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X17Y50         FDRE                                         r  system_i/DITHER/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.046     1.218    system_i/DITHER/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/DITHER/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[8].reg1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DITHER/U0/ip2bus_data_i_D1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.246ns (54.496%)  route 0.205ns (45.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.564     0.905    system_i/DITHER/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y49         FDRE                                         r  system_i/DITHER/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[8].reg1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  system_i/DITHER/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[8].reg1_reg[8]/Q
                         net (fo=1, routed)           0.205     1.258    system_i/DITHER/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[8].reg1_reg
    SLICE_X16Y50         LUT6 (Prop_lut6_I1_O)        0.098     1.356 r  system_i/DITHER/U0/gpio_core_1/ip2bus_data_i_D1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.356    system_i/DITHER/U0/ip2bus_data[8]
    SLICE_X16Y50         FDRE                                         r  system_i/DITHER/U0/ip2bus_data_i_D1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.831     1.201    system_i/DITHER/U0/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  system_i/DITHER/U0/ip2bus_data_i_D1_reg[8]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.121     1.293    system_i/DITHER/U0/ip2bus_data_i_D1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.011%)  route 0.192ns (59.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.192     1.245    system_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.029%)  route 0.192ns (59.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.192     1.244    system_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.054     1.180    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.565     0.906    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y52          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.056     1.102    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X8Y52          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.834     1.204    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y52          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism             -0.285     0.919    
    SLICE_X8Y52          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.565     0.906    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y51          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/Q
                         net (fo=1, routed)           0.056     1.102    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X8Y51          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.834     1.204    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y51          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.285     0.919    
    SLICE_X8Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/DITHER/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DITHER/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.128%)  route 0.203ns (57.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.567     0.908    system_i/DITHER/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y49         FDRE                                         r  system_i/DITHER/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.148     1.056 r  system_i/DITHER/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.203     1.259    system_i/DITHER/U0/gpio_core_1/gpio_io_o[24]
    SLICE_X15Y51         FDRE                                         r  system_i/DITHER/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.831     1.201    system_i/DITHER/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y51         FDRE                                         r  system_i/DITHER/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[7]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.018     1.190    system_i/DITHER/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[7].reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FREQ/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[11].reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.931%)  route 0.257ns (61.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.564     0.905    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y48         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=2, routed)           0.257     1.326    system_i/FREQ/U0/gpio_core_1/gpio_io_o[20]
    SLICE_X16Y52         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[11].reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.831     1.201    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y52         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[11].reg1_reg[11]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y52         FDRE (Hold_fdre_C_D)         0.076     1.248    system_i/FREQ/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[11].reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FREQ/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[9].reg1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.462%)  route 0.252ns (60.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.564     0.905    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y48         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.252     1.320    system_i/FREQ/U0/gpio_core_1/gpio_io_o[22]
    SLICE_X16Y52         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[9].reg1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.831     1.201    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X16Y52         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[9].reg1_reg[9]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X16Y52         FDRE (Hold_fdre_C_D)         0.064     1.236    system_i/FREQ/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[9].reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.485%)  route 0.256ns (64.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.256     1.322    system_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y51   system_i/DITHER/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X15Y50   system_i/DITHER/U0/ip2bus_data_i_D1_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y50   system_i/DITHER/U0/ip2bus_data_i_D1_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y49   system_i/DITHER/U0/ip2bus_data_i_D1_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X16Y50   system_i/DITHER/U0/ip2bus_data_i_D1_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y49   system_i/DITHER/U0/ip2bus_data_i_D1_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X17Y49   system_i/DITHER/U0/ip2bus_data_i_D1_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y48   system_i/DITHER/U0/ip2bus_data_i_D1_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X14Y48   system_i/DITHER/U0/ip2bus_data_i_D1_reg[17]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X12Y46   system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y45    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__4/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.464ns  (logic 2.477ns (33.187%)  route 4.987ns (66.813%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 12.390 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.674     2.982    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y45         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.560     4.998    system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.117     5.115 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           1.669     6.784    system_i/NCO_V4_0/inst/gpio_io_o[4]_hold_fix_1_alias_1
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.331     7.115 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4/O
                         net (fo=2, routed)           0.318     7.433    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.557 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8/O
                         net (fo=1, routed)           0.000     7.557    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.107 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.107    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.336    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.678 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.678    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.007 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[3]
                         net (fo=22, routed)          1.439    10.446    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_4
    SLICE_X28Y69         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.478    12.390    system_i/NCO_V4_0/inst/clk
    SLICE_X28Y69         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__4/C
                         clock pessimism              0.000    12.390    
                         clock uncertainty           -0.125    12.265    
    SLICE_X28Y69         FDCE (Setup_fdce_C_D)       -0.213    12.052    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__4
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.649ns  (required time - arrival time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__3/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 2.477ns (33.293%)  route 4.963ns (66.707%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.674     2.982    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y45         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.560     4.998    system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.117     5.115 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           1.669     6.784    system_i/NCO_V4_0/inst/gpio_io_o[4]_hold_fix_1_alias_1
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.331     7.115 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4/O
                         net (fo=2, routed)           0.318     7.433    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.557 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8/O
                         net (fo=1, routed)           0.000     7.557    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.107 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.107    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.336    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.678 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.678    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.007 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[3]
                         net (fo=22, routed)          1.415    10.422    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_4
    SLICE_X28Y68         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.479    12.391    system_i/NCO_V4_0/inst/clk
    SLICE_X28Y68         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__3/C
                         clock pessimism              0.000    12.391    
                         clock uncertainty           -0.125    12.266    
    SLICE_X28Y68         FDCE (Setup_fdce_C_D)       -0.195    12.071    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__3
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  1.649    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__2/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.365ns  (logic 2.477ns (33.631%)  route 4.888ns (66.369%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 12.390 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.674     2.982    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y45         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.560     4.998    system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.117     5.115 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           1.669     6.784    system_i/NCO_V4_0/inst/gpio_io_o[4]_hold_fix_1_alias_1
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.331     7.115 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4/O
                         net (fo=2, routed)           0.318     7.433    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.557 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8/O
                         net (fo=1, routed)           0.000     7.557    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.107 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.107    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.336    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.678 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.678    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.007 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[3]
                         net (fo=22, routed)          1.340    10.347    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_4
    SLICE_X27Y70         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.478    12.390    system_i/NCO_V4_0/inst/clk
    SLICE_X27Y70         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__2/C
                         clock pessimism              0.000    12.390    
                         clock uncertainty           -0.125    12.265    
    SLICE_X27Y70         FDCE (Setup_fdce_C_D)       -0.263    12.002    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__2
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__6/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.368ns  (logic 2.477ns (33.619%)  route 4.891ns (66.381%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 12.388 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.674     2.982    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y45         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.560     4.998    system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.117     5.115 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           1.669     6.784    system_i/NCO_V4_0/inst/gpio_io_o[4]_hold_fix_1_alias_1
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.331     7.115 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4/O
                         net (fo=2, routed)           0.318     7.433    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.557 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8/O
                         net (fo=1, routed)           0.000     7.557    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.107 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.107    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.336    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.678 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.678    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.007 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[3]
                         net (fo=22, routed)          1.343    10.350    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_4
    SLICE_X14Y73         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__6/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.476    12.388    system_i/NCO_V4_0/inst/clk
    SLICE_X14Y73         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__6/C
                         clock pessimism              0.000    12.388    
                         clock uncertainty           -0.125    12.263    
    SLICE_X14Y73         FDCE (Setup_fdce_C_D)       -0.243    12.020    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__6
  -------------------------------------------------------------------
                         required time                         12.020    
                         arrival time                         -10.350    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__7/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 2.477ns (33.606%)  route 4.894ns (66.394%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.388ns = ( 12.388 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.674     2.982    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y45         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.560     4.998    system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.117     5.115 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           1.669     6.784    system_i/NCO_V4_0/inst/gpio_io_o[4]_hold_fix_1_alias_1
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.331     7.115 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4/O
                         net (fo=2, routed)           0.318     7.433    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.557 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8/O
                         net (fo=1, routed)           0.000     7.557    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.107 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.107    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.336    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.678 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.678    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.007 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[3]
                         net (fo=22, routed)          1.346    10.353    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_4
    SLICE_X14Y73         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.476    12.388    system_i/NCO_V4_0/inst/clk
    SLICE_X14Y73         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__7/C
                         clock pessimism              0.000    12.388    
                         clock uncertainty           -0.125    12.263    
    SLICE_X14Y73         FDCE (Setup_fdce_C_D)       -0.240    12.023    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__7
  -------------------------------------------------------------------
                         required time                         12.023    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__5/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.365ns  (logic 2.477ns (33.631%)  route 4.888ns (66.369%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 12.390 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.674     2.982    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y45         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.560     4.998    system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.117     5.115 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           1.669     6.784    system_i/NCO_V4_0/inst/gpio_io_o[4]_hold_fix_1_alias_1
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.331     7.115 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4/O
                         net (fo=2, routed)           0.318     7.433    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.557 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8/O
                         net (fo=1, routed)           0.000     7.557    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.107 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.107    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.336    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.678 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.678    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.007 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[3]
                         net (fo=22, routed)          1.340    10.347    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_4
    SLICE_X27Y70         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.478    12.390    system_i/NCO_V4_0/inst/clk
    SLICE_X27Y70         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__5/C
                         clock pessimism              0.000    12.390    
                         clock uncertainty           -0.125    12.265    
    SLICE_X27Y70         FDCE (Setup_fdce_C_D)       -0.243    12.022    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__5
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__16/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 2.477ns (33.689%)  route 4.876ns (66.311%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.389ns = ( 12.389 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.674     2.982    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y45         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.560     4.998    system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.117     5.115 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           1.669     6.784    system_i/NCO_V4_0/inst/gpio_io_o[4]_hold_fix_1_alias_1
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.331     7.115 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4/O
                         net (fo=2, routed)           0.318     7.433    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.557 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8/O
                         net (fo=1, routed)           0.000     7.557    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.107 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.107    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.336    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.678 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.678    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.007 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[3]
                         net (fo=22, routed)          1.327    10.335    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_4
    SLICE_X30Y71         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__16/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.477    12.389    system_i/NCO_V4_0/inst/clk
    SLICE_X30Y71         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__16/C
                         clock pessimism              0.000    12.389    
                         clock uncertainty           -0.125    12.264    
    SLICE_X30Y71         FDCE (Setup_fdce_C_D)       -0.213    12.051    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__16
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__15/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 2.477ns (33.944%)  route 4.820ns (66.056%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 12.391 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.674     2.982    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y45         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.560     4.998    system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.117     5.115 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           1.669     6.784    system_i/NCO_V4_0/inst/gpio_io_o[4]_hold_fix_1_alias_1
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.331     7.115 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4/O
                         net (fo=2, routed)           0.318     7.433    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.557 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8/O
                         net (fo=1, routed)           0.000     7.557    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.107 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.107    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.336    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.678 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.678    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.007 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[3]
                         net (fo=22, routed)          1.272    10.279    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_4
    SLICE_X28Y68         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__15/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.479    12.391    system_i/NCO_V4_0/inst/clk
    SLICE_X28Y68         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__15/C
                         clock pessimism              0.000    12.391    
                         clock uncertainty           -0.125    12.266    
    SLICE_X28Y68         FDCE (Setup_fdce_C_D)       -0.227    12.039    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__15
  -------------------------------------------------------------------
                         required time                         12.039    
                         arrival time                         -10.279    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[21]_rep__13/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.249ns  (logic 2.254ns (31.094%)  route 4.995ns (68.906%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.674     2.982    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y45         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.560     4.998    system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.117     5.115 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           1.669     6.784    system_i/NCO_V4_0/inst/gpio_io_o[4]_hold_fix_1_alias_1
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.331     7.115 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4/O
                         net (fo=2, routed)           0.318     7.433    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.557 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8/O
                         net (fo=1, routed)           0.000     7.557    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.107 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.107    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.336    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.784 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1/O[1]
                         net (fo=19, routed)          1.447    10.231    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1_n_6
    SLICE_X11Y73         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[21]_rep__13/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.482    12.394    system_i/NCO_V4_0/inst/clk
    SLICE_X11Y73         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[21]_rep__13/C
                         clock pessimism              0.000    12.394    
                         clock uncertainty           -0.125    12.269    
    SLICE_X11Y73         FDCE (Setup_fdce_C_D)       -0.237    12.032    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[21]_rep__13
  -------------------------------------------------------------------
                         required time                         12.032    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.807ns  (required time - arrival time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__8/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 2.477ns (34.198%)  route 4.766ns (65.802%))
  Logic Levels:           10  (CARRY4=7 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.674     2.982    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y45         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=2, routed)           1.560     4.998    system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]
    SLICE_X0Y32          LUT1 (Prop_lut1_I0_O)        0.117     5.115 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[4]_hold_fix/O
                         net (fo=2, routed)           1.669     6.784    system_i/NCO_V4_0/inst/gpio_io_o[4]_hold_fix_1_alias_1
    SLICE_X20Y47         LUT3 (Prop_lut3_I1_O)        0.331     7.115 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4/O
                         net (fo=2, routed)           0.318     7.433    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_4_n_0
    SLICE_X18Y47         LUT4 (Prop_lut4_I3_O)        0.124     7.557 r  system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8/O
                         net (fo=1, routed)           0.000     7.557    system_i/NCO_V4_0/inst/ACCUMULATOR[7]_i_8_n_0
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.107 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.107    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[7]_i_1_n_0
    SLICE_X18Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.221 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.221    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[11]_i_1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.335 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.336    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.450 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[19]_i_1_n_0
    SLICE_X18Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.564 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.564    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[23]_i_1_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.678 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.678    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     9.007 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[3]
                         net (fo=22, routed)          1.218    10.225    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_4
    SLICE_X11Y70         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__8/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.486    12.398    system_i/NCO_V4_0/inst/clk
    SLICE_X11Y70         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__8/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X11Y70         FDCE (Setup_fdce_C_D)       -0.240    12.033    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_rep__8
  -------------------------------------------------------------------
                         required time                         12.033    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  1.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.509ns (34.094%)  route 0.984ns (65.906%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.561     0.902    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y53         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.475     1.504    system_i/FREQ/U0/gpio_core_1/gpio_io_o[27]
    SLICE_X0Y52          LUT1 (Prop_lut1_I0_O)        0.101     1.605 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[27]_hold_fix/O
                         net (fo=2, routed)           0.509     2.115    system_i/NCO_V4_0/inst/gpio_io_o[27]_hold_fix_1_alias_1
    SLICE_X18Y52         LUT4 (Prop_lut4_I1_O)        0.111     2.226 r  system_i/NCO_V4_0/inst/ACCUMULATOR[27]_i_6/O
                         net (fo=1, routed)           0.000     2.226    system_i/NCO_V4_0/inst/ACCUMULATOR[27]_i_6_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.341 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.341    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.395 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.395    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_7
    SLICE_X18Y53         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.830     1.976    system_i/NCO_V4_0/inst/clk
    SLICE_X18Y53         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[28]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X18Y53         FDCE (Hold_fdce_C_D)         0.105     2.206    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.520ns (34.576%)  route 0.984ns (65.424%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.561     0.902    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y53         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.475     1.504    system_i/FREQ/U0/gpio_core_1/gpio_io_o[27]
    SLICE_X0Y52          LUT1 (Prop_lut1_I0_O)        0.101     1.605 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[27]_hold_fix/O
                         net (fo=2, routed)           0.509     2.115    system_i/NCO_V4_0/inst/gpio_io_o[27]_hold_fix_1_alias_1
    SLICE_X18Y52         LUT4 (Prop_lut4_I1_O)        0.111     2.226 r  system_i/NCO_V4_0/inst/ACCUMULATOR[27]_i_6/O
                         net (fo=1, routed)           0.000     2.226    system_i/NCO_V4_0/inst/ACCUMULATOR[27]_i_6_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.341 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.341    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.406 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.406    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_5
    SLICE_X18Y53         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.830     1.976    system_i/NCO_V4_0/inst/clk
    SLICE_X18Y53         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[30]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X18Y53         FDCE (Hold_fdce_C_D)         0.105     2.206    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.545ns (35.645%)  route 0.984ns (64.355%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.561     0.902    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y53         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.475     1.504    system_i/FREQ/U0/gpio_core_1/gpio_io_o[27]
    SLICE_X0Y52          LUT1 (Prop_lut1_I0_O)        0.101     1.605 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[27]_hold_fix/O
                         net (fo=2, routed)           0.509     2.115    system_i/NCO_V4_0/inst/gpio_io_o[27]_hold_fix_1_alias_1
    SLICE_X18Y52         LUT4 (Prop_lut4_I1_O)        0.111     2.226 r  system_i/NCO_V4_0/inst/ACCUMULATOR[27]_i_6/O
                         net (fo=1, routed)           0.000     2.226    system_i/NCO_V4_0/inst/ACCUMULATOR[27]_i_6_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.341 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.341    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.431 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.431    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_6
    SLICE_X18Y53         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.830     1.976    system_i/NCO_V4_0/inst/clk
    SLICE_X18Y53         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[29]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X18Y53         FDCE (Hold_fdce_C_D)         0.105     2.206    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.529ns  (logic 0.545ns (35.645%)  route 0.984ns (64.355%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.561     0.902    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y53         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.475     1.504    system_i/FREQ/U0/gpio_core_1/gpio_io_o[27]
    SLICE_X0Y52          LUT1 (Prop_lut1_I0_O)        0.101     1.605 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[27]_hold_fix/O
                         net (fo=2, routed)           0.509     2.115    system_i/NCO_V4_0/inst/gpio_io_o[27]_hold_fix_1_alias_1
    SLICE_X18Y52         LUT4 (Prop_lut4_I1_O)        0.111     2.226 r  system_i/NCO_V4_0/inst/ACCUMULATOR[27]_i_6/O
                         net (fo=1, routed)           0.000     2.226    system_i/NCO_V4_0/inst/ACCUMULATOR[27]_i_6_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     2.341 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.341    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_0
    SLICE_X18Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.431 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1/O[3]
                         net (fo=22, routed)          0.000     2.431    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]_i_1_n_4
    SLICE_X18Y53         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.830     1.976    system_i/NCO_V4_0/inst/clk
    SLICE_X18Y53         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X18Y53         FDCE (Hold_fdce_C_D)         0.102     2.203    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 system_i/DITHER/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.569ns  (logic 0.435ns (27.730%)  route 1.134ns (72.270%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.567     0.908    system_i/DITHER/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y49         FDRE                                         r  system_i/DITHER/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.148     1.056 f  system_i/DITHER/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.482     1.537    system_i/DITHER/U0/gpio_core_1/gpio_io_o[14]
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.102     1.639 f  system_i/DITHER/U0/gpio_core_1/gpio_io_o[14]_hold_fix/O
                         net (fo=2, routed)           0.652     2.291    system_i/NCO_V4_0/inst/gpio_io_o[14]_hold_fix_1_alias_1
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.119     2.410 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG[15]_i_7/O
                         net (fo=1, routed)           0.000     2.410    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG[15]_i_7_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.476 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.476    system_i/NCO_V4_0/inst/DITHER_REG00_out[14]
    SLICE_X19Y49         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.832     1.978    system_i/NCO_V4_0/inst/clk
    SLICE_X19Y49         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[14]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X19Y49         FDCE (Hold_fdce_C_D)         0.105     2.208    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 system_i/DITHER/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.367ns (22.966%)  route 1.231ns (77.034%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.567     0.908    system_i/DITHER/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y47         FDRE                                         r  system_i/DITHER/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.141     1.049 f  system_i/DITHER/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.530     1.579    system_i/DITHER/U0/gpio_core_1/gpio_io_o[11]
    SLICE_X0Y40          LUT1 (Prop_lut1_I0_O)        0.044     1.623 f  system_i/DITHER/U0/gpio_core_1/gpio_io_o[11]_hold_fix/O
                         net (fo=2, routed)           0.701     2.323    system_i/NCO_V4_0/inst/gpio_io_o[11]_hold_fix_1_alias
    SLICE_X19Y48         LUT3 (Prop_lut3_I1_O)        0.119     2.442 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG[11]_i_6/O
                         net (fo=1, routed)           0.000     2.442    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG[11]_i_6_n_0
    SLICE_X19Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.505 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.505    system_i/NCO_V4_0/inst/DITHER_REG00_out[11]
    SLICE_X19Y48         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.832     1.978    system_i/NCO_V4_0/inst/clk
    SLICE_X19Y48         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[11]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X19Y48         FDCE (Hold_fdce_C_D)         0.105     2.208    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.505    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.601ns  (logic 0.379ns (23.666%)  route 1.222ns (76.334%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.567     0.908    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.520     1.569    system_i/FREQ/U0/gpio_core_1/gpio_io_o[12]
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.049     1.618 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[12]_hold_fix/O
                         net (fo=2, routed)           0.702     2.320    system_i/NCO_V4_0/inst/gpio_io_o[12]_hold_fix_1_alias
    SLICE_X18Y49         LUT4 (Prop_lut4_I1_O)        0.119     2.439 r  system_i/NCO_V4_0/inst/ACCUMULATOR[15]_i_9/O
                         net (fo=1, routed)           0.000     2.439    system_i/NCO_V4_0/inst/ACCUMULATOR[15]_i_9_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.509 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.509    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1_n_7
    SLICE_X18Y49         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.832     1.978    system_i/NCO_V4_0/inst/clk
    SLICE_X18Y49         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[12]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.105     2.208    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 system_i/DITHER/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.468ns (29.219%)  route 1.134ns (70.781%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT3=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.567     0.908    system_i/DITHER/U0/gpio_core_1/s_axi_aclk
    SLICE_X12Y49         FDRE                                         r  system_i/DITHER/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.148     1.056 f  system_i/DITHER/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.482     1.537    system_i/DITHER/U0/gpio_core_1/gpio_io_o[14]
    SLICE_X0Y42          LUT1 (Prop_lut1_I0_O)        0.102     1.639 f  system_i/DITHER/U0/gpio_core_1/gpio_io_o[14]_hold_fix/O
                         net (fo=2, routed)           0.652     2.291    system_i/NCO_V4_0/inst/gpio_io_o[14]_hold_fix_1_alias_1
    SLICE_X19Y49         LUT3 (Prop_lut3_I1_O)        0.119     2.410 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG[15]_i_7/O
                         net (fo=1, routed)           0.000     2.410    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG[15]_i_7_n_0
    SLICE_X19Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     2.509 r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.509    system_i/NCO_V4_0/inst/DITHER_REG00_out[15]
    SLICE_X19Y49         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.832     1.978    system_i/NCO_V4_0/inst/clk
    SLICE_X19Y49         FDCE                                         r  system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[15]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X19Y49         FDCE (Hold_fdce_C_D)         0.105     2.208    system_i/NCO_V4_0/inst/DITHER_BLOCK_GEN.DITHER_REG_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.535ns  (logic 0.403ns (26.255%)  route 1.132ns (73.745%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.561     0.902    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y53         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y53         FDRE (Prop_fdre_C_Q)         0.128     1.030 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=2, routed)           0.475     1.504    system_i/FREQ/U0/gpio_core_1/gpio_io_o[27]
    SLICE_X0Y52          LUT1 (Prop_lut1_I0_O)        0.101     1.605 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[27]_hold_fix/O
                         net (fo=2, routed)           0.509     2.115    system_i/NCO_V4_0/inst/gpio_io_o[27]_hold_fix_1_alias_1
    SLICE_X18Y52         LUT4 (Prop_lut4_I1_O)        0.111     2.226 r  system_i/NCO_V4_0/inst/ACCUMULATOR[27]_i_6/O
                         net (fo=1, routed)           0.000     2.226    system_i/NCO_V4_0/inst/ACCUMULATOR[27]_i_6_n_0
    SLICE_X18Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.289 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.148     2.437    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]_i_1_n_4
    SLICE_X19Y52         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.831     1.977    system_i/NCO_V4_0/inst/clk
    SLICE_X19Y52         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X19Y52         FDCE (Hold_fdce_C_D)         0.010     2.112    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_0/inst/ACCUMULATOR_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.637ns  (logic 0.415ns (25.344%)  route 1.222ns (74.656%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.567     0.908    system_i/FREQ/U0/gpio_core_1/s_axi_aclk
    SLICE_X13Y48         FDRE                                         r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  system_i/FREQ/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.520     1.569    system_i/FREQ/U0/gpio_core_1/gpio_io_o[12]
    SLICE_X0Y43          LUT1 (Prop_lut1_I0_O)        0.049     1.618 r  system_i/FREQ/U0/gpio_core_1/gpio_io_o[12]_hold_fix/O
                         net (fo=2, routed)           0.702     2.320    system_i/NCO_V4_0/inst/gpio_io_o[12]_hold_fix_1_alias
    SLICE_X18Y49         LUT4 (Prop_lut4_I1_O)        0.119     2.439 r  system_i/NCO_V4_0/inst/ACCUMULATOR[15]_i_9/O
                         net (fo=1, routed)           0.000     2.439    system_i/NCO_V4_0/inst/ACCUMULATOR[15]_i_9_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.545 r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.545    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[15]_i_1_n_6
    SLICE_X18Y49         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.832     1.978    system_i/NCO_V4_0/inst/clk
    SLICE_X18Y49         FDCE                                         r  system_i/NCO_V4_0/inst/ACCUMULATOR_reg[13]/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.125     2.103    
    SLICE_X18Y49         FDCE (Hold_fdce_C_D)         0.105     2.208    system_i/NCO_V4_0/inst/ACCUMULATOR_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.208    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.337    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[26]_rep/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.924ns  (logic 0.419ns (5.287%)  route 7.505ns (94.713%))
  Logic Levels:           0  
  Clock Path Skew:        1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 12.398 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.675     2.983    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         7.505    10.907    system_i/NCO_V4_1/inst/rst
    SLICE_X29Y88         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[26]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.486    12.398    system_i/NCO_V4_1/inst/clk
    SLICE_X29Y88         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[26]_rep/C
                         clock pessimism              0.000    12.398    
                         clock uncertainty           -0.125    12.273    
    SLICE_X29Y88         FDCE (Recov_fdce_C_CLR)     -0.580    11.693    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[26]_rep
  -------------------------------------------------------------------
                         required time                         11.693    
                         arrival time                         -10.907    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]_rep__3/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 0.419ns (5.278%)  route 7.519ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.675     2.983    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         7.519    10.921    system_i/NCO_V4_1/inst/rst
    SLICE_X34Y81         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.480    12.392    system_i/NCO_V4_1/inst/clk
    SLICE_X34Y81         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]_rep__3/C
                         clock pessimism              0.000    12.392    
                         clock uncertainty           -0.125    12.267    
    SLICE_X34Y81         FDCE (Recov_fdce_C_CLR)     -0.536    11.731    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]_rep__3
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[25]_rep__0/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 0.419ns (5.312%)  route 7.469ns (94.688%))
  Logic Levels:           0  
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.675     2.983    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         7.469    10.871    system_i/NCO_V4_1/inst/rst
    SLICE_X33Y84         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[25]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.484    12.396    system_i/NCO_V4_1/inst/clk
    SLICE_X33Y84         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[25]_rep__0/C
                         clock pessimism              0.000    12.396    
                         clock uncertainty           -0.125    12.271    
    SLICE_X33Y84         FDCE (Recov_fdce_C_CLR)     -0.580    11.691    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[25]_rep__0
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.820ns  (required time - arrival time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[25]_rep__1/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 0.419ns (5.312%)  route 7.469ns (94.688%))
  Logic Levels:           0  
  Clock Path Skew:        1.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.396ns = ( 12.396 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.675     2.983    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         7.469    10.871    system_i/NCO_V4_1/inst/rst
    SLICE_X33Y84         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[25]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.484    12.396    system_i/NCO_V4_1/inst/clk
    SLICE_X33Y84         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[25]_rep__1/C
                         clock pessimism              0.000    12.396    
                         clock uncertainty           -0.125    12.271    
    SLICE_X33Y84         FDCE (Recov_fdce_C_CLR)     -0.580    11.691    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[25]_rep__1
  -------------------------------------------------------------------
                         required time                         11.691    
                         arrival time                         -10.871    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[12]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.419ns (5.334%)  route 7.436ns (94.666%))
  Logic Levels:           0  
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.675     2.983    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         7.436    10.838    system_i/NCO_V4_1/inst/rst
    SLICE_X29Y83         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.482    12.394    system_i/NCO_V4_1/inst/clk
    SLICE_X29Y83         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[12]/C
                         clock pessimism              0.000    12.394    
                         clock uncertainty           -0.125    12.269    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.580    11.689    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[12]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[13]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.419ns (5.334%)  route 7.436ns (94.666%))
  Logic Levels:           0  
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.675     2.983    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         7.436    10.838    system_i/NCO_V4_1/inst/rst
    SLICE_X29Y83         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.482    12.394    system_i/NCO_V4_1/inst/clk
    SLICE_X29Y83         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[13]/C
                         clock pessimism              0.000    12.394    
                         clock uncertainty           -0.125    12.269    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.580    11.689    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[13]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[14]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.419ns (5.334%)  route 7.436ns (94.666%))
  Logic Levels:           0  
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.675     2.983    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         7.436    10.838    system_i/NCO_V4_1/inst/rst
    SLICE_X29Y83         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.482    12.394    system_i/NCO_V4_1/inst/clk
    SLICE_X29Y83         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[14]/C
                         clock pessimism              0.000    12.394    
                         clock uncertainty           -0.125    12.269    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.580    11.689    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[14]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[15]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 0.419ns (5.334%)  route 7.436ns (94.666%))
  Logic Levels:           0  
  Clock Path Skew:        1.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.394ns = ( 12.394 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.675     2.983    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         7.436    10.838    system_i/NCO_V4_1/inst/rst
    SLICE_X29Y83         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.482    12.394    system_i/NCO_V4_1/inst/clk
    SLICE_X29Y83         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[15]/C
                         clock pessimism              0.000    12.394    
                         clock uncertainty           -0.125    12.269    
    SLICE_X29Y83         FDCE (Recov_fdce_C_CLR)     -0.580    11.689    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[15]
  -------------------------------------------------------------------
                         required time                         11.689    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.852ns  (required time - arrival time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/SINE_reg[8]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.938ns  (logic 0.419ns (5.278%)  route 7.519ns (94.722%))
  Logic Levels:           0  
  Clock Path Skew:        1.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.675     2.983    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         7.519    10.921    system_i/NCO_V4_1/inst/rst
    SLICE_X34Y81         FDCE                                         f  system_i/NCO_V4_1/inst/SINE_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.480    12.392    system_i/NCO_V4_1/inst/clk
    SLICE_X34Y81         FDCE                                         r  system_i/NCO_V4_1/inst/SINE_reg[8]/C
                         clock pessimism              0.000    12.392    
                         clock uncertainty           -0.125    12.267    
    SLICE_X34Y81         FDCE (Recov_fdce_C_CLR)     -0.494    11.773    system_i/NCO_V4_1/inst/SINE_reg[8]
  -------------------------------------------------------------------
                         required time                         11.773    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  0.852    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/DAC_CONTROL_0/inst/DAC2_reg[4]/CLR
                            (recovery check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.004ns  (logic 0.419ns (5.235%)  route 7.585ns (94.765%))
  Logic Levels:           0  
  Clock Path Skew:        1.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.675     2.983    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.419     3.402 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         7.585    10.987    system_i/DAC_CONTROL_0/inst/rst
    SLICE_X42Y80         FDCE                                         f  system_i/DAC_CONTROL_0/inst/DAC2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.555    12.467    system_i/DAC_CONTROL_0/inst/clk
    SLICE_X42Y80         FDCE                                         r  system_i/DAC_CONTROL_0/inst/DAC2_reg[4]/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.125    12.342    
    SLICE_X42Y80         FDCE (Recov_fdce_C_CLR)     -0.494    11.848    system_i/DAC_CONTROL_0/inst/DAC2_reg[4]
  -------------------------------------------------------------------
                         required time                         11.848    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  0.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/SINE_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.128ns (10.676%)  route 1.071ns (89.324%))
  Logic Levels:           0  
  Clock Path Skew:        1.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.969ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.562     0.903    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         1.071     2.101    system_i/NCO_V4_1/inst/rst
    SLICE_X26Y83         FDCE                                         f  system_i/NCO_V4_1/inst/SINE_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.823     1.969    system_i/NCO_V4_1/inst/clk
    SLICE_X26Y83         FDCE                                         r  system_i/NCO_V4_1/inst/SINE_reg[4]/C
                         clock pessimism              0.000     1.969    
                         clock uncertainty            0.125     2.094    
    SLICE_X26Y83         FDCE (Remov_fdce_C_CLR)     -0.146     1.948    system_i/NCO_V4_1/inst/SINE_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[16]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.128ns (10.665%)  route 1.072ns (89.335%))
  Logic Levels:           0  
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.562     0.903    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         1.072     2.103    system_i/NCO_V4_1/inst/rst
    SLICE_X29Y84         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.824     1.970    system_i/NCO_V4_1/inst/clk
    SLICE_X29Y84         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[16]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.125     2.095    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.146     1.949    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[17]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.128ns (10.665%)  route 1.072ns (89.335%))
  Logic Levels:           0  
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.562     0.903    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         1.072     2.103    system_i/NCO_V4_1/inst/rst
    SLICE_X29Y84         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.824     1.970    system_i/NCO_V4_1/inst/clk
    SLICE_X29Y84         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[17]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.125     2.095    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.146     1.949    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[18]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.128ns (10.665%)  route 1.072ns (89.335%))
  Logic Levels:           0  
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.562     0.903    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         1.072     2.103    system_i/NCO_V4_1/inst/rst
    SLICE_X29Y84         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.824     1.970    system_i/NCO_V4_1/inst/clk
    SLICE_X29Y84         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[18]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.125     2.095    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.146     1.949    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[19]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.128ns (10.665%)  route 1.072ns (89.335%))
  Logic Levels:           0  
  Clock Path Skew:        1.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.562     0.903    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         1.072     2.103    system_i/NCO_V4_1/inst/rst
    SLICE_X29Y84         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.824     1.970    system_i/NCO_V4_1/inst/clk
    SLICE_X29Y84         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[19]/C
                         clock pessimism              0.000     1.970    
                         clock uncertainty            0.125     2.095    
    SLICE_X29Y84         FDCE (Remov_fdce_C_CLR)     -0.146     1.949    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.949    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]_rep__8/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.128ns (10.580%)  route 1.082ns (89.420%))
  Logic Levels:           0  
  Clock Path Skew:        1.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.562     0.903    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         1.082     2.112    system_i/NCO_V4_1/inst/rst
    SLICE_X14Y89         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.828     1.974    system_i/NCO_V4_1/inst/clk
    SLICE_X14Y89         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]_rep__8/C
                         clock pessimism              0.000     1.974    
                         clock uncertainty            0.125     2.099    
    SLICE_X14Y89         FDCE (Remov_fdce_C_CLR)     -0.146     1.953    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]_rep__8
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]_rep__7/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.128ns (10.145%)  route 1.134ns (89.855%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.562     0.903    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         1.134     2.164    system_i/NCO_V4_1/inst/rst
    SLICE_X28Y92         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.829     1.975    system_i/NCO_V4_1/inst/clk
    SLICE_X28Y92         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]_rep__7/C
                         clock pessimism              0.000     1.975    
                         clock uncertainty            0.125     2.100    
    SLICE_X28Y92         FDCE (Remov_fdce_C_CLR)     -0.121     1.979    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[31]_rep__7
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[19]_rep__7/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.128ns (10.010%)  route 1.151ns (89.990%))
  Logic Levels:           0  
  Clock Path Skew:        1.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.562     0.903    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         1.151     2.181    system_i/NCO_V4_1/inst/rst
    SLICE_X26Y95         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[19]_rep__7/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.830     1.976    system_i/NCO_V4_1/inst/clk
    SLICE_X26Y95         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[19]_rep__7/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X26Y95         FDCE (Remov_fdce_C_CLR)     -0.146     1.955    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[19]_rep__7
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[20]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.128ns (9.975%)  route 1.155ns (90.025%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.562     0.903    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         1.155     2.186    system_i/NCO_V4_1/inst/rst
    SLICE_X29Y85         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.825     1.971    system_i/NCO_V4_1/inst/clk
    SLICE_X29Y85         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[20]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X29Y85         FDCE (Remov_fdce_C_CLR)     -0.146     1.950    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]/CLR
                            (removal check against rising-edge clock adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.283ns  (logic 0.128ns (9.975%)  route 1.155ns (90.025%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.562     0.903    system_i/RST/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.128     1.031 f  system_i/RST/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=252, routed)         1.155     2.186    system_i/NCO_V4_1/inst/rst
    SLICE_X29Y85         FDCE                                         f  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.825     1.971    system_i/NCO_V4_1/inst/clk
    SLICE_X29Y85         FDCE                                         r  system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]/C
                         clock pessimism              0.000     1.971    
                         clock uncertainty            0.125     2.096    
    SLICE_X29Y85         FDCE (Remov_fdce_C_CLR)     -0.146     1.950    system_i/NCO_V4_1/inst/ACCUMULATOR_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.236    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.762ns  (logic 0.124ns (7.039%)  route 1.638ns (92.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.638     1.638    system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y37         LUT1 (Prop_lut1_I0_O)        0.124     1.762 r  system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.762    system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y37         FDRE                                         r  system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        1.496     2.688    system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y37         FDRE                                         r  system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.045ns (5.894%)  route 0.719ns (94.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.123ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.719     0.719    system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X17Y37         LUT1 (Prop_lut1_I0_O)        0.045     0.764 r  system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.764    system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X17Y37         FDRE                                         r  system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1103, routed)        0.827     1.197    system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X17Y37         FDRE                                         r  system_i/rst_ps7_0_125M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.054ns  (logic 2.875ns (56.894%)  route 2.178ns (43.106%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.178     3.151    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     3.153 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.153    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     1.901     5.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     5.054    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.044ns  (logic 2.867ns (56.834%)  route 2.177ns (43.166%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 f  daisy_n_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[0]
    P14                  IBUFDS (Prop_ibufds_IB_O)    0.972     0.972 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           2.177     3.150    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     1.895     5.044 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     5.044    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.965ns  (logic 2.861ns (57.623%)  route 2.104ns (42.377%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     3.051    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     4.965 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     4.965    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 2.856ns (57.570%)  route 2.105ns (42.430%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.947     0.947 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     3.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     3.054 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     3.054    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     4.961 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     4.961    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 1.134ns (71.142%)  route 0.460ns (28.858%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 r  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.828 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.828    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.594 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.594    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_n_i[1]
                            (input port)
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.598ns  (logic 1.139ns (71.272%)  route 0.459ns (28.728%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P19                                               0.000     0.000 f  daisy_n_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_N[1]
    N18                  IBUFDS (Prop_ibufds_IB_O)    0.366     0.366 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.825    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.598 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.598    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_p_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.603ns  (logic 1.143ns (71.279%)  route 0.460ns (28.721%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.849    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    T12                  OBUFDS (Prop_obufds_I_O)     0.754     1.603 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.603    daisy_p_o[0]
    T12                                                               r  daisy_p_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[0]
                            (input port)
  Destination:            daisy_n_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.151ns (71.382%)  route 0.461ns (28.618%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 f  daisy_p_i[0] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[0]
    P14                  IBUFDS (Prop_ibufds_I_O)     0.389     0.389 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=2, routed)           0.461     0.850    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I
    U12                  INV (Prop_inv_I_O)           0.002     0.852 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.852    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/I_B
    U12                  OBUFDS (Prop_obufds_I_O)     0.760     1.612 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[0].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.612    daisy_n_o[0]
    U12                                                               r  daisy_n_o[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  adc_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.730ns  (logic 3.729ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y86         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y86         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[0].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[0]
    M19                  OBUF (Prop_obuf_I_O)         3.257    12.650 r  dac_dat_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.650    dac_dat_o[0]
    M19                                                               r  dac_dat_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.720ns  (logic 3.719ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.759     8.921    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y85         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y85         ODDR (Prop_oddr_C_Q)         0.472     9.393 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[1].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.394    dac_dat_o_OBUF[1]
    M20                  OBUF (Prop_obuf_I_O)         3.247    12.641 r  dac_dat_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.641    dac_dat_o[1]
    M20                                                               r  dac_dat_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.695ns  (logic 3.694ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y81         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[3].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[3]
    L20                  OBUF (Prop_obuf_I_O)         3.222    12.611 r  dac_dat_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.611    dac_dat_o[3]
    L20                                                               r  dac_dat_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.693ns  (logic 3.692ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.755     8.917    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y82         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.472     9.389 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[2].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.390    dac_dat_o_OBUF[2]
    L19                  OBUF (Prop_obuf_I_O)         3.220    12.610 r  dac_dat_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.610    dac_dat_o[2]
    L19                                                               r  dac_dat_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.675ns  (logic 3.674ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y79         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y79         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[5].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[5]
    J19                  OBUF (Prop_obuf_I_O)         3.202    12.587 r  dac_dat_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.587    dac_dat_o[5]
    J19                                                               r  dac_dat_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.585    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.661ns  (logic 3.660ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     9.398    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.188    12.585 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.672ns  (logic 3.671ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.751     8.913    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y80         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y80         ODDR (Prop_oddr_C_Q)         0.472     9.385 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[4].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.386    dac_dat_o_OBUF[4]
    K19                  OBUF (Prop_obuf_I_O)         3.199    12.584 r  dac_dat_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.584    dac_dat_o[4]
    K19                                                               r  dac_dat_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.659ns  (logic 3.658ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     9.398    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         3.186    12.583 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.583    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (falling edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.658ns  (logic 3.657ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk fall edge)    4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     4.983 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     7.059    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     7.161 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.763     8.925    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.472     9.397 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     9.398    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.185    12.583 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000    12.583    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.515ns  (logic 1.514ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y65         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[7].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[7]
    H20                  OBUF (Prop_obuf_I_O)         1.337     3.148 r  dac_dat_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.148    dac_dat_o[7]
    H20                                                               r  dac_dat_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y69         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y69         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[11].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[11]
    F20                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[11]
    F20                                                               r  dac_dat_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.520ns  (logic 1.519ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.574     1.629    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y70         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y70         ODDR (Prop_oddr_C_Q)         0.177     1.806 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[10].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.807    dac_dat_o_OBUF[10]
    F19                  OBUF (Prop_obuf_I_O)         1.342     3.149 r  dac_dat_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.149    dac_dat_o[10]
    F19                                                               r  dac_dat_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.517ns  (logic 1.516ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y66         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[6].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[6]
    J20                  OBUF (Prop_obuf_I_O)         1.339     3.150 r  dac_dat_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.150    dac_dat_o[6]
    J20                                                               r  dac_dat_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.518ns  (logic 1.517ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y63         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[9].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[9]
    G20                  OBUF (Prop_obuf_I_O)         1.340     3.151 r  dac_dat_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.151    dac_dat_o[9]
    G20                                                               r  dac_dat_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.521ns  (logic 1.520ns (99.934%)  route 0.001ns (0.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.578     1.633    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y64         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y64         ODDR (Prop_oddr_C_Q)         0.177     1.810 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[8].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.811    dac_dat_o_OBUF[8]
    G19                  OBUF (Prop_obuf_I_O)         1.343     3.154 r  dac_dat_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.154    dac_dat_o[8]
    G19                                                               r  dac_dat_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_sel_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.527ns  (logic 1.526ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y57         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y57         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_sel/Q
                         net (fo=1, routed)           0.001     1.813    dac_sel_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.349     3.162 r  dac_sel_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.162    dac_sel_o
    N16                                                               r  dac_sel_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.528ns  (logic 1.527ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y91         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[12].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[12]
    D20                  OBUF (Prop_obuf_I_O)         1.350     3.163 r  dac_dat_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.163    dac_dat_o[12]
    D20                                                               r  dac_dat_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_rst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.529ns  (logic 1.528ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y58         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y58         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_rst/Q
                         net (fo=1, routed)           0.001     1.813    dac_rst_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.351     3.165 r  dac_rst_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.165    dac_rst_o
    N15                                                               r  dac_rst_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            dac_dat_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.530ns  (logic 1.529ns (99.935%)  route 0.001ns (0.065%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.580     1.635    system_i/axis_red_pitaya_dac_0/inst/aclk
    OLOGIC_X0Y92         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.177     1.812 r  system_i/axis_red_pitaya_dac_0/inst/DAC_DAT[13].ODDR_inst/Q
                         net (fo=1, routed)           0.001     1.813    dac_dat_o_OBUF[13]
    D19                  OBUF (Prop_obuf_I_O)         1.352     3.165 r  dac_dat_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.165    dac_dat_o[13]
    D19                                                               r  dac_dat_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.725ns  (logic 3.724ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.677     3.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     4.231    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         3.252     7.483 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.483    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (falling edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.718ns  (logic 3.717ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 fall edge)
                                                      2.000     2.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     2.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.677     3.677    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     0.139 f  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     1.899    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     2.000 f  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.758     3.758    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         f  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.472     4.230 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     4.231    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         3.245     7.477 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.587ns  (logic 1.586ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y83         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y83         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/Q
                         net (fo=1, routed)           0.001     0.756    dac_clk_o_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.409     2.164 r  dac_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.164    dac_clk_o
    M18                                                               r  dac_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
                            (rising edge-triggered cell ODDR clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dac_wrt_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.593ns  (logic 1.592ns (99.937%)  route 0.001ns (0.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.155ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.578     0.578    system_i/axis_red_pitaya_dac_0/inst/ddr_clk
    OLOGIC_X0Y84         ODDR                                         r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y84         ODDR (Prop_oddr_C_Q)         0.177     0.755 r  system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/Q
                         net (fo=1, routed)           0.001     0.756    dac_wrt_o_OBUF
    M17                  OBUF (Prop_obuf_I_O)         1.415     2.171 r  dac_wrt_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.171    dac_wrt_o
    M17                                                               r  dac_wrt_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     4.000 f  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         1.677     5.677    system_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     2.139 f  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     3.899    system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     4.000 f  system_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     5.677    system_i/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  system_i/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=520, routed)         0.546     0.546    system_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    system_i/clk_wiz_0/inst/clkfbout_system_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  system_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    system_i/clk_wiz_0/inst/clkfbout_buf_system_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rx_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.963ns  (logic 2.859ns (57.606%)  route 2.104ns (42.394%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.104     5.049    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     1.914     6.963 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     6.963    daisy_p_o[1]
    U14                                                               f  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.959ns  (logic 2.854ns (57.553%)  route 2.105ns (42.447%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk fall edge)     2.000     2.000 f  
    N18                                               0.000     2.000 f  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     2.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.945     2.945 f  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           2.105     5.050    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     5.052 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     5.052    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     1.907     6.959 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     6.959    daisy_n_o[1]
    U15                                                               r  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_n_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.592ns  (logic 1.132ns (71.105%)  route 0.460ns (28.895%))
  Logic Levels:           3  (IBUFDS=1 INV=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.460     0.824    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U15                  INV (Prop_inv_I_O)           0.002     0.826 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/INV/O
                         net (fo=1, routed)           0.000     0.826    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I_B
    U15                  OBUFDS (Prop_obufds_I_O)     0.766     1.592 f  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/N/O
                         net (fo=0)                   0.000     1.592    daisy_n_o[1]
    U15                                                               f  daisy_n_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 daisy_p_i[1]
                            (clock source 'rx_clk'  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            daisy_p_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.596ns  (logic 1.137ns (71.236%)  route 0.459ns (28.764%))
  Logic Levels:           2  (IBUFDS=1 OBUFDS=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    N18                                               0.000     0.000 r  daisy_p_i[1] (IN)
                         net (fo=0)                   0.000     0.000    system_i/util_ds_buf_1/U0/IBUF_DS_P[1]
    N18                  IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  system_i/util_ds_buf_1/U0/USE_IBUFDS.GEN_IBUFDS[1].IBUFDS_I/O
                         net (fo=2, routed)           0.459     0.823    system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/I
    U14                  OBUFDS (Prop_obufds_I_O)     0.773     1.596 r  system_i/util_ds_buf_2/U0/USE_OBUFDS.GEN_OBUFDS[1].OBUFDS_I/P/O
                         net (fo=0)                   0.000     1.596    daisy_p_o[1]
    U14                                                               r  daisy_p_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





