#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Feb  3 10:59:26 2022
# Process ID: 20612
# Current directory: F:/Kuliah/Riset_FPGA/matmul project/matmulproject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16336 F:\Kuliah\Riset_FPGA\matmul project\matmulproject\matmulproject.xpr
# Log file: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/vivado.log
# Journal file: F:/Kuliah/Riset_FPGA/matmul project/matmulproject\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project {F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Asus TUF/Desktop/matmulproject' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/arch/axi/AXILiteSlave4.sv', nor could it be found using path 'C:/Users/Asus TUF/Desktop/repo/src/hdl/arch/axi/AXILiteSlave4.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/arch/axi/AXISMaster.sv', nor could it be found using path 'C:/Users/Asus TUF/Desktop/repo/src/hdl/arch/axi/AXISMaster.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/arch/axi/AXISSlave.sv', nor could it be found using path 'C:/Users/Asus TUF/Desktop/repo/src/hdl/arch/axi/AXISSlave.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/Matmul.sv', nor could it be found using path 'C:/Users/Asus TUF/Desktop/repo/src/hdl/matmul/Matmul.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/MatmulAccelerator.sv', nor could it be found using path 'C:/Users/Asus TUF/Desktop/repo/src/hdl/matmul/MatmulAccelerator.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/MatmulUnit.sv', nor could it be found using path 'C:/Users/Asus TUF/Desktop/repo/src/hdl/matmul/MatmulUnit.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/common/Memory.sv', nor could it be found using path 'C:/Users/Asus TUF/Desktop/repo/src/hdl/common/Memory.sv'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/MatmulAcceleratorTop.v', nor could it be found using path 'C:/Users/Asus TUF/Desktop/repo/src/hdl/matmul/MatmulAcceleratorTop.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx2/Vivado/2017.4/data/ip'.oopen_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 930.566 ; gain = 221.082uupdate_compile_order -fileset sources_1eupdate_files -from_files {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAcceleratorTop.v}} -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/MatmulAcceleratorTop.v}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/MatmulAcceleratorTop.v' with file 'F:/Kuliah/Riset_FPGA/matmul project/MatmulAcceleratorTop.v'.
update_files -from_files {{F:/Kuliah/Riset_FPGA/matmul project/MatmulUnit.sv}} -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/MatmulUnit.sv}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/MatmulUnit.sv' with file 'F:/Kuliah/Riset_FPGA/matmul project/MatmulUnit.sv'.
update_files -from_files {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAccelerator.sv}} -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/MatmulAccelerator.sv}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/MatmulAccelerator.sv' with file 'F:/Kuliah/Riset_FPGA/matmul project/MatmulAccelerator.sv'.
update_files -from_files {{F:/Kuliah/Riset_FPGA/matmul project/Matmul.sv}} -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/Matmul.sv}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/Matmul.sv' with file 'F:/Kuliah/Riset_FPGA/matmul project/Matmul.sv'.
update_compile_order -fileset sources_1
update_files -from_files F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/common/Memory.sv -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/common/Memory.sv}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/common/Memory.sv' with file 'F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/common/Memory.sv'.
update_compile_order -fileset sources_1
update_files -from_files {{F:/Kuliah/Riset_FPGA/matmul project/Matmul.sv}} -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/matmul/Matmul.sv}} -filesets [get_filesets *]
update_compile_order -fileset sources_1
update_files -from_files F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/arch/axi/AXILiteSlave4.sv -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/arch/axi/AXILiteSlave4.sv}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/arch/axi/AXILiteSlave4.sv' with file 'F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/arch/axi/AXILiteSlave4.sv'.
update_files -from_files F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/arch/axi/AXISMaster.sv -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/arch/axi/AXISMaster.sv}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/arch/axi/AXISMaster.sv' with file 'F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/arch/axi/AXISMaster.sv'.
update_files -from_files F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/arch/axi/AXISSlave.sv -to_files {{F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/arch/axi/AXISSlave.sv}} -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'F:/Kuliah/Riset_FPGA/matmul project/repo/src/hdl/arch/axi/AXISSlave.sv' with file 'F:/Kuliah/Riset_FPGA/deep-learning-fpga-master/src/hdl/arch/axi/AXISSlave.sv'.
update_compile_order -fileset sources_1
reset_run synth_1
update_module_reference design_1_MatmulAcceleratorTop_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'm_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm_axis:s_axis:s_axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:module_ref:MatmulAcceleratorTop:1.0 - MatmulAcceleratorTop_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
WARNING: [BD 41-1282] Ignoring parameter HAS_BURST
WARNING: [BD 41-1281] Parameter HAS_BURST is not defined on /axi_dma_0/M_AXIS_MM2S. Setting parameter on /axi_dma_0/M_AXIS_MM2S failed
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_MatmulAcceleratorTop_0_0 from MatmulAcceleratorTop_v1_0 1.0 to MatmulAcceleratorTop_v1_0 1.0
Wrote  : <F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1091.406 ; gain = 105.551
update_module_reference: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1091.406 ; gain = 112.496
launch_runs synth_1 -jobs 4
[Thu Feb  3 11:07:23 2022] Launched synth_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Thu Feb  3 11:09:50 2022] Launched impl_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 2290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/constrs_1/new/constrain_1.xdc]
Finished Parsing XDC File [F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/constrs_1/new/constrain_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1554.070 ; gain = 439.309
open_bd_design {F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd}
reset_run impl_1
launch_runs impl_1 -jobs 4
ERROR: [Common 17-158] 'file' can only be specified once.
[Thu Feb  3 11:35:28 2022] Launched impl_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified
2. Failed to delete one or more files in run directory F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/synth_1

launch_runs synth_1 -jobs 4
[Thu Feb  3 11:35:38 2022] Launched synth_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 2290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/constrs_1/new/constrain_1.xdc]
Finished Parsing XDC File [F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/constrs_1/new/constrain_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2049.953 ; gain = 18.367
open_bd_design {F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd}
make_wrapper -files [get_files {{F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd}}] -top
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /MatmulAcceleratorTop_0/s_axis(4) and /axi_dma_0/M_AXIS_MM2S(1)
Wrote  : <F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/design_1.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/MatmulAcceleratorTop_0/s_axis_tdata'(32) to net 'axi_dma_0_M_AXIS_MM2S_TDATA'(8) - Only lower order bits will be connected.
VHDL Output written to : F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/MatmulAcceleratorTop_0/s_axis_tdata'(32) to net 'axi_dma_0_M_AXIS_MM2S_TDATA'(8) - Only lower order bits will be connected.
VHDL Output written to : F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2121.984 ; gain = 67.984
add_files -norecurse {{F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}}
update_compile_order -fileset sources_1
reset_run design_1_axi_dma_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb  3 12:59:10 2022] Launched design_1_axi_dma_0_0_synth_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/design_1_axi_dma_0_0_synth_1/runme.log
[Thu Feb  3 12:59:10 2022] Launched synth_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Feb  3 13:11:47 2022] Launched impl_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/impl_1/runme.log
reset_run design_1_axi_dma_0_0_synth_1
launch_runs design_1_axi_dma_0_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_dma_0_0, cache-ID = 5503d0a4232043aa; cache size = 18.343 MB.
[Thu Feb  3 13:22:56 2022] Launched design_1_axi_dma_0_0_synth_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/design_1_axi_dma_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2145.629 ; gain = 0.000
wait_on_run design_1_axi_dma_0_0_synth_1
[Thu Feb  3 13:22:56 2022] Waiting for design_1_axi_dma_0_0_synth_1 to finish...
[Thu Feb  3 13:23:01 2022] Waiting for design_1_axi_dma_0_0_synth_1 to finish...
[Thu Feb  3 13:23:06 2022] Waiting for design_1_axi_dma_0_0_synth_1 to finish...
[Thu Feb  3 13:23:11 2022] Waiting for design_1_axi_dma_0_0_synth_1 to finish...
[Thu Feb  3 13:23:21 2022] Waiting for design_1_axi_dma_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_axi_dma_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_dma_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_axi_dma_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP design_1_axi_dma_0_0, cache-ID = 5503d0a4232043aa.
INFO: [Common 17-206] Exiting Vivado at Thu Feb  3 13:23:22 2022...
[Thu Feb  3 13:23:26 2022] design_1_axi_dma_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 2145.629 ; gain = 0.000
refresh_design
INFO: [Netlist 29-17] Analyzing 2290 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/constrs_1/new/constrain_1.xdc]
Finished Parsing XDC File [F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/constrs_1/new/constrain_1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 2164.398 ; gain = 18.770
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Feb  3 13:24:08 2022] Launched synth_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Feb  3 13:27:17 2022] Launched impl_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/impl_1/runme.log
export_ip_user_files -of_objects  [get_files {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAcceleratorTop.v}}] -no_script -reset -force -quiet
remove_files  {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAcceleratorTop.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
update_module_reference design_1_MatmulAcceleratorTop_0_0
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'MatmulAcceleratorTop'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAccelerator.sv}}] -no_script -reset -force -quiet
remove_files  {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAccelerator.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{F:/Kuliah/Riset_FPGA/matmul project/MatmulUnit.sv}}] -no_script -reset -force -quiet
remove_files  {{F:/Kuliah/Riset_FPGA/matmul project/MatmulUnit.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_MM2S>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM> is not mapped into </axi_dma_0/Data_S2MM>. Please use Address Editor to either map or exclude it.
CRITICAL WARNING: [BD 41-1356] Address block </axi_dma_0/S_AXI_LITE/Reg> is not mapped into </processing_system7_0/Data>. Please use Address Editor to either map or exclude it.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/MatmulAcceleratorTop_0/s_axis_tdata'(32) to net 'axi_dma_0_M_AXIS_MM2S_TDATA'(8) - Only lower order bits will be connected.
VHDL Output written to : F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_1/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_interconnect_1_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_interconnect_1_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_interconnect_1_M00_AXI_AWID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/MatmulAcceleratorTop_0/s_axis_tdata'(32) to net 'axi_dma_0_M_AXIS_MM2S_TDATA'(8) - Only lower order bits will be connected.
VHDL Output written to : F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MatmulAcceleratorTop_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_mmu .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_mmu .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s01_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_1/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'f:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_s00_mmu_0, cache-ID = 14e5b0c5e5590513; cache size = 18.343 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 33de7ee895144cab; cache size = 18.343 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_us_0, cache-ID = 062458fcf599bb5c; cache size = 18.343 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 85003db041b00888; cache size = 18.343 MB.
ERROR: [filemgmt 56-189] Failed to resolve reference. Nothing was found in the project to match the name 'MatmulAcceleratorTop'.
ERROR: [Runs 36-346] File 'F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.srcs/sources_1/bd/design_1/ip/design_1_MatmulAcceleratorTop_0_0/design_1_MatmulAcceleratorTop_0_0.xci' needed for run contains invalid reference(s).
add_files -norecurse -scan_for_includes {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAccelerator.sv} {F:/Kuliah/Riset_FPGA/matmul project/Matmul.sv} {F:/Kuliah/Riset_FPGA/matmul project/MatmulAcceleratorTop.v} {F:/Kuliah/Riset_FPGA/matmul project/MatmulUnit.sv} {F:/Kuliah/Riset_FPGA/matmul project/Matmul_tb.sv}}
WARNING: [filemgmt 56-12] File 'F:/Kuliah/Riset_FPGA/matmul project/Matmul.sv' cannot be added to the project because it already exists in the project, skipping this file
import_files -norecurse {{F:/Kuliah/Riset_FPGA/matmul project/MatmulAccelerator.sv} {F:/Kuliah/Riset_FPGA/matmul project/Matmul.sv} {F:/Kuliah/Riset_FPGA/matmul project/MatmulAcceleratorTop.v} {F:/Kuliah/Riset_FPGA/matmul project/MatmulUnit.sv} {F:/Kuliah/Riset_FPGA/matmul project/Matmul_tb.sv}}
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Thu Feb  3 13:44:34 2022] Launched design_1_s01_mmu_0_synth_1, design_1_auto_us_1_synth_1, design_1_MatmulAcceleratorTop_0_0_synth_1...
Run output will be captured here:
design_1_s01_mmu_0_synth_1: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/design_1_s01_mmu_0_synth_1/runme.log
design_1_auto_us_1_synth_1: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/design_1_auto_us_1_synth_1/runme.log
design_1_MatmulAcceleratorTop_0_0_synth_1: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/design_1_MatmulAcceleratorTop_0_0_synth_1/runme.log
[Thu Feb  3 13:44:35 2022] Launched synth_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Feb  3 13:46:13 2022] Launched design_1_auto_us_1_synth_1, design_1_MatmulAcceleratorTop_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_auto_us_1_synth_1: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/design_1_auto_us_1_synth_1/runme.log
design_1_MatmulAcceleratorTop_0_0_synth_1: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/design_1_MatmulAcceleratorTop_0_0_synth_1/runme.log
synth_1: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/synth_1/runme.log
[Thu Feb  3 13:46:13 2022] Launched impl_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Feb  3 13:57:21 2022] Launched impl_1...
Run output will be captured here: F:/Kuliah/Riset_FPGA/matmul project/matmulproject/matmulproject.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  3 16:30:18 2022...
