{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729038910850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729038910866 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 07:35:10 2024 " "Processing started: Wed Oct 16 07:35:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729038910866 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038910866 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2C -c I2C" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038910866 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729038911507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729038911507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "I2C/synthesis/I2C.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/I2C.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "I2C/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "I2C/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_irq_mapper " "Found entity 1: I2C_irq_mapper" {  } { { "I2C/synthesis/submodules/I2C_irq_mapper.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0 " "Found entity 1: I2C_mm_interconnect_0" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_avalon_st_adapter " "Found entity 1: I2C_mm_interconnect_0_avalon_st_adapter" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: I2C_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_rsp_mux_001 " "Found entity 1: I2C_mm_interconnect_0_rsp_mux_001" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file i2c/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "I2C/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920371 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "I2C/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_rsp_mux " "Found entity 1: I2C_mm_interconnect_0_rsp_mux" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_rsp_demux_001 " "Found entity 1: I2C_mm_interconnect_0_rsp_demux_001" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_rsp_demux " "Found entity 1: I2C_mm_interconnect_0_rsp_demux" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_cmd_mux_001 " "Found entity 1: I2C_mm_interconnect_0_cmd_mux_001" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_cmd_mux " "Found entity 1: I2C_mm_interconnect_0_cmd_mux" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_cmd_demux_001 " "Found entity 1: I2C_mm_interconnect_0_cmd_demux_001" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_cmd_demux " "Found entity 1: I2C_mm_interconnect_0_cmd_demux" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel I2C_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at I2C_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729038920512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel I2C_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at I2C_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729038920512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_router_003_default_decode " "Found entity 1: I2C_mm_interconnect_0_router_003_default_decode" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920512 ""} { "Info" "ISGN_ENTITY_NAME" "2 I2C_mm_interconnect_0_router_003 " "Found entity 2: I2C_mm_interconnect_0_router_003" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel I2C_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at I2C_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729038920528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel I2C_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at I2C_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729038920528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_router_002_default_decode " "Found entity 1: I2C_mm_interconnect_0_router_002_default_decode" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920528 ""} { "Info" "ISGN_ENTITY_NAME" "2 I2C_mm_interconnect_0_router_002 " "Found entity 2: I2C_mm_interconnect_0_router_002" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920528 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel I2C_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at I2C_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729038920543 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel I2C_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at I2C_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729038920543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_router_001_default_decode " "Found entity 1: I2C_mm_interconnect_0_router_001_default_decode" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920559 ""} { "Info" "ISGN_ENTITY_NAME" "2 I2C_mm_interconnect_0_router_001 " "Found entity 2: I2C_mm_interconnect_0_router_001" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel I2C_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at I2C_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729038920574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel I2C_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at I2C_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729038920574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file i2c/synthesis/submodules/i2c_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_mm_interconnect_0_router_default_decode " "Found entity 1: I2C_mm_interconnect_0_router_default_decode" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920574 ""} { "Info" "ISGN_ENTITY_NAME" "2 I2C_mm_interconnect_0_router " "Found entity 2: I2C_mm_interconnect_0_router" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "I2C/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "I2C/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "I2C/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "I2C/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "I2C/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "I2C/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_timer_0 " "Found entity 1: I2C_timer_0" {  } { { "I2C/synthesis/submodules/I2C_timer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_sysid_qsys_0 " "Found entity 1: I2C_sysid_qsys_0" {  } { { "I2C/synthesis/submodules/I2C_sysid_qsys_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RAM " "Found entity 1: I2C_RAM" {  } { { "I2C/synthesis/submodules/I2C_RAM.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920871 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729038920888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729038920888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920888 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729038920903 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729038920919 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729038920919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729038920919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729038920919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1729038920919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920950 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729038920966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920966 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1729038920997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038920997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038920997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038921013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038921044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file i2c/synthesis/submodules/i2c_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_DEBUG_sim_scfifo_w " "Found entity 1: I2C_DEBUG_sim_scfifo_w" {  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921060 ""} { "Info" "ISGN_ENTITY_NAME" "2 I2C_DEBUG_scfifo_w " "Found entity 2: I2C_DEBUG_scfifo_w" {  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921060 ""} { "Info" "ISGN_ENTITY_NAME" "3 I2C_DEBUG_sim_scfifo_r " "Found entity 3: I2C_DEBUG_sim_scfifo_r" {  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921060 ""} { "Info" "ISGN_ENTITY_NAME" "4 I2C_DEBUG_scfifo_r " "Found entity 4: I2C_DEBUG_scfifo_r" {  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921060 ""} { "Info" "ISGN_ENTITY_NAME" "5 I2C_DEBUG " "Found entity 5: I2C_DEBUG" {  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038921060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CPU " "Found entity 1: I2C_CPU" {  } { { "I2C/synthesis/submodules/I2C_CPU.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038921091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file i2c/synthesis/submodules/i2c_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CPU_cpu_register_bank_a_module " "Found entity 1: I2C_CPU_cpu_register_bank_a_module" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "2 I2C_CPU_cpu_register_bank_b_module " "Found entity 2: I2C_CPU_cpu_register_bank_b_module" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "3 I2C_CPU_cpu_nios2_oci_debug " "Found entity 3: I2C_CPU_cpu_nios2_oci_debug" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "4 I2C_CPU_cpu_nios2_oci_break " "Found entity 4: I2C_CPU_cpu_nios2_oci_break" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "5 I2C_CPU_cpu_nios2_oci_xbrk " "Found entity 5: I2C_CPU_cpu_nios2_oci_xbrk" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "6 I2C_CPU_cpu_nios2_oci_dbrk " "Found entity 6: I2C_CPU_cpu_nios2_oci_dbrk" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "7 I2C_CPU_cpu_nios2_oci_itrace " "Found entity 7: I2C_CPU_cpu_nios2_oci_itrace" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "8 I2C_CPU_cpu_nios2_oci_td_mode " "Found entity 8: I2C_CPU_cpu_nios2_oci_td_mode" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "9 I2C_CPU_cpu_nios2_oci_dtrace " "Found entity 9: I2C_CPU_cpu_nios2_oci_dtrace" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "10 I2C_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: I2C_CPU_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "11 I2C_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: I2C_CPU_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "12 I2C_CPU_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: I2C_CPU_cpu_nios2_oci_fifo_cnt_inc" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "13 I2C_CPU_cpu_nios2_oci_fifo " "Found entity 13: I2C_CPU_cpu_nios2_oci_fifo" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "14 I2C_CPU_cpu_nios2_oci_pib " "Found entity 14: I2C_CPU_cpu_nios2_oci_pib" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "15 I2C_CPU_cpu_nios2_oci_im " "Found entity 15: I2C_CPU_cpu_nios2_oci_im" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "16 I2C_CPU_cpu_nios2_performance_monitors " "Found entity 16: I2C_CPU_cpu_nios2_performance_monitors" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "17 I2C_CPU_cpu_nios2_avalon_reg " "Found entity 17: I2C_CPU_cpu_nios2_avalon_reg" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "18 I2C_CPU_cpu_ociram_sp_ram_module " "Found entity 18: I2C_CPU_cpu_ociram_sp_ram_module" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "19 I2C_CPU_cpu_nios2_ocimem " "Found entity 19: I2C_CPU_cpu_nios2_ocimem" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "20 I2C_CPU_cpu_nios2_oci " "Found entity 20: I2C_CPU_cpu_nios2_oci" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""} { "Info" "ISGN_ENTITY_NAME" "21 I2C_CPU_cpu " "Found entity 21: I2C_CPU_cpu" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038921122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CPU_cpu_debug_slave_sysclk " "Found entity 1: I2C_CPU_cpu_debug_slave_sysclk" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_sysclk.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038921138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CPU_cpu_debug_slave_tck " "Found entity 1: I2C_CPU_cpu_debug_slave_tck" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_tck.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038921153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CPU_cpu_debug_slave_wrapper " "Found entity 1: I2C_CPU_cpu_debug_slave_wrapper" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038921169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c/synthesis/submodules/i2c_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c/synthesis/submodules/i2c_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CPU_cpu_test_bench " "Found entity 1: I2C_CPU_cpu_test_bench" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu_test_bench.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038921184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2ccontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file i2ccontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2cControl " "Found entity 1: i2cControl" {  } { { "i2cControl.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/i2cControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038921184 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2cControl " "Elaborating entity \"i2cControl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1729038921325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C I2C:soc_inst " "Elaborating entity \"I2C\" for hierarchy \"I2C:soc_inst\"" {  } { { "i2cControl.v" "soc_inst" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/i2cControl.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038921372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU I2C:soc_inst\|I2C_CPU:cpu " "Elaborating entity \"I2C_CPU\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\"" {  } { { "I2C/synthesis/I2C.v" "cpu" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/I2C.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038921404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu " "Elaborating entity \"I2C_CPU_cpu\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\"" {  } { { "I2C/synthesis/submodules/I2C_CPU.v" "cpu" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038921404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_test_bench I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_test_bench:the_I2C_CPU_cpu_test_bench " "Elaborating entity \"I2C_CPU_cpu_test_bench\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_test_bench:the_I2C_CPU_cpu_test_bench\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_test_bench" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038921483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_register_bank_a_module I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_register_bank_a_module:I2C_CPU_cpu_register_bank_a " "Elaborating entity \"I2C_CPU_cpu_register_bank_a_module\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_register_bank_a_module:I2C_CPU_cpu_register_bank_a\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "I2C_CPU_cpu_register_bank_a" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038921498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_register_bank_a_module:I2C_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_register_bank_a_module:I2C_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038921826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_register_bank_a_module:I2C_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_register_bank_a_module:I2C_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038921826 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_register_bank_a_module:I2C_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_register_bank_a_module:I2C_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038921843 ""}  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729038921843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038921936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038921936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_register_bank_a_module:I2C_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_register_bank_a_module:I2C_CPU_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038921936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_register_bank_b_module I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_register_bank_b_module:I2C_CPU_cpu_register_bank_b " "Elaborating entity \"I2C_CPU_cpu_register_bank_b_module\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_register_bank_b_module:I2C_CPU_cpu_register_bank_b\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "I2C_CPU_cpu_register_bank_b" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038921968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci " "Elaborating entity \"I2C_CPU_cpu_nios2_oci\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_debug I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_debug:the_I2C_CPU_cpu_nios2_oci_debug " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_debug\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_debug:the_I2C_CPU_cpu_nios2_oci_debug\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci_debug" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_debug:the_I2C_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_debug:the_I2C_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_altera_std_synchronizer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_debug:the_I2C_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_debug:the_I2C_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_debug:the_I2C_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_debug:the_I2C_CPU_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922077 ""}  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729038922077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_break I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_break:the_I2C_CPU_cpu_nios2_oci_break " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_break\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_break:the_I2C_CPU_cpu_nios2_oci_break\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci_break" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_xbrk I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_xbrk:the_I2C_CPU_cpu_nios2_oci_xbrk " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_xbrk\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_xbrk:the_I2C_CPU_cpu_nios2_oci_xbrk\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci_xbrk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_dbrk I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_dbrk:the_I2C_CPU_cpu_nios2_oci_dbrk " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_dbrk\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_dbrk:the_I2C_CPU_cpu_nios2_oci_dbrk\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci_dbrk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_itrace I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_itrace:the_I2C_CPU_cpu_nios2_oci_itrace " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_itrace\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_itrace:the_I2C_CPU_cpu_nios2_oci_itrace\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci_itrace" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_dtrace I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_dtrace:the_I2C_CPU_cpu_nios2_oci_dtrace " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_dtrace\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_dtrace:the_I2C_CPU_cpu_nios2_oci_dtrace\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci_dtrace" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_td_mode I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_dtrace:the_I2C_CPU_cpu_nios2_oci_dtrace\|I2C_CPU_cpu_nios2_oci_td_mode:I2C_CPU_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_td_mode\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_dtrace:the_I2C_CPU_cpu_nios2_oci_dtrace\|I2C_CPU_cpu_nios2_oci_td_mode:I2C_CPU_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "I2C_CPU_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_fifo I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_fifo:the_I2C_CPU_cpu_nios2_oci_fifo " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_fifo\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_fifo:the_I2C_CPU_cpu_nios2_oci_fifo\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_compute_input_tm_cnt I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_fifo:the_I2C_CPU_cpu_nios2_oci_fifo\|I2C_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_I2C_CPU_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_fifo:the_I2C_CPU_cpu_nios2_oci_fifo\|I2C_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_I2C_CPU_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_fifo_wrptr_inc I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_fifo:the_I2C_CPU_cpu_nios2_oci_fifo\|I2C_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_I2C_CPU_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_fifo:the_I2C_CPU_cpu_nios2_oci_fifo\|I2C_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_I2C_CPU_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_fifo_cnt_inc I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_fifo:the_I2C_CPU_cpu_nios2_oci_fifo\|I2C_CPU_cpu_nios2_oci_fifo_cnt_inc:the_I2C_CPU_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_fifo:the_I2C_CPU_cpu_nios2_oci_fifo\|I2C_CPU_cpu_nios2_oci_fifo_cnt_inc:the_I2C_CPU_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_pib I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_pib:the_I2C_CPU_cpu_nios2_oci_pib " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_pib\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_pib:the_I2C_CPU_cpu_nios2_oci_pib\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci_pib" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_oci_im I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_im:the_I2C_CPU_cpu_nios2_oci_im " "Elaborating entity \"I2C_CPU_cpu_nios2_oci_im\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_oci_im:the_I2C_CPU_cpu_nios2_oci_im\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_oci_im" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_avalon_reg I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_avalon_reg:the_I2C_CPU_cpu_nios2_avalon_reg " "Elaborating entity \"I2C_CPU_cpu_nios2_avalon_reg\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_avalon_reg:the_I2C_CPU_cpu_nios2_avalon_reg\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_avalon_reg" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_nios2_ocimem I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_ocimem:the_I2C_CPU_cpu_nios2_ocimem " "Elaborating entity \"I2C_CPU_cpu_nios2_ocimem\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_ocimem:the_I2C_CPU_cpu_nios2_ocimem\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_nios2_ocimem" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_ociram_sp_ram_module I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_ocimem:the_I2C_CPU_cpu_nios2_ocimem\|I2C_CPU_cpu_ociram_sp_ram_module:I2C_CPU_cpu_ociram_sp_ram " "Elaborating entity \"I2C_CPU_cpu_ociram_sp_ram_module\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_ocimem:the_I2C_CPU_cpu_nios2_ocimem\|I2C_CPU_cpu_ociram_sp_ram_module:I2C_CPU_cpu_ociram_sp_ram\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "I2C_CPU_cpu_ociram_sp_ram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_ocimem:the_I2C_CPU_cpu_nios2_ocimem\|I2C_CPU_cpu_ociram_sp_ram_module:I2C_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_ocimem:the_I2C_CPU_cpu_nios2_ocimem\|I2C_CPU_cpu_ociram_sp_ram_module:I2C_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_ocimem:the_I2C_CPU_cpu_nios2_ocimem\|I2C_CPU_cpu_ociram_sp_ram_module:I2C_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_ocimem:the_I2C_CPU_cpu_nios2_ocimem\|I2C_CPU_cpu_ociram_sp_ram_module:I2C_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922343 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_ocimem:the_I2C_CPU_cpu_nios2_ocimem\|I2C_CPU_cpu_ociram_sp_ram_module:I2C_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_ocimem:the_I2C_CPU_cpu_nios2_ocimem\|I2C_CPU_cpu_ociram_sp_ram_module:I2C_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922343 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922343 ""}  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729038922343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038922390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038922390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_ocimem:the_I2C_CPU_cpu_nios2_ocimem\|I2C_CPU_cpu_ociram_sp_ram_module:I2C_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_nios2_ocimem:the_I2C_CPU_cpu_nios2_ocimem\|I2C_CPU_cpu_ociram_sp_ram_module:I2C_CPU_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_debug_slave_wrapper I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper " "Elaborating entity \"I2C_CPU_cpu_debug_slave_wrapper\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "the_I2C_CPU_cpu_debug_slave_wrapper" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_debug_slave_tck I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|I2C_CPU_cpu_debug_slave_tck:the_I2C_CPU_cpu_debug_slave_tck " "Elaborating entity \"I2C_CPU_cpu_debug_slave_tck\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|I2C_CPU_cpu_debug_slave_tck:the_I2C_CPU_cpu_debug_slave_tck\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" "the_I2C_CPU_cpu_debug_slave_tck" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CPU_cpu_debug_slave_sysclk I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|I2C_CPU_cpu_debug_slave_sysclk:the_I2C_CPU_cpu_debug_slave_sysclk " "Elaborating entity \"I2C_CPU_cpu_debug_slave_sysclk\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|I2C_CPU_cpu_debug_slave_sysclk:the_I2C_CPU_cpu_debug_slave_sysclk\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" "the_I2C_CPU_cpu_debug_slave_sysclk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" "I2C_CPU_cpu_debug_slave_phy" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922500 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy\"" {  } { { "I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy " "Instantiated megafunction \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922500 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038922500 ""}  } { { "I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729038922500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922500 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038922516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038923844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"I2C:soc_inst\|I2C_CPU:cpu\|I2C_CPU_cpu:cpu\|I2C_CPU_cpu_nios2_oci:the_I2C_CPU_cpu_nios2_oci\|I2C_CPU_cpu_debug_slave_wrapper:the_I2C_CPU_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:I2C_CPU_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038923969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DEBUG I2C:soc_inst\|I2C_DEBUG:debug " "Elaborating entity \"I2C_DEBUG\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\"" {  } { { "I2C/synthesis/I2C.v" "debug" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/I2C.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DEBUG_scfifo_w I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w " "Elaborating entity \"I2C_DEBUG_scfifo_w\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\"" {  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "the_I2C_DEBUG_scfifo_w" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "wfifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924298 ""}  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729038924298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038924345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038924345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038924377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038924377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038924393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038924393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038924471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038924471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038924533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038924533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038924581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038924581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_w:the_I2C_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_DEBUG_scfifo_r I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_r:the_I2C_DEBUG_scfifo_r " "Elaborating entity \"I2C_DEBUG_scfifo_r\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\|I2C_DEBUG_scfifo_r:the_I2C_DEBUG_scfifo_r\"" {  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "the_I2C_DEBUG_scfifo_r" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\"" {  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "I2C_DEBUG_alt_jtag_atlantic" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\"" {  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic " "Instantiated megafunction \"I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038924862 ""}  } { { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729038924862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924925 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"I2C:soc_inst\|I2C_DEBUG:debug\|alt_jtag_atlantic:I2C_DEBUG_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c I2C:soc_inst\|altera_avalon_i2c:i2c " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\"" {  } { { "I2C/synthesis/I2C.v" "i2c" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/I2C.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_csr:u_csr\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3)" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729038924956 "|i2cControl|I2C:soc_inst|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3)" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729038924956 "|i2cControl|I2C:soc_inst|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3)" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729038924956 "|i2cControl|I2C:soc_inst|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3)" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729038924956 "|i2cControl|I2C:soc_inst|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3)" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729038924956 "|i2cControl|I2C:soc_inst|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3)" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1729038924956 "|i2cControl|I2C:soc_inst|altera_avalon_i2c:i2c|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038924987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_txout:u_txout\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925066 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729038925066 "|i2cControl|I2C:soc_inst|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925097 ""}  } { { "I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729038925097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dob1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dob1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dob1 " "Found entity 1: altsyncram_dob1" {  } { { "db/altsyncram_dob1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/altsyncram_dob1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038925129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038925129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dob1 I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_dob1:auto_generated " "Elaborating entity \"altsyncram_dob1\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_dob1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925144 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1729038925144 "|i2cControl|I2C:soc_inst|altera_avalon_i2c:i2c|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925175 ""}  } { { "I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729038925175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rlb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rlb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rlb1 " "Found entity 1: altsyncram_rlb1" {  } { { "db/altsyncram_rlb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/altsyncram_rlb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038925207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038925207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rlb1 I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_rlb1:auto_generated " "Elaborating entity \"altsyncram_rlb1\" for hierarchy \"I2C:soc_inst\|altera_avalon_i2c:i2c\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_rlb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RAM I2C:soc_inst\|I2C_RAM:ram " "Elaborating entity \"I2C_RAM\" for hierarchy \"I2C:soc_inst\|I2C_RAM:ram\"" {  } { { "I2C/synthesis/I2C.v" "ram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/I2C.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram I2C:soc_inst\|I2C_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"I2C:soc_inst\|I2C_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "I2C/synthesis/submodules/I2C_RAM.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_RAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925238 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "I2C:soc_inst\|I2C_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"I2C:soc_inst\|I2C_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "I2C/synthesis/submodules/I2C_RAM.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_RAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "I2C:soc_inst\|I2C_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"I2C:soc_inst\|I2C_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file I2C_RAM.hex " "Parameter \"init_file\" = \"I2C_RAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 51200 " "Parameter \"maximum_depth\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 51200 " "Parameter \"numwords_a\" = \"51200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1729038925254 ""}  } { { "I2C/synthesis/submodules/I2C_RAM.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_RAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1729038925254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igf1 " "Found entity 1: altsyncram_igf1" {  } { { "db/altsyncram_igf1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/altsyncram_igf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038925300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038925300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_igf1 I2C:soc_inst\|I2C_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_igf1:auto_generated " "Elaborating entity \"altsyncram_igf1\" for hierarchy \"I2C:soc_inst\|I2C_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_igf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038925316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_qsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_qsa " "Found entity 1: decode_qsa" {  } { { "db/decode_qsa.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/decode_qsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038926068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038926068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_qsa I2C:soc_inst\|I2C_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_igf1:auto_generated\|decode_qsa:decode3 " "Elaborating entity \"decode_qsa\" for hierarchy \"I2C:soc_inst\|I2C_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_igf1:auto_generated\|decode_qsa:decode3\"" {  } { { "db/altsyncram_igf1.tdf" "decode3" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/altsyncram_igf1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nob " "Found entity 1: mux_nob" {  } { { "db/mux_nob.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/mux_nob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038926130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038926130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nob I2C:soc_inst\|I2C_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_igf1:auto_generated\|mux_nob:mux2 " "Elaborating entity \"mux_nob\" for hierarchy \"I2C:soc_inst\|I2C_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_igf1:auto_generated\|mux_nob:mux2\"" {  } { { "db/altsyncram_igf1.tdf" "mux2" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/altsyncram_igf1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_sysid_qsys_0 I2C:soc_inst\|I2C_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"I2C_sysid_qsys_0\" for hierarchy \"I2C:soc_inst\|I2C_sysid_qsys_0:sysid_qsys_0\"" {  } { { "I2C/synthesis/I2C.v" "sysid_qsys_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/I2C.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_timer_0 I2C:soc_inst\|I2C_timer_0:timer_0 " "Elaborating entity \"I2C_timer_0\" for hierarchy \"I2C:soc_inst\|I2C_timer_0:timer_0\"" {  } { { "I2C/synthesis/I2C.v" "timer_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/I2C.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0 I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"I2C_mm_interconnect_0\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\"" {  } { { "I2C/synthesis/I2C.v" "mm_interconnect_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/I2C.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "debug_avalon_jtag_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_csr_translator\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "i2c_csr_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "ram_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 1171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "I2C/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 1296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_csr_agent_rsp_fifo\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "i2c_csr_agent_rsp_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_router I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router:router " "Elaborating entity \"I2C_mm_interconnect_0_router\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router:router\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "router" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 1937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_router_default_decode I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router:router\|I2C_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"I2C_mm_interconnect_0_router_default_decode\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router:router\|I2C_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_router_001 I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"I2C_mm_interconnect_0_router_001\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router_001:router_001\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "router_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_router_001_default_decode I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router_001:router_001\|I2C_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"I2C_mm_interconnect_0_router_001_default_decode\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router_001:router_001\|I2C_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_router_002 I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"I2C_mm_interconnect_0_router_002\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router_002:router_002\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "router_002" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_router_002_default_decode I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router_002:router_002\|I2C_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"I2C_mm_interconnect_0_router_002_default_decode\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router_002:router_002\|I2C_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_router_003 I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"I2C_mm_interconnect_0_router_003\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router_003:router_003\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "router_003" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_router_003_default_decode I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router_003:router_003\|I2C_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"I2C_mm_interconnect_0_router_003_default_decode\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_router_003:router_003\|I2C_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_cmd_demux I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"I2C_mm_interconnect_0_cmd_demux\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "cmd_demux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 2096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_cmd_demux_001 I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"I2C_mm_interconnect_0_cmd_demux_001\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 2131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_cmd_mux I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"I2C_mm_interconnect_0_cmd_mux\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "cmd_mux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 2154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "I2C/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_cmd_mux_001 I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"I2C_mm_interconnect_0_cmd_mux_001\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 2171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_rsp_demux I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"I2C_mm_interconnect_0_rsp_demux\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "rsp_demux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_rsp_demux_001 I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"I2C_mm_interconnect_0_rsp_demux_001\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_rsp_mux I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"I2C_mm_interconnect_0_rsp_mux\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "rsp_mux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 2430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "I2C/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_rsp_mux_001 I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"I2C_mm_interconnect_0_rsp_mux_001\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "I2C/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_avalon_st_adapter I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"I2C_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0.v" 2494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_mm_interconnect_0_avalon_st_adapter_error_adapter_0 I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|I2C_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"I2C_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"I2C:soc_inst\|I2C_mm_interconnect_0:mm_interconnect_0\|I2C_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|I2C_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "I2C/synthesis/submodules/I2C_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_irq_mapper I2C:soc_inst\|I2C_irq_mapper:irq_mapper " "Elaborating entity \"I2C_irq_mapper\" for hierarchy \"I2C:soc_inst\|I2C_irq_mapper:irq_mapper\"" {  } { { "I2C/synthesis/I2C.v" "irq_mapper" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/I2C.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller I2C:soc_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"I2C:soc_inst\|altera_reset_controller:rst_controller\"" {  } { { "I2C/synthesis/I2C.v" "rst_controller" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/I2C.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer I2C:soc_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"I2C:soc_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "I2C/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038926992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer I2C:soc_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"I2C:soc_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "I2C/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038927008 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1729038927915 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.10.16.07:35:31 Progress: Loading sld964c6808/alt_sld_fab_wrapper_hw.tcl " "2024.10.16.07:35:31 Progress: Loading sld964c6808/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038931431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038933826 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038933967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038936198 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038936292 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038936386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038936496 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038936511 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038936511 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1729038937215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld964c6808/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld964c6808/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld964c6808/alt_sld_fab.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/ip/sld964c6808/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038937403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038937403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038937497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038937497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038937512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038937512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038937567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038937567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038937648 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038937648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038937648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/db/ip/sld964c6808/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729038937701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038937701 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1729038940860 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 3500 -1 0 } } { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 398 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2878 -1 0 } } { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 3878 -1 0 } } { "I2C/synthesis/submodules/I2C_DEBUG.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_DEBUG.v" 352 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "I2C/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "I2C/synthesis/submodules/I2C_CPU_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_CPU_cpu.v" 2099 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } } { "I2C/synthesis/submodules/I2C_timer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/I2C_timer_0.v" 167 -1 0 } } { "I2C/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/I2C/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1729038940954 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1729038940954 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038941954 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "43 " "43 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1729038943894 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/output_files/I2C.map.smsg " "Generated suppressed messages file D:/2024/FPGA/codeFPGA_NIOS2/Bai5-I2C/output_files/I2C.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038944333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1729038946553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1729038946553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3247 " "Implemented 3247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1729038946959 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1729038946959 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1729038946959 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2884 " "Implemented 2884 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1729038946959 ""} { "Info" "ICUT_CUT_TM_RAMS" "354 " "Implemented 354 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1729038946959 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1729038946959 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729038947014 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 07:35:47 2024 " "Processing ended: Wed Oct 16 07:35:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729038947014 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729038947014 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729038947014 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729038947014 ""}
