INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab_7.1/lab_7.1.gen/sources_1/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab_7.1/lab_7.1.gen/sources_1/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab_7.1/lab_7.1.gen/sources_1/ip/hdmi_tx_0/sim/hdmi_tx_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_tx_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/lab_7.1/lab_7.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/lab_7.1/lab_7.1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab_7.1/lab_7.1.srcs/sources_1/imports/lab7_1_provided_fa24/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/lab_7.1/lab_7.1.srcs/sources_1/imports/lab7_1_provided_fa24/hdmi_text_controller_v1_0_AXI.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0_AXI
WARNING: [VRFC 10-3609] overwriting previous definition of module 'hdmi_text_controller_v1_0_AXI' [C:/Users/Warre/lab_7.1/lab_7.1.srcs/sources_1/imports/lab7_1_provided_fa24/hdmi_text_controller_v1_0_AXI.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_text_controller_v1_0
WARNING: [VRFC 10-3609] overwriting previous definition of module 'hdmi_text_controller_v1_0' [C:/Users/Warre/Downloads/lab7_1_provided_fa24/hdmi_text_controller_v1_0.sv:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Warre/lab_7.1/lab_7.1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
