*******************************************
* Sentinel-PSI SSO Channel Builder (2023 R2, * * ?1986-2023 ANSYS, Inc. All rights reserved. Unauthorized use, distribution, or duplication is prohibited. This product is subject to U.S. laws governing export and re-export.  For full Legal Notice, see documentation.)
                   *
*                                         *
* * ?1986-2023 ANSYS, Inc. All rights reserved. Unauthorized use, distribution, or duplication is prohibited. This product is subject to U.S. laws governing export and re-export.  For full Legal Notice, see documentation.
*  Job: D:\Persional\02 SIwave\07 CPA\Workflow\CPA Radhawk RLGC.siwaveresults\0000_CPA_Sim_1\ 0000_CPA_Sim_1                      
*******************************************
* CPP info for component = CSP_BGA_BGA           

* Begin Chip Package Protocol
* 
* Start Version Info
* CPP_Version 1.1
* Generator_Program SIwave_CPA 2023 R2
* End Version Info
* 
* Start Design Property
* DesignType Package
* End Design Property
*
* Start Package Property
* PkgType flipchip dieup
* End Package Property
*
* Start Units
* Length um
* End Units
*
* Start Power Ground Ports
* CSP_BGA_BGA-M1 : (-4.400000E+03 -4.400000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-M5 : (-1.200000E+03 -4.400000E+03) : BGA_VDD_15_SINK_  = VDD_15 : BGA_VDD_15_SINK_ : DIE
* CSP_BGA_BGA-K5 : (-1.200000E+03 -2.800000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-J5 : (-1.200000E+03 -2.000000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-H5 : (-1.200000E+03 -1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-G5 : (-1.200000E+03 -4.000000E+02) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-F5 : (-1.200000E+03 4.000000E+02) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-H2 : (-3.600000E+03 -1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-E5 : (-1.200000E+03 1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-D5 : (-1.200000E+03 2.000000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-C5 : (-1.200000E+03 2.800000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-A5 : (-1.200000E+03 4.400000E+03) : BGA_VDD_15_SINK_  = VDD_15 : BGA_VDD_15_SINK_ : DIE
* CSP_BGA_BGA-F2 : (-3.600000E+03 4.000000E+02) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-M6 : (-4.000000E+02 -4.400000E+03) : BGA_VDD_15_SINK_  = VDD_15 : BGA_VDD_15_SINK_ : DIE
* CSP_BGA_BGA-J6 : (-4.000000E+02 -2.000000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-D6 : (-4.000000E+02 2.000000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-A6 : (-4.000000E+02 4.400000E+03) : BGA_VDD_15_SINK_  = VDD_15 : BGA_VDD_15_SINK_ : DIE
* CSP_BGA_BGA-M7 : (4.000000E+02 -4.400000E+03) : BGA_VDD_15_SINK_  = VDD_15 : BGA_VDD_15_SINK_ : DIE
* CSP_BGA_BGA-J7 : (4.000000E+02 -2.000000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-H7 : (4.000000E+02 -1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-G7 : (4.000000E+02 -4.000000E+02) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-H3 : (-2.800000E+03 -1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-F7 : (4.000000E+02 4.000000E+02) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-E7 : (4.000000E+02 1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-D7 : (4.000000E+02 2.000000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-A7 : (4.000000E+02 4.400000E+03) : BGA_VDD_15_SINK_  = VDD_15 : BGA_VDD_15_SINK_ : DIE
* CSP_BGA_BGA-E3 : (-2.800000E+03 1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-M8 : (1.200000E+03 -4.400000E+03) : BGA_VDD_15_SINK_  = VDD_15 : BGA_VDD_15_SINK_ : DIE
* CSP_BGA_BGA-K8 : (1.200000E+03 -2.800000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-J8 : (1.200000E+03 -2.000000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-D8 : (1.200000E+03 2.000000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-C8 : (1.200000E+03 2.800000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-A8 : (1.200000E+03 4.400000E+03) : BGA_VDD_15_SINK_  = VDD_15 : BGA_VDD_15_SINK_ : DIE
* CSP_BGA_BGA-J4 : (-2.000000E+03 -2.000000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-J9 : (2.000000E+03 -2.000000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-H9 : (2.000000E+03 -1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-G9 : (2.000000E+03 -4.000000E+02) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-F9 : (2.000000E+03 4.000000E+02) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-E9 : (2.000000E+03 1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-D9 : (2.000000E+03 2.000000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-H10 : (2.800000E+03 -1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-E10 : (2.800000E+03 1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-H4 : (-2.000000E+03 -1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-H11 : (3.600000E+03 -1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-A1 : (-4.400000E+03 4.400000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-F11 : (3.600000E+03 4.000000E+02) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-M12 : (4.400000E+03 -4.400000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-A12 : (4.400000E+03 4.400000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-G4 : (-2.000000E+03 -4.000000E+02) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-F4 : (-2.000000E+03 4.000000E+02) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-E4 : (-2.000000E+03 1.200000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* CSP_BGA_BGA-D4 : (-2.000000E+03 2.000000E+03) : BGA_VSS_SINK_  = VSS : BGA_VSS_SINK_ : DIE
* End Power Ground Ports
*
* End Chip Package Protocol
