//*****************************************************************************
//
// MSP432 main.c template - Empty main
//
//****************************************************************************

#include "msp.h"

void delayMs(int n);
void UART0_init(void);
void Drive_DAC(unsigned int level);


int input_dac = 0;
unsigned int return_flag = 0;


int main(void) {

    WDT_A->CTL = WDT_A_CTL_PW | WDT_A_CTL_HOLD;   // Stop watchdog timer

        // DCO = 24 MHz, SMCLK and MCLK = DCO
        CS->KEY = CS_KEY_VAL;
        CS->CTL0 = 0;
        CS->CTL0 = CS_CTL0_DCORSEL_4;   // DCO = 24 MHz
        CS->CTL1 = CS_CTL1_SELA_2 | CS_CTL1_SELS_3 | CS_CTL1_SELM_3;
        CS->KEY = 0;

        // Configure port bits for SPI
        P5->DIR |= BIT1;                     // Will use BIT4 to activate /CE on the DAC
        P1SEL0 |= BIT6 + BIT5;               // Configure P1.6 and P1.5 for UCB0SIMO and UCB0CLK
        P1SEL1 &= ~(BIT6 + BIT5);            //

        // SPI Setup
        EUSCI_B0->CTLW0 |= EUSCI_B_CTLW0_SWRST;   // Put eUSCI state machine in reset

        EUSCI_B0->CTLW0 = EUSCI_B_CTLW0_SWRST |   // Remain eUSCI state machine in reset
                          EUSCI_B_CTLW0_MST   |   // Set as SPI master
                          EUSCI_B_CTLW0_SYNC  |   // Set as synchronous mode
                          EUSCI_B_CTLW0_CKPL  |   // Set clock polarity high
                          EUSCI_B_CTLW0_MSB;      // MSB first

        EUSCI_B0->CTLW0 |= EUSCI_B_CTLW0_SSEL__SMCLK; // SMCLK
        EUSCI_B0->BRW = 0x01;                         // divide by 16, clock = fBRCLK/(UCBRx)
        EUSCI_B0->CTLW0 &= ~EUSCI_B_CTLW0_SWRST;      // Initialize USCI state machine, SPI
                                                      // now waiting for something to
                                                      // be placed in TXBUF

        EUSCI_B0->IFG |= EUSCI_B_IFG_TXIFG;  // Clear TXIFG flag



   __disable_irq();
   UART0_init();

   /*P2->SEL1 &= ~7;
      P2->SEL0 &= ~7;
      P2->DIR |=7;
      P2->OUT &= ~7; */

   NVIC_SetPriority(EUSCIA0_IRQn, 4);
   NVIC_EnableIRQ(EUSCIA0_IRQn);
   __enable_irq();




   Drive_DAC(0);

   while(1) {

       if (return_flag == 1)
       {
           return_flag = 0;
           if (input_dac < 4096)
           {
               Drive_DAC(input_dac*(1900.0/4095.0));
           }
           input_dac = 0;
           while(!(EUSCI_A0->IFG & 0x02)) {}    /*wait for transit buffer empty */
           EUSCI_A0->TXBUF = 0x0A;                   /*send the char */
       }
   }
}


void UART0_init(void)
{
    EUSCI_A0->CTLW0 |= 1;
    EUSCI_A0->MCTLW = 0;
    EUSCI_A0->CTLW0 = 0x0081;
    EUSCI_A0->BRW = 208;        // baud rate 115 200 bps
    P1->SEL0 |= 0x0C;
    P1->SEL1 &= ~0x0C;
    EUSCI_A0->CTLW0 &= ~1;
    EUSCI_A0->IE |= 1;
}


/* delay milliseconds */
void delayMs(int n) {

    int i, j;

    for (j = 0; j < n; j++)
        for (i = 300; i > 0; i--);      /* Delay 1 ms*/
}




void Drive_DAC(unsigned int level){
    unsigned int DAC_Word = 0;
    int i;

    DAC_Word = (0x1000) | (level & 0x0FFF);   // 0x1000 sets DAC for Write
                                              // to DAC, Gain = 2, /SHDN = 1
                                              // and put 12-bit level value
                                              // in low 12 bits.

    P5->OUT &= ~BIT1;                                   // Clear P4.1 (drive /CS low on DAC)
                                                        // Using a port output to do this for now

    EUSCI_B0->TXBUF = (unsigned char) (DAC_Word >> 8);  // Shift upper byte of DAC_Word
                                                        // 8-bits to right

    while (!(EUSCI_B0->IFG & EUSCI_B_IFG_TXIFG));              // USCI_A0 TX buffer ready?
    EUSCI_B0->TXBUF = (unsigned char) (DAC_Word & 0x00FF);     // Transmit lower byte to DAC

    while (!(EUSCI_B0->IFG & EUSCI_B_IFG_TXIFG));      // Poll the TX flag to wait for completion

    for(i = 200; i > 0; i--);                          // Delay 200 16 MHz SMCLK periods
                                                       //to ensure TX is complete by SIMO

    P5->OUT |= BIT1;                                   // Set P4.1   (drive /CS high on DAC)

    return;
}


void EUSCIA0_IRQHandler(void)
{
    char c ;
    int current;

    c = EUSCI_A0->RXBUF;                  /* read the receive char */

    if(c == 0x0D)
    {
        return_flag = 1;
    }
    else if((unsigned int)c > 47 && (unsigned int)c < 58)
    {
        current = (unsigned int)c - 48;

        //P2->OUT &= ~7;
       // P2->OUT |= current;

        input_dac = input_dac*10 + current;
    }


    while(!(EUSCI_A0->IFG & 0x02)) {}    /*wait for transit buffer empty */
    EUSCI_A0->TXBUF = c;                   /*send the char */


}
