#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar 25 18:04:54 2018
# Process ID: 8524
# Current directory: D:/AlienWare/Course/ECE532/s/s/MBS_V1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent244 D:\AlienWare\Course\ECE532\s\s\MBS_V1\MicroBlazeServer.xpr
# Log file: D:/AlienWare/Course/ECE532/s/s/MBS_V1/vivado.log
# Journal file: D:/AlienWare/Course/ECE532/s/s/MBS_V1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.xpr
INFO: [Project 1-313] Project file moved from 'D:/AlienWare/Course/ECE532/s/MBS_V1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/AlienWare/Course/ECE532/s/s/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_lmb_bram_1' generated file not found 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/015bea9d316e1fe9.xci.baiduyun.uploading.cfg'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 998.840 ; gain = 278.559
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276724048B
set_property PROGRAM.FILE {D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a200t_0]
current_hw_device [get_hw_devices xc7a200t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1550.621 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_sdk -workspace D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.sdk -hwspec D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.sdk -hwspec D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.348 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276724048B
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276724048B
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276724048B
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tsbg484-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1696.672 ; gain = 102.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_UDP_1_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_UDP_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_UDP_1_0' (1#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_UDP_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_smc_0' (2#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (3#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 23 given [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:777]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_uartlite_0_0' (4#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_0_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_counter_binary_0_0' (5#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_c_counter_binary_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_c_counter_binary_1_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_c_counter_binary_1_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_c_counter_binary_1_0' (6#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_c_counter_binary_1_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_0_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_clk_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_0_0' (7#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_clk_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_1_1' (8#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_clk_wiz_1_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'design_1_control_0_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_control_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_control_0_0' (9#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_control_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_counter_0_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_counter_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_counter_0_0' (10#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_counter_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dist_mem_gen_0_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dist_mem_gen_0_0' (11#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_dist_mem_gen_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dist_mem_gen_0' of module 'design_1_dist_mem_gen_0_0' requires 7 connections, but only 6 given [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:973]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_mdm_1_1' (12#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_mdm_1_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_microblaze_0_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_1' (13#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_microblaze_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'design_1_microblaze_0_1' requires 126 connections, but only 108 given [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:993]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_microblaze_0_axi_intc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_intc_1' (14#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_microblaze_0_axi_intc_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:1394]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2576]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (15#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2576]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2708]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (16#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2708]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_7ANRHB' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2840]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_7ANRHB' (17#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2840]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_1W07O72' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2986]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_1W07O72' (18#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:2986]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_5LX7BU' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3118]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_5LX7BU' (19#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3118]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3264]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (20#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3264]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_4YOIXL' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3410]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_4YOIXL' (21#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3410]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3790]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (22#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3790]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (23#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_1' (24#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:1394]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3556]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_bram_if_cntlr_1' (25#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_dlmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_dlmb_v10_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_dlmb_v10_1' (26#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_dlmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_1_dlmb_v10_1' requires 25 connections, but only 24 given [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3702]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_bram_if_cntlr_1' (27#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_ilmb_bram_if_cntlr_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_ilmb_v10_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ilmb_v10_1' (28#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_ilmb_v10_1_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_1_ilmb_v10_1' requires 25 connections, but only 24 given [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3748]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_1' (29#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_lmb_bram_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (30#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:3556]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_microblaze_0_xlconcat_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_xlconcat_1' (31#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_microblaze_0_xlconcat_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'design_1_mig_7series_0_0' (32#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'design_1_mig_7series_0_0' requires 62 connections, but only 55 given [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:1319]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_1' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_rst_clk_wiz_1_100M_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_clk_wiz_1_100M_1' (33#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_rst_clk_wiz_1_100M_1_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_1' requires 10 connections, but only 9 given [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:1375]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_100M_0' [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_rst_mig_7series_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_mig_7series_0_100M_0' (34#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/.Xil/Vivado-8524-DESKTOP-6HDQGGD/realtime/design_1_rst_mig_7series_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_100M' of module 'design_1_rst_mig_7series_0_100M_0' requires 10 connections, but only 6 given [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:1385]
INFO: [Synth 8-256] done synthesizing module 'design_1' (35#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (36#1) [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port d[7]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[6]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[5]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[4]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[3]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[2]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[1]
WARNING: [Synth 8-3331] design design_1 has unconnected port d[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1742.258 ; gain = 148.207
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1742.258 ; gain = 148.207
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_UDP_1_0/design_1_UDP_1_0.dcp' for cell 'design_1_i/UDP_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_0_0/design_1_c_counter_binary_0_0.dcp' for cell 'design_1_i/c_counter_binary_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_c_counter_binary_1_0/design_1_c_counter_binary_1_0.dcp' for cell 'design_1_i/c_counter_binary_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_0_0/design_1_clk_0_0.dcp' for cell 'design_1_i/clk_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_control_0_0/design_1_control_0_0.dcp' for cell 'design_1_i/control_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_counter_0_0/design_1_counter_0_0.dcp' for cell 'design_1_i/counter_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_dist_mem_gen_0_0/design_1_dist_mem_gen_0_0.dcp' for cell 'design_1_i/dist_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1.dcp' for cell 'design_1_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_1/design_1_microblaze_0_xlconcat_1.dcp' for cell 'design_1_i/microblaze_0_xlconcat'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0.dcp' for cell 'design_1_i/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0.dcp' for cell 'design_1_i/rst_mig_7series_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/design_1_dlmb_bram_if_cntlr_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/design_1_ilmb_bram_if_cntlr_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 2114 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 6 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 85 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc] for cell 'design_1_i/microblaze_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_1/design_1_microblaze_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/mdm_1/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_1/design_1_mdm_1_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.xdc] for cell 'design_1_i/clk_wiz_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/design_1_rst_clk_wiz_1_100M_1.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:332]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc:339]
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc] for cell 'design_1_i/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/constraints/design_1_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0_board.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr0_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr0/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/bd_afc3_psr_aclk1_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0_board.xdc] for cell 'design_1_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_100M/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_100M_0/design_1_rst_mig_7series_0_100M_0.xdc] for cell 'design_1_i/rst_mig_7series_0_100M/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_1/design_1_dlmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_1/design_1_ilmb_v10_1.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/constrs_1/new/c.xdc]
Finished Parsing XDC File [D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/constrs_1/new/c.xdc]
Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [d:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/design_1_microblaze_0_axi_intc_1_clocks.xdc] for cell 'design_1_i/microblaze_0_axi_intc/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'design_1_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 651 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 88 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 128 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 34 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 347 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 35 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:01:02 ; elapsed = 00:00:55 . Memory (MB): peak = 2365.934 ; gain = 771.883
112 Infos, 50 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:57 . Memory (MB): peak = 2365.934 ; gain = 771.883
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Nexys Video-210276724048B" may be locked by another hw_server.
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210276724048B
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a200t_0]
set_property PROGRAM.FILE {D:/AlienWare/Course/ECE532/s/s/MBS_V1/MicroBlazeServer.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a200t_0]
program_hw_devices [get_hw_devices xc7a200t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2372.898 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7a200t_0] 0]
INFO: [Labtools 27-1434] Device xc7a200t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210276724048B
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 25 21:08:46 2018...
