{"vcs1":{"timestamp_begin":1679779252.481617280, "rt":0.52, "ut":0.18, "st":0.11}}
{"vcselab":{"timestamp_begin":1679779253.063285974, "rt":0.50, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1679779253.623055725, "rt":0.21, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679779252.114730213}
{"VCS_COMP_START_TIME": 1679779252.114730213}
{"VCS_COMP_END_TIME": 1679779253.900421197}
{"VCS_USER_OPTIONS": "-sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338152}}
{"stitch_vcselab": {"peak_mem": 238984}}
