srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/unimacro" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/unisim" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/vl" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "C:/Xilinx/Vivado/2024.1/data/precomp_hsv/vhdl/xpm" (VHDL-1505)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DECODER.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'DECODER' (VHDL-1012)
INFO: analyzing architecture 'DATAFLOW' of entity 'decoder' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DECODER_LETRAS.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'DECODER_LETRAS' (VHDL-1012)
INFO: analyzing architecture 'behavioral' of entity 'decoder_letras' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/n.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'tipos_personalizados'

-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/types_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'types_pkg'

INFO: analyzing package 'TiposComunes'

-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DIVISOR_HZ.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'DIVISOR_HZ' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'divisor_hz' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/unsigned_to_bcd.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'unsigned_to_bcd' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'unsigned_to_bcd' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'FILTRO_LETRAS' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'filtro_letras' (VHDL-9006)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(193): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(193): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(194): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(194): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(195): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(195): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(196): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(196): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(197): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_LETRAS.vhd(197): WARNING: Positional port connection in entity/module instantiation <decoder_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'DISPLAY_PUNTOS' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'display_puntos' (VHDL-9006)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(40): WARNING: Positional port connection in entity/module instantiation <divisor_hz> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(40): WARNING: Positional port connection in entity/module instantiation <divisor_hz> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(40): WARNING: Positional port connection in entity/module instantiation <divisor_hz> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(41): WARNING: Positional port connection in entity/module instantiation <divisor_hz> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(41): WARNING: Positional port connection in entity/module instantiation <divisor_hz> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(41): WARNING: Positional port connection in entity/module instantiation <divisor_hz> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(42): WARNING: Positional port connection in entity/module instantiation <unsigned_to_bcd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(42): WARNING: Positional port connection in entity/module instantiation <unsigned_to_bcd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(42): WARNING: Positional port connection in entity/module instantiation <unsigned_to_bcd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(42): WARNING: Positional port connection in entity/module instantiation <unsigned_to_bcd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(42): WARNING: Positional port connection in entity/module instantiation <unsigned_to_bcd> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(84): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(84): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(84): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(85): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(85): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(85): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(86): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(86): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(86): WARNING: Positional port connection in entity/module instantiation <decoder> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/DISPLAY.vhd(87): WARNING: Positional port connection in entity/module instantiation <filtro_letras> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/EDGEDTCTR.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'EDGEDTCTR' (VHDL-1012)
INFO: analyzing architecture 'BEHAVIORAL' of entity 'edgedtctr' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/SYNCHRNZR.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'SYNCHRNZR' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'synchrnzr' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'FILTRO_BOTON' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'filtro_boton' (VHDL-9006)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(16): WARNING: Positional port connection in entity/module instantiation <synchrnzr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(16): WARNING: Positional port connection in entity/module instantiation <synchrnzr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(16): WARNING: Positional port connection in entity/module instantiation <synchrnzr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(17): WARNING: Positional port connection in entity/module instantiation <synchrnzr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(17): WARNING: Positional port connection in entity/module instantiation <synchrnzr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(17): WARNING: Positional port connection in entity/module instantiation <synchrnzr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(18): WARNING: Positional port connection in entity/module instantiation <edgedtctr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(18): WARNING: Positional port connection in entity/module instantiation <edgedtctr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/FILTRO_BOTON.vhd(18): WARNING: Positional port connection in entity/module instantiation <edgedtctr> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist7543517662122270221.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'FSM' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'fsm' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/new/MUX_10_UNSIGNED.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'MUX_10_UNSIGNED' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'mux_10_unsigned' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/generaciondados.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'generaciondados' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'generaciondados' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/conversion_datos.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'TiposComunes'

C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/conversion_datos.vhd(35): WARNING: overwriting existing primary unit 'tiposcomunes' (VHDL-1177)
INFO: analyzing package body 'TiposComunes'

-- Analyzing VHDL file "C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist15906826915684799518.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'case_i_ns' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'case_i_ns' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist8712055056755669565.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'punt_glob' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'punt_glob' (VHDL-9006)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist8712055056755669565.tmp(74): INFO: The direction of input port <dados> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist8712055056755669565.tmp(91): INFO: The direction of input port <dados> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist8712055056755669565.tmp(104): INFO: The direction of input port <dados> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist8712055056755669565.tmp(121): INFO: The direction of input port <dados> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist8712055056755669565.tmp(134): INFO: The direction of input port <dados> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/sources_1/imports/new/case_escaleras.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'case_escaleras' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'case_escaleras' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist15193714570399189844.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'case_tcy' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'case_tcy' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist14484493392751961198.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'caso_fullh' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'caso_fullh' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist17428612016784006691.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'caso_magico' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'caso_magico' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist14656992087509947594.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'caso_turnos' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'caso_turnos' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/new/caso_yahtz.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'caso_yahtz' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'caso_yahtz' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist8553064874933740854.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'demux' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'demux' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist12730893265154386325.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'punt_total' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'punt_total' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sources_1/new/top.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Generador_LFSR' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'generador_lfsr' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist859634538836718546.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'YAHTZEE' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'yahtzee' (VHDL-9006)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist859634538836718546.tmp(43): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist859634538836718546.tmp(43): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist859634538836718546.tmp(43): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist859634538836718546.tmp(44): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist859634538836718546.tmp(44): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist859634538836718546.tmp(44): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist859634538836718546.tmp(45): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist859634538836718546.tmp(45): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist859634538836718546.tmp(45): WARNING: Positional port connection in entity/module instantiation <filtro_boton> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "C:/Users/gabri/OneDrive/Documentos/GitHub/G23SED/FPGA/GLOBAL_V1/ESTRUCTURAL_4/DISPLAY.srcs/sources_1/imports/dados.srcs/sim_1/new/lfsr.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tb_Generador_LFSR' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'tb_generador_lfsr' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/gabri/AppData/Local/Temp/VivadoEditorAssist15489189668662822840.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'tb_generaciondados' (VHDL-1012)
INFO: analyzing architecture 'behavior' of entity 'tb_generaciondados' (VHDL-9006)
srcscan exits with return value 0
