--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3970 paths analyzed, 312 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.122ns.
--------------------------------------------------------------------------------
Slack:                  31.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.007ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X7Y39.C2       net (fanout=14)       0.565   _n0305[12]
    SLICE_X7Y39.C        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/selector/Msub_n0036_Madd_xor<0>31
    SLICE_X8Y38.A3       net (fanout=13)       0.893   n0036[2]
    SLICE_X8Y38.A        Tilo                  0.254   N100
                                                       R_inv35_F
    SLICE_X4Y37.D2       net (fanout=1)        1.222   N100
    SLICE_X4Y37.CMUX     Topdc                 0.456   N94
                                                       R_inv39_F
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      8.007ns (2.126ns logic, 5.881ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  31.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.000ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X10Y37.A6      net (fanout=14)       0.950   _n0305[12]
    SLICE_X10Y37.A       Tilo                  0.235   N59
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51
    SLICE_X6Y37.CX       net (fanout=7)        0.889   Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_lut[3]
    SLICE_X6Y37.CMUX     Tcxc                  0.192   outdata_56
                                                       R_inv49_SW0_SW1
    SLICE_X11Y38.D6      net (fanout=1)        0.875   N58
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      8.000ns (1.843ns logic, 6.157ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  31.956ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.000ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.327 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X9Y51.A2       net (fanout=10)       2.159   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X9Y51.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd2_3
                                                       tiles/M_selected_tile_q__n0305<5>1
    SLICE_X8Y51.A3       net (fanout=1)        0.949   tiles/_n0305[5]
    SLICE_X8Y51.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/selector/Msub_n0036_Madd_lut<0>51
    SLICE_X11Y38.C5      net (fanout=2)        1.284   tiles/selector/Msub_n0036_Madd_lut<0>5
    SLICE_X11Y38.C       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X4Y37.CX       net (fanout=2)        1.031   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X4Y37.CMUX     Tcxc                  0.182   N94
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      8.000ns (1.757ns logic, 6.243ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  32.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.870ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.327 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X8Y51.B3       net (fanout=10)       1.831   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X8Y51.B        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q__n0305<4>1
    SLICE_X11Y38.A1      net (fanout=4)        1.508   _n0305[4]
    SLICE_X11Y38.A       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_n0036_Madd_cy<0>51
    SLICE_X11Y38.C1      net (fanout=2)        0.923   tiles/selector/Msub_n0036_Madd_cy<0>4
    SLICE_X11Y38.C       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X4Y37.CX       net (fanout=2)        1.031   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X4Y37.CMUX     Tcxc                  0.182   N94
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.870ns (1.757ns logic, 6.113ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  32.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.748ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X10Y37.A6      net (fanout=14)       0.950   _n0305[12]
    SLICE_X10Y37.A       Tilo                  0.235   N59
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51
    SLICE_X11Y38.C2      net (fanout=7)        0.733   Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_lut[3]
    SLICE_X11Y38.C       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X4Y37.CX       net (fanout=2)        1.031   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X4Y37.CMUX     Tcxc                  0.182   N94
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.748ns (1.833ns logic, 5.915ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  32.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.745ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X11Y38.A6      net (fanout=14)       0.733   _n0305[12]
    SLICE_X11Y38.A       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_n0036_Madd_cy<0>51
    SLICE_X11Y38.C1      net (fanout=2)        0.923   tiles/selector/Msub_n0036_Madd_cy<0>4
    SLICE_X11Y38.C       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X4Y37.CX       net (fanout=2)        1.031   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X4Y37.CMUX     Tcxc                  0.182   N94
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.745ns (1.857ns logic, 5.888ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  32.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.782ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.327 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X8Y51.B3       net (fanout=10)       1.831   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X8Y51.B        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q__n0305<4>1
    SLICE_X10Y37.A5      net (fanout=4)        1.382   _n0305[4]
    SLICE_X10Y37.A       Tilo                  0.235   N59
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51
    SLICE_X6Y37.CX       net (fanout=7)        0.889   Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_lut[3]
    SLICE_X6Y37.CMUX     Tcxc                  0.192   outdata_56
                                                       R_inv49_SW0_SW1
    SLICE_X11Y38.D6      net (fanout=1)        0.875   N58
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.782ns (1.743ns logic, 6.039ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  32.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.708ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X7Y39.C2       net (fanout=14)       0.565   _n0305[12]
    SLICE_X7Y39.C        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/selector/Msub_n0036_Madd_xor<0>31
    SLICE_X10Y37.D4      net (fanout=13)       0.819   n0036[2]
    SLICE_X10Y37.CMUX    Topdc                 0.402   N59
                                                       R_inv49_SW0_SW0_F
                                                       R_inv49_SW0_SW0
    SLICE_X11Y38.D3      net (fanout=1)        0.804   N57
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.708ns (2.077ns logic, 5.631ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  32.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.685ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X10Y37.A6      net (fanout=14)       0.950   _n0305[12]
    SLICE_X10Y37.A       Tilo                  0.235   N59
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51
    SLICE_X10Y37.CX      net (fanout=7)        0.645   Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_lut[3]
    SLICE_X10Y37.CMUX    Tcxc                  0.192   N59
                                                       R_inv49_SW0_SW0
    SLICE_X11Y38.D3      net (fanout=1)        0.804   N57
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.685ns (1.843ns logic, 5.842ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  32.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.619ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X7Y39.C2       net (fanout=14)       0.565   _n0305[12]
    SLICE_X7Y39.C        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/selector/Msub_n0036_Madd_xor<0>31
    SLICE_X7Y35.A4       net (fanout=13)       0.785   n0036[2]
    SLICE_X7Y35.A        Tilo                  0.259   tiles/selector/base/_n0215<24>1
                                                       R_inv32_G
    SLICE_X4Y37.C2       net (fanout=1)        0.963   N99
    SLICE_X4Y37.CMUX     Tilo                  0.430   N94
                                                       R_inv39_G
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.619ns (2.105ns logic, 5.514ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  32.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.584ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X7Y39.C2       net (fanout=14)       0.565   _n0305[12]
    SLICE_X7Y39.C        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/selector/Msub_n0036_Madd_xor<0>31
    SLICE_X4Y37.A5       net (fanout=13)       0.732   n0036[2]
    SLICE_X4Y37.A        Tilo                  0.254   N94
                                                       R_inv32_F
    SLICE_X4Y37.C4       net (fanout=1)        0.986   N98
    SLICE_X4Y37.CMUX     Tilo                  0.430   N94
                                                       R_inv39_G
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (2.100ns logic, 5.484ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  32.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X7Y39.C2       net (fanout=14)       0.565   _n0305[12]
    SLICE_X7Y39.C        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/selector/Msub_n0036_Madd_xor<0>31
    SLICE_X10Y37.C6      net (fanout=13)       0.686   n0036[2]
    SLICE_X10Y37.CMUX    Tilo                  0.403   N59
                                                       R_inv49_SW0_SW0_G
                                                       R_inv49_SW0_SW0
    SLICE_X11Y38.D3      net (fanout=1)        0.804   N57
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.576ns (2.078ns logic, 5.498ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  32.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.462ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X7Y39.C2       net (fanout=14)       0.565   _n0305[12]
    SLICE_X7Y39.C        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/selector/Msub_n0036_Madd_xor<0>31
    SLICE_X6Y37.C5       net (fanout=13)       0.501   n0036[2]
    SLICE_X6Y37.CMUX     Tilo                  0.403   outdata_56
                                                       R_inv49_SW0_SW1_G
                                                       R_inv49_SW0_SW1
    SLICE_X11Y38.D6      net (fanout=1)        0.875   N58
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.462ns (2.078ns logic, 5.384ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  32.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.530ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.327 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X8Y51.B3       net (fanout=10)       1.831   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X8Y51.B        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q__n0305<4>1
    SLICE_X10Y37.A5      net (fanout=4)        1.382   _n0305[4]
    SLICE_X10Y37.A       Tilo                  0.235   N59
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51
    SLICE_X11Y38.C2      net (fanout=7)        0.733   Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_lut[3]
    SLICE_X11Y38.C       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X4Y37.CX       net (fanout=2)        1.031   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X4Y37.CMUX     Tcxc                  0.182   N94
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.530ns (1.733ns logic, 5.797ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  32.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.527ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.327 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X9Y51.A2       net (fanout=10)       2.159   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X9Y51.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd2_3
                                                       tiles/M_selected_tile_q__n0305<5>1
    SLICE_X8Y51.A3       net (fanout=1)        0.949   tiles/_n0305[5]
    SLICE_X8Y51.A        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/selector/Msub_n0036_Madd_lut<0>51
    SLICE_X11Y38.C5      net (fanout=2)        1.284   tiles/selector/Msub_n0036_Madd_lut<0>5
    SLICE_X11Y38.C       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X11Y38.D5      net (fanout=2)        0.239   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.527ns (1.834ns logic, 5.693ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  32.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.430ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X7Y39.C2       net (fanout=14)       0.565   _n0305[12]
    SLICE_X7Y39.C        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/selector/Msub_n0036_Madd_xor<0>31
    SLICE_X6Y36.A3       net (fanout=13)       0.808   n0036[2]
    SLICE_X6Y36.A        Tilo                  0.235   N102
                                                       R_inv38_F
    SLICE_X4Y37.C1       net (fanout=1)        0.775   N102
    SLICE_X4Y37.CMUX     Tilo                  0.430   N94
                                                       R_inv39_G
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.430ns (2.081ns logic, 5.349ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  32.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.408ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X9Y38.B1       net (fanout=14)       1.069   _n0305[12]
    SLICE_X9Y38.B        Tilo                  0.259   N66
                                                       R_inv42
    SLICE_X9Y38.A5       net (fanout=1)        0.230   R_inv42
    SLICE_X9Y38.A        Tilo                  0.259   N66
                                                       R_inv43
    SLICE_X11Y38.D2      net (fanout=1)        0.732   R_inv43
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.408ns (1.934ns logic, 5.474ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  32.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.467ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.327 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X8Y51.B3       net (fanout=10)       1.831   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X8Y51.B        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q__n0305<4>1
    SLICE_X10Y37.A5      net (fanout=4)        1.382   _n0305[4]
    SLICE_X10Y37.A       Tilo                  0.235   N59
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51
    SLICE_X10Y37.CX      net (fanout=7)        0.645   Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_lut[3]
    SLICE_X10Y37.CMUX    Tcxc                  0.192   N59
                                                       R_inv49_SW0_SW0
    SLICE_X11Y38.D3      net (fanout=1)        0.804   N57
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.467ns (1.743ns logic, 5.724ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  32.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.378ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X7Y39.C2       net (fanout=14)       0.565   _n0305[12]
    SLICE_X7Y39.C        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/selector/Msub_n0036_Madd_xor<0>31
    SLICE_X6Y37.D6       net (fanout=13)       0.418   n0036[2]
    SLICE_X6Y37.CMUX     Topdc                 0.402   outdata_56
                                                       R_inv49_SW0_SW1_F
                                                       R_inv49_SW0_SW1
    SLICE_X11Y38.D6      net (fanout=1)        0.875   N58
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.378ns (2.077ns logic, 5.301ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  32.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X7Y39.C2       net (fanout=14)       0.565   _n0305[12]
    SLICE_X7Y39.C        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/selector/Msub_n0036_Madd_xor<0>31
    SLICE_X10Y37.B3      net (fanout=13)       0.945   n0036[2]
    SLICE_X10Y37.B       Tilo                  0.235   N59
                                                       R_inv49_SW0_SW2
    SLICE_X11Y38.D4      net (fanout=1)        0.474   N59
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (1.910ns logic, 5.427ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  32.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd5_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.397ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.327 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd5_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y39.AQ       Tcko                  0.430   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X8Y51.B3       net (fanout=10)       1.831   tiles/M_selected_tile_q_FSM_FFd5_1
    SLICE_X8Y51.B        Tilo                  0.254   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q__n0305<4>1
    SLICE_X11Y38.A1      net (fanout=4)        1.508   _n0305[4]
    SLICE_X11Y38.A       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_n0036_Madd_cy<0>51
    SLICE_X11Y38.C1      net (fanout=2)        0.923   tiles/selector/Msub_n0036_Madd_cy<0>4
    SLICE_X11Y38.C       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X11Y38.D5      net (fanout=2)        0.239   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.397ns (1.834ns logic, 5.563ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  32.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.275ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X10Y37.A6      net (fanout=14)       0.950   _n0305[12]
    SLICE_X10Y37.A       Tilo                  0.235   N59
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51
    SLICE_X11Y38.C2      net (fanout=7)        0.733   Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_lut[3]
    SLICE_X11Y38.C       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X11Y38.D5      net (fanout=2)        0.239   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.275ns (1.910ns logic, 5.365ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  32.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.272ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X11Y38.A6      net (fanout=14)       0.733   _n0305[12]
    SLICE_X11Y38.A       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_n0036_Madd_cy<0>51
    SLICE_X11Y38.C1      net (fanout=2)        0.923   tiles/selector/Msub_n0036_Madd_cy<0>4
    SLICE_X11Y38.C       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X11Y38.D5      net (fanout=2)        0.239   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.272ns (1.934ns logic, 5.338ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  32.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.234ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X10Y37.A6      net (fanout=14)       0.950   _n0305[12]
    SLICE_X10Y37.A       Tilo                  0.235   N59
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51
    SLICE_X4Y37.D3       net (fanout=7)        1.235   Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_lut[3]
    SLICE_X4Y37.CMUX     Topdc                 0.456   N94
                                                       R_inv39_F
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.234ns (1.848ns logic, 5.386ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  32.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.225ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X10Y37.A6      net (fanout=14)       0.950   _n0305[12]
    SLICE_X10Y37.A       Tilo                  0.235   N59
                                                       tiles/selector/Msub_n0036_Madd_xor<0>51
    SLICE_X4Y37.C3       net (fanout=7)        1.252   Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_lut[3]
    SLICE_X4Y37.CMUX     Tilo                  0.430   N94
                                                       R_inv39_G
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.225ns (1.822ns logic, 5.403ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  32.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.188ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X7Y39.C2       net (fanout=14)       0.565   _n0305[12]
    SLICE_X7Y39.C        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/selector/Msub_n0036_Madd_xor<0>31
    SLICE_X7Y39.D5       net (fanout=13)       0.259   n0036[2]
    SLICE_X7Y39.D        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       R_inv29_G
    SLICE_X4Y37.D4       net (fanout=1)        1.032   N95
    SLICE_X4Y37.CMUX     Topdc                 0.456   N94
                                                       R_inv39_F
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.188ns (2.131ns logic, 5.057ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  32.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.186ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X7Y39.C2       net (fanout=14)       0.565   _n0305[12]
    SLICE_X7Y39.C        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/selector/Msub_n0036_Madd_xor<0>31
    SLICE_X4Y37.B5       net (fanout=13)       0.696   n0036[2]
    SLICE_X4Y37.B        Tilo                  0.254   N94
                                                       R_inv29_F
    SLICE_X4Y37.D1       net (fanout=1)        0.598   N94
    SLICE_X4Y37.CMUX     Topdc                 0.456   N94
                                                       R_inv39_F
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.186ns (2.126ns logic, 5.060ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  32.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.186ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X6Y44.A4       net (fanout=14)       1.219   _n0305[12]
    SLICE_X6Y44.A        Tilo                  0.235   tiles/selector/BUS_0001_GND_4_o_AND_4_o7
                                                       tiles/selector/BUS_0001_GND_4_o_AND_4_o6
    SLICE_X6Y44.B4       net (fanout=1)        0.421   tiles/selector/BUS_0001_GND_4_o_AND_4_o6
    SLICE_X6Y44.B        Tilo                  0.235   tiles/selector/BUS_0001_GND_4_o_AND_4_o7
                                                       tiles/selector/BUS_0001_GND_4_o_AND_4_o7
    SLICE_X7Y43.A2       net (fanout=1)        0.726   tiles/selector/BUS_0001_GND_4_o_AND_4_o7
    SLICE_X7Y43.A        Tilo                  0.259   vga_B_OBUF
                                                       tiles/selector/BUS_0001_GND_4_o_AND_4_o9
    SLICE_X7Y43.C2       net (fanout=13)       0.553   BUS_0001_GND_4_o_AND_4_o
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.186ns (1.886ns logic, 5.300ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  32.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.163ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X10Y38.A6      net (fanout=14)       0.733   _n0305[12]
    SLICE_X10Y38.A       Tilo                  0.235   GND_4_o_GND_4_o_sub_13_OUT<4>1
                                                       tiles/selector/Msub_n0036_Madd_xor<0>41
    SLICE_X11Y38.C3      net (fanout=5)        0.365   GND_4_o_GND_4_o_sub_13_OUT<2>1
    SLICE_X11Y38.C       Tilo                  0.259   CounterX_2_1
                                                       tiles/selector/Msub_GND_4_o_GND_4_o_sub_13_OUT<5:0>_xor<5>11
    SLICE_X4Y37.CX       net (fanout=2)        1.031   GND_4_o_GND_4_o_sub_13_OUT<5>1
    SLICE_X4Y37.CMUX     Tcxc                  0.182   N94
                                                       R_inv39
    SLICE_X7Y43.C6       net (fanout=1)        0.820   R_inv39
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.163ns (1.833ns logic, 5.330ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  32.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tiles/M_selected_tile_q_FSM_FFd1_1 (FF)
  Destination:          vga_R (FF)
  Requirement:          40.000ns
  Data Path Delay:      7.097ns (Levels of Logic = 5)
  Clock Path Skew:      -0.080ns (0.632 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tiles/M_selected_tile_q_FSM_FFd1_1 to vga_R
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y51.AQ       Tcko                  0.525   tiles/M_selected_tile_q_FSM_FFd1_3
                                                       tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A2       net (fanout=5)        2.381   tiles/M_selected_tile_q_FSM_FFd1_1
    SLICE_X7Y39.A        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       tiles/_n0305<12>1
    SLICE_X7Y39.B6       net (fanout=14)       0.178   _n0305[12]
    SLICE_X7Y39.B        Tilo                  0.259   tiles/M_selected_tile_q_FSM_FFd5_3
                                                       R_inv43_SW0
    SLICE_X9Y38.A4       net (fanout=1)        0.810   N92
    SLICE_X9Y38.A        Tilo                  0.259   N66
                                                       R_inv43
    SLICE_X11Y38.D2      net (fanout=1)        0.732   R_inv43
    SLICE_X11Y38.D       Tilo                  0.259   CounterX_2_1
                                                       R_inv49_SW0
    SLICE_X7Y43.C4       net (fanout=1)        1.062   N45
    SLICE_X7Y43.CLK      Tas                   0.373   vga_B_OBUF
                                                       vga_R_rstpot
                                                       vga_R
    -------------------------------------------------  ---------------------------
    Total                                      7.097ns (1.934ns logic, 5.163ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape0/base_Mram__n06071/CLKA
  Logical resource: tiles/shape0/base_Mram__n06071/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 36.430ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: tiles/shape0/base_Mram__n06072/CLKAWRCLK
  Logical resource: tiles/shape0/base_Mram__n06072/CLKAWRCLK
  Location pin: RAMB8_X1Y15.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 37.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 37.751ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: io_led_5/CLK0
  Logical resource: io_led_5/CK0
  Location pin: OLOGIC_X12Y33.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.134ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_0_IBUF/CLK0
  Logical resource: io_led_0/CLK0
  Location pin: ILOGIC_X2Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.134ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_1_IBUF/CLK0
  Logical resource: io_led_1/CLK0
  Location pin: ILOGIC_X2Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.134ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_2_IBUF/CLK0
  Logical resource: io_led_2/CLK0
  Location pin: ILOGIC_X2Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.134ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_3_IBUF/CLK0
  Logical resource: io_led_3/CLK0
  Location pin: ILOGIC_X1Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 38.134ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_4_IBUF/CLK0
  Logical resource: io_led_4/CLK0
  Location pin: ILOGIC_X2Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_0/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_1/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_2/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_3/CLK
  Logical resource: syncgen/CounterX_3/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_4/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_5/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_6/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_7/CLK
  Logical resource: syncgen/CounterX_7/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_10/CLK
  Logical resource: syncgen/CounterX_8/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_10/CLK
  Logical resource: syncgen/CounterX_9/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: CounterX_10/CLK
  Logical resource: syncgen/CounterX_10/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/counter/M_stateCounter_q[3]/CLK
  Logical resource: tiles/counter/M_stateCounter_q_0/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/counter/M_stateCounter_q[3]/CLK
  Logical resource: tiles/counter/M_stateCounter_q_1/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/counter/M_stateCounter_q[3]/CLK
  Logical resource: tiles/counter/M_stateCounter_q_2/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/counter/M_stateCounter_q[3]/CLK
  Logical resource: tiles/counter/M_stateCounter_q_3/CK
  Location pin: SLICE_X16Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/counter/M_stateCounter_q[7]/CLK
  Logical resource: tiles/counter/M_stateCounter_q_4/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/counter/M_stateCounter_q[7]/CLK
  Logical resource: tiles/counter/M_stateCounter_q_5/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/counter/M_stateCounter_q[7]/CLK
  Logical resource: tiles/counter/M_stateCounter_q_6/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/counter/M_stateCounter_q[7]/CLK
  Logical resource: tiles/counter/M_stateCounter_q_7/CK
  Location pin: SLICE_X16Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/counter/M_stateCounter_q[11]/CLK
  Logical resource: tiles/counter/M_stateCounter_q_8/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 39.520ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: tiles/counter/M_stateCounter_q[11]/CLK
  Logical resource: tiles/counter/M_stateCounter_q_9/CK
  Location pin: SLICE_X16Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.122|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3970 paths, 0 nets, and 955 connections

Design statistics:
   Minimum period:   8.122ns{1}   (Maximum frequency: 123.122MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 07 19:43:06 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



