Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a389ba2faedf459ca82ee8a4b4164365 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_behav xil_defaultlib.RISC xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'rdv' [C:/Users/raghu/RISC/RISC.srcs/sources_1/new/RISC.v:85]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instruction
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.ALUCtrl
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.RISC
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_behav
