module tb;
    reg i0,i1,s;
    wire y;
    mux2to1 DUT(.i0(i0),.i1(i1),.s(s),.y(y));
    initial begin
    $monitor("%t=0t:i0=%b,i1=%b,s=%b,y=%b",$time,i0,i1,s,y);
       #2 s=0;i0=0;i1=1;
       #2 s=1;i0=0;i1=1;
       #2 s=0;i0=1;i1=0;
       #2 s=1;i0=1;i1=0;
       #5 $finish;
     end
endmodule
