Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Aug  6 01:10:27 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.095        0.000                      0                  144        0.225        0.000                      0                  144        3.000        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.095        0.000                      0                  144        0.225        0.000                      0                  144        3.000        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.095ns  (required time - arrival time)
  Source:                 fsm1/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.883ns  (logic 2.778ns (47.219%)  route 3.105ns (52.781%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.973     0.973    fsm1/clk
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[22]/Q
                         net (fo=2, routed)           0.858     2.287    fsm1/fsm1_out[22]
    SLICE_X29Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.411 r  fsm1/v_write_data[31]_INST_0_i_11/O
                         net (fo=2, routed)           0.587     2.998    fsm1/v_write_data[31]_INST_0_i_11_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.150     3.148 f  fsm1/out[0]_i_3/O
                         net (fo=2, routed)           0.587     3.736    fsm1/out[0]_i_3_n_0
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.326     4.062 r  fsm1/out[31]_i_7/O
                         net (fo=32, routed)          0.877     4.939    fsm1/out[31]_i_7_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.063 r  fsm1/out[3]_i_2__1/O
                         net (fo=1, routed)           0.195     5.257    fsm1/out[3]_i_2__1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.837 r  fsm1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    fsm1/out_reg[3]_i_1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  fsm1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.952    fsm1/out_reg[7]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  fsm1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.066    fsm1/out_reg[11]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 r  fsm1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.180    fsm1/out_reg[15]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.294 r  fsm1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    fsm1/out_reg[19]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.408 r  fsm1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.408    fsm1/out_reg[23]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.522 r  fsm1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.522    fsm1/out_reg[27]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.856 r  fsm1/out_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.856    fsm1/out_reg[31]_i_2_n_6
    SLICE_X28Y55         FDRE                                         r  fsm1/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=71, unset)           0.924     7.924    fsm1/clk
    SLICE_X28Y55         FDRE                                         r  fsm1/out_reg[29]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 fsm1/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 2.757ns (47.030%)  route 3.105ns (52.970%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.973     0.973    fsm1/clk
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[22]/Q
                         net (fo=2, routed)           0.858     2.287    fsm1/fsm1_out[22]
    SLICE_X29Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.411 r  fsm1/v_write_data[31]_INST_0_i_11/O
                         net (fo=2, routed)           0.587     2.998    fsm1/v_write_data[31]_INST_0_i_11_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.150     3.148 f  fsm1/out[0]_i_3/O
                         net (fo=2, routed)           0.587     3.736    fsm1/out[0]_i_3_n_0
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.326     4.062 r  fsm1/out[31]_i_7/O
                         net (fo=32, routed)          0.877     4.939    fsm1/out[31]_i_7_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.063 r  fsm1/out[3]_i_2__1/O
                         net (fo=1, routed)           0.195     5.257    fsm1/out[3]_i_2__1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.837 r  fsm1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    fsm1/out_reg[3]_i_1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  fsm1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.952    fsm1/out_reg[7]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  fsm1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.066    fsm1/out_reg[11]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 r  fsm1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.180    fsm1/out_reg[15]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.294 r  fsm1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    fsm1/out_reg[19]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.408 r  fsm1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.408    fsm1/out_reg[23]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.522 r  fsm1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.522    fsm1/out_reg[27]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.835 r  fsm1/out_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.835    fsm1/out_reg[31]_i_2_n_4
    SLICE_X28Y55         FDRE                                         r  fsm1/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=71, unset)           0.924     7.924    fsm1/clk
    SLICE_X28Y55         FDRE                                         r  fsm1/out_reg[31]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 fsm1/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 2.683ns (46.353%)  route 3.105ns (53.647%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.973     0.973    fsm1/clk
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[22]/Q
                         net (fo=2, routed)           0.858     2.287    fsm1/fsm1_out[22]
    SLICE_X29Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.411 r  fsm1/v_write_data[31]_INST_0_i_11/O
                         net (fo=2, routed)           0.587     2.998    fsm1/v_write_data[31]_INST_0_i_11_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.150     3.148 f  fsm1/out[0]_i_3/O
                         net (fo=2, routed)           0.587     3.736    fsm1/out[0]_i_3_n_0
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.326     4.062 r  fsm1/out[31]_i_7/O
                         net (fo=32, routed)          0.877     4.939    fsm1/out[31]_i_7_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.063 r  fsm1/out[3]_i_2__1/O
                         net (fo=1, routed)           0.195     5.257    fsm1/out[3]_i_2__1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.837 r  fsm1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    fsm1/out_reg[3]_i_1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  fsm1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.952    fsm1/out_reg[7]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  fsm1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.066    fsm1/out_reg[11]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 r  fsm1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.180    fsm1/out_reg[15]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.294 r  fsm1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    fsm1/out_reg[19]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.408 r  fsm1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.408    fsm1/out_reg[23]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.522 r  fsm1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.522    fsm1/out_reg[27]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.761 r  fsm1/out_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     6.761    fsm1/out_reg[31]_i_2_n_5
    SLICE_X28Y55         FDRE                                         r  fsm1/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=71, unset)           0.924     7.924    fsm1/clk
    SLICE_X28Y55         FDRE                                         r  fsm1/out_reg[30]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.761    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 fsm1/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.772ns  (logic 2.667ns (46.204%)  route 3.105ns (53.796%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.973     0.973    fsm1/clk
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[22]/Q
                         net (fo=2, routed)           0.858     2.287    fsm1/fsm1_out[22]
    SLICE_X29Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.411 r  fsm1/v_write_data[31]_INST_0_i_11/O
                         net (fo=2, routed)           0.587     2.998    fsm1/v_write_data[31]_INST_0_i_11_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.150     3.148 f  fsm1/out[0]_i_3/O
                         net (fo=2, routed)           0.587     3.736    fsm1/out[0]_i_3_n_0
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.326     4.062 r  fsm1/out[31]_i_7/O
                         net (fo=32, routed)          0.877     4.939    fsm1/out[31]_i_7_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.063 r  fsm1/out[3]_i_2__1/O
                         net (fo=1, routed)           0.195     5.257    fsm1/out[3]_i_2__1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.837 r  fsm1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    fsm1/out_reg[3]_i_1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  fsm1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.952    fsm1/out_reg[7]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  fsm1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.066    fsm1/out_reg[11]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 r  fsm1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.180    fsm1/out_reg[15]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.294 r  fsm1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    fsm1/out_reg[19]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.408 r  fsm1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.408    fsm1/out_reg[23]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.522 r  fsm1/out_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.522    fsm1/out_reg[27]_i_1_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.745 r  fsm1/out_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.745    fsm1/out_reg[31]_i_2_n_7
    SLICE_X28Y55         FDRE                                         r  fsm1/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=71, unset)           0.924     7.924    fsm1/clk
    SLICE_X28Y55         FDRE                                         r  fsm1/out_reg[28]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y55         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.745    
  -------------------------------------------------------------------
                         slack                                  1.206    

Slack (MET) :             1.209ns  (required time - arrival time)
  Source:                 fsm1/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 2.664ns (46.176%)  route 3.105ns (53.824%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.973     0.973    fsm1/clk
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[22]/Q
                         net (fo=2, routed)           0.858     2.287    fsm1/fsm1_out[22]
    SLICE_X29Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.411 r  fsm1/v_write_data[31]_INST_0_i_11/O
                         net (fo=2, routed)           0.587     2.998    fsm1/v_write_data[31]_INST_0_i_11_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.150     3.148 f  fsm1/out[0]_i_3/O
                         net (fo=2, routed)           0.587     3.736    fsm1/out[0]_i_3_n_0
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.326     4.062 r  fsm1/out[31]_i_7/O
                         net (fo=32, routed)          0.877     4.939    fsm1/out[31]_i_7_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.063 r  fsm1/out[3]_i_2__1/O
                         net (fo=1, routed)           0.195     5.257    fsm1/out[3]_i_2__1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.837 r  fsm1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    fsm1/out_reg[3]_i_1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  fsm1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.952    fsm1/out_reg[7]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  fsm1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.066    fsm1/out_reg[11]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 r  fsm1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.180    fsm1/out_reg[15]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.294 r  fsm1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    fsm1/out_reg[19]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.408 r  fsm1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.408    fsm1/out_reg[23]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.742 r  fsm1/out_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.742    fsm1/out_reg[27]_i_1_n_6
    SLICE_X28Y54         FDRE                                         r  fsm1/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=71, unset)           0.924     7.924    fsm1/clk
    SLICE_X28Y54         FDRE                                         r  fsm1/out_reg[25]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                  1.209    

Slack (MET) :             1.230ns  (required time - arrival time)
  Source:                 fsm1/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.748ns  (logic 2.643ns (45.980%)  route 3.105ns (54.020%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.973     0.973    fsm1/clk
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[22]/Q
                         net (fo=2, routed)           0.858     2.287    fsm1/fsm1_out[22]
    SLICE_X29Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.411 r  fsm1/v_write_data[31]_INST_0_i_11/O
                         net (fo=2, routed)           0.587     2.998    fsm1/v_write_data[31]_INST_0_i_11_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.150     3.148 f  fsm1/out[0]_i_3/O
                         net (fo=2, routed)           0.587     3.736    fsm1/out[0]_i_3_n_0
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.326     4.062 r  fsm1/out[31]_i_7/O
                         net (fo=32, routed)          0.877     4.939    fsm1/out[31]_i_7_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.063 r  fsm1/out[3]_i_2__1/O
                         net (fo=1, routed)           0.195     5.257    fsm1/out[3]_i_2__1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.837 r  fsm1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    fsm1/out_reg[3]_i_1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  fsm1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.952    fsm1/out_reg[7]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  fsm1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.066    fsm1/out_reg[11]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 r  fsm1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.180    fsm1/out_reg[15]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.294 r  fsm1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    fsm1/out_reg[19]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.408 r  fsm1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.408    fsm1/out_reg[23]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.721 r  fsm1/out_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.721    fsm1/out_reg[27]_i_1_n_4
    SLICE_X28Y54         FDRE                                         r  fsm1/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=71, unset)           0.924     7.924    fsm1/clk
    SLICE_X28Y54         FDRE                                         r  fsm1/out_reg[27]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.721    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 fsm1/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.674ns  (logic 2.569ns (45.275%)  route 3.105ns (54.725%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.973     0.973    fsm1/clk
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[22]/Q
                         net (fo=2, routed)           0.858     2.287    fsm1/fsm1_out[22]
    SLICE_X29Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.411 r  fsm1/v_write_data[31]_INST_0_i_11/O
                         net (fo=2, routed)           0.587     2.998    fsm1/v_write_data[31]_INST_0_i_11_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.150     3.148 f  fsm1/out[0]_i_3/O
                         net (fo=2, routed)           0.587     3.736    fsm1/out[0]_i_3_n_0
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.326     4.062 r  fsm1/out[31]_i_7/O
                         net (fo=32, routed)          0.877     4.939    fsm1/out[31]_i_7_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.063 r  fsm1/out[3]_i_2__1/O
                         net (fo=1, routed)           0.195     5.257    fsm1/out[3]_i_2__1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.837 r  fsm1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    fsm1/out_reg[3]_i_1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  fsm1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.952    fsm1/out_reg[7]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  fsm1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.066    fsm1/out_reg[11]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 r  fsm1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.180    fsm1/out_reg[15]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.294 r  fsm1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    fsm1/out_reg[19]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.408 r  fsm1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.408    fsm1/out_reg[23]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.647 r  fsm1/out_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.647    fsm1/out_reg[27]_i_1_n_5
    SLICE_X28Y54         FDRE                                         r  fsm1/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=71, unset)           0.924     7.924    fsm1/clk
    SLICE_X28Y54         FDRE                                         r  fsm1/out_reg[26]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.647    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.320ns  (required time - arrival time)
  Source:                 fsm1/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.658ns  (logic 2.553ns (45.121%)  route 3.105ns (54.879%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.973     0.973    fsm1/clk
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[22]/Q
                         net (fo=2, routed)           0.858     2.287    fsm1/fsm1_out[22]
    SLICE_X29Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.411 r  fsm1/v_write_data[31]_INST_0_i_11/O
                         net (fo=2, routed)           0.587     2.998    fsm1/v_write_data[31]_INST_0_i_11_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.150     3.148 f  fsm1/out[0]_i_3/O
                         net (fo=2, routed)           0.587     3.736    fsm1/out[0]_i_3_n_0
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.326     4.062 r  fsm1/out[31]_i_7/O
                         net (fo=32, routed)          0.877     4.939    fsm1/out[31]_i_7_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.063 r  fsm1/out[3]_i_2__1/O
                         net (fo=1, routed)           0.195     5.257    fsm1/out[3]_i_2__1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.837 r  fsm1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    fsm1/out_reg[3]_i_1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  fsm1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.952    fsm1/out_reg[7]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  fsm1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.066    fsm1/out_reg[11]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 r  fsm1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.180    fsm1/out_reg[15]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.294 r  fsm1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    fsm1/out_reg[19]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.408 r  fsm1/out_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.408    fsm1/out_reg[23]_i_1_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.631 r  fsm1/out_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.631    fsm1/out_reg[27]_i_1_n_7
    SLICE_X28Y54         FDRE                                         r  fsm1/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=71, unset)           0.924     7.924    fsm1/clk
    SLICE_X28Y54         FDRE                                         r  fsm1/out_reg[24]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y54         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.631    
  -------------------------------------------------------------------
                         slack                                  1.320    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 fsm1/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 2.550ns (45.091%)  route 3.105ns (54.909%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.973     0.973    fsm1/clk
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[22]/Q
                         net (fo=2, routed)           0.858     2.287    fsm1/fsm1_out[22]
    SLICE_X29Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.411 r  fsm1/v_write_data[31]_INST_0_i_11/O
                         net (fo=2, routed)           0.587     2.998    fsm1/v_write_data[31]_INST_0_i_11_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.150     3.148 f  fsm1/out[0]_i_3/O
                         net (fo=2, routed)           0.587     3.736    fsm1/out[0]_i_3_n_0
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.326     4.062 r  fsm1/out[31]_i_7/O
                         net (fo=32, routed)          0.877     4.939    fsm1/out[31]_i_7_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.063 r  fsm1/out[3]_i_2__1/O
                         net (fo=1, routed)           0.195     5.257    fsm1/out[3]_i_2__1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.837 r  fsm1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    fsm1/out_reg[3]_i_1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  fsm1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.952    fsm1/out_reg[7]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  fsm1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.066    fsm1/out_reg[11]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 r  fsm1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.180    fsm1/out_reg[15]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.294 r  fsm1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    fsm1/out_reg[19]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.628 r  fsm1/out_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.628    fsm1/out_reg[23]_i_1_n_6
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=71, unset)           0.924     7.924    fsm1/clk
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[21]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.628    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 fsm1/out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm1/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.634ns  (logic 2.529ns (44.887%)  route 3.105ns (55.113%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.973     0.973    fsm1/clk
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  fsm1/out_reg[22]/Q
                         net (fo=2, routed)           0.858     2.287    fsm1/fsm1_out[22]
    SLICE_X29Y53         LUT4 (Prop_lut4_I1_O)        0.124     2.411 r  fsm1/v_write_data[31]_INST_0_i_11/O
                         net (fo=2, routed)           0.587     2.998    fsm1/v_write_data[31]_INST_0_i_11_n_0
    SLICE_X29Y55         LUT5 (Prop_lut5_I4_O)        0.150     3.148 f  fsm1/out[0]_i_3/O
                         net (fo=2, routed)           0.587     3.736    fsm1/out[0]_i_3_n_0
    SLICE_X29Y53         LUT3 (Prop_lut3_I2_O)        0.326     4.062 r  fsm1/out[31]_i_7/O
                         net (fo=32, routed)          0.877     4.939    fsm1/out[31]_i_7_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.124     5.063 r  fsm1/out[3]_i_2__1/O
                         net (fo=1, routed)           0.195     5.257    fsm1/out[3]_i_2__1_n_0
    SLICE_X28Y48         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.837 r  fsm1/out_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.837    fsm1/out_reg[3]_i_1_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.951 r  fsm1/out_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.001     5.952    fsm1/out_reg[7]_i_1_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.066 r  fsm1/out_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.066    fsm1/out_reg[11]_i_1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.180 r  fsm1/out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.180    fsm1/out_reg[15]_i_1_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.294 r  fsm1/out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    fsm1/out_reg[19]_i_1_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.607 r  fsm1/out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.607    fsm1/out_reg[23]_i_1_n_4
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=71, unset)           0.924     7.924    fsm1/clk
    SLICE_X28Y53         FDRE                                         r  fsm1/out_reg[23]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X28Y53         FDRE (Setup_fdre_C_D)        0.062     7.951    fsm1/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.951    
                         arrival time                          -6.607    
  -------------------------------------------------------------------
                         slack                                  1.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.806%)  route 0.170ns (48.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.410     0.410    i0/clk
    SLICE_X27Y50         FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[2]/Q
                         net (fo=3, routed)           0.170     0.721    i0/i0_out[2]
    SLICE_X27Y50         LUT4 (Prop_lut4_I1_O)        0.042     0.763 r  i0/out[3]_i_3__1/O
                         net (fo=1, routed)           0.000     0.763    i0/out[3]_i_3__1_n_0
    SLICE_X27Y50         FDRE                                         r  i0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.432     0.432    i0/clk
    SLICE_X27Y50         FDRE                                         r  i0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.107     0.539    i0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dot0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            dot0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.410     0.410    dot0/clk
    SLICE_X31Y51         FDRE                                         r  dot0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  dot0/done_reg/Q
                         net (fo=2, routed)           0.168     0.719    fsm0/dot0_done
    SLICE_X31Y51         LUT5 (Prop_lut5_I1_O)        0.045     0.764 r  fsm0/done_i_1/O
                         net (fo=1, routed)           0.000     0.764    dot0/dot0_write_en
    SLICE_X31Y51         FDRE                                         r  dot0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.432     0.432    dot0/clk
    SLICE_X31Y51         FDRE                                         r  dot0/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.091     0.523    dot0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 i0/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.410     0.410    i0/clk
    SLICE_X27Y51         FDRE                                         r  i0/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  i0/done_reg/Q
                         net (fo=4, routed)           0.168     0.719    fsm0/i0_done
    SLICE_X27Y51         LUT5 (Prop_lut5_I1_O)        0.045     0.764 r  fsm0/out[3]_i_2/O
                         net (fo=5, routed)           0.000     0.764    i0/i0_write_en
    SLICE_X27Y51         FDRE                                         r  i0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.432     0.432    i0/clk
    SLICE_X27Y51         FDRE                                         r  i0/done_reg/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y51         FDRE (Hold_fdre_C_D)         0.091     0.523    i0/done_reg
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 i0/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            i0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.410     0.410    i0/clk
    SLICE_X27Y50         FDRE                                         r  i0/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y50         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  i0/out_reg[2]/Q
                         net (fo=3, routed)           0.170     0.721    i0/i0_out[2]
    SLICE_X27Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.766 r  i0/out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.766    i0/out[2]_i_1_n_0
    SLICE_X27Y50         FDRE                                         r  i0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.432     0.432    i0/clk
    SLICE_X27Y50         FDRE                                         r  i0/out_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X27Y50         FDRE (Hold_fdre_C_D)         0.092     0.524    i0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.766    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 fsm2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.410     0.410    fsm2/clk
    SLICE_X29Y51         FDRE                                         r  fsm2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  fsm2/out_reg[0]/Q
                         net (fo=7, routed)           0.181     0.732    fsm2/fsm2_out[0]
    SLICE_X29Y51         LUT6 (Prop_lut6_I5_O)        0.045     0.777 r  fsm2/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.777    fsm2/out[0]_i_1_n_0
    SLICE_X29Y51         FDRE                                         r  fsm2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.432     0.432    fsm2/clk
    SLICE_X29Y51         FDRE                                         r  fsm2/out_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X29Y51         FDRE (Hold_fdre_C_D)         0.092     0.524    fsm2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 fsm0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.410     0.410    fsm0/clk
    SLICE_X30Y53         FDRE                                         r  fsm0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm0/out_reg[15]/Q
                         net (fo=2, routed)           0.148     0.722    fsm0/fsm0_out[15]
    SLICE_X30Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.767 r  fsm0/out[15]_i_2/O
                         net (fo=1, routed)           0.000     0.767    fsm0/out[15]_i_2_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.831 r  fsm0/out_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.831    fsm0/out_reg[15]_i_1__0_n_4
    SLICE_X30Y53         FDRE                                         r  fsm0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.432     0.432    fsm0/clk
    SLICE_X30Y53         FDRE                                         r  fsm0/out_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y53         FDRE (Hold_fdre_C_D)         0.134     0.566    fsm0/out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 fsm0/out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.410     0.410    fsm0/clk
    SLICE_X30Y54         FDRE                                         r  fsm0/out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm0/out_reg[19]/Q
                         net (fo=2, routed)           0.148     0.722    fsm0/fsm0_out[19]
    SLICE_X30Y54         LUT3 (Prop_lut3_I0_O)        0.045     0.767 r  fsm0/out[19]_i_2/O
                         net (fo=1, routed)           0.000     0.767    fsm0/out[19]_i_2_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.831 r  fsm0/out_reg[19]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.831    fsm0/out_reg[19]_i_1__0_n_4
    SLICE_X30Y54         FDRE                                         r  fsm0/out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.432     0.432    fsm0/clk
    SLICE_X30Y54         FDRE                                         r  fsm0/out_reg[19]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y54         FDRE (Hold_fdre_C_D)         0.134     0.566    fsm0/out_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fsm0/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.410     0.410    fsm0/clk
    SLICE_X30Y50         FDRE                                         r  fsm0/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm0/out_reg[3]/Q
                         net (fo=2, routed)           0.149     0.723    fsm0/fsm0_out[3]
    SLICE_X30Y50         LUT3 (Prop_lut3_I0_O)        0.045     0.768 r  fsm0/out[3]_i_3/O
                         net (fo=1, routed)           0.000     0.768    fsm0/out[3]_i_3_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.832 r  fsm0/out_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.832    fsm0/out_reg[3]_i_1__0_n_4
    SLICE_X30Y50         FDRE                                         r  fsm0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.432     0.432    fsm0/clk
    SLICE_X30Y50         FDRE                                         r  fsm0/out_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     0.566    fsm0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fsm0/out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.410     0.410    fsm0/clk
    SLICE_X30Y51         FDRE                                         r  fsm0/out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm0/out_reg[7]/Q
                         net (fo=2, routed)           0.149     0.723    fsm0/fsm0_out[7]
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.045     0.768 r  fsm0/out[7]_i_2/O
                         net (fo=1, routed)           0.000     0.768    fsm0/out[7]_i_2_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.832 r  fsm0/out_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.832    fsm0/out_reg[7]_i_1__0_n_4
    SLICE_X30Y51         FDRE                                         r  fsm0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.432     0.432    fsm0/clk
    SLICE_X30Y51         FDRE                                         r  fsm0/out_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y51         FDRE (Hold_fdre_C_D)         0.134     0.566    fsm0/out_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fsm0/out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.410     0.410    fsm0/clk
    SLICE_X30Y55         FDRE                                         r  fsm0/out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  fsm0/out_reg[23]/Q
                         net (fo=2, routed)           0.149     0.723    fsm0/fsm0_out[23]
    SLICE_X30Y55         LUT3 (Prop_lut3_I0_O)        0.045     0.768 r  fsm0/out[23]_i_2/O
                         net (fo=1, routed)           0.000     0.768    fsm0/out[23]_i_2_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.832 r  fsm0/out_reg[23]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.832    fsm0/out_reg[23]_i_1__0_n_4
    SLICE_X30Y55         FDRE                                         r  fsm0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=71, unset)           0.432     0.432    fsm0/clk
    SLICE_X30Y55         FDRE                                         r  fsm0/out_reg[23]/C
                         clock pessimism              0.000     0.432    
    SLICE_X30Y55         FDRE (Hold_fdre_C_D)         0.134     0.566    fsm0/out_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.832    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X31Y51  dot0/done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y50  fsm0/out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y52  fsm0/out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y52  fsm0/out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y53  fsm0/out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y53  fsm0/out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y53  fsm0/out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y53  fsm0/out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y54  fsm0/out_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X30Y54  fsm0/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y51  dot0/done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y50  fsm0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y52  fsm0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y52  fsm0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y53  fsm0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y53  fsm0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y53  fsm0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y53  fsm0/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y54  fsm0/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y54  fsm0/out_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X31Y51  dot0/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y50  fsm0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y52  fsm0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y52  fsm0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y53  fsm0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y53  fsm0/out_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y53  fsm0/out_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y53  fsm0/out_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y54  fsm0/out_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X30Y54  fsm0/out_reg[17]/C



