# Single-Cycle-MIPS-ISA
Verilog Implementation of a MIPS ISA Processor

This is a single cycle processor for a grounds up understaning of simple processors. Modules for data memory, instruction memory, ALU, control unit etc. Resources referred to while working on project also available 
