Command: synth_design -mode out_of_context -flatten_hierarchy full -top mctrl -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28294 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1050.664 ; gain = 165.590 ; free physical = 3535 ; free virtual = 26122
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mctrl' [/home/sean/vivado_workspace/ooc_mctrl/Sources/hdl/lib/esa/memoryctrl/mctrl.vhd:88]
	Parameter hindex bound to: 5 - type: integer 
	Parameter pindex bound to: 0 - type: integer 
	Parameter romaddr bound to: 0 - type: integer 
	Parameter rommask bound to: 0 - type: integer 
	Parameter ioaddr bound to: 512 - type: integer 
	Parameter iomask bound to: 0 - type: integer 
	Parameter ramaddr bound to: 1024 - type: integer 
	Parameter rammask bound to: 3072 - type: integer 
	Parameter paddr bound to: 0 - type: integer 
	Parameter pmask bound to: 4095 - type: integer 
	Parameter wprot bound to: 0 - type: integer 
	Parameter invclk bound to: 0 - type: integer 
	Parameter fast bound to: 0 - type: integer 
	Parameter romasel bound to: 28 - type: integer 
	Parameter sdrasel bound to: 29 - type: integer 
	Parameter srbanks bound to: 1 - type: integer 
	Parameter ram8 bound to: 0 - type: integer 
	Parameter ram16 bound to: 1 - type: integer 
	Parameter sden bound to: 0 - type: integer 
	Parameter sepbus bound to: 0 - type: integer 
	Parameter sdbits bound to: 32 - type: integer 
	Parameter sdlsb bound to: 2 - type: integer 
	Parameter oepol bound to: 0 - type: integer 
	Parameter syncrst bound to: 0 - type: integer 
	Parameter pageburst bound to: 0 - type: integer 
	Parameter scantest bound to: 0 - type: integer 
	Parameter mobile bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mctrl/Sources/hdl/lib/esa/memoryctrl/mctrl.vhd:438]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mctrl/Sources/hdl/lib/esa/memoryctrl/mctrl.vhd:549]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mctrl/Sources/hdl/lib/esa/memoryctrl/mctrl.vhd:564]
INFO: [Synth 8-226] default block is never used [/home/sean/vivado_workspace/ooc_mctrl/Sources/hdl/lib/esa/memoryctrl/mctrl.vhd:772]
WARNING: [Synth 8-3848] Net rrsbdrive in module/entity mctrl does not have driver. [/home/sean/vivado_workspace/ooc_mctrl/Sources/hdl/lib/esa/memoryctrl/mctrl.vhd:265]
INFO: [Synth 8-256] done synthesizing module 'mctrl' (1#1) [/home/sean/vivado_workspace/ooc_mctrl/Sources/hdl/lib/esa/memoryctrl/mctrl.vhd:88]
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][63] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][62] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][61] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][60] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][59] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][58] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][57] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][56] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][55] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][54] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][53] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][52] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][51] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][50] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][49] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][48] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][47] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][46] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][45] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][44] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][43] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][42] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][41] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][40] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][39] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][38] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][37] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][36] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][35] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][34] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][33] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][32] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][31] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][30] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][29] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][28] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][27] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][26] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][25] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][24] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][23] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][22] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][21] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][20] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][19] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][18] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][17] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][16] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][15] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][14] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][13] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][12] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][11] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][10] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][9] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][8] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][7] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][6] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][5] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][4] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][3] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][2] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][1] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sddata][0] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[ramsn][7] driven by constant 1
WARNING: [Synth 8-3917] design mctrl has port memo[ramsn][6] driven by constant 1
WARNING: [Synth 8-3917] design mctrl has port memo[ramsn][5] driven by constant 1
WARNING: [Synth 8-3917] design mctrl has port memo[ramoen][7] driven by constant 1
WARNING: [Synth 8-3917] design mctrl has port memo[ramoen][6] driven by constant 1
WARNING: [Synth 8-3917] design mctrl has port memo[ramoen][5] driven by constant 1
WARNING: [Synth 8-3917] design mctrl has port memo[romsn][7] driven by constant 1
WARNING: [Synth 8-3917] design mctrl has port memo[romsn][6] driven by constant 1
WARNING: [Synth 8-3917] design mctrl has port memo[romsn][5] driven by constant 1
WARNING: [Synth 8-3917] design mctrl has port memo[romsn][4] driven by constant 1
WARNING: [Synth 8-3917] design mctrl has port memo[romsn][3] driven by constant 1
WARNING: [Synth 8-3917] design mctrl has port memo[romsn][2] driven by constant 1
WARNING: [Synth 8-3917] design mctrl has port memo[sa][14] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][13] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][12] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][11] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][10] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][9] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][8] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][7] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][6] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][5] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][4] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][3] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][2] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][1] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[sa][0] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[cb][15] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[cb][14] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[cb][13] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[cb][12] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[cb][11] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[cb][10] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[cb][9] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[cb][8] driven by constant 0
WARNING: [Synth 8-3917] design mctrl has port memo[cb][7] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][63]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][62]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][61]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][60]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][59]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][58]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][57]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][56]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][55]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][54]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][53]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][52]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][51]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][50]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][49]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][48]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][47]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][46]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][45]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][44]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][43]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][42]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][41]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][40]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][39]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][38]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][37]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][36]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][35]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][34]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][33]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][32]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][31]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][30]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][29]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][28]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][27]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][26]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][25]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][24]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][23]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][22]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][21]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][20]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][19]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][18]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][17]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][16]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][15]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][14]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][13]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][12]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][11]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][10]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][9]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][8]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][7]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][6]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][5]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][4]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][3]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][2]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][1]
WARNING: [Synth 8-3331] design mctrl has unconnected port memo[svbdrive][0]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[writen]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[wrn][3]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[wrn][2]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[wrn][1]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[wrn][0]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][63]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][62]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][61]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][60]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][59]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][58]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][57]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][56]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][55]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][54]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][53]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][52]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][51]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][50]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][49]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][48]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][47]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][46]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][45]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][44]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][43]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][42]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][41]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][40]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][39]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][38]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][37]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][36]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][35]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][34]
WARNING: [Synth 8-3331] design mctrl has unconnected port memi[sd][33]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.102 ; gain = 239.027 ; free physical = 3459 ; free virtual = 26047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1124.102 ; gain = 239.027 ; free physical = 3459 ; free virtual = 26046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1132.105 ; gain = 247.031 ; free physical = 3459 ; free virtual = 26046
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
WARNING: [Synth 8-3936] Found unconnected internal register 'r_reg[readdata]' and it is trimmed from '32' to '16' bits. [/home/sean/vivado_workspace/ooc_mctrl/Sources/hdl/lib/esa/memoryctrl/mctrl.vhd:1078]
INFO: [Synth 8-5544] ROM "v[mcfg1][romrws]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "v[mcfg2][ramrws]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1148.121 ; gain = 263.047 ; free physical = 3444 ; free virtual = 26032
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   8 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 8     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 90    
	   3 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 22    
	   8 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 49    
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   8 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 8     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 90    
	   3 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 4     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 22    
	   8 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 49    
	   8 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.121 ; gain = 308.047 ; free physical = 3399 ; free virtual = 25986
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.129 ; gain = 316.055 ; free physical = 3391 ; free virtual = 25979
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.129 ; gain = 316.055 ; free physical = 3391 ; free virtual = 25979

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[hresp][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r_reg[mcfg2][sdren] )
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[0]' (FDP) to 'rbdrive_reg[7]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[1]' (FDP) to 'rbdrive_reg[7]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[2]' (FDP) to 'rbdrive_reg[7]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[3]' (FDP) to 'rbdrive_reg[7]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[4]' (FDP) to 'rbdrive_reg[7]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[5]' (FDP) to 'rbdrive_reg[7]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[6]' (FDP) to 'rbdrive_reg[7]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[8]' (FDP) to 'rbdrive_reg[15]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[9]' (FDP) to 'rbdrive_reg[15]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[10]' (FDP) to 'rbdrive_reg[15]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[11]' (FDP) to 'rbdrive_reg[15]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[12]' (FDP) to 'rbdrive_reg[15]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[13]' (FDP) to 'rbdrive_reg[15]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[14]' (FDP) to 'rbdrive_reg[15]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[16]' (FDP) to 'rbdrive_reg[23]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[17]' (FDP) to 'rbdrive_reg[23]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[18]' (FDP) to 'rbdrive_reg[23]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[19]' (FDP) to 'rbdrive_reg[23]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[20]' (FDP) to 'rbdrive_reg[23]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[21]' (FDP) to 'rbdrive_reg[23]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[22]' (FDP) to 'rbdrive_reg[23]'
INFO: [Synth 8-3886] merging instance 'r_reg[ramsn][1]' (FDPE) to 'r_reg[ramsn][2]'
INFO: [Synth 8-3886] merging instance 'r_reg[ramsn][2]' (FDPE) to 'r_reg[ramsn][3]'
INFO: [Synth 8-3886] merging instance 'r_reg[ramsn][3]' (FDPE) to 'r_reg[ramsn][4]'
INFO: [Synth 8-3886] merging instance 'r_reg[ramoen][1]' (FDPE) to 'r_reg[ramoen][4]'
INFO: [Synth 8-3886] merging instance 'r_reg[ramoen][2]' (FDPE) to 'r_reg[ramoen][4]'
INFO: [Synth 8-3886] merging instance 'r_reg[ramoen][3]' (FDPE) to 'r_reg[ramoen][4]'
WARNING: [Synth 8-3332] Sequential element (r_reg[ramsn][3]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (r_reg[ramsn][2]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (r_reg[ramsn][1]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (r_reg[ramoen][3]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (r_reg[ramoen][2]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (r_reg[ramoen][1]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[22]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[21]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[20]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[19]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[18]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[17]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[16]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[14]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[13]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[12]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[11]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[10]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[9]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[8]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[6]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[5]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[4]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[3]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[2]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[1]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[0]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (r_reg[mcfg2][sdren]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (r_reg[hresp][1]) is unused and will be removed from module mctrl.
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[7]' (FDP) to 'r_reg[bdrive][3]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[15]' (FDP) to 'r_reg[bdrive][2]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[23]' (FDP) to 'r_reg[bdrive][1]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[24]' (FDP) to 'rbdrive_reg[25]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[25]' (FDP) to 'rbdrive_reg[26]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[26]' (FDP) to 'rbdrive_reg[27]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[27]' (FDP) to 'rbdrive_reg[28]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[28]' (FDP) to 'rbdrive_reg[29]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[29]' (FDP) to 'rbdrive_reg[30]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[30]' (FDP) to 'rbdrive_reg[31]'
INFO: [Synth 8-3886] merging instance 'rbdrive_reg[31]' (FDP) to 'r_reg[bdrive][0]'
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[30]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[29]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[28]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[27]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[26]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[25]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[24]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[7]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[15]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[23]) is unused and will be removed from module mctrl.
WARNING: [Synth 8-3332] Sequential element (rbdrive_reg[31]) is unused and will be removed from module mctrl.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.152 ; gain = 356.078 ; free physical = 3351 ; free virtual = 25939
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.152 ; gain = 356.078 ; free physical = 3351 ; free virtual = 25939

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.152 ; gain = 356.078 ; free physical = 3351 ; free virtual = 25939
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.152 ; gain = 356.078 ; free physical = 3351 ; free virtual = 25939
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.152 ; gain = 356.078 ; free physical = 3351 ; free virtual = 25939

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.152 ; gain = 356.078 ; free physical = 3351 ; free virtual = 25939
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.152 ; gain = 356.078 ; free physical = 3351 ; free virtual = 25938
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.152 ; gain = 356.078 ; free physical = 3351 ; free virtual = 25938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.152 ; gain = 356.078 ; free physical = 3351 ; free virtual = 25938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    24|
|3     |LUT3 |    53|
|4     |LUT4 |    46|
|5     |LUT5 |    31|
|6     |LUT6 |   169|
|7     |FDPE |    13|
|8     |FDRE |   181|
|9     |FDSE |    14|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   532|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.152 ; gain = 356.078 ; free physical = 3351 ; free virtual = 25938
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1864 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1241.152 ; gain = 261.484 ; free physical = 3351 ; free virtual = 25938
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.160 ; gain = 356.086 ; free physical = 3351 ; free virtual = 25938
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 242 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1395.023 ; gain = 427.941 ; free physical = 3290 ; free virtual = 25877
