Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Thu May  4 22:54:42 2017
| Host             : cally running 64-bit Ubuntu 14.04.4 LTS
| Command          : report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
| Design           : toplevel
| Device           : xc7a200tsbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.320 |
| Dynamic (W)              | 0.168 |
| Device Static (W)        | 0.152 |
| Effective TJA (C/W)      | 3.3   |
| Max Ambient (C)          | 83.9  |
| Junction Temperature (C) | 26.1  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |    <0.001 |        5 |       --- |             --- |
| Slice Logic             |    <0.001 |    26224 |       --- |             --- |
|   LUT as Logic          |    <0.001 |     6184 |    133800 |            4.62 |
|   CARRY4                |    <0.001 |     1527 |     33450 |            4.57 |
|   Register              |    <0.001 |    18459 |    267600 |            6.90 |
|   BUFG                  |    <0.001 |        2 |        32 |            6.25 |
|   LUT as Shift Register |    <0.001 |        2 |     46200 |           <0.01 |
|   Others                |     0.000 |       30 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |        7 |    133800 |           <0.01 |
| Signals                 |    <0.001 |    42733 |       --- |             --- |
| MMCM                    |     0.135 |        1 |        10 |           10.00 |
| DSPs                    |     0.017 |      508 |       740 |           68.65 |
| I/O                     |     0.015 |       25 |       285 |            8.77 |
| Static Power            |     0.152 |          |           |                 |
| Total                   |     0.320 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.050 |       0.019 |      0.031 |
| Vccaux    |       1.800 |     0.106 |       0.075 |      0.031 |
| Vcco33    |       3.300 |     0.008 |       0.003 |      0.005 |
| Vcco25    |       2.500 |     0.006 |       0.001 |      0.005 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.3                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------+-----------------+
| Clock              | Domain                          | Constraint (ns) |
+--------------------+---------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clkmon0/inst/clk_out1_clk_wiz_0 |            40.7 |
| clkfbout_clk_wiz_0 | clkmon0/inst/clkfbout_clk_wiz_0 |            50.0 |
| sysclk             | sysclk                          |            10.0 |
+--------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------+-----------+
| Name            | Power (W) |
+-----------------+-----------+
| toplevel        |     0.168 |
|   bclkmon       |    <0.001 |
|   clkmon0       |     0.135 |
|     inst        |     0.135 |
|   codec         |    <0.001 |
|     adaui2c     |    <0.001 |
|   fsmclkmon     |    <0.001 |
|   leftfir       |     0.008 |
|   lrclkmon      |    <0.001 |
|   phaser        |     0.000 |
|   rightfir      |     0.009 |
|   rx            |    <0.001 |
|   serialkclkmon |    <0.001 |
|   tx            |    <0.001 |
+-----------------+-----------+


