// Seed: 4175518680
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output wor   id_2
);
  assign id_2 = id_0;
  wire id_4;
  assign module_1.type_1 = 0;
  assign id_2 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    input tri id_2,
    input tri1 id_3,
    input wire id_4,
    input supply1 id_5
    , id_14,
    output wire id_6,
    output tri id_7,
    output logic id_8,
    input logic id_9,
    input tri1 id_10,
    input logic id_11,
    output tri0 id_12
);
  supply1 id_15 = 1'b0;
  wire id_16;
  assign id_8 = 1;
  tri id_17, id_18, id_19;
  assign id_8 = id_9;
  assign id_8 = id_11;
  assign {{1}, id_18} = id_9 ? id_19 : id_3;
  always @(id_9 < id_5 or id_17) begin : LABEL_0
    id_8 <= 1;
  end
  module_0 modCall_1 (
      id_4,
      id_10,
      id_6
  );
  assign id_17 = 1'b0;
  uwire id_20 = id_15;
endmodule
