Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 25 20:22:20 2023
| Host         : LAPTOP-AB75201K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_test_control_sets_placed.rpt
| Design       : vga_test
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |              13 |            4 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------+------------------+------------------+----------------+
|      Clock Signal     |           Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------+----------------------------------+------------------+------------------+----------------+
|  clk_100MHz_IBUF_BUFG |                                  | rst_n_IBUF       |                1 |              1 |
|  d2/O_CLK_reg         |                                  |                  |                1 |              3 |
|  d2/O_CLK_reg         |                                  | rst_n_IBUF       |                3 |             12 |
|  d2/O_CLK_reg         | nolabel_line47/cnt_v[11]_i_1_n_0 | rst_n_IBUF       |                4 |             12 |
+-----------------------+----------------------------------+------------------+------------------+----------------+


