

================================================================
== Vivado HLS Report for 'sin_lut_ap_fixed_8_6_5_3_0_s'
================================================================
* Date:           Sun Feb 26 14:58:52 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_V)" [firmware/nnet_utils/nnet_math.h:186]   --->   Operation 5 'read' 'input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %input_V_read to i23" [firmware/nnet_utils/nnet_math.h:186]   --->   Operation 6 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i23 10430, %sext_ln1116" [firmware/nnet_utils/nnet_math.h:186]   --->   Operation 7 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_9 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %r_V, i32 16, i32 17)" [firmware/nnet_utils/nnet_math.h:93->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 8 'partselect' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %r_V, i32 17, i32 16)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 9 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_10 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 -1, i2 %p_Result_s)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 10 'bitconcatenate' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.84ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_10, i1 true) nounwind" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 11 'cttz' 'l' <Predicate = true> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 12 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%sub_ln894 = sub nsw i32 2, %l" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 13 'sub' 'sub_ln894' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i2" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 14 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 15 'add' 'lsb_index' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 16 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.84ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_4, 0" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 17 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i2" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 18 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.43ns)   --->   "%sub_ln897 = sub i2 0, %trunc_ln897" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 19 'sub' 'sub_ln897' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i2 -1, %sub_ln897" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 20 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_2 = and i2 %p_Val2_9, %lshr_ln897" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 21 'and' 'p_Result_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.48ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i2 %p_Result_2, 0" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 22 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 23 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 24 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_5, true" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 25 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.43ns)   --->   "%add_ln899 = add i2 -1, %trunc_ln894" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 26 'add' 'add_ln899' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i2.i2(i2 %p_Val2_9, i2 %add_ln899) nounwind" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 27 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_3, %xor_ln899" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 28 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 29 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 30 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.12>
ST_2 : Operation 31 [1/1] (0.85ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 31 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 32 [1/1] (0.34ns)   --->   "%icmp_ln1498 = icmp eq i2 %p_Val2_9, 0" [firmware/nnet_utils/nnet_math.h:160->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 32 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i2 %p_Val2_9 to i64" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 33 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i2 %p_Val2_9 to i32" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 34 'zext' 'zext_ln907_1' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 35 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 36 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 37 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.88ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 38 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 39 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 40 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 41 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 42 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 43 'add' 'm_2' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%m_9 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 44 'partselect' 'm_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%m_10 = zext i63 %m_9 to i64" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 45 'zext' 'm_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 46 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.73ns)   --->   "%sub_ln915 = sub i11 1022, %trunc_ln893" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 47 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.73ns)   --->   "%add_ln915 = add i11 1, %sub_ln915" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 48 'add' 'add_ln915' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln915 = select i1 %tmp_6, i11 %add_ln915, i11 %sub_ln915" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 49 'select' 'select_ln915' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %select_ln915)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 50 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_11 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_10, i12 %tmp_1, i32 52, i32 63)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 51 'partset' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_11 to double" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 52 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 53 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.61ns)   --->   "%icmp_ln924 = icmp ne i11 %select_ln915, -1" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 54 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.98ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln3, 0" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 55 'icmp' 'icmp_ln924_1' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.12ns)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 56 'or' 'or_ln924' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [2/2] (2.01ns)   --->   "%tmp = fcmp oeq double %bitcast_ln729, 2.500000e-01" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 57 'dcmp' 'tmp' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (2.01ns)   --->   "%tmp_2 = fcmp oeq double %bitcast_ln729, 5.000000e-01" [firmware/nnet_utils/nnet_math.h:162->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 58 'dcmp' 'tmp_2' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [2/2] (2.01ns)   --->   "%tmp_3 = fcmp oeq double %bitcast_ln729, 7.500000e-01" [firmware/nnet_utils/nnet_math.h:163->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 59 'dcmp' 'tmp_3' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.60>
ST_4 : Operation 60 [1/2] (2.01ns)   --->   "%tmp = fcmp oeq double %bitcast_ln729, 2.500000e-01" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 60 'dcmp' 'tmp' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln924_1)   --->   "%and_ln924 = and i1 %or_ln924, %tmp" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 61 'and' 'and_ln924' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (2.01ns)   --->   "%tmp_2 = fcmp oeq double %bitcast_ln729, 5.000000e-01" [firmware/nnet_utils/nnet_math.h:162->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 62 'dcmp' 'tmp_2' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.12ns)   --->   "%and_ln924_1 = and i1 %or_ln924, %tmp_2" [firmware/nnet_utils/nnet_math.h:162->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 63 'and' 'and_ln924_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/2] (2.01ns)   --->   "%tmp_3 = fcmp oeq double %bitcast_ln729, 7.500000e-01" [firmware/nnet_utils/nnet_math.h:163->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 64 'dcmp' 'tmp_3' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln1498)   --->   "%and_ln924_2 = and i1 %or_ln924, %tmp_3" [firmware/nnet_utils/nnet_math.h:163->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 65 'and' 'and_ln924_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln924_1 = or i1 %icmp_ln1498, %and_ln924" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 66 'or' 'or_ln924_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln1498_2)   --->   "%xor_ln924 = xor i1 %or_ln924_1, true" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 67 'xor' 'xor_ln924' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln1498_2)   --->   "%and_ln924_3 = and i1 %and_ln924_1, %xor_ln924" [firmware/nnet_utils/nnet_math.h:162->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 68 'and' 'and_ln924_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln1498)   --->   "%or_ln924_2 = or i1 %or_ln924_1, %and_ln924_1" [firmware/nnet_utils/nnet_math.h:162->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 69 'or' 'or_ln924_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln1498)   --->   "%xor_ln924_1 = xor i1 %or_ln924_2, true" [firmware/nnet_utils/nnet_math.h:162->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 70 'xor' 'xor_ln924_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln1498)   --->   "%and_ln924_4 = and i1 %and_ln924_2, %xor_ln924_1" [firmware/nnet_utils/nnet_math.h:163->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 71 'and' 'and_ln924_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln1498_2)   --->   "%select_ln1498 = select i1 %icmp_ln1498, i4 0, i4 -4" [firmware/nnet_utils/nnet_math.h:160->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 72 'select' 'select_ln1498' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1498 = or i1 %icmp_ln1498, %and_ln924_4" [firmware/nnet_utils/nnet_math.h:160->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 73 'or' 'or_ln1498' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln1498_2)   --->   "%select_ln1498_1 = select i1 %and_ln924_3, i4 0, i4 4" [firmware/nnet_utils/nnet_math.h:160->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 74 'select' 'select_ln1498_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln1498_2 = select i1 %or_ln1498, i4 %select_ln1498, i4 %select_ln1498_1" [firmware/nnet_utils/nnet_math.h:160->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 75 'select' 'select_ln1498_2' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "ret i4 %select_ln1498_2" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:187]   --->   Operation 76 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_V_read    (read          ) [ 00000]
sext_ln1116     (sext          ) [ 00000]
r_V             (mul           ) [ 00000]
p_Val2_9        (partselect    ) [ 01110]
p_Result_s      (partselect    ) [ 01100]
p_Result_10     (bitconcatenate) [ 00000]
l               (cttz          ) [ 00000]
trunc_ln893     (trunc         ) [ 01010]
sub_ln894       (sub           ) [ 01010]
trunc_ln894     (trunc         ) [ 00000]
lsb_index       (add           ) [ 00000]
tmp_4           (partselect    ) [ 00000]
icmp_ln897      (icmp          ) [ 00000]
trunc_ln897     (trunc         ) [ 00000]
sub_ln897       (sub           ) [ 00000]
lshr_ln897      (lshr          ) [ 00000]
p_Result_2      (and           ) [ 00000]
icmp_ln897_1    (icmp          ) [ 00000]
a               (and           ) [ 00000]
tmp_5           (bitselect     ) [ 00000]
xor_ln899       (xor           ) [ 00000]
add_ln899       (add           ) [ 00000]
p_Result_3      (bitselect     ) [ 00000]
and_ln899       (and           ) [ 00000]
or_ln899        (or            ) [ 00000]
or_ln           (bitconcatenate) [ 01010]
icmp_ln908      (icmp          ) [ 01010]
icmp_ln1498     (icmp          ) [ 01001]
m               (zext          ) [ 00000]
zext_ln907_1    (zext          ) [ 00000]
add_ln908       (add           ) [ 00000]
lshr_ln908      (lshr          ) [ 00000]
zext_ln908      (zext          ) [ 00000]
sub_ln908       (sub           ) [ 00000]
zext_ln908_1    (zext          ) [ 00000]
shl_ln908       (shl           ) [ 00000]
m_1             (select        ) [ 00000]
zext_ln911      (zext          ) [ 00000]
m_2             (add           ) [ 00000]
m_9             (partselect    ) [ 00000]
m_10            (zext          ) [ 00000]
tmp_6           (bitselect     ) [ 00000]
sub_ln915       (sub           ) [ 00000]
add_ln915       (add           ) [ 00000]
select_ln915    (select        ) [ 00000]
tmp_1           (bitconcatenate) [ 00000]
p_Result_11     (partset       ) [ 00000]
bitcast_ln729   (bitcast       ) [ 01001]
trunc_ln3       (partselect    ) [ 00000]
icmp_ln924      (icmp          ) [ 00000]
icmp_ln924_1    (icmp          ) [ 00000]
or_ln924        (or            ) [ 01001]
tmp             (dcmp          ) [ 00000]
and_ln924       (and           ) [ 00000]
tmp_2           (dcmp          ) [ 00000]
and_ln924_1     (and           ) [ 00000]
tmp_3           (dcmp          ) [ 00000]
and_ln924_2     (and           ) [ 00000]
or_ln924_1      (or            ) [ 00000]
xor_ln924       (xor           ) [ 00000]
and_ln924_3     (and           ) [ 00000]
or_ln924_2      (or            ) [ 00000]
xor_ln924_1     (xor           ) [ 00000]
and_ln924_4     (and           ) [ 00000]
select_ln1498   (select        ) [ 00000]
or_ln1498       (or            ) [ 00000]
select_ln1498_1 (select        ) [ 00000]
select_ln1498_2 (select        ) [ 00000]
ret_ln166       (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="input_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="64" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext_ln1116_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="p_Val2_9_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="2" slack="0"/>
<pin id="111" dir="0" index="1" bw="23" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="0" index="3" bw="6" slack="0"/>
<pin id="114" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_9/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Result_s_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="23" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="0" index="3" bw="6" slack="0"/>
<pin id="123" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_Result_10_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="2" slack="1"/>
<pin id="131" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="l_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="1" slack="0"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln893_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sub_ln894_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln894_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="lsb_index_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="7" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_4_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="31" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="0" index="3" bw="6" slack="0"/>
<pin id="167" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln897_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="31" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln897_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="sub_ln897_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="2" slack="0"/>
<pin id="185" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="lshr_ln897_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="p_Result_2_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="2" slack="1"/>
<pin id="196" dir="0" index="1" bw="2" slack="0"/>
<pin id="197" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln897_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="a_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_5_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xor_ln899_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln899_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="0"/>
<pin id="228" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_Result_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="1"/>
<pin id="234" dir="0" index="2" bw="2" slack="0"/>
<pin id="235" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="and_ln899_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln899_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="or_ln_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln908_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln1498_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="2"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="m_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="2"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln907_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="2"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_1/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln908_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="1"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="lshr_ln908_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln908_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sub_ln908_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="7" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln908_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="shl_ln908_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="m_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="0" index="2" bw="64" slack="0"/>
<pin id="309" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln911_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="m_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="64" slack="0"/>
<pin id="318" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="m_9_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="63" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="0" index="3" bw="7" slack="0"/>
<pin id="326" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_9/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="m_10_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="63" slack="0"/>
<pin id="333" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_10/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_6_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="0"/>
<pin id="337" dir="0" index="1" bw="64" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sub_ln915_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="0"/>
<pin id="345" dir="0" index="1" bw="11" slack="1"/>
<pin id="346" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln915_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="11" slack="0"/>
<pin id="351" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="select_ln915_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="11" slack="0"/>
<pin id="357" dir="0" index="2" bw="11" slack="0"/>
<pin id="358" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="12" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="11" slack="0"/>
<pin id="366" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_Result_11_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="0" index="1" bw="63" slack="0"/>
<pin id="373" dir="0" index="2" bw="12" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="0" index="4" bw="7" slack="0"/>
<pin id="376" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_11/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="bitcast_ln729_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln3_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="52" slack="0"/>
<pin id="391" dir="0" index="1" bw="64" slack="0"/>
<pin id="392" dir="0" index="2" bw="1" slack="0"/>
<pin id="393" dir="0" index="3" bw="7" slack="0"/>
<pin id="394" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln924_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln924_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="52" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_1/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="or_ln924_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="and_ln924_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="and_ln924_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="1"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924_1/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="and_ln924_2_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924_2/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="or_ln924_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924_1/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln924_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln924/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln924_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924_3/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="or_ln924_2_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924_2/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="xor_ln924_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln924_1/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="and_ln924_4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924_4/4 "/>
</bind>
</comp>

<comp id="467" class="1004" name="select_ln1498_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="1"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="3" slack="0"/>
<pin id="471" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1498/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln1498_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1498/4 "/>
</bind>
</comp>

<comp id="479" class="1004" name="select_ln1498_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="0" index="2" bw="4" slack="0"/>
<pin id="483" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1498_1/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="select_ln1498_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="3" slack="0"/>
<pin id="490" dir="0" index="2" bw="4" slack="0"/>
<pin id="491" dir="1" index="3" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1498_2/4 "/>
</bind>
</comp>

<comp id="495" class="1007" name="r_V_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="23" slack="0"/>
<pin id="497" dir="0" index="1" bw="8" slack="0"/>
<pin id="498" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="p_Val2_9_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="2" slack="1"/>
<pin id="505" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="512" class="1005" name="p_Result_s_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="1"/>
<pin id="514" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="517" class="1005" name="trunc_ln893_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="1"/>
<pin id="519" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="522" class="1005" name="sub_ln894_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="528" class="1005" name="or_ln_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="533" class="1005" name="icmp_ln908_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="538" class="1005" name="icmp_ln1498_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1498 "/>
</bind>
</comp>

<comp id="545" class="1005" name="bitcast_ln729_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="64" slack="1"/>
<pin id="547" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="552" class="1005" name="or_ln924_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln924 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="72" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="74" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="104"><net_src comp="76" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="84" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="127" pin="3"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="134" pin=2"/></net>

<net id="145"><net_src comp="134" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="134" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="146" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="22" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="146" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="176"><net_src comp="162" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="181"><net_src comp="146" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="194" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="172" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="156" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="152" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="225" pin="2"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="219" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="205" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="244" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="156" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="42" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="32" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="279"><net_src comp="44" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="272" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="275" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="46" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="269" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="310"><net_src comp="286" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="299" pin="2"/><net_sink comp="305" pin=2"/></net>

<net id="319"><net_src comp="312" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="305" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="48" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="26" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="334"><net_src comp="321" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="315" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="46" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="347"><net_src comp="54" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="359"><net_src comp="335" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="348" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="343" pin="2"/><net_sink comp="354" pin=2"/></net>

<net id="367"><net_src comp="58" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="60" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="354" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="377"><net_src comp="62" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="331" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="362" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="380"><net_src comp="64" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="381"><net_src comp="50" pin="0"/><net_sink comp="370" pin=4"/></net>

<net id="385"><net_src comp="370" pin="5"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="388"><net_src comp="382" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="395"><net_src comp="66" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="315" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="26" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="64" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="403"><net_src comp="354" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="68" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="389" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="70" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="399" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="90" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="95" pin="2"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="100" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="436"><net_src comp="417" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="18" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="422" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="432" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="422" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="18" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="427" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="455" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="472"><net_src comp="78" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="80" pin="0"/><net_sink comp="467" pin=2"/></net>

<net id="478"><net_src comp="461" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="443" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="78" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="82" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="492"><net_src comp="474" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="467" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="479" pin="3"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="4" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="105" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="495" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="502"><net_src comp="495" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="506"><net_src comp="109" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="511"><net_src comp="503" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="515"><net_src comp="118" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="520"><net_src comp="142" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="525"><net_src comp="146" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="531"><net_src comp="250" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="536"><net_src comp="258" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="541"><net_src comp="264" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="548"><net_src comp="382" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="555"><net_src comp="411" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="427" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: sin_lut<ap_fixed<8, 6, 5, 3, 0> > : input_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		p_Val2_9 : 2
		p_Result_s : 2
	State 2
		l : 1
		trunc_ln893 : 2
		sub_ln894 : 2
		trunc_ln894 : 3
		lsb_index : 3
		tmp_4 : 4
		icmp_ln897 : 5
		trunc_ln897 : 3
		sub_ln897 : 4
		lshr_ln897 : 5
		p_Result_2 : 6
		icmp_ln897_1 : 6
		a : 7
		tmp_5 : 4
		xor_ln899 : 5
		add_ln899 : 4
		p_Result_3 : 5
		and_ln899 : 5
		or_ln899 : 7
		or_ln : 7
		icmp_ln908 : 4
	State 3
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_1 : 1
		shl_ln908 : 2
		m_1 : 3
		m_2 : 4
		m_9 : 5
		m_10 : 6
		tmp_6 : 5
		add_ln915 : 1
		select_ln915 : 6
		tmp_1 : 7
		p_Result_11 : 8
		bitcast_ln729 : 9
		trunc_ln3 : 5
		icmp_ln924 : 7
		icmp_ln924_1 : 6
		or_ln924 : 8
		tmp : 10
		tmp_2 : 10
		tmp_3 : 10
	State 4
		and_ln924 : 1
		and_ln924_1 : 1
		and_ln924_2 : 1
		or_ln924_1 : 1
		xor_ln924 : 1
		and_ln924_3 : 1
		or_ln924_2 : 1
		xor_ln924_1 : 1
		and_ln924_4 : 1
		or_ln1498 : 1
		select_ln1498_1 : 1
		select_ln1498_2 : 1
		ret_ln166 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_90        |    0    |   130   |    84   |
|   dcmp   |        grp_fu_95        |    0    |   130   |    84   |
|          |        grp_fu_100       |    0    |   130   |    84   |
|----------|-------------------------|---------|---------|---------|
|          |     lsb_index_fu_156    |    0    |    0    |    39   |
|          |     add_ln899_fu_225    |    0    |    0    |    9    |
|    add   |     add_ln908_fu_275    |    0    |    0    |    39   |
|          |        m_2_fu_315       |    0    |    0    |    71   |
|          |     add_ln915_fu_348    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |     sub_ln894_fu_146    |    0    |    0    |    39   |
|    sub   |     sub_ln897_fu_182    |    0    |    0    |    9    |
|          |     sub_ln908_fu_290    |    0    |    0    |    39   |
|          |     sub_ln915_fu_343    |    0    |    0    |    18   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln897_fu_172    |    0    |    0    |    20   |
|          |   icmp_ln897_1_fu_199   |    0    |    0    |    8    |
|   icmp   |    icmp_ln908_fu_258    |    0    |    0    |    20   |
|          |    icmp_ln1498_fu_264   |    0    |    0    |    8    |
|          |    icmp_ln924_fu_399    |    0    |    0    |    13   |
|          |   icmp_ln924_1_fu_405   |    0    |    0    |    29   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |    lshr_ln897_fu_188    |    0    |    0    |    5    |
|          |    lshr_ln908_fu_280    |    0    |    0    |    92   |
|----------|-------------------------|---------|---------|---------|
|    shl   |     shl_ln908_fu_299    |    0    |    0    |    92   |
|----------|-------------------------|---------|---------|---------|
|          |        m_1_fu_305       |    0    |    0    |    63   |
|          |   select_ln915_fu_354   |    0    |    0    |    11   |
|  select  |   select_ln1498_fu_467  |    0    |    0    |    3    |
|          |  select_ln1498_1_fu_479 |    0    |    0    |    4    |
|          |  select_ln1498_2_fu_487 |    0    |    0    |    4    |
|----------|-------------------------|---------|---------|---------|
|   cttz   |         l_fu_134        |    0    |    40   |    36   |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_2_fu_194    |    0    |    0    |    2    |
|          |         a_fu_205        |    0    |    0    |    2    |
|          |     and_ln899_fu_238    |    0    |    0    |    2    |
|    and   |     and_ln924_fu_417    |    0    |    0    |    2    |
|          |    and_ln924_1_fu_422   |    0    |    0    |    2    |
|          |    and_ln924_2_fu_427   |    0    |    0    |    2    |
|          |    and_ln924_3_fu_443   |    0    |    0    |    2    |
|          |    and_ln924_4_fu_461   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     or_ln899_fu_244     |    0    |    0    |    2    |
|          |     or_ln924_fu_411     |    0    |    0    |    2    |
|    or    |    or_ln924_1_fu_432    |    0    |    0    |    2    |
|          |    or_ln924_2_fu_449    |    0    |    0    |    2    |
|          |     or_ln1498_fu_474    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|          |     xor_ln899_fu_219    |    0    |    0    |    2    |
|    xor   |     xor_ln924_fu_437    |    0    |    0    |    2    |
|          |    xor_ln924_1_fu_455   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    mul   |        r_V_fu_495       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   | input_V_read_read_fu_84 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln1116_fu_105   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     p_Val2_9_fu_109     |    0    |    0    |    0    |
|          |    p_Result_s_fu_118    |    0    |    0    |    0    |
|partselect|       tmp_4_fu_162      |    0    |    0    |    0    |
|          |        m_9_fu_321       |    0    |    0    |    0    |
|          |     trunc_ln3_fu_389    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_10_fu_127   |    0    |    0    |    0    |
|bitconcatenate|       or_ln_fu_250      |    0    |    0    |    0    |
|          |       tmp_1_fu_362      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln893_fu_142   |    0    |    0    |    0    |
|   trunc  |    trunc_ln894_fu_152   |    0    |    0    |    0    |
|          |    trunc_ln897_fu_178   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_5_fu_211      |    0    |    0    |    0    |
| bitselect|    p_Result_3_fu_231    |    0    |    0    |    0    |
|          |       tmp_6_fu_335      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |         m_fu_269        |    0    |    0    |    0    |
|          |   zext_ln907_1_fu_272   |    0    |    0    |    0    |
|   zext   |    zext_ln908_fu_286    |    0    |    0    |    0    |
|          |   zext_ln908_1_fu_295   |    0    |    0    |    0    |
|          |    zext_ln911_fu_312    |    0    |    0    |    0    |
|          |       m_10_fu_331       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  partset |    p_Result_11_fu_370   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |   430   |   973   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|bitcast_ln729_reg_545|   64   |
| icmp_ln1498_reg_538 |    1   |
|  icmp_ln908_reg_533 |    1   |
|   or_ln924_reg_552  |    1   |
|    or_ln_reg_528    |   32   |
|  p_Result_s_reg_512 |    2   |
|   p_Val2_9_reg_503  |    2   |
|  sub_ln894_reg_522  |   32   |
| trunc_ln893_reg_517 |   11   |
+---------------------+--------+
|        Total        |   146  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
|  grp_fu_90 |  p0  |   2  |  64  |   128  ||    9    |
|  grp_fu_95 |  p0  |   2  |  64  |   128  ||    9    |
| grp_fu_100 |  p0  |   2  |  64  |   128  ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   384  ||  1.809  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   430  |   973  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   146  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   576  |  1000  |
+-----------+--------+--------+--------+--------+
