// Seed: 3633969321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_26;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1[1] = id_10;
  assign id_3 = id_6 ? 1 : id_7 == 1;
  tri1 id_11 = id_7;
  module_0(
      id_8,
      id_3,
      id_10,
      id_9,
      id_8,
      id_10,
      id_11,
      id_8,
      id_11,
      id_11,
      id_11,
      id_8,
      id_6,
      id_8,
      id_8,
      id_6,
      id_11,
      id_8,
      id_5,
      id_10,
      id_11,
      id_10,
      id_11,
      id_3,
      id_6
  );
  wire id_12;
  id_13(
      .id_0(id_9),
      .id_1(id_5),
      .id_2(1),
      .id_3(id_9),
      .id_4(id_9),
      .id_5(1),
      .id_6(1'h0),
      .id_7(""),
      .id_8(id_2),
      .id_9(id_6),
      .id_10(1)
  );
  reg id_14 = 1;
  always
  fork
    id_3 = 1;
    id_14 <= 1;
  join_any
endmodule
