INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:41:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 buffer52/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 1.355ns (21.816%)  route 4.856ns (78.184%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3012, unset)         0.508     0.508    buffer52/clk
                         FDRE                                         r  buffer52/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer52/outs_reg[4]/Q
                         net (fo=3, unplaced)         0.434     1.168    buffer52/buffer52_outs[4]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.287 r  buffer52/memEndValid_i_6__0/O
                         net (fo=13, unplaced)        0.755     2.042    buffer52/outs_reg[4]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     2.085 r  buffer52/dataReg[0]_i_2__13/O
                         net (fo=2, unplaced)         0.388     2.473    control_merge5/tehb/control/dataReg_reg[0]_4
                         LUT6 (Prop_lut6_I1_O)        0.043     2.516 f  control_merge5/tehb/control/fullReg_i_8__3/O
                         net (fo=6, unplaced)         0.276     2.792    control_merge5/tehb/control/fullReg_reg_1
                         LUT2 (Prop_lut2_I0_O)        0.043     2.835 f  control_merge5/tehb/control/transmitValue_i_3__24/O
                         net (fo=4, unplaced)         0.268     3.103    buffer26/control/fullReg_i_2__19
                         LUT5 (Prop_lut5_I0_O)        0.043     3.146 r  buffer26/control/fullReg_i_6__6/O
                         net (fo=1, unplaced)         0.377     3.523    control_merge6/tehb/control/transmitValue_reg_8
                         LUT6 (Prop_lut6_I1_O)        0.043     3.566 f  control_merge6/tehb/control/fullReg_i_2__19/O
                         net (fo=20, unplaced)        0.304     3.870    fork30/control/generateBlocks[2].regblock/Memory[0][6]_i_2__1
                         LUT6 (Prop_lut6_I3_O)        0.043     3.913 f  fork30/control/generateBlocks[2].regblock/transmitValue_i_3__20/O
                         net (fo=3, unplaced)         0.240     4.153    fork27/control/generateBlocks[1].regblock/Memory_reg[0][0]
                         LUT3 (Prop_lut3_I1_O)        0.043     4.196 f  fork27/control/generateBlocks[1].regblock/Memory[0][6]_i_2__1/O
                         net (fo=4, unplaced)         0.268     4.464    buffer36/fifo/Memory_reg[0][0]_0
                         LUT2 (Prop_lut2_I1_O)        0.047     4.511 r  buffer36/fifo/stq_addr_valid_7_q_i_9/O
                         net (fo=24, unplaced)        0.308     4.819    lsq2/handshake_lsq_lsq2_core/buffer36_outs_valid
                         LUT4 (Prop_lut4_I3_O)        0.043     4.862 r  lsq2/handshake_lsq_lsq2_core/stq_addr_1_q[6]_i_4/O
                         net (fo=4, unplaced)         0.483     5.345    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_sta_dispatcher/entry_port_options_1_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     5.590 r  lsq2/handshake_lsq_lsq2_core/stq_addr_0_q_reg[6]_i_4/CO[3]
                         net (fo=1, unplaced)         0.007     5.597    lsq2/handshake_lsq_lsq2_core/stq_addr_0_q_reg[6]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.647 r  lsq2/handshake_lsq_lsq2_core/stq_addr_valid_7_q_reg_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     5.647    lsq2/handshake_lsq_lsq2_core/stq_addr_valid_7_q_reg_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.697 r  lsq2/handshake_lsq_lsq2_core/stq_addr_0_q_reg[6]_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     5.697    lsq2/handshake_lsq_lsq2_core/stq_addr_0_q_reg[6]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154     5.851 f  lsq2/handshake_lsq_lsq2_core/stq_addr_4_q_reg[6]_i_7/O[3]
                         net (fo=2, unplaced)         0.467     6.318    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_sta_dispatcher/TEMP_11_double_out_01[15]
                         LUT6 (Prop_lut6_I5_O)        0.120     6.438 r  lsq2/handshake_lsq_lsq2_core/stq_addr_7_q[6]_i_1/O
                         net (fo=7, unplaced)         0.281     6.719    lsq2/handshake_lsq_lsq2_core/stq_addr_wen_7
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=3012, unset)         0.483     9.683    lsq2/handshake_lsq_lsq2_core/clk
                         FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[0]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.455    lsq2/handshake_lsq_lsq2_core/stq_addr_7_q_reg[0]
  -------------------------------------------------------------------
                         required time                          9.455    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  2.736    




