// Seed: 2788991108
module module_0 (
    output tri id_0,
    output tri id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    output uwire id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input wand id_10,
    input supply0 id_11,
    output supply1 id_12,
    output supply0 id_13,
    input tri1 id_14,
    input wand id_15,
    input tri id_16,
    output uwire id_17,
    output supply0 id_18,
    output tri0 id_19,
    output uwire id_20,
    output tri1 id_21,
    input wand id_22,
    input tri0 id_23,
    input tri0 id_24,
    input tri0 id_25
);
  wire id_27;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    input wand id_4,
    output tri1 id_5,
    output wand id_6,
    input supply1 id_7,
    input supply0 id_8,
    output uwire id_9,
    input wor id_10,
    output uwire id_11,
    output uwire id_12,
    inout supply0 id_13,
    input uwire id_14,
    input supply0 id_15
);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_14,
      id_10,
      id_1,
      id_13,
      id_8,
      id_12,
      id_14,
      id_15,
      id_3,
      id_8,
      id_6,
      id_11,
      id_1,
      id_1,
      id_0,
      id_6,
      id_13,
      id_12,
      id_5,
      id_13,
      id_8,
      id_7,
      id_7,
      id_13
  );
  logic id_17;
endmodule
