;
;  feilipu, 2026 July
;
;  This Source Code Form is subject to the terms of the Mozilla Public
;  License, v. 2.0. If a copy of the MPL was not distributed with this
;  file, You can obtain one at http://mozilla.org/MPL/2.0/.
;
;-------------------------------------------------------------------------
; 8085: high 32 bits of 24x24 unsigned product
;-------------------------------------------------------------------------
;
; Happy-path optimised (A1/A2):
;  - open-coded 32-bit accumulate (no adc hl,bc library stub)
;  - word load of x.DE via ld hl,(de); load_x inlined into passes
;  - skip a y-byte pass when that byte is zero
;  - 24x8: product B:A:HL; multiplicand C:DE (same algorithm as Z80 core)
;  - LZ path restores mid from C (no push af during leading-zero scan)
;
; Square kernel is in f32_8085_sqr_32h_24x24.asm (m32_sqr_32h_24x24).

SECTION code_clib
SECTION code_fp_math32

PUBLIC m32_mulu_32h_24x24
PUBLIC m32_l0_mulu_32h_24x24


.m32_mulu_32h_24x24
.m32_l0_mulu_32h_24x24
    ; frame: ret, x.HL, x.DE, y.HL, y.DE
    pop bc
    push de
    push hl
    push bc
    ; sp+0 ret +2 xHL +4 xDE +6 yHL +8 yDE

    ; pass1: x * y.E >> 8
    ld de,sp+8
    ld a,(de)                   ; y.E
    or a
    jp Z,p1_zero
    ; inline load_x (CDE = x, A = y.E preserved)
    ; after push af: +0 af +2 ret +4 xHL +6 xDE
    push af
    ld de,sp+4
    ld a,(de)
    ld c,a
    ld de,sp+6
    ld hl,(de)
    ex de,hl
    pop af
    call mulu_32_24x8
    ld e,d
    ld d,c
    ld c,b
    ld b,0
    jp p1_store
.p1_zero
    ld b,0
    ld c,b
    ld d,b
    ld e,b
.p1_store
    push bc
    push de
    ; +0 accL +2 accH +4 ret +6 xHL +8 xDE +10 yHL +12 yDE

    ; pass2: x * y.D + acc >> 8
    ld de,sp+13
    ld a,(de)                   ; y.D
    or a
    jp Z,p2_zero
    ; after push af: +0 af +2 accL +4 accH +6 ret +8 xHL +10 xDE
    push af
    ld de,sp+8
    ld a,(de)
    ld c,a
    ld de,sp+10
    ld hl,(de)
    ex de,hl
    pop af
    call mulu_32_24x8
    pop hl                      ; accL
    add hl,de
    ex de,hl
    pop hl                      ; accH
    jp NC,p2_nc
    inc hl
.p2_nc
    add hl,bc
    ld e,d
    ld d,l
    ld c,h
    ld b,0
    jp p2_store
.p2_zero
    pop de                      ; accL
    pop bc                      ; accH
    ld e,d
    ld d,c
    ld c,b
    ld b,0
.p2_store
    push bc
    push de

    ; pass3: x * y.L + acc
    ld de,sp+10
    ld a,(de)                   ; y.L
    or a
    jp Z,p3_zero
    ; after push af: +0 af +2 accL +4 accH +6 ret +8 xHL +10 xDE
    push af
    ld de,sp+8
    ld a,(de)
    ld c,a
    ld de,sp+10
    ld hl,(de)
    ex de,hl
    pop af
    call mulu_32_24x8
    pop hl
    add hl,de
    ex de,hl
    pop hl
    jp NC,p3_nc
    inc hl
.p3_nc
    add hl,bc
    jp p3_done
.p3_zero
    pop de
    pop hl
.p3_done

    ; DEHL=product, cret under x/y.  BC ← cret; both DE and HL live so a
    ; bulk SP adjust needs a free pair for the pointer — BC holds cret,
    ; stack-parking both halves costs more than 4× pop af (40c).
    pop bc                      ; ret
    pop af                      ; xHL
    pop af                      ; xDE
    pop af                      ; yHL
    pop af                      ; yDE
    push bc
    ret


;------------------------------------------------------------------------------
; CDE * A -> BCDE  (24x8 -> 32)
; product B:A:HL, multiplicand C:DE, multiplier bits dual-use in B
;------------------------------------------------------------------------------
.mulu_32_24x8
    or a
    jp Z,m24_zero

    ld b,a                      ; B = multiplier
    ld hl,de                    ; HL = xl (product low init)

    ; leading-zero scan on multiplier; product mid restored from C at entry
    ld a,b
    add a,a
    ld b,a
    jp C,lz1
    ld a,b
    add a,a
    ld b,a
    jp C,lz2
    ld a,b
    add a,a
    ld b,a
    jp C,lz3
    ld a,b
    add a,a
    ld b,a
    jp C,lz4
    ld a,b
    add a,a
    ld b,a
    jp C,lz5
    ld a,b
    add a,a
    ld b,a
    jp C,lz6
    ld a,b
    add a,a
    ld b,a
    jp C,lz7
    ld a,b
    add a,a
    ld b,a
    ld a,c
    jp m18

.lz1
    ld a,c
    jp m11
.lz2
    ld a,c
    jp m12
.lz3
    ld a,c
    jp m13
.lz4
    ld a,c
    jp m14
.lz5
    ld a,c
    jp m15
.lz6
    ld a,c
    jp m16
.lz7
    ld a,c
    jp m17

.m24_zero
    ld b,0
    ld c,b
    ld d,b
    ld e,b
    ret

.m11
    add hl,hl
    rla
    push af
    ld a,b
    rla
    ld b,a
    jp NC,m11s
    pop af
    add hl,de
    adc a,c
    jp NC,m12
    inc b
    jp m12
.m11s
    pop af
.m12
    add hl,hl
    rla
    push af
    ld a,b
    rla
    ld b,a
    jp NC,m12s
    pop af
    add hl,de
    adc a,c
    jp NC,m13
    inc b
    jp m13
.m12s
    pop af
.m13
    add hl,hl
    rla
    push af
    ld a,b
    rla
    ld b,a
    jp NC,m13s
    pop af
    add hl,de
    adc a,c
    jp NC,m14
    inc b
    jp m14
.m13s
    pop af
.m14
    add hl,hl
    rla
    push af
    ld a,b
    rla
    ld b,a
    jp NC,m14s
    pop af
    add hl,de
    adc a,c
    jp NC,m15
    inc b
    jp m15
.m14s
    pop af
.m15
    add hl,hl
    rla
    push af
    ld a,b
    rla
    ld b,a
    jp NC,m15s
    pop af
    add hl,de
    adc a,c
    jp NC,m16
    inc b
    jp m16
.m15s
    pop af
.m16
    add hl,hl
    rla
    push af
    ld a,b
    rla
    ld b,a
    jp NC,m16s
    pop af
    add hl,de
    adc a,c
    jp NC,m17
    inc b
    jp m17
.m16s
    pop af
.m17
    add hl,hl
    rla
    push af
    ld a,b
    rla
    ld b,a
    jp NC,m17s
    pop af
    add hl,de
    adc a,c
    jp NC,m18
    inc b
    jp m18
.m17s
    pop af
.m18
    ld c,a
    ex de,hl
    ret
