--------------- Build Started: 04/08/2016 01:38:46 Project: MagLev_Salida_Controlador, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Rolando\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "G:\Documentos\PSoC Creator\VoltageDisplay_DelSigADC\MagLev_Salida_Controlador.cydsn\MagLev_Salida_Controlador.cyprj" -d CY8C5868AXI-LP035 -s "G:\Documentos\PSoC Creator\VoltageDisplay_DelSigADC\MagLev_Salida_Controlador.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Error: mpr.M0014: Resource limit: Maximum number of Delta-Sigma ADC exceeded (max=1, needed=2). (App=cydsfit)
Dependency Generation ...
Clean Temporary Files ...
Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)
--------------- Build Failed: 04/08/2016 01:39:09 ---------------
