OpenROAD v2.0-21872-gd51df1dea5 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 24 thread(s).
source /home/h3sun/720-noc-project/OpenROAD-flow-scripts/flow/platforms/asap7/liberty_suppressions.tcl
suppress_message STA 1212
detailed_route -output_drc ./reports/asap7/jjz-credit-t-switch-top/base/5_route_drc.rpt -output_maze ./results/asap7/jjz-credit-t-switch-top/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     21
Number of macros:     212
Number of vias:       14
Number of viarulegen: 11

[INFO DRT-0150] Reading design.

Design:                   credit_t_switch_wrap
Die area:                 ( 0 0 ) ( 116304 116304 )
Number of track patterns: 32
Number of DEF vias:       0
Number of components:     42804
Number of terminals:      125
Number of snets:          2
Number of nets:           41069

[INFO DRT-0167] List of default vias:
  Layer V2
    default via: VIA23
  Layer V3
    default via: VIA34
  Layer V4
    default via: VIA45
  Layer V5
    default via: VIA56
  Layer V6
    default via: VIA67
  Layer V7
    default via: VIA78
  Layer V8
    default via: VIA89
  Layer V9
    default via: VIA9Pad
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 246.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete Active.
[INFO DRT-0024]   Complete V0.
[INFO DRT-0024]   Complete M1.
[INFO DRT-0024]   Complete V1.
[INFO DRT-0024]   Complete M2.
[INFO DRT-0024]   Complete V2.
[INFO DRT-0024]   Complete M3.
[INFO DRT-0024]   Complete V3.
[INFO DRT-0024]   Complete M4.
[INFO DRT-0024]   Complete V4.
[INFO DRT-0024]   Complete M5.
[INFO DRT-0024]   Complete V5.
[INFO DRT-0024]   Complete M6.
[INFO DRT-0024]   Complete V6.
[INFO DRT-0024]   Complete M7.
[INFO DRT-0024]   Complete V7.
[INFO DRT-0024]   Complete M8.
[INFO DRT-0024]   Complete V8.
[INFO DRT-0024]   Complete M9.
[INFO DRT-0024]   Complete V9.
[INFO DRT-0024]   Complete Pad.
[INFO DRT-0033] Active shape region query size = 0.
[INFO DRT-0033] V0 shape region query size = 0.
[INFO DRT-0033] M1 shape region query size = 760234.
[INFO DRT-0033] V1 shape region query size = 1361845.
[INFO DRT-0033] M2 shape region query size = 31296.
[INFO DRT-0033] V2 shape region query size = 26208.
[INFO DRT-0033] M3 shape region query size = 26208.
[INFO DRT-0033] V3 shape region query size = 17472.
[INFO DRT-0033] M4 shape region query size = 17560.
[INFO DRT-0033] V4 shape region query size = 17472.
[INFO DRT-0033] M5 shape region query size = 9697.
[INFO DRT-0033] V5 shape region query size = 1764.
[INFO DRT-0033] M6 shape region query size = 924.
[INFO DRT-0033] V6 shape region query size = 0.
[INFO DRT-0033] M7 shape region query size = 0.
[INFO DRT-0033] V7 shape region query size = 0.
[INFO DRT-0033] M8 shape region query size = 0.
[INFO DRT-0033] V8 shape region query size = 0.
[INFO DRT-0033] M9 shape region query size = 0.
[INFO DRT-0033] V9 shape region query size = 0.
[INFO DRT-0033] Pad shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1407 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 246 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0082]   Complete 20000 groups.
[INFO DRT-0084]   Complete 25177 groups.
#scanned instances     = 42804
#unique  instances     = 246
#stdCellGenAp          = 7398
#stdCellValidPlanarAp  = 52
#stdCellValidViaAp     = 6199
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 134244
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:10:06, elapsed time = 00:00:29, memory = 642.37 (MB), peak = 658.45 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

[INFO DRT-0157] Number of guides:     360160

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 215 STEP 540 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 215 STEP 540 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0026]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete Active.
[INFO DRT-0028]   Complete V0.
[INFO DRT-0028]   Complete M1.
[INFO DRT-0028]   Complete V1.
[INFO DRT-0028]   Complete M2.
[INFO DRT-0028]   Complete V2.
[INFO DRT-0028]   Complete M3.
[INFO DRT-0028]   Complete V3.
[INFO DRT-0028]   Complete M4.
[INFO DRT-0028]   Complete V4.
[INFO DRT-0028]   Complete M5.
[INFO DRT-0028]   Complete V5.
[INFO DRT-0028]   Complete M6.
[INFO DRT-0028]   Complete V6.
[INFO DRT-0028]   Complete M7.
[INFO DRT-0028]   Complete V7.
[INFO DRT-0028]   Complete M8.
[INFO DRT-0028]   Complete V8.
[INFO DRT-0028]   Complete M9.
[INFO DRT-0028]   Complete V9.
[INFO DRT-0028]   Complete Pad.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete Active (guide).
[INFO DRT-0035]   Complete V0 (guide).
[INFO DRT-0035]   Complete M1 (guide).
[INFO DRT-0035]   Complete V1 (guide).
[INFO DRT-0035]   Complete M2 (guide).
[INFO DRT-0035]   Complete V2 (guide).
[INFO DRT-0035]   Complete M3 (guide).
[INFO DRT-0035]   Complete V3 (guide).
[INFO DRT-0035]   Complete M4 (guide).
[INFO DRT-0035]   Complete V4 (guide).
[INFO DRT-0035]   Complete M5 (guide).
[INFO DRT-0035]   Complete V5 (guide).
[INFO DRT-0035]   Complete M6 (guide).
[INFO DRT-0035]   Complete V6 (guide).
[INFO DRT-0035]   Complete M7 (guide).
[INFO DRT-0035]   Complete V7 (guide).
[INFO DRT-0035]   Complete M8 (guide).
[INFO DRT-0035]   Complete V8 (guide).
[INFO DRT-0035]   Complete M9 (guide).
[INFO DRT-0035]   Complete V9 (guide).
[INFO DRT-0035]   Complete Pad (guide).
[INFO DRT-0036] Active guide region query size = 0.
[INFO DRT-0036] V0 guide region query size = 0.
[INFO DRT-0036] M1 guide region query size = 122903.
[INFO DRT-0036] V1 guide region query size = 0.
[INFO DRT-0036] M2 guide region query size = 112654.
[INFO DRT-0036] V2 guide region query size = 0.
[INFO DRT-0036] M3 guide region query size = 61984.
[INFO DRT-0036] V3 guide region query size = 0.
[INFO DRT-0036] M4 guide region query size = 6727.
[INFO DRT-0036] V4 guide region query size = 0.
[INFO DRT-0036] M5 guide region query size = 1451.
[INFO DRT-0036] V5 guide region query size = 0.
[INFO DRT-0036] M6 guide region query size = 226.
[INFO DRT-0036] V6 guide region query size = 0.
[INFO DRT-0036] M7 guide region query size = 74.
[INFO DRT-0036] V7 guide region query size = 0.
[INFO DRT-0036] M8 guide region query size = 0.
[INFO DRT-0036] V8 guide region query size = 0.
[INFO DRT-0036] M9 guide region query size = 0.
[INFO DRT-0036] V9 guide region query size = 0.
[INFO DRT-0036] Pad guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 758.05 (MB), peak = 758.05 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 186412 vertical wires in 5 frboxes and 119607 horizontal wires in 5 frboxes.
[INFO DRT-0186] Done with 22169 vertical wires in 5 frboxes and 31720 horizontal wires in 5 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:03, memory = 1683.68 (MB), peak = 1683.68 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1683.68 (MB), peak = 1683.68 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 4489.98 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:08, memory = 5887.52 (MB).
    Completing 30% with 2117 violations.
    elapsed time = 00:00:12, memory = 6295.88 (MB).
    Completing 40% with 2117 violations.
    elapsed time = 00:00:18, memory = 6318.52 (MB).
    Completing 50% with 2117 violations.
    elapsed time = 00:00:22, memory = 6133.07 (MB).
    Completing 60% with 3865 violations.
    elapsed time = 00:00:28, memory = 7094.40 (MB).
    Completing 70% with 3865 violations.
    elapsed time = 00:00:35, memory = 7363.16 (MB).
    Completing 80% with 5725 violations.
    elapsed time = 00:00:41, memory = 7748.18 (MB).
    Completing 90% with 5725 violations.
    elapsed time = 00:00:48, memory = 7847.26 (MB).
    Completing 100% with 7022 violations.
    elapsed time = 00:00:54, memory = 6123.86 (MB).
[INFO DRT-0199]   Number of violations = 8946.
Viol/Layer          M1     M2     V2     M3     V3     M4     V4     M5     V5     M6
CutSpcTbl            0      0      0      0     38      0     63      0      1      0
EOL                  0    662      0     64      0     28      0      0      0      0
Metal Spacing      413    143      0    506      0     22      0      7      0      2
Recheck              1   1253      0    534      0     95      0     38      0      3
Short                0    553     10    172     11     28     30    125      2      8
eolKeepOut           0   3693      0    218      0    202      0     21      0      0
[INFO DRT-0267] cpu time = 00:16:05, elapsed time = 00:00:55, memory = 6363.54 (MB), peak = 8161.54 (MB)
Total wire length = 217548 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 61249 um.
Total wire length on LAYER M3 = 99708 um.
Total wire length on LAYER M4 = 43238 um.
Total wire length on LAYER M5 = 11181 um.
Total wire length on LAYER M6 = 1422 um.
Total wire length on LAYER M7 = 748 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 413890.
Up-via summary (total 413890):

-----------------
 Active         0
     M1    134198
     M2    232936
     M3     40999
     M4      5141
     M5       424
     M6       192
     M7         0
     M8         0
     M9         0
-----------------
       413890


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 8946 violations.
    elapsed time = 00:00:04, memory = 8691.12 (MB).
    Completing 20% with 8946 violations.
    elapsed time = 00:00:10, memory = 8361.02 (MB).
    Completing 30% with 6614 violations.
    elapsed time = 00:00:15, memory = 8662.39 (MB).
    Completing 40% with 6614 violations.
    elapsed time = 00:00:21, memory = 8623.05 (MB).
    Completing 50% with 6614 violations.
    elapsed time = 00:00:26, memory = 7871.84 (MB).
    Completing 60% with 4649 violations.
    elapsed time = 00:00:32, memory = 8765.27 (MB).
    Completing 70% with 4649 violations.
    elapsed time = 00:00:38, memory = 8827.07 (MB).
    Completing 80% with 2749 violations.
    elapsed time = 00:00:43, memory = 8682.38 (MB).
    Completing 90% with 2749 violations.
    elapsed time = 00:00:49, memory = 8943.02 (MB).
    Completing 100% with 1002 violations.
    elapsed time = 00:00:55, memory = 6733.28 (MB).
[INFO DRT-0199]   Number of violations = 1002.
Viol/Layer          M1     M2     M3     V3     M4     V4     M5
CutSpcTbl            0      0      0     14      0      6      0
EOL                  0    108      8      0      4      0      1
Metal Spacing      101     12    196      0      2      0      1
Short                0     33     40      0      1      0      1
eolKeepOut           0    426     33      0     12      0      3
[INFO DRT-0267] cpu time = 00:16:14, elapsed time = 00:00:56, memory = 6745.28 (MB), peak = 9145.23 (MB)
Total wire length = 216625 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 59448 um.
Total wire length on LAYER M3 = 99019 um.
Total wire length on LAYER M4 = 44643 um.
Total wire length on LAYER M5 = 11309 um.
Total wire length on LAYER M6 = 1460 um.
Total wire length on LAYER M7 = 744 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 406472.
Up-via summary (total 406472):

-----------------
 Active         0
     M1    134191
     M2    224995
     M3     41164
     M4      5470
     M5       473
     M6       179
     M7         0
     M8         0
     M9         0
-----------------
       406472


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1002 violations.
    elapsed time = 00:00:01, memory = 9062.62 (MB).
    Completing 20% with 1002 violations.
    elapsed time = 00:00:05, memory = 8989.68 (MB).
    Completing 30% with 908 violations.
    elapsed time = 00:00:07, memory = 6745.23 (MB).
    Completing 40% with 908 violations.
    elapsed time = 00:00:10, memory = 9022.08 (MB).
    Completing 50% with 908 violations.
    elapsed time = 00:00:13, memory = 6745.57 (MB).
    Completing 60% with 791 violations.
    elapsed time = 00:00:16, memory = 9107.27 (MB).
    Completing 70% with 791 violations.
    elapsed time = 00:00:19, memory = 8994.41 (MB).
    Completing 80% with 716 violations.
    elapsed time = 00:00:21, memory = 6745.59 (MB).
    Completing 90% with 716 violations.
    elapsed time = 00:00:25, memory = 8987.04 (MB).
    Completing 100% with 602 violations.
    elapsed time = 00:00:28, memory = 6745.68 (MB).
[INFO DRT-0199]   Number of violations = 602.
Viol/Layer          M1     M2     M3     V3     M4     V4
CutSpcTbl            0      0      0      7      0      6
EOL                  0     57      5      0      4      0
Metal Spacing       66      9    111      0      1      0
Short                0     12     25      0      1      0
eolKeepOut           0    267     16      0     15      0
[INFO DRT-0267] cpu time = 00:07:57, elapsed time = 00:00:29, memory = 6754.68 (MB), peak = 9203.53 (MB)
Total wire length = 216532 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 59259 um.
Total wire length on LAYER M3 = 98974 um.
Total wire length on LAYER M4 = 44760 um.
Total wire length on LAYER M5 = 11325 um.
Total wire length on LAYER M6 = 1467 um.
Total wire length on LAYER M7 = 744 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 406602.
Up-via summary (total 406602):

-----------------
 Active         0
     M1    134192
     M2    225123
     M3     41013
     M4      5607
     M5       481
     M6       186
     M7         0
     M8         0
     M9         0
-----------------
       406602


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 602 violations.
    elapsed time = 00:00:00, memory = 9003.55 (MB).
    Completing 20% with 602 violations.
    elapsed time = 00:00:01, memory = 8838.90 (MB).
    Completing 30% with 365 violations.
    elapsed time = 00:00:03, memory = 6753.79 (MB).
    Completing 40% with 365 violations.
    elapsed time = 00:00:04, memory = 9052.94 (MB).
    Completing 50% with 365 violations.
    elapsed time = 00:00:04, memory = 8214.30 (MB).
    Completing 60% with 247 violations.
    elapsed time = 00:00:06, memory = 6767.92 (MB).
    Completing 70% with 247 violations.
    elapsed time = 00:00:07, memory = 8931.59 (MB).
    Completing 80% with 115 violations.
    elapsed time = 00:00:08, memory = 6754.51 (MB).
    Completing 90% with 115 violations.
    elapsed time = 00:00:09, memory = 8979.39 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:10, memory = 6754.62 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer          M1     M2     M3
EOL                  0      2      0
Metal Spacing        2      0      3
Short                0      1      1
eolKeepOut           0      6      0
[INFO DRT-0267] cpu time = 00:02:21, elapsed time = 00:00:10, memory = 6754.62 (MB), peak = 9203.53 (MB)
Total wire length = 216551 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 58962 um.
Total wire length on LAYER M3 = 98905 um.
Total wire length on LAYER M4 = 45044 um.
Total wire length on LAYER M5 = 11405 um.
Total wire length on LAYER M6 = 1488 um.
Total wire length on LAYER M7 = 745 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 406806.
Up-via summary (total 406806):

-----------------
 Active         0
     M1    134192
     M2    224596
     M3     41571
     M4      5752
     M5       507
     M6       188
     M7         0
     M8         0
     M9         0
-----------------
       406806


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 6754.62 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 6754.62 (MB).
    Completing 30% with 13 violations.
    elapsed time = 00:00:00, memory = 6754.44 (MB).
    Completing 40% with 13 violations.
    elapsed time = 00:00:00, memory = 6754.44 (MB).
    Completing 50% with 13 violations.
    elapsed time = 00:00:00, memory = 6754.44 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:01, memory = 6754.23 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:01, memory = 6754.23 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:02, memory = 6753.91 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 6753.91 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:02, memory = 6753.91 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer          M3
Metal Spacing        1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 6753.91 (MB), peak = 9203.53 (MB)
Total wire length = 216551 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 58955 um.
Total wire length on LAYER M3 = 98903 um.
Total wire length on LAYER M4 = 45046 um.
Total wire length on LAYER M5 = 11408 um.
Total wire length on LAYER M6 = 1490 um.
Total wire length on LAYER M7 = 745 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 406812.
Up-via summary (total 406812):

-----------------
 Active         0
     M1    134192
     M2    224580
     M3     41585
     M4      5756
     M5       511
     M6       188
     M7         0
     M8         0
     M9         0
-----------------
       406812


[INFO DRT-0195] Start 5th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 9074.13 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 8843.95 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 9105.84 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 9020.91 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 9090.80 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 8657.72 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 8210.38 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:01, memory = 7764.83 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:02, memory = 7203.96 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:02, memory = 6754.44 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:42, elapsed time = 00:00:02, memory = 6754.81 (MB), peak = 9338.05 (MB)
Total wire length = 216552 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 58955 um.
Total wire length on LAYER M3 = 98904 um.
Total wire length on LAYER M4 = 45047 um.
Total wire length on LAYER M5 = 11409 um.
Total wire length on LAYER M6 = 1490 um.
Total wire length on LAYER M7 = 745 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 406812.
Up-via summary (total 406812):

-----------------
 Active         0
     M1    134192
     M2    224575
     M3     41588
     M4      5758
     M5       511
     M6       188
     M7         0
     M8         0
     M9         0
-----------------
       406812


[INFO DRT-0198] Complete detail routing.
Total wire length = 216552 um.
Total wire length on LAYER M1 = 0 um.
Total wire length on LAYER M2 = 58955 um.
Total wire length on LAYER M3 = 98904 um.
Total wire length on LAYER M4 = 45047 um.
Total wire length on LAYER M5 = 11409 um.
Total wire length on LAYER M6 = 1490 um.
Total wire length on LAYER M7 = 745 um.
Total wire length on LAYER M8 = 0 um.
Total wire length on LAYER M9 = 0 um.
Total wire length on LAYER Pad = 0 um.
Total number of vias = 406812.
Up-via summary (total 406812):

-----------------
 Active         0
     M1    134192
     M2    224575
     M3     41588
     M4      5758
     M5       511
     M6       188
     M7         0
     M8         0
     M9         0
-----------------
       406812


[INFO DRT-0267] cpu time = 00:43:27, elapsed time = 00:02:37, memory = 6754.81 (MB), peak = 9338.05 (MB)

[INFO DRT-0180] Post processing.
Took 193 seconds: detailed_route -output_drc ./reports/asap7/jjz-credit-t-switch-top/base/5_route_drc.rpt -output_maze ./results/asap7/jjz-credit-t-switch-top/base/maze.log -bottom_routing_layer M2 -top_routing_layer M7 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 3:18.84[h:]min:sec. CPU time: user 3139.81 sys 142.84 (1650%). Peak memory: 9562160KB.
