Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/lcd_all_colorbar/qsys/hardware/ --output-directory=D:/lcd_all_colorbar/qsys/hardware/ --report-file=bsf:D:/lcd_all_colorbar/qsys/hardware/qsys.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/lcd_all_colorbar/qsys/hardware/qsys.qsys
Progress: Loading hardware/qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.1]
Progress: Parameterizing module epcs_flash
Progress: Adding pio_mlcd_cs_n [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_mlcd_cs_n
Progress: Adding pio_mlcd_wr_n [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_mlcd_wr_n
Progress: Adding pio_mlcd_rd_n [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_mlcd_rd_n
Progress: Adding pio_mlcd_rst_n [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_mlcd_rst_n
Progress: Adding pio_mlcd_rs [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_mlcd_rs
Progress: Adding pio_mlcd_bl [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_mlcd_bl
Progress: Adding pio_lcd_data_in [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_lcd_data_in
Progress: Adding pio_lcd_data_out [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_lcd_data_out
Progress: Adding pio_lcd_data_dir [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_lcd_data_dir
Progress: Adding pio_lcd_init_done [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_lcd_init_done
Progress: Adding pio_lcd_id [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_lcd_id
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design.
Info: qsys.pio_lcd_data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/lcd_all_colorbar/qsys/hardware/ --output-directory=D:/lcd_all_colorbar/qsys/hardware/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/lcd_all_colorbar/qsys/hardware/qsys.html --report-file=sopcinfo:D:/lcd_all_colorbar/qsys/hardware/qsys.sopcinfo --report-file=cmp:D:/lcd_all_colorbar/qsys/hardware/qsys.cmp --report-file=qip:D:/lcd_all_colorbar/qsys/hardware/synthesis/qsys.qip --report-file=svd --report-file=regmap:D:/lcd_all_colorbar/qsys/hardware/synthesis/qsys.regmap --report-file=debuginfo:D:/lcd_all_colorbar/qsys/hardware/synthesis/qsys.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=D:/lcd_all_colorbar/qsys/hardware/qsys.qsys --language=VERILOG
Progress: Loading hardware/qsys.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.1]
Progress: Parameterizing module clk
Progress: Adding nios2_qsys [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding jtag_uart [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart
Progress: Adding epcs_flash [altera_avalon_epcs_flash_controller 13.1]
Progress: Parameterizing module epcs_flash
Progress: Adding pio_mlcd_cs_n [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_mlcd_cs_n
Progress: Adding pio_mlcd_wr_n [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_mlcd_wr_n
Progress: Adding pio_mlcd_rd_n [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_mlcd_rd_n
Progress: Adding pio_mlcd_rst_n [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_mlcd_rst_n
Progress: Adding pio_mlcd_rs [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_mlcd_rs
Progress: Adding pio_mlcd_bl [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_mlcd_bl
Progress: Adding pio_lcd_data_in [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_lcd_data_in
Progress: Adding pio_lcd_data_out [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_lcd_data_out
Progress: Adding pio_lcd_data_dir [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_lcd_data_dir
Progress: Adding pio_lcd_init_done [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_lcd_init_done
Progress: Adding pio_lcd_id [altera_avalon_pio 13.1]
Progress: Parameterizing module pio_lcd_id
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.1]
Progress: Parameterizing module sdram
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys.epcs_flash: Dedicated AS interface is not supported, signals are exported to top level design.
Info: qsys.pio_lcd_data_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys: Generating qsys "qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 17 modules, 69 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 17 modules, 67 connections
Info: merlin_translator_transform: After transform: 35 modules, 139 connections
Info: merlin_domain_transform: After transform: 71 modules, 382 connections
Info: merlin_router_transform: After transform: 89 modules, 454 connections
Info: merlin_traffic_limiter_transform: After transform: 91 modules, 464 connections
Info: merlin_burst_transform: After transform: 92 modules, 468 connections
Info: merlin_network_to_switch_transform: After transform: 127 modules, 560 connections
Info: merlin_width_transform: After transform: 129 modules, 568 connections
Info: limiter_update_transform: After transform: 129 modules, 570 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 131 modules, 700 connections
Info: merlin_hierarchy_transform: After transform: 18 modules, 71 connections
Info: merlin_mm_transform: After transform: 18 modules, 71 connections
Info: merlin_interrupt_mapper_transform: After transform: 19 modules, 75 connections
Info: reset_adaptation_transform: After transform: 21 modules, 77 connections
Warning: qsys: "No matching role found for epcs_flash:epcs_control_port:endofpacket (endofpacket)"
Warning: qsys: "No matching role found for epcs_flash:epcs_control_port:dataavailable (dataavailable)"
Warning: qsys: "No matching role found for epcs_flash:epcs_control_port:readyfordata (readyfordata)"
Info: nios2_qsys: Starting RTL generation for module 'qsys_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec D:/program/quartus/quartus/bin/eperlcmd.exe -I D:/program/quartus/quartus/bin/perl/lib -I D:/program/quartus/quartus/sopc_builder/bin/europa -I D:/program/quartus/quartus/sopc_builder/bin/perl_lib -I D:/program/quartus/quartus/sopc_builder/bin -I D:/program/quartus/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I D:/program/quartus/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I D:/program/quartus/quartus/../ip/altera/nios2_ip/altera_nios2 -I D:/program/quartus/quartus/../ip/altera/nios2_ip/altera_nios2 -- D:/program/quartus/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_nios2_qsys --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0001_nios2_qsys_gen/ --quartus_dir=D:/program/quartus/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0001_nios2_qsys_gen//qsys_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys: # 2018.12.04 10:50:34 (*) Starting Nios II generation
Info: nios2_qsys: # 2018.12.04 10:50:34 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2018.12.04 10:50:36 (*)   Plaintext license not found.
Info: nios2_qsys: # 2018.12.04 10:50:36 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2018.12.04 10:50:37 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_qsys: # 2018.12.04 10:50:37 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2018.12.04 10:50:37 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2018.12.04 10:50:37 (*)     Testbench
Info: nios2_qsys: # 2018.12.04 10:50:37 (*)     Instruction decoding
Info: nios2_qsys: # 2018.12.04 10:50:37 (*)       Instruction fields
Info: nios2_qsys: # 2018.12.04 10:50:37 (*)       Instruction decodes
Info: nios2_qsys: # 2018.12.04 10:50:38 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2018.12.04 10:50:38 (*)       Instruction controls
Info: nios2_qsys: # 2018.12.04 10:50:38 (*)     Pipeline frontend
Info: nios2_qsys: # 2018.12.04 10:50:38 (*)     Pipeline backend
Info: nios2_qsys: # 2018.12.04 10:50:40 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2018.12.04 10:50:42 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2018.12.04 10:50:43 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'qsys_nios2_qsys'
Info: nios2_qsys: "qsys" instantiated altera_nios2_qsys "nios2_qsys"
Info: sysid_qsys: "qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: jtag_uart: Starting RTL generation for module 'qsys_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/program/quartus/quartus/bin/perl/bin/perl.exe -I D:/program/quartus/quartus/bin/perl/lib -I D:/program/quartus/quartus/sopc_builder/bin/europa -I D:/program/quartus/quartus/sopc_builder/bin/perl_lib -I D:/program/quartus/quartus/sopc_builder/bin -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_jtag_uart --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0003_jtag_uart_gen/ --quartus_dir=D:/program/quartus/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0003_jtag_uart_gen//qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'qsys_jtag_uart'
Info: jtag_uart: "qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: epcs_flash: Starting RTL generation for module 'qsys_epcs_flash'
Info: epcs_flash:   Generation command is [exec D:/program/quartus/quartus/bin/perl/bin/perl.exe -I D:/program/quartus/quartus/bin/perl/lib -I D:/program/quartus/quartus/sopc_builder/bin/europa -I D:/program/quartus/quartus/sopc_builder/bin/perl_lib -I D:/program/quartus/quartus/sopc_builder/bin -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller -- D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_epcs_flash_controller/generate_rtl.pl --name=qsys_epcs_flash --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0004_epcs_flash_gen/ --quartus_dir=D:/program/quartus/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0004_epcs_flash_gen//qsys_epcs_flash_component_configuration.pl  --do_build_sim=0  ]
Info: epcs_flash: Done RTL generation for module 'qsys_epcs_flash'
Info: epcs_flash: "qsys" instantiated altera_avalon_epcs_flash_controller "epcs_flash"
Info: pio_mlcd_cs_n: Starting RTL generation for module 'qsys_pio_mlcd_cs_n'
Info: pio_mlcd_cs_n:   Generation command is [exec D:/program/quartus/quartus/bin/perl/bin/perl.exe -I D:/program/quartus/quartus/bin/perl/lib -I D:/program/quartus/quartus/sopc_builder/bin/europa -I D:/program/quartus/quartus/sopc_builder/bin/perl_lib -I D:/program/quartus/quartus/sopc_builder/bin -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_mlcd_cs_n --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0005_pio_mlcd_cs_n_gen/ --quartus_dir=D:/program/quartus/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0005_pio_mlcd_cs_n_gen//qsys_pio_mlcd_cs_n_component_configuration.pl  --do_build_sim=0  ]
Info: pio_mlcd_cs_n: Done RTL generation for module 'qsys_pio_mlcd_cs_n'
Info: pio_mlcd_cs_n: "qsys" instantiated altera_avalon_pio "pio_mlcd_cs_n"
Info: pio_lcd_data_in: Starting RTL generation for module 'qsys_pio_lcd_data_in'
Info: pio_lcd_data_in:   Generation command is [exec D:/program/quartus/quartus/bin/perl/bin/perl.exe -I D:/program/quartus/quartus/bin/perl/lib -I D:/program/quartus/quartus/sopc_builder/bin/europa -I D:/program/quartus/quartus/sopc_builder/bin/perl_lib -I D:/program/quartus/quartus/sopc_builder/bin -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_lcd_data_in --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0006_pio_lcd_data_in_gen/ --quartus_dir=D:/program/quartus/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0006_pio_lcd_data_in_gen//qsys_pio_lcd_data_in_component_configuration.pl  --do_build_sim=0  ]
Info: pio_lcd_data_in: Done RTL generation for module 'qsys_pio_lcd_data_in'
Info: pio_lcd_data_in: "qsys" instantiated altera_avalon_pio "pio_lcd_data_in"
Info: pio_lcd_data_out: Starting RTL generation for module 'qsys_pio_lcd_data_out'
Info: pio_lcd_data_out:   Generation command is [exec D:/program/quartus/quartus/bin/perl/bin/perl.exe -I D:/program/quartus/quartus/bin/perl/lib -I D:/program/quartus/quartus/sopc_builder/bin/europa -I D:/program/quartus/quartus/sopc_builder/bin/perl_lib -I D:/program/quartus/quartus/sopc_builder/bin -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_pio_lcd_data_out --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0007_pio_lcd_data_out_gen/ --quartus_dir=D:/program/quartus/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0007_pio_lcd_data_out_gen//qsys_pio_lcd_data_out_component_configuration.pl  --do_build_sim=0  ]
Info: pio_lcd_data_out: Done RTL generation for module 'qsys_pio_lcd_data_out'
Info: pio_lcd_data_out: "qsys" instantiated altera_avalon_pio "pio_lcd_data_out"
Info: sdram: Starting RTL generation for module 'qsys_sdram'
Info: sdram:   Generation command is [exec D:/program/quartus/quartus/bin/perl/bin/perl.exe -I D:/program/quartus/quartus/bin/perl/lib -I D:/program/quartus/quartus/sopc_builder/bin/europa -I D:/program/quartus/quartus/sopc_builder/bin/perl_lib -I D:/program/quartus/quartus/sopc_builder/bin -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/common -I D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- D:/program/quartus/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=qsys_sdram --dir=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0008_sdram_gen/ --quartus_dir=D:/program/quartus/quartus --verilog --config=C:/Users/ADMINI~1/AppData/Local/Temp/alt7869_6624658072663418647.dir/0008_sdram_gen//qsys_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'qsys_sdram'
Info: sdram: "qsys" instantiated altera_avalon_new_sdram_controller "sdram"
Info: pipeline_bridge_swap_transform: After transform: 114 modules, 393 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 114 modules, 393 connections
Info: mm_interconnect_0: "qsys" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "qsys" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "qsys" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_instruction_master_translator"
Info: nios2_qsys_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_jtag_debug_module_translator"
Info: nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "mm_interconnect_0" instantiated altera_merlin_router "id_router_003"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file D:/lcd_all_colorbar/qsys/hardware/synthesis/submodules/altera_avalon_sc_fifo.v
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file D:/lcd_all_colorbar/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/lcd_all_colorbar/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/lcd_all_colorbar/qsys/hardware/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/lcd_all_colorbar/qsys/hardware/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/lcd_all_colorbar/qsys/hardware/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: qsys: Done "qsys" with 33 modules, 55 files, 1775502 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
