
Code_ATSAM3X8E.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000025b0  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000844  20000000  000825b0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000004b0  20000848  00082df8  00020844  2**3
                  ALLOC
  3 .stack        00000400  20000cf8  000832a8  00020844  2**0
                  ALLOC
  4 .heap         00000200  200010f8  000836a8  00020844  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020844  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002086d  2**0
                  CONTENTS, READONLY
  7 .debug_info   00008587  00000000  00000000  000208c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001421  00000000  00000000  00028e4d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000ee3  00000000  00000000  0002a26e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000002e0  00000000  00000000  0002b151  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000248  00000000  00000000  0002b431  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013401  00000000  00000000  0002b679  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00005998  00000000  00000000  0003ea7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00056067  00000000  00000000  00044412  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000fa0  00000000  00000000  0009a47c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <exception_table>:
   80000:	f8 10 00 20 65 01 08 00 61 01 08 00 61 01 08 00     ... e...a...a...
   80010:	61 01 08 00 61 01 08 00 61 01 08 00 00 00 00 00     a...a...a.......
	...
   8002c:	61 01 08 00 61 01 08 00 00 00 00 00 61 01 08 00     a...a.......a...
   8003c:	71 07 08 00 61 01 08 00 61 01 08 00 61 01 08 00     q...a...a...a...
   8004c:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   8005c:	61 01 08 00 f5 08 08 00 61 01 08 00 00 00 00 00     a.......a.......
   8006c:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
	...
   80084:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   80094:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800a4:	00 00 00 00 61 01 08 00 61 01 08 00 61 01 08 00     ....a...a...a...
   800b4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800c4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800d4:	61 01 08 00 61 01 08 00 61 01 08 00 61 01 08 00     a...a...a...a...
   800e4:	61 01 08 00 61 01 08 00 ad 04 08 00 61 01 08 00     a...a.......a...

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20000848 	.word	0x20000848
   80110:	00000000 	.word	0x00000000
   80114:	000825b0 	.word	0x000825b0

00080118 <frame_dummy>:
   80118:	4b0c      	ldr	r3, [pc, #48]	; (8014c <frame_dummy+0x34>)
   8011a:	b143      	cbz	r3, 8012e <frame_dummy+0x16>
   8011c:	480c      	ldr	r0, [pc, #48]	; (80150 <frame_dummy+0x38>)
   8011e:	b510      	push	{r4, lr}
   80120:	490c      	ldr	r1, [pc, #48]	; (80154 <frame_dummy+0x3c>)
   80122:	f3af 8000 	nop.w
   80126:	480c      	ldr	r0, [pc, #48]	; (80158 <frame_dummy+0x40>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b923      	cbnz	r3, 80136 <frame_dummy+0x1e>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	480a      	ldr	r0, [pc, #40]	; (80158 <frame_dummy+0x40>)
   80130:	6803      	ldr	r3, [r0, #0]
   80132:	b933      	cbnz	r3, 80142 <frame_dummy+0x2a>
   80134:	4770      	bx	lr
   80136:	4b09      	ldr	r3, [pc, #36]	; (8015c <frame_dummy+0x44>)
   80138:	2b00      	cmp	r3, #0
   8013a:	d0f7      	beq.n	8012c <frame_dummy+0x14>
   8013c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80140:	4718      	bx	r3
   80142:	4b06      	ldr	r3, [pc, #24]	; (8015c <frame_dummy+0x44>)
   80144:	2b00      	cmp	r3, #0
   80146:	d0f5      	beq.n	80134 <frame_dummy+0x1c>
   80148:	4718      	bx	r3
   8014a:	bf00      	nop
   8014c:	00000000 	.word	0x00000000
   80150:	000825b0 	.word	0x000825b0
   80154:	2000084c 	.word	0x2000084c
   80158:	000825b0 	.word	0x000825b0
   8015c:	00000000 	.word	0x00000000

00080160 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   80160:	e7fe      	b.n	80160 <Dummy_Handler>
	...

00080164 <Reset_Handler>:
{
   80164:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
   80166:	4b11      	ldr	r3, [pc, #68]	; (801ac <Reset_Handler+0x48>)
   80168:	4a11      	ldr	r2, [pc, #68]	; (801b0 <Reset_Handler+0x4c>)
   8016a:	429a      	cmp	r2, r3
   8016c:	d009      	beq.n	80182 <Reset_Handler+0x1e>
   8016e:	4b0f      	ldr	r3, [pc, #60]	; (801ac <Reset_Handler+0x48>)
   80170:	4a0f      	ldr	r2, [pc, #60]	; (801b0 <Reset_Handler+0x4c>)
   80172:	e003      	b.n	8017c <Reset_Handler+0x18>
                        *pDest++ = *pSrc++;
   80174:	6811      	ldr	r1, [r2, #0]
   80176:	6019      	str	r1, [r3, #0]
   80178:	3304      	adds	r3, #4
   8017a:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
   8017c:	490d      	ldr	r1, [pc, #52]	; (801b4 <Reset_Handler+0x50>)
   8017e:	428b      	cmp	r3, r1
   80180:	d3f8      	bcc.n	80174 <Reset_Handler+0x10>
                        *pDest++ = *pSrc++;
   80182:	4b0d      	ldr	r3, [pc, #52]	; (801b8 <Reset_Handler+0x54>)
   80184:	e002      	b.n	8018c <Reset_Handler+0x28>
                *pDest++ = 0;
   80186:	2200      	movs	r2, #0
   80188:	601a      	str	r2, [r3, #0]
   8018a:	3304      	adds	r3, #4
        for (pDest = &_szero; pDest < &_ezero;) {
   8018c:	4a0b      	ldr	r2, [pc, #44]	; (801bc <Reset_Handler+0x58>)
   8018e:	4293      	cmp	r3, r2
   80190:	d3f9      	bcc.n	80186 <Reset_Handler+0x22>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   80192:	4b0b      	ldr	r3, [pc, #44]	; (801c0 <Reset_Handler+0x5c>)
   80194:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   80198:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8019c:	4a09      	ldr	r2, [pc, #36]	; (801c4 <Reset_Handler+0x60>)
   8019e:	6093      	str	r3, [r2, #8]
        __libc_init_array();
   801a0:	4b09      	ldr	r3, [pc, #36]	; (801c8 <Reset_Handler+0x64>)
   801a2:	4798      	blx	r3
        main();
   801a4:	4b09      	ldr	r3, [pc, #36]	; (801cc <Reset_Handler+0x68>)
   801a6:	4798      	blx	r3
   801a8:	e7fe      	b.n	801a8 <Reset_Handler+0x44>
   801aa:	bf00      	nop
   801ac:	20000000 	.word	0x20000000
   801b0:	000825b0 	.word	0x000825b0
   801b4:	20000844 	.word	0x20000844
   801b8:	20000848 	.word	0x20000848
   801bc:	20000cf8 	.word	0x20000cf8
   801c0:	00080000 	.word	0x00080000
   801c4:	e000ed00 	.word	0xe000ed00
   801c8:	00080b11 	.word	0x00080b11
   801cc:	000809d5 	.word	0x000809d5

000801d0 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
void SystemInit( void )
{
  /* Set FWS according to SYS_BOARD_MCKR configuration */
  EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   801d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   801d4:	4a20      	ldr	r2, [pc, #128]	; (80258 <SystemInit+0x88>)
   801d6:	6013      	str	r3, [r2, #0]
  EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   801d8:	f502 7200 	add.w	r2, r2, #512	; 0x200
   801dc:	6013      	str	r3, [r2, #0]

  /* Initialize main oscillator */
  if ( !(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) )
   801de:	4b1f      	ldr	r3, [pc, #124]	; (8025c <SystemInit+0x8c>)
   801e0:	6a1b      	ldr	r3, [r3, #32]
   801e2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   801e6:	d107      	bne.n	801f8 <SystemInit+0x28>
  {
    PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
   801e8:	4a1d      	ldr	r2, [pc, #116]	; (80260 <SystemInit+0x90>)
   801ea:	4b1c      	ldr	r3, [pc, #112]	; (8025c <SystemInit+0x8c>)
   801ec:	621a      	str	r2, [r3, #32]
    while ( !(PMC->PMC_SR & PMC_SR_MOSCXTS) )
   801ee:	4b1b      	ldr	r3, [pc, #108]	; (8025c <SystemInit+0x8c>)
   801f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   801f2:	f013 0f01 	tst.w	r3, #1
   801f6:	d0fa      	beq.n	801ee <SystemInit+0x1e>
    {
    }
  }

  /* Switch to 3-20MHz Xtal oscillator */
  PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | SYS_BOARD_OSCOUNT | CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;
   801f8:	4a1a      	ldr	r2, [pc, #104]	; (80264 <SystemInit+0x94>)
   801fa:	4b18      	ldr	r3, [pc, #96]	; (8025c <SystemInit+0x8c>)
   801fc:	621a      	str	r2, [r3, #32]

  while ( !(PMC->PMC_SR & PMC_SR_MOSCSELS) )
   801fe:	4b17      	ldr	r3, [pc, #92]	; (8025c <SystemInit+0x8c>)
   80200:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   80202:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   80206:	d0fa      	beq.n	801fe <SystemInit+0x2e>
  {
  }
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80208:	4a14      	ldr	r2, [pc, #80]	; (8025c <SystemInit+0x8c>)
   8020a:	6b13      	ldr	r3, [r2, #48]	; 0x30
   8020c:	f023 0303 	bic.w	r3, r3, #3
   80210:	f043 0301 	orr.w	r3, r3, #1
   80214:	6313      	str	r3, [r2, #48]	; 0x30
  while (!(PMC->PMC_SR & PMC_SR_MCKRDY))
   80216:	4b11      	ldr	r3, [pc, #68]	; (8025c <SystemInit+0x8c>)
   80218:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8021a:	f013 0f08 	tst.w	r3, #8
   8021e:	d0fa      	beq.n	80216 <SystemInit+0x46>
  {
  }

  /* Initialize PLLA */
  PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
   80220:	4a11      	ldr	r2, [pc, #68]	; (80268 <SystemInit+0x98>)
   80222:	4b0e      	ldr	r3, [pc, #56]	; (8025c <SystemInit+0x8c>)
   80224:	629a      	str	r2, [r3, #40]	; 0x28
  while ( !(PMC->PMC_SR & PMC_SR_LOCKA) )
   80226:	4b0d      	ldr	r3, [pc, #52]	; (8025c <SystemInit+0x8c>)
   80228:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8022a:	f013 0f02 	tst.w	r3, #2
   8022e:	d0fa      	beq.n	80226 <SystemInit+0x56>
  {
  }

  /* Switch to main clock */
  PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
   80230:	2211      	movs	r2, #17
   80232:	4b0a      	ldr	r3, [pc, #40]	; (8025c <SystemInit+0x8c>)
   80234:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80236:	4b09      	ldr	r3, [pc, #36]	; (8025c <SystemInit+0x8c>)
   80238:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8023a:	f013 0f08 	tst.w	r3, #8
   8023e:	d0fa      	beq.n	80236 <SystemInit+0x66>
  {
  }

  /* Switch to PLLA */
  PMC->PMC_MCKR = SYS_BOARD_MCKR;
   80240:	2212      	movs	r2, #18
   80242:	4b06      	ldr	r3, [pc, #24]	; (8025c <SystemInit+0x8c>)
   80244:	631a      	str	r2, [r3, #48]	; 0x30
  while ( !(PMC->PMC_SR & PMC_SR_MCKRDY) )
   80246:	4b05      	ldr	r3, [pc, #20]	; (8025c <SystemInit+0x8c>)
   80248:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   8024a:	f013 0f08 	tst.w	r3, #8
   8024e:	d0fa      	beq.n	80246 <SystemInit+0x76>
  {
  }

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
   80250:	4a06      	ldr	r2, [pc, #24]	; (8026c <SystemInit+0x9c>)
   80252:	4b07      	ldr	r3, [pc, #28]	; (80270 <SystemInit+0xa0>)
   80254:	601a      	str	r2, [r3, #0]
   80256:	4770      	bx	lr
   80258:	400e0a00 	.word	0x400e0a00
   8025c:	400e0600 	.word	0x400e0600
   80260:	00370809 	.word	0x00370809
   80264:	01370809 	.word	0x01370809
   80268:	200d3f01 	.word	0x200d3f01
   8026c:	0501bd00 	.word	0x0501bd00
   80270:	20000000 	.word	0x20000000

00080274 <adc_driver_init>:
	// For more information about write protection registers, read ATSAM3X8E Data Sheet:
	// Page 574 - 674: 30. Synchronous Serial Controller (SSC)
	// Page 616: 30.9.17 SSC Write Protect Mode Register
	// Page 617: 30.9.18 SSC Write Protect Status Register
	uint8_t WPEN = 0;
	SSC->SSC_WPMR = (_SSC_WRITE_PROTECT_KEY << 8) // Set WPKEY
   80274:	4a29      	ldr	r2, [pc, #164]	; (8031c <adc_driver_init+0xa8>)
   80276:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   8027a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	| WPEN;                       // Set WPEN to disable pin write protect
	
	while (SSC->SSC_WPSR != 0) {
   8027e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   80282:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   80286:	2b00      	cmp	r3, #0
   80288:	d1f9      	bne.n	8027e <adc_driver_init+0xa>
	// Page 622: 31.5.3 Peripheral A or B Selection
	// Page 623: 31.5.4 Output Control
	// Page 634: 31.7.2 PIO Controller PIO Disable Register
	// Page 635: 31.7.3 PIO Controller PIO Status Register
	// Page 656: 31.7.24 PIO Peripheral AB Select Register
	PIOA->PIO_PDR = PIO_PDR_P16;  // Disable PIO control for PA16 (A0)
   8028a:	4b25      	ldr	r3, [pc, #148]	; (80320 <adc_driver_init+0xac>)
   8028c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   80290:	605a      	str	r2, [r3, #4]
	PIOA->PIO_ODR = PIO_ODR_P16;  // Ensure the pin is set as input (A0)
   80292:	615a      	str	r2, [r3, #20]
	
	while ((PIOA->PIO_PSR & PIO_PSR_P16) != 0) {
   80294:	4b22      	ldr	r3, [pc, #136]	; (80320 <adc_driver_init+0xac>)
   80296:	689b      	ldr	r3, [r3, #8]
   80298:	f413 3f80 	tst.w	r3, #65536	; 0x10000
   8029c:	d1fa      	bne.n	80294 <adc_driver_init+0x20>
	//
	// For more information about write protection registers, read ATSAM3X8E Data Sheet:
	// Page 1317 - 1354: 43. Analog-to-Digital Converter (ADC)
	// Page 1353: 43.7.20 ADC Write Protect Mode Register
	// Page 1354: 43.7.21 ADC Write Protect Status Register
	ADC->ADC_WPMR = (_ADC_WRITE_PROTECT_KEY << 8) // Set WPKEY
   8029e:	4a21      	ldr	r2, [pc, #132]	; (80324 <adc_driver_init+0xb0>)
   802a0:	4b21      	ldr	r3, [pc, #132]	; (80328 <adc_driver_init+0xb4>)
   802a2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
					| WPEN;                       // Set WPEN to disable pin write protect
	
	while (ADC->ADC_WPSR != 0) {
   802a6:	4b20      	ldr	r3, [pc, #128]	; (80328 <adc_driver_init+0xb4>)
   802a8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   802ac:	2b00      	cmp	r3, #0
   802ae:	d1fa      	bne.n	802a6 <adc_driver_init+0x32>
	// Reset ADC to ensure it is in the known state
	//
	// For more information about ADC RESET register, read ATSAM3X8E Data Sheet:
	// Page 1317 - 1354: 43. Analog-to-Digital Converter (ADC)
	// Page 1332: 43.7.1 ADC Control Register
	ADC->ADC_CR = ADC_CR_SWRST;  // Reset ADC
   802b0:	4b1d      	ldr	r3, [pc, #116]	; (80328 <adc_driver_init+0xb4>)
   802b2:	2201      	movs	r2, #1
   802b4:	601a      	str	r2, [r3, #0]
	// Page 1322: 43.6.3 Conversion Resolution
	// Page 1325: 43.6.5 Conversion Triggers
	// Page 1329: 43.6.10 ADC Timings
	// Page 1333 - 1335: 43.7.2 ADC Mode Register
	uint8_t ADC_MR_LOWRES_BITS_12 = (0 << 4); // Bit 4: LOWRES = 0 (12-bit resolution)
	ADC->ADC_MR = ADC_MR_TRGEN_EN                 // Enable hardware triggers (TRGEN = 1)
   802b6:	4a1d      	ldr	r2, [pc, #116]	; (8032c <adc_driver_init+0xb8>)
   802b8:	605a      	str	r2, [r3, #4]
	// Pin PA16 is Analogue PIN 0 on Arduino DUE (A0)
	//  
	// For more information about ADC, read ATSAM3X8E Data Sheet:
	// Page 1317 - 1320: 43.5.5 I/O Lines
	// Page 1338: 43.7.5 ADC Channel Enable Register 
	ADC->ADC_CHER = ADC_CHER_CH7;
   802ba:	2280      	movs	r2, #128	; 0x80
   802bc:	611a      	str	r2, [r3, #16]
	//
	// For more information about PMC Write Protection, read ATSAM3X8E Data Sheet:
	// Page 526 - 566: 28. Power Management Controller (PMC)
	// Page 561: 28.15.21  PMC Write Protect Mode Register
	// Page 562: 28.15.22  PMC Write Protect Status Register
	PMC->PMC_WPMR = (_PMC_WRITE_PROTECT_KEY << 8) // Set WPKEY
   802be:	4a1c      	ldr	r2, [pc, #112]	; (80330 <adc_driver_init+0xbc>)
   802c0:	f503 3301 	add.w	r3, r3, #132096	; 0x20400
   802c4:	f503 7300 	add.w	r3, r3, #512	; 0x200
   802c8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
					| WPEN;						  // Set WPEN to disable pin write protect
	
	while (PMC->PMC_WPSR != 0) {
   802cc:	4b19      	ldr	r3, [pc, #100]	; (80334 <adc_driver_init+0xc0>)
   802ce:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   802d2:	2b00      	cmp	r3, #0
   802d4:	d1fa      	bne.n	802cc <adc_driver_init+0x58>
	// Page 526: 28.2 Embedded Characteristics
	// Page 528 - 529: 28.7 Peripheral Clock Controller
	// Page 538: 28.15 Power Management Controller (PMC) User Interface
	// Page 563: 28.15.23  PMC Peripheral Clock Enable Register 1
	// Page 566: 28.15.26 PMC Peripheral Control Register
	PMC->PMC_PCR = PMC_PCR_EN | PMC_PCR_DIV_PERIPH_DIV_MCK | (ID_ADC << PMC_PCR_PID_Pos);
   802d6:	4a17      	ldr	r2, [pc, #92]	; (80334 <adc_driver_init+0xc0>)
   802d8:	4b17      	ldr	r3, [pc, #92]	; (80338 <adc_driver_init+0xc4>)
   802da:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_ADC - 32);
   802de:	f8d2 3100 	ldr.w	r3, [r2, #256]	; 0x100
   802e2:	f043 0320 	orr.w	r3, r3, #32
   802e6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
	// WPEN = 0 (Disables the write protection if WPKEY corresponds to 0x54494D (“TIM” in ASCII))
	// _TC0_WRITE_PROTECT_KEY = 0x54494D (Idiot security to ensure the person who is writing to PWM signals has read the data sheet and understands the consequences of fucking up PWM registers, withouth this key no further PWM action can be made)
	//
	// For more information about Timer Write Protection, read ATSAM3X8E Data Sheet:
	// Page 5908: 36.7.20 TC Write Protection Mode Register
	TC0->TC_WPMR = (_TC0_WRITE_PROTECT_KEY << 8) // Set WPKEY
   802ea:	4b14      	ldr	r3, [pc, #80]	; (8033c <adc_driver_init+0xc8>)
   802ec:	4914      	ldr	r1, [pc, #80]	; (80340 <adc_driver_init+0xcc>)
   802ee:	f8c3 10e4 	str.w	r1, [r3, #228]	; 0xe4
	// Page 538: 28.15 Power Management Controller (PMC) User Interface
	// Page 542: 8.15.4  PMC Peripheral Clock Enable Register 0
	// Page 566: 28.15.26 PMC Peripheral Control Register
	// Page 858 - 859: 36.5 Product Dependencies
	// Page 858 - 859: 36.5.1 I/O Lines
	PMC->PMC_PCER0 |= (1 << ID_TC0); // Enable TC0 clock
   802f2:	6911      	ldr	r1, [r2, #16]
   802f4:	f041 6100 	orr.w	r1, r1, #134217728	; 0x8000000
   802f8:	6111      	str	r1, [r2, #16]
	// 
	// For more information about Timers, read ATSAM3X8E Data Sheet:
	// Page 877: 36.6.14.5 Speed Measurement
	// Page 879: 36.7 Timer Counter (TC) User Interface
	// Page 883 - 886: 36.7.3 TC Channel Mode Register: Waveform Mode
	TC0->TC_CHANNEL[0].TC_CMR =   TC_CMR_WAVE                 // Waveform mode for TIOA trigger
   802fa:	f44f 221c 	mov.w	r2, #638976	; 0x9c000
   802fe:	605a      	str	r2, [r3, #4]
	// RA = RC * (1 - Duty Cycle (%) / 100)
	// RA = 840 * (1 - 60 / 100) = 84,000 * 0.4 = 336
	//
	// For more information about TC_RC, read ATSAM3X8E Data Sheet:
	// Page 889: 36.7.6 TC Register A
	TC0->TC_CHANNEL[0].TC_RA = 336;   // RA value for 60% duty cycle
   80300:	f44f 72a8 	mov.w	r2, #336	; 0x150
   80304:	615a      	str	r2, [r3, #20]
	// RC = f_TC / f_desired
	// RC = 42,000,000 Hz / 50,000 Hz = 840
	//
	// For more information about TC_RC, read ATSAM3X8E Data Sheet:
	// Page 891: 36.7.8 TC Register C
	TC0->TC_CHANNEL[0].TC_RC = 840;   // RC value for desired frequency (50 kHz)
   80306:	f44f 7252 	mov.w	r2, #840	; 0x348
   8030a:	61da      	str	r2, [r3, #28]

	// Start the Timer Counter for triggering
	TC0->TC_CHANNEL[0].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   8030c:	2205      	movs	r2, #5
   8030e:	601a      	str	r2, [r3, #0]
	
	
	
	// Enable ADC (START) --------------------------------------------------
	// Begin ADC conversion (will wait for the first trigger from TIOA0)
	ADC->ADC_CR = ADC_CR_START;
   80310:	2202      	movs	r2, #2
   80312:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
   80316:	601a      	str	r2, [r3, #0]
   80318:	4770      	bx	lr
   8031a:	bf00      	nop
   8031c:	53534300 	.word	0x53534300
   80320:	400e0e00 	.word	0x400e0e00
   80324:	41444300 	.word	0x41444300
   80328:	400c0000 	.word	0x400c0000
   8032c:	3f042903 	.word	0x3f042903
   80330:	504d4300 	.word	0x504d4300
   80334:	400e0600 	.word	0x400e0600
   80338:	10000025 	.word	0x10000025
   8033c:	40080000 	.word	0x40080000
   80340:	54494d00 	.word	0x54494d00

00080344 <adc_driver_read>:



uint16_t adc_driver_read() {
	// Wait until conversion is complete on channel 7
	while (!(ADC->ADC_ISR & ADC_ISR_EOC7));
   80344:	4b04      	ldr	r3, [pc, #16]	; (80358 <adc_driver_read+0x14>)
   80346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   80348:	f013 0f80 	tst.w	r3, #128	; 0x80
   8034c:	d0fa      	beq.n	80344 <adc_driver_read>

	// Read conversion result from Channel 7
	return ADC->ADC_CDR[7];
   8034e:	4b02      	ldr	r3, [pc, #8]	; (80358 <adc_driver_read+0x14>)
   80350:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
   80352:	b280      	uxth	r0, r0
   80354:	4770      	bx	lr
   80356:	bf00      	nop
   80358:	400c0000 	.word	0x400c0000

0008035c <can_init>:
}



// Initialize the CAN controller
void can_init(CanInit init, uint8_t rxInterrupt) {
   8035c:	b430      	push	{r4, r5}
	// Page 1185 - 1241: 40. Controller Area Network (CAN)
	// Page 1199 - 1210: 40.8 Functional Description
	// Page 1199: 40.8.1 CAN Controller Initialization
	
    // Disable CAN to configure
    CAN0->CAN_MR &= ~CAN_MR_CANEN;
   8035e:	4b27      	ldr	r3, [pc, #156]	; (803fc <can_init+0xa0>)
   80360:	681a      	ldr	r2, [r3, #0]
   80362:	f022 0201 	bic.w	r2, r2, #1
   80366:	601a      	str	r2, [r3, #0]

    // Clear status register
    __attribute__((unused)) uint32_t ul_status = CAN0->CAN_SR;
   80368:	691a      	ldr	r2, [r3, #16]

    // Configure GPIO for CAN
    PIOA->PIO_IDR = PIO_PA8A_URXD | PIO_PA9A_UTXD;
   8036a:	4a25      	ldr	r2, [pc, #148]	; (80400 <can_init+0xa4>)
   8036c:	f44f 7440 	mov.w	r4, #768	; 0x300
   80370:	6454      	str	r4, [r2, #68]	; 0x44
    PIOA->PIO_ABSR &= ~(PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0);
   80372:	6f14      	ldr	r4, [r2, #112]	; 0x70
   80374:	f024 0403 	bic.w	r4, r4, #3
   80378:	6714      	str	r4, [r2, #112]	; 0x70
    PIOA->PIO_PDR = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   8037a:	2403      	movs	r4, #3
   8037c:	6054      	str	r4, [r2, #4]
    PIOA->PIO_PUER = PIO_PA1A_CANRX0 | PIO_PA0A_CANTX0;
   8037e:	6654      	str	r4, [r2, #100]	; 0x64
	// Page 526 - 566: 28. Power Management Controller (PMC)
	// Page 526: 28.2 Embedded Characteristics
	// Page 528 - 529: 28.7 Peripheral Clock Controller
	// Page 538: 28.15 Power Management Controller (PMC) User Interface
	// Page 566: 28.15.26 PMC Peripheral Control Register
    PMC->PMC_PCR = PMC_PCR_EN | PMC_PCR_CMD | (ID_CAN0 << PMC_PCR_PID_Pos);
   80380:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
   80384:	4c1f      	ldr	r4, [pc, #124]	; (80404 <can_init+0xa8>)
   80386:	f8c2 410c 	str.w	r4, [r2, #268]	; 0x10c
    PMC->PMC_PCER1 |= (1 << (ID_CAN0 - 32));
   8038a:	f8d2 4100 	ldr.w	r4, [r2, #256]	; 0x100
   8038e:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
   80392:	f8c2 4100 	str.w	r4, [r2, #256]	; 0x100

    // Set CAN baud rate and timing
    CAN0->CAN_BR = init.reg;
   80396:	6158      	str	r0, [r3, #20]
	//
	// For more information CAN TX Setup and ID setup, read ATSAM3X8E Data Sheet:
	// Page 1188: 40.7.2 Mailbox Organization
	// Page 1188: 40.7.2.1 Message Acceptance Procedure
	// Page 1231: 40.9.14 CAN Message Mode Register
    CAN0->CAN_MB[TX_MAILBOX].CAN_MMR = CAN_MMR_MOT_MB_TX | (0 << CAN_MMR_PRIOR_Pos);
   80398:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
   8039c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	// Page 1201 - 1207: 40.8.3 CAN Controller Message Handling
	// Page 1202: Receive with Overwrite Mailbox
	// Page 1202 - 1203: Chaining Mailboxes
	
    // RX_MAILBOX_0: First mailbox in chain (Receive Mode) + Overwrite Mode
    CAN0->CAN_MB[RX_MAILBOX_0].CAN_MAM = 0; // Accept all messages
   803a0:	2500      	movs	r5, #0
   803a2:	f8c3 5224 	str.w	r5, [r3, #548]	; 0x224
    CAN0->CAN_MB[RX_MAILBOX_0].CAN_MID = CAN_MID_MIDE;
   803a6:	f04f 5400 	mov.w	r4, #536870912	; 0x20000000
   803aa:	f8c3 4228 	str.w	r4, [r3, #552]	; 0x228
    CAN0->CAN_MB[RX_MAILBOX_0].CAN_MMR = CAN_MMR_MOT_MB_RX_OVERWRITE; // Overwrite Mode
   803ae:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
   803b2:	f8c3 0220 	str.w	r0, [r3, #544]	; 0x220
    CAN0->CAN_MB[RX_MAILBOX_0].CAN_MCR |= CAN_MCR_MTCR; // Mark as ready to receive
   803b6:	f8d3 223c 	ldr.w	r2, [r3, #572]	; 0x23c
   803ba:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   803be:	f8c3 223c 	str.w	r2, [r3, #572]	; 0x23c

    // RX_MAILBOX_1: Second mailbox in chain (Receive with Overwrite Mode)
	// NOTE: SInce RX_MAILBOX_0 is in overwrite mode, this mailbox is disabled
    CAN0->CAN_MB[RX_MAILBOX_1].CAN_MAM = 0; // Accept all messages
   803c2:	f8c3 5244 	str.w	r5, [r3, #580]	; 0x244
    CAN0->CAN_MB[RX_MAILBOX_1].CAN_MID = CAN_MID_MIDE;
   803c6:	f8c3 4248 	str.w	r4, [r3, #584]	; 0x248
    CAN0->CAN_MB[RX_MAILBOX_1].CAN_MMR = CAN_MMR_MOT_MB_RX_OVERWRITE;
   803ca:	f8c3 0240 	str.w	r0, [r3, #576]	; 0x240
    CAN0->CAN_MB[RX_MAILBOX_1].CAN_MCR |= CAN_MCR_MTCR; // Mark as ready to receive
   803ce:	f8d3 225c 	ldr.w	r2, [r3, #604]	; 0x25c
   803d2:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   803d6:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
	//
	// For information about CAN Buss, read ATSAM3X8E Data Sheet:
	// Page 1185 - 1241: 40. Controller Area Network (CAN)
	// Page 1199 - 1210: 40.8 Functional Description
	// Page 1200 - 1201: 40.8.2 CAN Controller Interrupt Handling
    if (rxInterrupt) {
   803da:	b141      	cbz	r1, 803ee <can_init+0x92>
        CAN0->CAN_IER |= (1 << RX_MAILBOX_0) | (1 << RX_MAILBOX_1);
   803dc:	461a      	mov	r2, r3
   803de:	685b      	ldr	r3, [r3, #4]
   803e0:	f043 0306 	orr.w	r3, r3, #6
   803e4:	6053      	str	r3, [r2, #4]
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   803e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
   803ea:	4b07      	ldr	r3, [pc, #28]	; (80408 <can_init+0xac>)
   803ec:	605a      	str	r2, [r3, #4]
        NVIC_EnableIRQ(ID_CAN0);
    }

    // Enable CAN controller
    CAN0->CAN_MR |= CAN_MR_CANEN;
   803ee:	4a03      	ldr	r2, [pc, #12]	; (803fc <can_init+0xa0>)
   803f0:	6813      	ldr	r3, [r2, #0]
   803f2:	f043 0301 	orr.w	r3, r3, #1
   803f6:	6013      	str	r3, [r2, #0]
}
   803f8:	bc30      	pop	{r4, r5}
   803fa:	4770      	bx	lr
   803fc:	400b4000 	.word	0x400b4000
   80400:	400e0e00 	.word	0x400e0e00
   80404:	1000102b 	.word	0x1000102b
   80408:	e000e100 	.word	0xe000e100

0008040c <can_tx>:



// Send a CAN message using TX mailbox
void can_tx(CanMsg m) {
   8040c:	b084      	sub	sp, #16
   8040e:	ab04      	add	r3, sp, #16
   80410:	e903 0007 	stmdb	r3, {r0, r1, r2}
	
    // Wait until TX mailbox is ready
	//
	// For information about CAN Buss, read ATSAM3X8E Data Sheet:
	// Page 1235 - 1237: 40.9.18 CAN Message Status Register
    while (!(CAN0->CAN_MB[TX_MAILBOX].CAN_MSR & CAN_MSR_MRDY)) {}
   80414:	4b0f      	ldr	r3, [pc, #60]	; (80454 <can_tx+0x48>)
   80416:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   8041a:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   8041e:	d0f9      	beq.n	80414 <can_tx+0x8>
	//
	// For more information CAN ID setup, read ATSAM3X8E Data Sheet:
	// Page 1188: 40.7.2 Mailbox Organization
	// Page 1188: 40.7.2.1 Message Acceptance Procedure
	// Page 1233: 40.9.16 CAN Message ID Register
	CAN0->CAN_MB[TX_MAILBOX].CAN_MID = CAN_MID_MIDvA(m.id) | CAN_MID_MIDE; // Set CAN ID and enable extended frame format
   80420:	f89d 3004 	ldrb.w	r3, [sp, #4]
   80424:	049b      	lsls	r3, r3, #18
   80426:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   8042a:	4a0a      	ldr	r2, [pc, #40]	; (80454 <can_tx+0x48>)
   8042c:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
    // Load message data into mailbox
	//
	// For more information CAN Data Registers, read ATSAM3X8E Data Sheet:
	// Page 1238: 40.9.19 CAN Message Data Low Register
	// Page 1239: 40.9.20 CAN Message Data High Register
    CAN0->CAN_MB[TX_MAILBOX].CAN_MDL = m.dword[0];
   80430:	9b02      	ldr	r3, [sp, #8]
   80432:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
    CAN0->CAN_MB[TX_MAILBOX].CAN_MDH = m.dword[1];
   80436:	9b03      	ldr	r3, [sp, #12]
   80438:	f8c2 3218 	str.w	r3, [r2, #536]	; 0x218
	// Most of the time it should be 8 bytes long, but in case to much we mask the length
	//
	// For information about CAN Buss, read ATSAM3X8E Data Sheet:
	// Page 1235 - 1237: 40.9.18 CAN Message Status Register
	// Page 1240 - 1241: 40.9.21 CAN Message Control Register
	uint8_t length_modified = m.length > 8 ? 8 : m.length;  // Limit message length to a maximum of 8 bytes
   8043c:	f89d 3005 	ldrb.w	r3, [sp, #5]
   80440:	2b08      	cmp	r3, #8
   80442:	bf28      	it	cs
   80444:	2308      	movcs	r3, #8
    CAN0->CAN_MB[TX_MAILBOX].CAN_MCR = (length_modified << CAN_MCR_MDLC_Pos) | CAN_MCR_MTCR;
   80446:	041b      	lsls	r3, r3, #16
   80448:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   8044c:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
}
   80450:	b004      	add	sp, #16
   80452:	4770      	bx	lr
   80454:	400b4000 	.word	0x400b4000

00080458 <can_rx>:
	// Page 1185 - 1241: 40. Controller Area Network (CAN)
	// Page 1199 - 1210: 40.8 Functional Description
	// Page 1201 - 1207: 40.8.3 CAN Controller Message Handling
	
    // Check if RX mailbox has a new message
    if (!(CAN0->CAN_MB[mailbox].CAN_MSR & CAN_MSR_MRDY)) {
   80458:	014b      	lsls	r3, r1, #5
   8045a:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   8045e:	f503 2330 	add.w	r3, r3, #720896	; 0xb0000
   80462:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
   80466:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
   8046a:	d01c      	beq.n	804a6 <can_rx+0x4e>
        return 0;
    }

    // Retrieve message ID and data length
    m->id = (uint8_t)((CAN0->CAN_MB[mailbox].CAN_MID & CAN_MID_MIDvA_Msk) >> CAN_MID_MIDvA_Pos);
   8046c:	0149      	lsls	r1, r1, #5
   8046e:	f101 2140 	add.w	r1, r1, #1073758208	; 0x40004000
   80472:	f501 2130 	add.w	r1, r1, #720896	; 0xb0000
   80476:	f8d1 3208 	ldr.w	r3, [r1, #520]	; 0x208
   8047a:	f3c3 4387 	ubfx	r3, r3, #18, #8
   8047e:	7003      	strb	r3, [r0, #0]
    m->length = (uint8_t)((CAN0->CAN_MB[mailbox].CAN_MCR & CAN_MCR_MDLC_Msk) >> CAN_MCR_MDLC_Pos);
   80480:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   80484:	f3c3 4303 	ubfx	r3, r3, #16, #4
   80488:	7043      	strb	r3, [r0, #1]

    // Retrieve message data
    m->dword[0] = CAN0->CAN_MB[mailbox].CAN_MDL;
   8048a:	f8d1 3214 	ldr.w	r3, [r1, #532]	; 0x214
   8048e:	6043      	str	r3, [r0, #4]
    m->dword[1] = CAN0->CAN_MB[mailbox].CAN_MDH;
   80490:	f8d1 3218 	ldr.w	r3, [r1, #536]	; 0x218
   80494:	6083      	str	r3, [r0, #8]

    // Reset mailbox for new reception
    CAN0->CAN_MB[mailbox].CAN_MCR |= CAN_MCR_MTCR;
   80496:	f8d1 321c 	ldr.w	r3, [r1, #540]	; 0x21c
   8049a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
   8049e:	f8c1 321c 	str.w	r3, [r1, #540]	; 0x21c
    return 1;
   804a2:	2001      	movs	r0, #1
   804a4:	4770      	bx	lr
        return 0;
   804a6:	2000      	movs	r0, #0
}
   804a8:	4770      	bx	lr
	...

000804ac <CAN0_Handler>:



// CAN interrupt handler
void CAN0_Handler(void) {
   804ac:	b510      	push	{r4, lr}
   804ae:	b084      	sub	sp, #16
	// Page 1185 - 1241: 40. Controller Area Network (CAN)
	// Page 1199 - 1210: 40.8 Functional Description
	// Page 1200 - 1201: 40.8.2 CAN Controller Interrupt Handling
	
	CanMsg received_msg;
	uint32_t can_sr = CAN0->CAN_SR;
   804b0:	4b0c      	ldr	r3, [pc, #48]	; (804e4 <CAN0_Handler+0x38>)
   804b2:	691c      	ldr	r4, [r3, #16]

	// Check if RX_MAILBOX_0 received a message
	if (can_sr & (1 << RX_MAILBOX_0)) {
   804b4:	f014 0f02 	tst.w	r4, #2
   804b8:	d109      	bne.n	804ce <CAN0_Handler+0x22>
			//can_printmsg(received_msg);
		}
	}

	// Check if RX_MAILBOX_1 received a message (Overwrite Mode)
	if (can_sr & (1 << RX_MAILBOX_1)) {
   804ba:	f014 0f04 	tst.w	r4, #4
   804be:	d10b      	bne.n	804d8 <CAN0_Handler+0x2c>
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   804c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
   804c4:	4b08      	ldr	r3, [pc, #32]	; (804e8 <CAN0_Handler+0x3c>)
   804c6:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
			//can_printmsg(received_msg);
		}
	}

	NVIC_ClearPendingIRQ(ID_CAN0);
}
   804ca:	b004      	add	sp, #16
   804cc:	bd10      	pop	{r4, pc}
		if (can_rx(&received_msg, RX_MAILBOX_0)) {
   804ce:	2101      	movs	r1, #1
   804d0:	a801      	add	r0, sp, #4
   804d2:	4b06      	ldr	r3, [pc, #24]	; (804ec <CAN0_Handler+0x40>)
   804d4:	4798      	blx	r3
   804d6:	e7f0      	b.n	804ba <CAN0_Handler+0xe>
		if (can_rx(&received_msg, RX_MAILBOX_1)) {
   804d8:	2102      	movs	r1, #2
   804da:	a801      	add	r0, sp, #4
   804dc:	4b03      	ldr	r3, [pc, #12]	; (804ec <CAN0_Handler+0x40>)
   804de:	4798      	blx	r3
   804e0:	e7ee      	b.n	804c0 <CAN0_Handler+0x14>
   804e2:	bf00      	nop
   804e4:	400b4000 	.word	0x400b4000
   804e8:	e000e100 	.word	0xe000e100
   804ec:	00080459 	.word	0x00080459

000804f0 <debug_led_blink>:

#include "debug_led.h"



void debug_led_blink(void) {
   804f0:	b570      	push	{r4, r5, r6, lr}
	// Set pin 25 HIGH
	PIOC->PIO_SODR |= PIO_PC14;
   804f2:	4c0a      	ldr	r4, [pc, #40]	; (8051c <debug_led_blink+0x2c>)
   804f4:	6b23      	ldr	r3, [r4, #48]	; 0x30
   804f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
   804fa:	6323      	str	r3, [r4, #48]	; 0x30
	time_spinFor(msecs(100));  // Delay for 100 ms
   804fc:	2064      	movs	r0, #100	; 0x64
   804fe:	2100      	movs	r1, #0
   80500:	4e07      	ldr	r6, [pc, #28]	; (80520 <debug_led_blink+0x30>)
   80502:	47b0      	blx	r6
   80504:	4d07      	ldr	r5, [pc, #28]	; (80524 <debug_led_blink+0x34>)
   80506:	47a8      	blx	r5

	// Set pin 25 LOW
	PIOC->PIO_CODR |= PIO_PC14;
   80508:	6b63      	ldr	r3, [r4, #52]	; 0x34
   8050a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
   8050e:	6363      	str	r3, [r4, #52]	; 0x34
	time_spinFor(msecs(200));  // Delay for 200 ms
   80510:	20c8      	movs	r0, #200	; 0xc8
   80512:	2100      	movs	r1, #0
   80514:	47b0      	blx	r6
   80516:	47a8      	blx	r5
   80518:	bd70      	pop	{r4, r5, r6, pc}
   8051a:	bf00      	nop
   8051c:	400e1200 	.word	0x400e1200
   80520:	000807cd 	.word	0x000807cd
   80524:	00080801 	.word	0x00080801

00080528 <debug_led_init>:
}

void debug_led_init(void) {
   80528:	b510      	push	{r4, lr}
	// PMC_PCER0 is the PMC Peripheral Clock Enable Register 0.
	// Setting a bit in PMC_PCER0 enables the clock for the corresponding peripheral,
	// specified by a Peripheral ID (PID) defined in the datasheet.
	// Here, we use Peripheral ID 13 (PID13) to enable PIOC.
	
	PMC->PMC_PCER0 |= PMC_PCER0_PID13; // Enable power to PIO Port C via PMC
   8052a:	4a0b      	ldr	r2, [pc, #44]	; (80558 <debug_led_init+0x30>)
   8052c:	6913      	ldr	r3, [r2, #16]
   8052e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   80532:	6113      	str	r3, [r2, #16]
	
	// Enable the PIO controller for PORT D
	// PIO_PC14 => PIN49
	PIOC->PIO_PER |= PIO_PC14;  // Enable PIO control
   80534:	4b09      	ldr	r3, [pc, #36]	; (8055c <debug_led_init+0x34>)
   80536:	681a      	ldr	r2, [r3, #0]
   80538:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   8053c:	601a      	str	r2, [r3, #0]
	PIOC->PIO_OER |= PIO_PC14;  // Set PIO to Output Enabled Mode
   8053e:	691a      	ldr	r2, [r3, #16]
   80540:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   80544:	611a      	str	r2, [r3, #16]
	
	// Blink for a few times to showcase that the debugging LED works
	for (uint8_t i = 0; i < 5; i++) {
   80546:	2400      	movs	r4, #0
   80548:	e003      	b.n	80552 <debug_led_init+0x2a>
		debug_led_blink();
   8054a:	4b05      	ldr	r3, [pc, #20]	; (80560 <debug_led_init+0x38>)
   8054c:	4798      	blx	r3
	for (uint8_t i = 0; i < 5; i++) {
   8054e:	3401      	adds	r4, #1
   80550:	b2e4      	uxtb	r4, r4
   80552:	2c04      	cmp	r4, #4
   80554:	d9f9      	bls.n	8054a <debug_led_init+0x22>
	}
}
   80556:	bd10      	pop	{r4, pc}
   80558:	400e0600 	.word	0x400e0600
   8055c:	400e1200 	.word	0x400e1200
   80560:	000804f1 	.word	0x000804f1

00080564 <ir_led_driver_init>:

#include "ir_led_driver.h"



void ir_led_driver_init() {
   80564:	b508      	push	{r3, lr}
	// Initialize A0 Pin to sample IR LED
	adc_driver_init();
   80566:	4b01      	ldr	r3, [pc, #4]	; (8056c <ir_led_driver_init+0x8>)
   80568:	4798      	blx	r3
   8056a:	bd08      	pop	{r3, pc}
   8056c:	00080275 	.word	0x00080275

00080570 <ir_led_driver_get_status>:
}



uint8_t ir_led_driver_get_status() {
   80570:	b538      	push	{r3, r4, r5, lr}

	// Get samples
	uint16_t samples_raw[_IR_LED_SAMPLE_NUM];
	uint32_t sum = 0;
	
	for (uint16_t i = 0; i < _IR_LED_SAMPLE_NUM; i++) {
   80572:	2400      	movs	r4, #0
	uint32_t sum = 0;
   80574:	4625      	mov	r5, r4
	for (uint16_t i = 0; i < _IR_LED_SAMPLE_NUM; i++) {
   80576:	e004      	b.n	80582 <ir_led_driver_get_status+0x12>
		samples_raw[i] = adc_driver_read();
   80578:	4b0a      	ldr	r3, [pc, #40]	; (805a4 <ir_led_driver_get_status+0x34>)
   8057a:	4798      	blx	r3
		sum += samples_raw[i];
   8057c:	4405      	add	r5, r0
	for (uint16_t i = 0; i < _IR_LED_SAMPLE_NUM; i++) {
   8057e:	3401      	adds	r4, #1
   80580:	b2a4      	uxth	r4, r4
   80582:	2c3f      	cmp	r4, #63	; 0x3f
   80584:	d9f8      	bls.n	80578 <ir_led_driver_get_status+0x8>
	}
	
	// Apply a simple moving average filter
	uint16_t average = sum / _IR_LED_SAMPLE_NUM;
   80586:	f3c5 158f 	ubfx	r5, r5, #6, #16

	// Compare the average to the threshold
	if (average < _IR_LED_THRESHOLD) {
   8058a:	2d63      	cmp	r5, #99	; 0x63
   8058c:	d905      	bls.n	8059a <ir_led_driver_get_status+0x2a>
		last_status = 1;
	}
	else {
		last_status = 0;
   8058e:	2200      	movs	r2, #0
   80590:	4b05      	ldr	r3, [pc, #20]	; (805a8 <ir_led_driver_get_status+0x38>)
   80592:	701a      	strb	r2, [r3, #0]
	}
	
	return last_status;
   80594:	4b04      	ldr	r3, [pc, #16]	; (805a8 <ir_led_driver_get_status+0x38>)
   80596:	7818      	ldrb	r0, [r3, #0]
   80598:	bd38      	pop	{r3, r4, r5, pc}
		last_status = 1;
   8059a:	2201      	movs	r2, #1
   8059c:	4b02      	ldr	r3, [pc, #8]	; (805a8 <ir_led_driver_get_status+0x38>)
   8059e:	701a      	strb	r2, [r3, #0]
   805a0:	e7f8      	b.n	80594 <ir_led_driver_get_status+0x24>
   805a2:	bf00      	nop
   805a4:	00080345 	.word	0x00080345
   805a8:	20000864 	.word	0x20000864

000805ac <_pwm_driver_disable>:
	// For more information about PWM registers, read ATSAM3X8E Data Sheet:
	// Page 970 - 1052: 38. Pulse Width Modulation (PWM)
	// Page 976 - 1002: 38.6 Functional Description
	// Page 1008: 38.7.3 PWM Disable Register
	// Page 1009: 38.7.4 PWM Status Register
	PWM->PWM_DIS =   PWM_DIS_CHID0
   805ac:	22ff      	movs	r2, #255	; 0xff
   805ae:	4b04      	ldr	r3, [pc, #16]	; (805c0 <_pwm_driver_disable+0x14>)
   805b0:	609a      	str	r2, [r3, #8]
				   | PWM_DIS_CHID4
			       | PWM_DIS_CHID5
				   | PWM_DIS_CHID6
				   | PWM_DIS_CHID7;
	
	while (PWM->PWM_SR & ( PWM_SR_CHID0
   805b2:	4b03      	ldr	r3, [pc, #12]	; (805c0 <_pwm_driver_disable+0x14>)
   805b4:	68db      	ldr	r3, [r3, #12]
   805b6:	f013 0fff 	tst.w	r3, #255	; 0xff
   805ba:	d1fa      	bne.n	805b2 <_pwm_driver_disable+0x6>
						 | PWM_SR_CHID5
						 | PWM_SR_CHID6
						 | PWM_SR_CHID7)) {
		// Poll until CHID0-7 in PWM_SR are all 0 (indicating all channels are disabled)
	}
}
   805bc:	4770      	bx	lr
   805be:	bf00      	nop
   805c0:	40094000 	.word	0x40094000

000805c4 <_pwm_driver_enable>:
	// Because Pin PB12 and PB13 are connected to PWMH0 and PWMH1 (PWM Controller Channel 0 and 1)
	//
	// For more information about PWM_CPRDx and PWM_CDTYx, read ATSAM3X8E Data Sheet:
	// Page 977 - 992: 38.6.2 PWM Channel
	// Page 1007: 38.7.2 PWM Enable Register
	PWM->PWM_ENA =   PWM_ENA_CHID0
   805c4:	2203      	movs	r2, #3
   805c6:	4b01      	ldr	r3, [pc, #4]	; (805cc <_pwm_driver_enable+0x8>)
   805c8:	605a      	str	r2, [r3, #4]
   805ca:	4770      	bx	lr
   805cc:	40094000 	.word	0x40094000

000805d0 <pwm_driver_init>:
// DB12 (D20/SDA) (PWMH0) (Motor Control)
// PB13 (D21/SCL) (PWMH1) (Servo Control)
//
// For more information on Servo and Motor Controllers:
// Read: "TTK4155_Motor_Shield"
void pwm_driver_init() {
   805d0:	b508      	push	{r3, lr}
	// For more information about write protection registers, read ATSAM3X8E Data Sheet:
	// Page 574 - 674: 30. Synchronous Serial Controller (SSC)
	// Page 616: 30.9.17 SSC Write Protect Mode Register
	// Page 617: 30.9.18 SSC Write Protect Status Register 
	uint8_t WPEN = 0;
	SSC->SSC_WPMR = (_SSC_WRITE_PROTECT_KEY << 8) // Set WPKEY
   805d2:	4a2b      	ldr	r2, [pc, #172]	; (80680 <pwm_driver_init+0xb0>)
   805d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   805d8:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
					| WPEN;                       // Set WPEN to disable pin write protect
	
	while (SSC->SSC_WPSR != 0) {
   805dc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
   805e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   805e4:	2b00      	cmp	r3, #0
   805e6:	d1f9      	bne.n	805dc <pwm_driver_init+0xc>
	// Page 623: 31.5.4 Output Control
	// Page 634: 31.7.2 PIO Controller PIO Disable Register
	// Page 635: 31.7.3 PIO Controller PIO Status Register
	// Page 656: 31.7.24 PIO Peripheral AB Select Register
	// Page 970 - 1052: 38. Pulse Width Modulation (PWM)
	PIOB->PIO_ABSR |= PIO_ABSR_P12; // Multiplex to peripheral function B for PIN12 (D20/SDA)
   805e8:	4b26      	ldr	r3, [pc, #152]	; (80684 <pwm_driver_init+0xb4>)
   805ea:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   805ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   805f0:	671a      	str	r2, [r3, #112]	; 0x70
	PIOB->PIO_ABSR |= PIO_ABSR_P13; // Multiplex to peripheral function B for PIN13 (D21/SCL)
   805f2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   805f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   805f8:	671a      	str	r2, [r3, #112]	; 0x70
	PIOB->PIO_PDR |= PIO_PDR_P12; // Disable PIO from controlling PIN12 (D20/SDA)
   805fa:	685a      	ldr	r2, [r3, #4]
   805fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
   80600:	605a      	str	r2, [r3, #4]
	PIOB->PIO_PDR |= PIO_PDR_P13; // Disable PIO from controlling PIN13 (21/SCL)
   80602:	685a      	ldr	r2, [r3, #4]
   80604:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   80608:	605a      	str	r2, [r3, #4]
	
	while ((PIOB->PIO_PSR & (PIO_PSR_P12 | PIO_PSR_P13)) != 0) {
   8060a:	4b1e      	ldr	r3, [pc, #120]	; (80684 <pwm_driver_init+0xb4>)
   8060c:	689b      	ldr	r3, [r3, #8]
   8060e:	f413 5f40 	tst.w	r3, #12288	; 0x3000
   80612:	d1fa      	bne.n	8060a <pwm_driver_init+0x3a>
	// Page 976 - 1002: 38.6 Functional Description
	// Page 996 - 1002: 38.6.5 PWM Controller Operations
	// Page 1001 - 1002: 38.6.5.7 Write Protect Registers
	// Page 1037 - 1038: 38.7.31 PWM Write Protect Control Register
	// Page 1039: 38.7.31 PWM Write Protect Status Register
	PWM->PWM_WPCR = (_PWM_WRITE_PROTECT_KEY << 8) // Set WPKEY
   80614:	4a1c      	ldr	r2, [pc, #112]	; (80688 <pwm_driver_init+0xb8>)
   80616:	4b1d      	ldr	r3, [pc, #116]	; (8068c <pwm_driver_init+0xbc>)
   80618:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
					| PWM_WPCR_WPRG2              // Enable for group 2
					| PWM_WPCR_WPRG3              // Enable for group 3
					| PWM_WPCR_WPRG4              // Enable for group 4
					| PWM_WPCR_WPRG5;             // Enable for group 5
					
	while ((PWM->PWM_WPSR & 0xFF) != 0) {
   8061c:	4b1b      	ldr	r3, [pc, #108]	; (8068c <pwm_driver_init+0xbc>)
   8061e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   80622:	f013 0fff 	tst.w	r3, #255	; 0xff
   80626:	d1f9      	bne.n	8061c <pwm_driver_init+0x4c>
		// Poll until WPSWS0-5 and WPHWS0-5 are cleared
		// WPSR bits 0-5 (WPSWSx) and bits 8-13 (WPHWSx) should all be 0
	}
	
	_pwm_driver_disable();
   80628:	4b19      	ldr	r3, [pc, #100]	; (80690 <pwm_driver_init+0xc0>)
   8062a:	4798      	blx	r3
	//
	// For more information about PMC Write Protection, read ATSAM3X8E Data Sheet:
	// Page 526 - 566: 28. Power Management Controller (PMC)
	// Page 561: 28.15.21  PMC Write Protect Mode Register
	// Page 562: 28.15.22  PMC Write Protect Status Register
	PMC->PMC_WPMR = (_PMC_WRITE_PROTECT_KEY << 8) // Set WPKEY
   8062c:	4a19      	ldr	r2, [pc, #100]	; (80694 <pwm_driver_init+0xc4>)
   8062e:	4b1a      	ldr	r3, [pc, #104]	; (80698 <pwm_driver_init+0xc8>)
   80630:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
					| WPEN;						  // Set WPEN to disable pin write protect
					
	while (PMC->PMC_WPSR != 0) {
   80634:	4b18      	ldr	r3, [pc, #96]	; (80698 <pwm_driver_init+0xc8>)
   80636:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
   8063a:	2b00      	cmp	r3, #0
   8063c:	d1fa      	bne.n	80634 <pwm_driver_init+0x64>
	// Page 526: 28.2 Embedded Characteristics
	// Page 528 - 529: 28.7 Peripheral Clock Controller
	// Page 538: 28.15 Power Management Controller (PMC) User Interface
	// Page 563: 28.15.23  PMC Peripheral Clock Enable Register 1
	// Page 566: 28.15.26 PMC Peripheral Control Register
	PMC->PMC_PCR = PMC_PCR_EN | PMC_PCR_DIV_PERIPH_DIV_MCK | (ID_PWM << PMC_PCR_PID_Pos);
   8063e:	4b16      	ldr	r3, [pc, #88]	; (80698 <pwm_driver_init+0xc8>)
   80640:	4a16      	ldr	r2, [pc, #88]	; (8069c <pwm_driver_init+0xcc>)
   80642:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	PMC->PMC_PCER1 |= 1 << (ID_PWM - 32);
   80646:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
   8064a:	f042 0210 	orr.w	r2, r2, #16
   8064e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	// Divide Factor = 84
	// PWM_CLK = 84 MHz/84 = 1 MHz
	//
	// For more information about PWM_CLK, read ATSAM3X8E Data Sheet:
	// Page 1006: 38.7.1 PWM Clock Register
	PWM->PWM_CLK = PWM_CLK_PREA(0) | PWM_CLK_DIVA(_PWM_CLK_DIVA_FACTOR);
   80652:	4b0e      	ldr	r3, [pc, #56]	; (8068c <pwm_driver_init+0xbc>)
   80654:	2254      	movs	r2, #84	; 0x54
   80656:	601a      	str	r2, [r3, #0]
	uint8_t CPRE7 = 0x0B; // 0x0B => 0b1011 (Use PWM Clock A)
	uint8_t CALG6 = 0x00;
	uint8_t CALG7 = 0x00;
	uint8_t CPOL6 = 0x00;
	uint8_t CPOL7 = 0x00;
	PWM->PWM_CH_NUM[_PWM_CHANNEL_MOTOR].PWM_CMR = (CPRE6 & 0x0F)  // Set bits 0-3 for CPRE (PWM Clock A)
   80658:	220b      	movs	r2, #11
   8065a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
												  | (CALG6 << 8)  // Set bit 8 for CALG (left-aligned)
												  | (CPOL6 << 9); // Set bit 9 for CPOL (start low)
	PWM->PWM_CH_NUM[_PWM_CHANNEL_SERVO].PWM_CMR = (CPRE7 & 0x0F)  // Set bits 0-3 for CPRE (PWM Clock A)
   8065e:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	uint32_t CDTY7 = 0;
	CPRD6 &= 0xFFFFFF; // Apply mask as only bit 0 - 23 are valid
	CPRD7 &= 0xFFFFFF; // Apply mask as only bit 0 - 23 are valid
	CDTY6 &= 0xFFFFFF; // Apply mask as only bit 0 - 23 are valid
	CDTY7 &= 0xFFFFFF; // Apply mask as only bit 0 - 23 are valid
	PWM->PWM_CH_NUM[_PWM_CHANNEL_MOTOR].PWM_CPRD = PWM_CPRD_CPRD(CPRD6);
   80662:	f644 6220 	movw	r2, #20000	; 0x4e20
   80666:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	PWM->PWM_CH_NUM[_PWM_CHANNEL_SERVO].PWM_CPRD = PWM_CPRD_CPRD(CPRD7);
   8066a:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	PWM->PWM_CH_NUM[_PWM_CHANNEL_MOTOR].PWM_CDTY = PWM_CPRD_CPRD(CDTY6);
   8066e:	2200      	movs	r2, #0
   80670:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	PWM->PWM_CH_NUM[_PWM_CHANNEL_SERVO].PWM_CDTY = PWM_CPRD_CPRD(CDTY7);
   80674:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
	// PWM Clock Setup (STOP) --------------------------------------------------
	
	
	
	// PWM Enable (START) --------------------------------------------------
	_pwm_driver_enable();
   80678:	4b09      	ldr	r3, [pc, #36]	; (806a0 <pwm_driver_init+0xd0>)
   8067a:	4798      	blx	r3
   8067c:	bd08      	pop	{r3, pc}
   8067e:	bf00      	nop
   80680:	53534300 	.word	0x53534300
   80684:	400e1000 	.word	0x400e1000
   80688:	50574dfc 	.word	0x50574dfc
   8068c:	40094000 	.word	0x40094000
   80690:	000805ad 	.word	0x000805ad
   80694:	504d4300 	.word	0x504d4300
   80698:	400e0600 	.word	0x400e0600
   8069c:	10000024 	.word	0x10000024
   806a0:	000805c5 	.word	0x000805c5

000806a4 <pwm_driver_set_duty_cycle>:
	// Explanation:
	// You will find all what this code does in pwm_driver_init();
	// Basically because of how we set up our PWM Clocks and PWM Mode
	// We don't have to do a lot of math as a lot of things just cancel out
	// This means that we can directly manipulate registers without first recalculating and reconverting the values
	if ((pwm_channel == _PWM_CHANNEL_MOTOR) || (pwm_channel == _PWM_CHANNEL_SERVO)) {
   806a4:	2801      	cmp	r0, #1
   806a6:	d900      	bls.n	806aa <pwm_driver_set_duty_cycle+0x6>
   806a8:	4770      	bx	lr
void pwm_driver_set_duty_cycle(uint8_t pwm_channel, uint32_t duty_cycle) {
   806aa:	b538      	push	{r3, r4, r5, lr}
   806ac:	460d      	mov	r5, r1
   806ae:	4604      	mov	r4, r0
		_pwm_driver_disable();
   806b0:	4b07      	ldr	r3, [pc, #28]	; (806d0 <pwm_driver_set_duty_cycle+0x2c>)
   806b2:	4798      	blx	r3
		
		uint32_t CDTYx = duty_cycle;
		PWM->PWM_CH_NUM[pwm_channel].PWM_CDTY = PWM_CDTY_CDTY(CDTYx);
   806b4:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
   806b8:	f104 0310 	add.w	r3, r4, #16
   806bc:	015b      	lsls	r3, r3, #5
   806be:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
   806c2:	f503 2310 	add.w	r3, r3, #589824	; 0x90000
   806c6:	605d      	str	r5, [r3, #4]
		
		_pwm_driver_enable();
   806c8:	4b02      	ldr	r3, [pc, #8]	; (806d4 <pwm_driver_set_duty_cycle+0x30>)
   806ca:	4798      	blx	r3
   806cc:	bd38      	pop	{r3, r4, r5, pc}
   806ce:	bf00      	nop
   806d0:	000805ad 	.word	0x000805ad
   806d4:	000805c5 	.word	0x000805c5

000806d8 <servo_driver_set_position>:
	servo_driver_set_position(0);
}



void servo_driver_set_position(int8_t position) {
   806d8:	b508      	push	{r3, lr}
	// Explanation:
	// You can have values -100 to 100 %, witch will then translate to 900 to 2100 us (where 0 & is 1500 us)
	// These us are our duty-rate for PWM to drive the servo that we just put right in
	
	// Ensure position is within the valid range
	if (position < _SERVO_POSITION_MIN) position = _SERVO_POSITION_MIN;
   806da:	f110 0f64 	cmn.w	r0, #100	; 0x64
   806de:	da01      	bge.n	806e4 <servo_driver_set_position+0xc>
   806e0:	f06f 0063 	mvn.w	r0, #99	; 0x63
	if (position > _SERVO_POSITION_MAX) position = _SERVO_POSITION_MAX;
   806e4:	2864      	cmp	r0, #100	; 0x64
   806e6:	dd00      	ble.n	806ea <servo_driver_set_position+0x12>
   806e8:	2064      	movs	r0, #100	; 0x64
	
	// If value in dead zone set Servo to middle
	if ((_SERVO_POSITION_DEADZONE_MIN < position) && (position < _SERVO_POSITION_MAX)) position = 0;
   806ea:	f100 0309 	add.w	r3, r0, #9
   806ee:	b2db      	uxtb	r3, r3
   806f0:	2b6c      	cmp	r3, #108	; 0x6c
   806f2:	d800      	bhi.n	806f6 <servo_driver_set_position+0x1e>
   806f4:	2000      	movs	r0, #0
	
	// Map position from percent % to pulses in micro seconds us
	uint32_t duty_cycle = _SERVO_PULSE_MIN + ((position - _SERVO_POSITION_MIN) * (_SERVO_PULSE_MAX - _SERVO_PULSE_MIN))/(_SERVO_POSITION_MAX - _SERVO_POSITION_MIN);
   806f6:	f100 0164 	add.w	r1, r0, #100	; 0x64
   806fa:	f44f 6096 	mov.w	r0, #1200	; 0x4b0
   806fe:	fb00 f001 	mul.w	r0, r0, r1
   80702:	4906      	ldr	r1, [pc, #24]	; (8071c <servo_driver_set_position+0x44>)
   80704:	fb81 3100 	smull	r3, r1, r1, r0
   80708:	17c0      	asrs	r0, r0, #31
   8070a:	ebc0 11a1 	rsb	r1, r0, r1, asr #6
	// To correct for this we invert the signal by subtracting duty-cycle itself from max duty-cycle
	// max duty-cycle = 20 000 us
	duty_cycle = 20000 - duty_cycle;
	
	// Generate Servo Signal
	pwm_driver_set_duty_cycle(PWM_DRIVER_SERVO, duty_cycle);
   8070e:	f5c1 4195 	rsb	r1, r1, #19072	; 0x4a80
   80712:	311c      	adds	r1, #28
   80714:	2001      	movs	r0, #1
   80716:	4b02      	ldr	r3, [pc, #8]	; (80720 <servo_driver_set_position+0x48>)
   80718:	4798      	blx	r3
   8071a:	bd08      	pop	{r3, pc}
   8071c:	51eb851f 	.word	0x51eb851f
   80720:	000806a5 	.word	0x000806a5

00080724 <servo_driver_init>:
void servo_driver_init() {
   80724:	b508      	push	{r3, lr}
	pwm_driver_init();
   80726:	4b03      	ldr	r3, [pc, #12]	; (80734 <servo_driver_init+0x10>)
   80728:	4798      	blx	r3
	servo_driver_set_position(0);
   8072a:	2000      	movs	r0, #0
   8072c:	4b02      	ldr	r3, [pc, #8]	; (80738 <servo_driver_init+0x14>)
   8072e:	4798      	blx	r3
   80730:	bd08      	pop	{r3, pc}
   80732:	bf00      	nop
   80734:	000805d1 	.word	0x000805d1
   80738:	000806d9 	.word	0x000806d9

0008073c <time_init>:
// Automatically run this comand before main() function
// Basically Auto init this function as soon as the driver is imported into main.c
__attribute__((constructor)) void time_init(void){
	// Clock calibration is set to '(num cycles for 1ms) / 8'
	// (SysTick is by default set to use 8x clock divisor)
	calib = SysTick->CALIB * 8;
   8073c:	4a09      	ldr	r2, [pc, #36]	; (80764 <time_init+0x28>)
   8073e:	68d3      	ldr	r3, [r2, #12]
   80740:	00db      	lsls	r3, r3, #3
   80742:	2100      	movs	r1, #0
   80744:	4808      	ldr	r0, [pc, #32]	; (80768 <time_init+0x2c>)
   80746:	6003      	str	r3, [r0, #0]
   80748:	6041      	str	r1, [r0, #4]
	// Set reload at calib-1 ticks
	SysTick->LOAD = (calib & SysTick_LOAD_RELOAD_Msk)-1;
   8074a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   8074e:	3b01      	subs	r3, #1
   80750:	6053      	str	r3, [r2, #4]
	// Reset counter
	SysTick->VAL = 0;
   80752:	6091      	str	r1, [r2, #8]
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
   80754:	2120      	movs	r1, #32
   80756:	4b05      	ldr	r3, [pc, #20]	; (8076c <time_init+0x30>)
   80758:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
	// Set interrupt priority
	NVIC_SetPriority(SysTick_IRQn, 2);
	SysTick->CTRL =
   8075c:	2307      	movs	r3, #7
   8075e:	6013      	str	r3, [r2, #0]
   80760:	4770      	bx	lr
   80762:	bf00      	nop
   80764:	e000e010 	.word	0xe000e010
   80768:	20000cc8 	.word	0x20000cc8
   8076c:	e000ed00 	.word	0xe000ed00

00080770 <SysTick_Handler>:
	((1 << SysTick_CTRL_ENABLE_Pos)    & SysTick_CTRL_ENABLE_Msk);	        // Enable SysTick
}



void SysTick_Handler(void){
   80770:	b430      	push	{r4, r5}
	now += calib;
   80772:	4906      	ldr	r1, [pc, #24]	; (8078c <SysTick_Handler+0x1c>)
   80774:	e9d1 2300 	ldrd	r2, r3, [r1]
   80778:	4805      	ldr	r0, [pc, #20]	; (80790 <SysTick_Handler+0x20>)
   8077a:	e9d0 4500 	ldrd	r4, r5, [r0]
   8077e:	1912      	adds	r2, r2, r4
   80780:	416b      	adcs	r3, r5
   80782:	e9c1 2300 	strd	r2, r3, [r1]
}
   80786:	bc30      	pop	{r4, r5}
   80788:	4770      	bx	lr
   8078a:	bf00      	nop
   8078c:	20000868 	.word	0x20000868
   80790:	20000cc8 	.word	0x20000cc8

00080794 <time_now>:



uint64_t time_now(void){
   80794:	f84d bd04 	str.w	fp, [sp, #-4]!
	return now + calib - SysTick->VAL;
   80798:	4b09      	ldr	r3, [pc, #36]	; (807c0 <time_now+0x2c>)
   8079a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8079e:	4909      	ldr	r1, [pc, #36]	; (807c4 <time_now+0x30>)
   807a0:	e9d1 0100 	ldrd	r0, r1, [r1]
   807a4:	1812      	adds	r2, r2, r0
   807a6:	414b      	adcs	r3, r1
   807a8:	4907      	ldr	r1, [pc, #28]	; (807c8 <time_now+0x34>)
   807aa:	6888      	ldr	r0, [r1, #8]
}
   807ac:	ebb2 0b00 	subs.w	fp, r2, r0
   807b0:	f163 0c00 	sbc.w	ip, r3, #0
   807b4:	4658      	mov	r0, fp
   807b6:	4661      	mov	r1, ip
   807b8:	f85d bb04 	ldr.w	fp, [sp], #4
   807bc:	4770      	bx	lr
   807be:	bf00      	nop
   807c0:	20000868 	.word	0x20000868
   807c4:	20000cc8 	.word	0x20000cc8
   807c8:	e000e010 	.word	0xe000e010

000807cc <msecs>:

uint64_t usecs(uint64_t s){
	return s*calib/1000;
}
uint64_t msecs(uint64_t s){
	return s*calib;
   807cc:	4a05      	ldr	r2, [pc, #20]	; (807e4 <msecs+0x18>)
   807ce:	6813      	ldr	r3, [r2, #0]
   807d0:	6852      	ldr	r2, [r2, #4]
   807d2:	fb00 f202 	mul.w	r2, r0, r2
   807d6:	fb01 2203 	mla	r2, r1, r3, r2
   807da:	fba3 0100 	umull	r0, r1, r3, r0
   807de:	4411      	add	r1, r2
}
   807e0:	4770      	bx	lr
   807e2:	bf00      	nop
   807e4:	20000cc8 	.word	0x20000cc8

000807e8 <time_spinUntil>:

void time_spinFor(uint64_t duration){
	time_spinUntil(time_now() + duration);
}

void time_spinUntil(uint64_t then){
   807e8:	b538      	push	{r3, r4, r5, lr}
   807ea:	4604      	mov	r4, r0
   807ec:	460d      	mov	r5, r1
	while(then > time_now()){}
   807ee:	4b03      	ldr	r3, [pc, #12]	; (807fc <time_spinUntil+0x14>)
   807f0:	4798      	blx	r3
   807f2:	42a9      	cmp	r1, r5
   807f4:	bf08      	it	eq
   807f6:	42a0      	cmpeq	r0, r4
   807f8:	d3f9      	bcc.n	807ee <time_spinUntil+0x6>
}
   807fa:	bd38      	pop	{r3, r4, r5, pc}
   807fc:	00080795 	.word	0x00080795

00080800 <time_spinFor>:
void time_spinFor(uint64_t duration){
   80800:	b538      	push	{r3, r4, r5, lr}
   80802:	4604      	mov	r4, r0
   80804:	460d      	mov	r5, r1
	time_spinUntil(time_now() + duration);
   80806:	4b03      	ldr	r3, [pc, #12]	; (80814 <time_spinFor+0x14>)
   80808:	4798      	blx	r3
   8080a:	1900      	adds	r0, r0, r4
   8080c:	4169      	adcs	r1, r5
   8080e:	4b02      	ldr	r3, [pc, #8]	; (80818 <time_spinFor+0x18>)
   80810:	4798      	blx	r3
   80812:	bd38      	pop	{r3, r4, r5, pc}
   80814:	00080795 	.word	0x00080795
   80818:	000807e9 	.word	0x000807e9

0008081c <push>:
RingBuf ringBuf = {0};



int push(RingBuf* rb, uint8_t val){
	if(rb->length >= (sizeof(rb->buffer)/sizeof(rb->buffer[0]))){
   8081c:	f8d0 240c 	ldr.w	r2, [r0, #1036]	; 0x40c
   80820:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
   80824:	d20c      	bcs.n	80840 <push+0x24>
		return 0;
	}
	rb->buffer[rb->insertIdx] = val;
   80826:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
   8082a:	54c1      	strb	r1, [r0, r3]
	rb->insertIdx = (rb->insertIdx + 1) % (sizeof(rb->buffer)/sizeof(rb->buffer[0]));
   8082c:	3301      	adds	r3, #1
   8082e:	f3c3 0309 	ubfx	r3, r3, #0, #10
   80832:	f8c0 3404 	str.w	r3, [r0, #1028]	; 0x404
	rb->length++;
   80836:	3201      	adds	r2, #1
   80838:	f8c0 240c 	str.w	r2, [r0, #1036]	; 0x40c
	return 1;
   8083c:	2001      	movs	r0, #1
   8083e:	4770      	bx	lr
		return 0;
   80840:	2000      	movs	r0, #0
}
   80842:	4770      	bx	lr

00080844 <pop>:

int pop(RingBuf* rb, uint8_t* val){
   80844:	4603      	mov	r3, r0
	if(!rb->length){
   80846:	f8d0 040c 	ldr.w	r0, [r0, #1036]	; 0x40c
   8084a:	b180      	cbz	r0, 8086e <pop+0x2a>
		return 0;
	}
	*val = rb->buffer[rb->removeIdx];
   8084c:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
   80850:	5c9a      	ldrb	r2, [r3, r2]
   80852:	700a      	strb	r2, [r1, #0]
	rb->removeIdx = (rb->removeIdx + 1) % (sizeof(rb->buffer)/sizeof(rb->buffer[0]));
   80854:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
   80858:	3201      	adds	r2, #1
   8085a:	f3c2 0209 	ubfx	r2, r2, #0, #10
   8085e:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
	rb->length--;
   80862:	f8d3 240c 	ldr.w	r2, [r3, #1036]	; 0x40c
   80866:	3a01      	subs	r2, #1
   80868:	f8c3 240c 	str.w	r2, [r3, #1036]	; 0x40c
	return 1;
   8086c:	2001      	movs	r0, #1
}
   8086e:	4770      	bx	lr

00080870 <uart_init>:



void uart_init(uint32_t cpufreq, uint32_t baudrate){
	PMC->PMC_PCER0 |= (1 << ID_UART);
   80870:	4a12      	ldr	r2, [pc, #72]	; (808bc <uart_init+0x4c>)
   80872:	6913      	ldr	r3, [r2, #16]
   80874:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   80878:	6113      	str	r3, [r2, #16]
	
	// Set UART pins (A8, A9) to use alternate function (this disables regular IO)
	PIOA->PIO_PDR   |=   PIO_PA8 | PIO_PA9;
   8087a:	4b11      	ldr	r3, [pc, #68]	; (808c0 <uart_init+0x50>)
   8087c:	685a      	ldr	r2, [r3, #4]
   8087e:	f442 7240 	orr.w	r2, r2, #768	; 0x300
   80882:	605a      	str	r2, [r3, #4]
	// Set alternate function A (see tables 9-2, 34-2)
	PIOA->PIO_ABSR  &= ~(PIO_PA8 | PIO_PA9);
   80884:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80886:	f422 7240 	bic.w	r2, r2, #768	; 0x300
   8088a:	671a      	str	r2, [r3, #112]	; 0x70
	
	// Configure UART settings
	UART->UART_CR   |= UART_CR_TXEN | UART_CR_RXEN;
   8088c:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
   80890:	681a      	ldr	r2, [r3, #0]
   80892:	f042 0250 	orr.w	r2, r2, #80	; 0x50
   80896:	601a      	str	r2, [r3, #0]
	UART->UART_MR   |= UART_MR_PAR_NO;
   80898:	685a      	ldr	r2, [r3, #4]
   8089a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
   8089e:	605a      	str	r2, [r3, #4]
	UART->UART_BRGR = cpufreq / 16 / baudrate;
   808a0:	0900      	lsrs	r0, r0, #4
   808a2:	fbb0 f1f1 	udiv	r1, r0, r1
   808a6:	6219      	str	r1, [r3, #32]
	
	
	// Configure interrupts on receive ready and errors
	UART->UART_IDR = 0xFFFFFFFF;
   808a8:	f04f 32ff 	mov.w	r2, #4294967295
   808ac:	60da      	str	r2, [r3, #12]
	UART->UART_IER = UART_IER_RXRDY | UART_IER_OVRE | UART_IER_FRAME | UART_IER_PARE;
   808ae:	22e1      	movs	r2, #225	; 0xe1
   808b0:	609a      	str	r2, [r3, #8]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
   808b2:	f44f 7280 	mov.w	r2, #256	; 0x100
   808b6:	4b03      	ldr	r3, [pc, #12]	; (808c4 <uart_init+0x54>)
   808b8:	601a      	str	r2, [r3, #0]
   808ba:	4770      	bx	lr
   808bc:	400e0600 	.word	0x400e0600
   808c0:	400e0e00 	.word	0x400e0e00
   808c4:	e000e100 	.word	0xe000e100

000808c8 <uart_tx>:
}



void uart_tx(uint8_t val){
	while(!(UART->UART_SR & UART_SR_TXEMPTY)){}
   808c8:	4b03      	ldr	r3, [pc, #12]	; (808d8 <uart_tx+0x10>)
   808ca:	695b      	ldr	r3, [r3, #20]
   808cc:	f413 7f00 	tst.w	r3, #512	; 0x200
   808d0:	d0fa      	beq.n	808c8 <uart_tx>
	UART->UART_THR = val;
   808d2:	4b01      	ldr	r3, [pc, #4]	; (808d8 <uart_tx+0x10>)
   808d4:	61d8      	str	r0, [r3, #28]
   808d6:	4770      	bx	lr
   808d8:	400e0800 	.word	0x400e0800

000808dc <uart_rx>:
}

uint8_t uart_rx(uint8_t* val){
   808dc:	b508      	push	{r3, lr}
	return pop(&ringBuf, val);
   808de:	4601      	mov	r1, r0
   808e0:	4802      	ldr	r0, [pc, #8]	; (808ec <uart_rx+0x10>)
   808e2:	4b03      	ldr	r3, [pc, #12]	; (808f0 <uart_rx+0x14>)
   808e4:	4798      	blx	r3
}
   808e6:	b2c0      	uxtb	r0, r0
   808e8:	bd08      	pop	{r3, pc}
   808ea:	bf00      	nop
   808ec:	20000870 	.word	0x20000870
   808f0:	00080845 	.word	0x00080845

000808f4 <UART_Handler>:
	return r;
}



void UART_Handler(){
   808f4:	b508      	push	{r3, lr}
	
	uint32_t status = UART->UART_SR;
   808f6:	4b0c      	ldr	r3, [pc, #48]	; (80928 <UART_Handler+0x34>)
   808f8:	695b      	ldr	r3, [r3, #20]
	
	// Errors: Reset UART
	if(status & (UART_SR_OVRE | UART_SR_FRAME | UART_SR_PARE)){
   808fa:	f013 0fe0 	tst.w	r3, #224	; 0xe0
   808fe:	d003      	beq.n	80908 <UART_Handler+0x14>
		UART->UART_CR = UART_CR_RXEN | UART_CR_TXEN | UART_CR_RSTSTA;
   80900:	f44f 71a8 	mov.w	r1, #336	; 0x150
   80904:	4a08      	ldr	r2, [pc, #32]	; (80928 <UART_Handler+0x34>)
   80906:	6011      	str	r1, [r2, #0]
	}
	
	// Receive ready: push to ring buffer
	if(status & UART_SR_RXRDY){
   80908:	f013 0f01 	tst.w	r3, #1
   8090c:	d100      	bne.n	80910 <UART_Handler+0x1c>
   8090e:	bd08      	pop	{r3, pc}
		if(!push(&ringBuf, UART->UART_RHR & 0xff)){
   80910:	4b05      	ldr	r3, [pc, #20]	; (80928 <UART_Handler+0x34>)
   80912:	6999      	ldr	r1, [r3, #24]
   80914:	b2c9      	uxtb	r1, r1
   80916:	4805      	ldr	r0, [pc, #20]	; (8092c <UART_Handler+0x38>)
   80918:	4b05      	ldr	r3, [pc, #20]	; (80930 <UART_Handler+0x3c>)
   8091a:	4798      	blx	r3
   8091c:	2800      	cmp	r0, #0
   8091e:	d1f6      	bne.n	8090e <UART_Handler+0x1a>
			printf("UART receive buffer full\n");
   80920:	4804      	ldr	r0, [pc, #16]	; (80934 <UART_Handler+0x40>)
   80922:	4b05      	ldr	r3, [pc, #20]	; (80938 <UART_Handler+0x44>)
   80924:	4798      	blx	r3
		}
	}
	
}
   80926:	e7f2      	b.n	8090e <UART_Handler+0x1a>
   80928:	400e0800 	.word	0x400e0800
   8092c:	20000870 	.word	0x20000870
   80930:	0008081d 	.word	0x0008081d
   80934:	00082560 	.word	0x00082560
   80938:	00080c99 	.word	0x00080c99

0008093c <_sbrk>:
// See https://interrupt.memfault.com/blog/boostrapping-libc-with-newlib

extern int _end;
#include <sys/stat.h>

void *_sbrk(int incr){
   8093c:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if(heap == NULL){
   8093e:	4a08      	ldr	r2, [pc, #32]	; (80960 <_sbrk+0x24>)
   80940:	f8d2 2410 	ldr.w	r2, [r2, #1040]	; 0x410
   80944:	b132      	cbz	r2, 80954 <_sbrk+0x18>
		heap = (unsigned char*)&_end;
	}
	prev_heap = heap;
   80946:	4a06      	ldr	r2, [pc, #24]	; (80960 <_sbrk+0x24>)
   80948:	f8d2 0410 	ldr.w	r0, [r2, #1040]	; 0x410

	heap += incr;
   8094c:	4403      	add	r3, r0
   8094e:	f8c2 3410 	str.w	r3, [r2, #1040]	; 0x410

	return prev_heap;
}
   80952:	4770      	bx	lr
		heap = (unsigned char*)&_end;
   80954:	4903      	ldr	r1, [pc, #12]	; (80964 <_sbrk+0x28>)
   80956:	4a02      	ldr	r2, [pc, #8]	; (80960 <_sbrk+0x24>)
   80958:	f8c2 1410 	str.w	r1, [r2, #1040]	; 0x410
   8095c:	e7f3      	b.n	80946 <_sbrk+0xa>
   8095e:	bf00      	nop
   80960:	20000870 	.word	0x20000870
   80964:	200012f8 	.word	0x200012f8

00080968 <_close>:

int _close(int file){
	return -1;
}
   80968:	f04f 30ff 	mov.w	r0, #4294967295
   8096c:	4770      	bx	lr

0008096e <_fstat>:

int _fstat(int file, struct stat* st){
	st->st_mode = S_IFCHR;
   8096e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   80972:	604b      	str	r3, [r1, #4]
	return 0;
}
   80974:	2000      	movs	r0, #0
   80976:	4770      	bx	lr

00080978 <_isatty>:

int _isatty(int file){
	return 1;
}
   80978:	2001      	movs	r0, #1
   8097a:	4770      	bx	lr

0008097c <_lseek>:

int _lseek(int file, int ptr, int dir){
	return 0;
}
   8097c:	2000      	movs	r0, #0
   8097e:	4770      	bx	lr

00080980 <_write>:

int _getpid(void){
	return -1;
}

int _write(int file, char* ptr, int len){
   80980:	b570      	push	{r4, r5, r6, lr}
	if(file > 1){
   80982:	2801      	cmp	r0, #1
   80984:	dc0b      	bgt.n	8099e <_write+0x1e>
   80986:	460e      	mov	r6, r1
   80988:	4615      	mov	r5, r2
   8098a:	2400      	movs	r4, #0
   8098c:	e003      	b.n	80996 <_write+0x16>
		return -1;
	}

	for(int idx = 0; idx < len; idx++){
		uart_tx((uint8_t)ptr[idx]);
   8098e:	5d30      	ldrb	r0, [r6, r4]
   80990:	4b04      	ldr	r3, [pc, #16]	; (809a4 <_write+0x24>)
   80992:	4798      	blx	r3
	for(int idx = 0; idx < len; idx++){
   80994:	3401      	adds	r4, #1
   80996:	42ac      	cmp	r4, r5
   80998:	dbf9      	blt.n	8098e <_write+0xe>
	}
	return len;
}
   8099a:	4628      	mov	r0, r5
   8099c:	bd70      	pop	{r4, r5, r6, pc}
		return -1;
   8099e:	f04f 35ff 	mov.w	r5, #4294967295
   809a2:	e7fa      	b.n	8099a <_write+0x1a>
   809a4:	000808c9 	.word	0x000808c9

000809a8 <_read>:

int _read(int file, char* ptr, int len){
   809a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if(file > 1){
   809aa:	2801      	cmp	r0, #1
   809ac:	dc0c      	bgt.n	809c8 <_read+0x20>
   809ae:	4616      	mov	r6, r2
   809b0:	460f      	mov	r7, r1
   809b2:	2400      	movs	r4, #0
   809b4:	4625      	mov	r5, r4
		return -1;
	}
	
	int nread = 0;
	for(int idx = 0; idx < len; idx++){
   809b6:	42b4      	cmp	r4, r6
   809b8:	da08      	bge.n	809cc <_read+0x24>
		int b = uart_rx((uint8_t*)&ptr[idx]);
   809ba:	1938      	adds	r0, r7, r4
   809bc:	4b04      	ldr	r3, [pc, #16]	; (809d0 <_read+0x28>)
   809be:	4798      	blx	r3
		nread += b;
   809c0:	4405      	add	r5, r0
		if(!b){
   809c2:	b118      	cbz	r0, 809cc <_read+0x24>
	for(int idx = 0; idx < len; idx++){
   809c4:	3401      	adds	r4, #1
   809c6:	e7f6      	b.n	809b6 <_read+0xe>
		return -1;
   809c8:	f04f 35ff 	mov.w	r5, #4294967295
			return nread;
		}
	}
	return nread;
}
   809cc:	4628      	mov	r0, r5
   809ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   809d0:	000808dd 	.word	0x000808dd

000809d4 <main>:
char test_data = 0x00;



int main(void)
{
   809d4:	b5f0      	push	{r4, r5, r6, r7, lr}
   809d6:	b087      	sub	sp, #28
	// Disable Watchdog Timer ----------
	WDT->WDT_MR = WDT_MR_WDDIS; // Set WDDIS bit to disable the watchdog timer
   809d8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   809dc:	4b3c      	ldr	r3, [pc, #240]	; (80ad0 <main+0xfc>)
   809de:	605a      	str	r2, [r3, #4]
	
    // Initialize SAM system ----------
    SystemInit();
   809e0:	4b3c      	ldr	r3, [pc, #240]	; (80ad4 <main+0x100>)
   809e2:	4798      	blx	r3
	
	// Initialize Debugging ----------
	debug_led_init();
   809e4:	4b3c      	ldr	r3, [pc, #240]	; (80ad8 <main+0x104>)
   809e6:	4798      	blx	r3
	uart_init(84000000, 9600); // Initialize UART with CPU frequency (84 MHz) and desired baud rate (9600)
   809e8:	f44f 5116 	mov.w	r1, #9600	; 0x2580
   809ec:	483b      	ldr	r0, [pc, #236]	; (80adc <main+0x108>)
   809ee:	4b3c      	ldr	r3, [pc, #240]	; (80ae0 <main+0x10c>)
   809f0:	4798      	blx	r3
	// Setup Timers ----------
	// Variables to keep track of timers
	// The CAN sending timings, as to not overwhelm the CAN buss and let us do other tasks at the same time
	// The Controls timings, as there is no point in sending data every microsecond
	uint64_t can_start_time = 0;
	uint64_t can_send_interval_ticks = msecs(CAN_SEND_INTERVAL_MS);
   809f2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   809f6:	2100      	movs	r1, #0
   809f8:	4b3a      	ldr	r3, [pc, #232]	; (80ae4 <main+0x110>)
   809fa:	4798      	blx	r3
   809fc:	4606      	mov	r6, r0
   809fe:	460f      	mov	r7, r1
		.phase2 = 6,
		.propag = 3,
		.sjw = 1,
		.smp = 1
	}; // CAN initialization parameters
	can_init(can_config, 1); // Initialize CAN with the configuration and enable receive interrupts
   80a00:	2101      	movs	r1, #1
   80a02:	4b39      	ldr	r3, [pc, #228]	; (80ae8 <main+0x114>)
   80a04:	6818      	ldr	r0, [r3, #0]
   80a06:	4b39      	ldr	r3, [pc, #228]	; (80aec <main+0x118>)
   80a08:	4798      	blx	r3
	
	// Initialize Servo ----------
	servo_driver_init();
   80a0a:	4b39      	ldr	r3, [pc, #228]	; (80af0 <main+0x11c>)
   80a0c:	4798      	blx	r3
	
	// Initialize IR LED ----------
	ir_led_driver_init();
   80a0e:	4b39      	ldr	r3, [pc, #228]	; (80af4 <main+0x120>)
   80a10:	4798      	blx	r3
	uint64_t can_start_time = 0;
   80a12:	2400      	movs	r4, #0
   80a14:	2500      	movs	r5, #0
   80a16:	e00d      	b.n	80a34 <main+0x60>
				test_data = (char)can_message_rx.byte[7];
			}
		}
		
		// Control Servo with Joystick X position
		servo_driver_set_position(controls_joystick_x);
   80a18:	4b37      	ldr	r3, [pc, #220]	; (80af8 <main+0x124>)
   80a1a:	f993 0001 	ldrsb.w	r0, [r3, #1]
   80a1e:	4b37      	ldr	r3, [pc, #220]	; (80afc <main+0x128>)
   80a20:	4798      	blx	r3
		
		// Check if enough time has passed since the last CAN message was sent
		if ((time_now() - can_start_time) >= can_send_interval_ticks) {
   80a22:	4b37      	ldr	r3, [pc, #220]	; (80b00 <main+0x12c>)
   80a24:	4798      	blx	r3
   80a26:	1b00      	subs	r0, r0, r4
   80a28:	eb61 0105 	sbc.w	r1, r1, r5
   80a2c:	42b9      	cmp	r1, r7
   80a2e:	bf08      	it	eq
   80a30:	42b0      	cmpeq	r0, r6
   80a32:	d223      	bcs.n	80a7c <main+0xa8>
		if (can_rx(&can_message_rx, RX_MAILBOX_0)) {			
   80a34:	2101      	movs	r1, #1
   80a36:	4668      	mov	r0, sp
   80a38:	4b32      	ldr	r3, [pc, #200]	; (80b04 <main+0x130>)
   80a3a:	4798      	blx	r3
   80a3c:	2800      	cmp	r0, #0
   80a3e:	d0eb      	beq.n	80a18 <main+0x44>
			if (can_message_rx.id == CAN_ID_NODE1) {
   80a40:	f89d 3000 	ldrb.w	r3, [sp]
   80a44:	2b01      	cmp	r3, #1
   80a46:	d1e7      	bne.n	80a18 <main+0x44>
				controls_joystick_y = (int8_t)can_message_rx.byte[0];
   80a48:	f99d 2004 	ldrsb.w	r2, [sp, #4]
   80a4c:	4b2a      	ldr	r3, [pc, #168]	; (80af8 <main+0x124>)
   80a4e:	701a      	strb	r2, [r3, #0]
				controls_joystick_x = (int8_t)can_message_rx.byte[1];
   80a50:	f99d 2005 	ldrsb.w	r2, [sp, #5]
   80a54:	705a      	strb	r2, [r3, #1]
				controls_pad_left = (int8_t)can_message_rx.byte[2];
   80a56:	f99d 2006 	ldrsb.w	r2, [sp, #6]
   80a5a:	709a      	strb	r2, [r3, #2]
				controls_pad_right = (int8_t)can_message_rx.byte[3];
   80a5c:	f99d 2007 	ldrsb.w	r2, [sp, #7]
   80a60:	70da      	strb	r2, [r3, #3]
				controls_joystick_button = (int8_t)can_message_rx.byte[4];
   80a62:	f99d 2008 	ldrsb.w	r2, [sp, #8]
   80a66:	711a      	strb	r2, [r3, #4]
				controls_pad_left_button = (int8_t)can_message_rx.byte[5];
   80a68:	f99d 2009 	ldrsb.w	r2, [sp, #9]
   80a6c:	715a      	strb	r2, [r3, #5]
				controls_pad_right_button = (int8_t)can_message_rx.byte[6];
   80a6e:	f99d 200a 	ldrsb.w	r2, [sp, #10]
   80a72:	719a      	strb	r2, [r3, #6]
				test_data = (char)can_message_rx.byte[7];
   80a74:	f89d 200b 	ldrb.w	r2, [sp, #11]
   80a78:	71da      	strb	r2, [r3, #7]
   80a7a:	e7cd      	b.n	80a18 <main+0x44>
			// Reset the CAN start time for the next delay
			can_start_time = time_now();
   80a7c:	4b20      	ldr	r3, [pc, #128]	; (80b00 <main+0x12c>)
   80a7e:	4798      	blx	r3
   80a80:	4604      	mov	r4, r0
   80a82:	460d      	mov	r5, r1
			
			// Increment score by 1 if the ball was detected
			if (ir_led_driver_get_status() != 0) {
   80a84:	4b20      	ldr	r3, [pc, #128]	; (80b08 <main+0x134>)
   80a86:	4798      	blx	r3
   80a88:	b118      	cbz	r0, 80a92 <main+0xbe>
				score += 1;
   80a8a:	4a1b      	ldr	r2, [pc, #108]	; (80af8 <main+0x124>)
   80a8c:	7a13      	ldrb	r3, [r2, #8]
   80a8e:	3301      	adds	r3, #1
   80a90:	7213      	strb	r3, [r2, #8]
			}
			
			// Define the CAN message
			CanMsg can_message_tx;
			can_message_tx.id = CAN_ID_NODE2; // CAN ID
   80a92:	2302      	movs	r3, #2
   80a94:	f88d 300c 	strb.w	r3, [sp, #12]
			can_message_tx.length = 8; // Message length
   80a98:	2308      	movs	r3, #8
   80a9a:	f88d 300d 	strb.w	r3, [sp, #13]
			can_message_tx.byte[0] = score; // Data bytes to send
   80a9e:	4b16      	ldr	r3, [pc, #88]	; (80af8 <main+0x124>)
   80aa0:	7a1b      	ldrb	r3, [r3, #8]
   80aa2:	f88d 3010 	strb.w	r3, [sp, #16]
			can_message_tx.byte[1] = score;
   80aa6:	f88d 3011 	strb.w	r3, [sp, #17]
			can_message_tx.byte[2] = score;
   80aaa:	f88d 3012 	strb.w	r3, [sp, #18]
			can_message_tx.byte[3] = score;
   80aae:	f88d 3013 	strb.w	r3, [sp, #19]
			can_message_tx.byte[4] = score;
   80ab2:	f88d 3014 	strb.w	r3, [sp, #20]
			can_message_tx.byte[5] = score;
   80ab6:	f88d 3015 	strb.w	r3, [sp, #21]
			can_message_tx.byte[6] = score;
   80aba:	f88d 3016 	strb.w	r3, [sp, #22]
			can_message_tx.byte[7] = score;
   80abe:	f88d 3017 	strb.w	r3, [sp, #23]
			
			// Send the message on the CAN bus
			can_tx(can_message_tx);
   80ac2:	ab06      	add	r3, sp, #24
   80ac4:	e913 0007 	ldmdb	r3, {r0, r1, r2}
   80ac8:	4b10      	ldr	r3, [pc, #64]	; (80b0c <main+0x138>)
   80aca:	4798      	blx	r3
    while (1) {
   80acc:	e7b2      	b.n	80a34 <main+0x60>
   80ace:	bf00      	nop
   80ad0:	400e1a50 	.word	0x400e1a50
   80ad4:	000801d1 	.word	0x000801d1
   80ad8:	00080529 	.word	0x00080529
   80adc:	0501bd00 	.word	0x0501bd00
   80ae0:	00080871 	.word	0x00080871
   80ae4:	000807cd 	.word	0x000807cd
   80ae8:	0008257c 	.word	0x0008257c
   80aec:	0008035d 	.word	0x0008035d
   80af0:	00080725 	.word	0x00080725
   80af4:	00080565 	.word	0x00080565
   80af8:	20000c84 	.word	0x20000c84
   80afc:	000806d9 	.word	0x000806d9
   80b00:	00080795 	.word	0x00080795
   80b04:	00080459 	.word	0x00080459
   80b08:	00080571 	.word	0x00080571
   80b0c:	0008040d 	.word	0x0008040d

00080b10 <__libc_init_array>:
   80b10:	b570      	push	{r4, r5, r6, lr}
   80b12:	4e0f      	ldr	r6, [pc, #60]	; (80b50 <__libc_init_array+0x40>)
   80b14:	4d0f      	ldr	r5, [pc, #60]	; (80b54 <__libc_init_array+0x44>)
   80b16:	1b76      	subs	r6, r6, r5
   80b18:	10b6      	asrs	r6, r6, #2
   80b1a:	bf18      	it	ne
   80b1c:	2400      	movne	r4, #0
   80b1e:	d005      	beq.n	80b2c <__libc_init_array+0x1c>
   80b20:	3401      	adds	r4, #1
   80b22:	f855 3b04 	ldr.w	r3, [r5], #4
   80b26:	4798      	blx	r3
   80b28:	42a6      	cmp	r6, r4
   80b2a:	d1f9      	bne.n	80b20 <__libc_init_array+0x10>
   80b2c:	4e0a      	ldr	r6, [pc, #40]	; (80b58 <__libc_init_array+0x48>)
   80b2e:	4d0b      	ldr	r5, [pc, #44]	; (80b5c <__libc_init_array+0x4c>)
   80b30:	f001 fd2a 	bl	82588 <_init>
   80b34:	1b76      	subs	r6, r6, r5
   80b36:	10b6      	asrs	r6, r6, #2
   80b38:	bf18      	it	ne
   80b3a:	2400      	movne	r4, #0
   80b3c:	d006      	beq.n	80b4c <__libc_init_array+0x3c>
   80b3e:	3401      	adds	r4, #1
   80b40:	f855 3b04 	ldr.w	r3, [r5], #4
   80b44:	4798      	blx	r3
   80b46:	42a6      	cmp	r6, r4
   80b48:	d1f9      	bne.n	80b3e <__libc_init_array+0x2e>
   80b4a:	bd70      	pop	{r4, r5, r6, pc}
   80b4c:	bd70      	pop	{r4, r5, r6, pc}
   80b4e:	bf00      	nop
   80b50:	00082594 	.word	0x00082594
   80b54:	00082594 	.word	0x00082594
   80b58:	000825a0 	.word	0x000825a0
   80b5c:	00082594 	.word	0x00082594

00080b60 <memset>:
   80b60:	b470      	push	{r4, r5, r6}
   80b62:	0786      	lsls	r6, r0, #30
   80b64:	d046      	beq.n	80bf4 <memset+0x94>
   80b66:	1e54      	subs	r4, r2, #1
   80b68:	2a00      	cmp	r2, #0
   80b6a:	d041      	beq.n	80bf0 <memset+0x90>
   80b6c:	b2ca      	uxtb	r2, r1
   80b6e:	4603      	mov	r3, r0
   80b70:	e002      	b.n	80b78 <memset+0x18>
   80b72:	f114 34ff 	adds.w	r4, r4, #4294967295
   80b76:	d33b      	bcc.n	80bf0 <memset+0x90>
   80b78:	f803 2b01 	strb.w	r2, [r3], #1
   80b7c:	079d      	lsls	r5, r3, #30
   80b7e:	d1f8      	bne.n	80b72 <memset+0x12>
   80b80:	2c03      	cmp	r4, #3
   80b82:	d92e      	bls.n	80be2 <memset+0x82>
   80b84:	b2cd      	uxtb	r5, r1
   80b86:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   80b8a:	2c0f      	cmp	r4, #15
   80b8c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   80b90:	d919      	bls.n	80bc6 <memset+0x66>
   80b92:	4626      	mov	r6, r4
   80b94:	f103 0210 	add.w	r2, r3, #16
   80b98:	3e10      	subs	r6, #16
   80b9a:	2e0f      	cmp	r6, #15
   80b9c:	f842 5c10 	str.w	r5, [r2, #-16]
   80ba0:	f842 5c0c 	str.w	r5, [r2, #-12]
   80ba4:	f842 5c08 	str.w	r5, [r2, #-8]
   80ba8:	f842 5c04 	str.w	r5, [r2, #-4]
   80bac:	f102 0210 	add.w	r2, r2, #16
   80bb0:	d8f2      	bhi.n	80b98 <memset+0x38>
   80bb2:	f1a4 0210 	sub.w	r2, r4, #16
   80bb6:	f022 020f 	bic.w	r2, r2, #15
   80bba:	f004 040f 	and.w	r4, r4, #15
   80bbe:	3210      	adds	r2, #16
   80bc0:	2c03      	cmp	r4, #3
   80bc2:	4413      	add	r3, r2
   80bc4:	d90d      	bls.n	80be2 <memset+0x82>
   80bc6:	461e      	mov	r6, r3
   80bc8:	4622      	mov	r2, r4
   80bca:	3a04      	subs	r2, #4
   80bcc:	2a03      	cmp	r2, #3
   80bce:	f846 5b04 	str.w	r5, [r6], #4
   80bd2:	d8fa      	bhi.n	80bca <memset+0x6a>
   80bd4:	1f22      	subs	r2, r4, #4
   80bd6:	f022 0203 	bic.w	r2, r2, #3
   80bda:	3204      	adds	r2, #4
   80bdc:	4413      	add	r3, r2
   80bde:	f004 0403 	and.w	r4, r4, #3
   80be2:	b12c      	cbz	r4, 80bf0 <memset+0x90>
   80be4:	b2c9      	uxtb	r1, r1
   80be6:	441c      	add	r4, r3
   80be8:	f803 1b01 	strb.w	r1, [r3], #1
   80bec:	429c      	cmp	r4, r3
   80bee:	d1fb      	bne.n	80be8 <memset+0x88>
   80bf0:	bc70      	pop	{r4, r5, r6}
   80bf2:	4770      	bx	lr
   80bf4:	4614      	mov	r4, r2
   80bf6:	4603      	mov	r3, r0
   80bf8:	e7c2      	b.n	80b80 <memset+0x20>
   80bfa:	bf00      	nop

00080bfc <_puts_r>:
   80bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
   80bfe:	4605      	mov	r5, r0
   80c00:	b089      	sub	sp, #36	; 0x24
   80c02:	4608      	mov	r0, r1
   80c04:	460c      	mov	r4, r1
   80c06:	2701      	movs	r7, #1
   80c08:	f000 f84e 	bl	80ca8 <strlen>
   80c0c:	2602      	movs	r6, #2
   80c0e:	19c3      	adds	r3, r0, r7
   80c10:	4920      	ldr	r1, [pc, #128]	; (80c94 <_puts_r+0x98>)
   80c12:	9303      	str	r3, [sp, #12]
   80c14:	6bab      	ldr	r3, [r5, #56]	; 0x38
   80c16:	aa04      	add	r2, sp, #16
   80c18:	9404      	str	r4, [sp, #16]
   80c1a:	9005      	str	r0, [sp, #20]
   80c1c:	68ac      	ldr	r4, [r5, #8]
   80c1e:	9707      	str	r7, [sp, #28]
   80c20:	9602      	str	r6, [sp, #8]
   80c22:	9106      	str	r1, [sp, #24]
   80c24:	9201      	str	r2, [sp, #4]
   80c26:	b353      	cbz	r3, 80c7e <_puts_r+0x82>
   80c28:	6e63      	ldr	r3, [r4, #100]	; 0x64
   80c2a:	f013 0f01 	tst.w	r3, #1
   80c2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   80c32:	b29a      	uxth	r2, r3
   80c34:	d101      	bne.n	80c3a <_puts_r+0x3e>
   80c36:	0590      	lsls	r0, r2, #22
   80c38:	d525      	bpl.n	80c86 <_puts_r+0x8a>
   80c3a:	0491      	lsls	r1, r2, #18
   80c3c:	d406      	bmi.n	80c4c <_puts_r+0x50>
   80c3e:	6e62      	ldr	r2, [r4, #100]	; 0x64
   80c40:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   80c44:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   80c48:	81a3      	strh	r3, [r4, #12]
   80c4a:	6662      	str	r2, [r4, #100]	; 0x64
   80c4c:	4628      	mov	r0, r5
   80c4e:	aa01      	add	r2, sp, #4
   80c50:	4621      	mov	r1, r4
   80c52:	f000 fb4b 	bl	812ec <__sfvwrite_r>
   80c56:	6e63      	ldr	r3, [r4, #100]	; 0x64
   80c58:	2800      	cmp	r0, #0
   80c5a:	bf0c      	ite	eq
   80c5c:	250a      	moveq	r5, #10
   80c5e:	f04f 35ff 	movne.w	r5, #4294967295
   80c62:	07da      	lsls	r2, r3, #31
   80c64:	d402      	bmi.n	80c6c <_puts_r+0x70>
   80c66:	89a3      	ldrh	r3, [r4, #12]
   80c68:	059b      	lsls	r3, r3, #22
   80c6a:	d502      	bpl.n	80c72 <_puts_r+0x76>
   80c6c:	4628      	mov	r0, r5
   80c6e:	b009      	add	sp, #36	; 0x24
   80c70:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80c72:	6da0      	ldr	r0, [r4, #88]	; 0x58
   80c74:	f000 fce2 	bl	8163c <__retarget_lock_release_recursive>
   80c78:	4628      	mov	r0, r5
   80c7a:	b009      	add	sp, #36	; 0x24
   80c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80c7e:	4628      	mov	r0, r5
   80c80:	f000 f9a8 	bl	80fd4 <__sinit>
   80c84:	e7d0      	b.n	80c28 <_puts_r+0x2c>
   80c86:	6da0      	ldr	r0, [r4, #88]	; 0x58
   80c88:	f000 fcd6 	bl	81638 <__retarget_lock_acquire_recursive>
   80c8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   80c90:	b29a      	uxth	r2, r3
   80c92:	e7d2      	b.n	80c3a <_puts_r+0x3e>
   80c94:	00082584 	.word	0x00082584

00080c98 <puts>:
   80c98:	4b02      	ldr	r3, [pc, #8]	; (80ca4 <puts+0xc>)
   80c9a:	4601      	mov	r1, r0
   80c9c:	6818      	ldr	r0, [r3, #0]
   80c9e:	f7ff bfad 	b.w	80bfc <_puts_r>
   80ca2:	bf00      	nop
   80ca4:	20000004 	.word	0x20000004

00080ca8 <strlen>:
   80ca8:	f020 0103 	bic.w	r1, r0, #3
   80cac:	f010 0003 	ands.w	r0, r0, #3
   80cb0:	f1c0 0000 	rsb	r0, r0, #0
   80cb4:	f851 3b04 	ldr.w	r3, [r1], #4
   80cb8:	f100 0c04 	add.w	ip, r0, #4
   80cbc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   80cc0:	f06f 0200 	mvn.w	r2, #0
   80cc4:	bf1c      	itt	ne
   80cc6:	fa22 f20c 	lsrne.w	r2, r2, ip
   80cca:	4313      	orrne	r3, r2
   80ccc:	f04f 0c01 	mov.w	ip, #1
   80cd0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   80cd4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   80cd8:	eba3 020c 	sub.w	r2, r3, ip
   80cdc:	ea22 0203 	bic.w	r2, r2, r3
   80ce0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   80ce4:	bf04      	itt	eq
   80ce6:	f851 3b04 	ldreq.w	r3, [r1], #4
   80cea:	3004      	addeq	r0, #4
   80cec:	d0f4      	beq.n	80cd8 <strlen+0x30>
   80cee:	f1c2 0100 	rsb	r1, r2, #0
   80cf2:	ea02 0201 	and.w	r2, r2, r1
   80cf6:	fab2 f282 	clz	r2, r2
   80cfa:	f1c2 021f 	rsb	r2, r2, #31
   80cfe:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   80d02:	4770      	bx	lr

00080d04 <__swsetup_r>:
   80d04:	b538      	push	{r3, r4, r5, lr}
   80d06:	4b30      	ldr	r3, [pc, #192]	; (80dc8 <__swsetup_r+0xc4>)
   80d08:	4605      	mov	r5, r0
   80d0a:	6818      	ldr	r0, [r3, #0]
   80d0c:	460c      	mov	r4, r1
   80d0e:	b110      	cbz	r0, 80d16 <__swsetup_r+0x12>
   80d10:	6b83      	ldr	r3, [r0, #56]	; 0x38
   80d12:	2b00      	cmp	r3, #0
   80d14:	d038      	beq.n	80d88 <__swsetup_r+0x84>
   80d16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   80d1a:	b293      	uxth	r3, r2
   80d1c:	0718      	lsls	r0, r3, #28
   80d1e:	d50c      	bpl.n	80d3a <__swsetup_r+0x36>
   80d20:	6920      	ldr	r0, [r4, #16]
   80d22:	b1a8      	cbz	r0, 80d50 <__swsetup_r+0x4c>
   80d24:	f013 0201 	ands.w	r2, r3, #1
   80d28:	d01e      	beq.n	80d68 <__swsetup_r+0x64>
   80d2a:	2200      	movs	r2, #0
   80d2c:	6963      	ldr	r3, [r4, #20]
   80d2e:	60a2      	str	r2, [r4, #8]
   80d30:	425b      	negs	r3, r3
   80d32:	61a3      	str	r3, [r4, #24]
   80d34:	b1f0      	cbz	r0, 80d74 <__swsetup_r+0x70>
   80d36:	2000      	movs	r0, #0
   80d38:	bd38      	pop	{r3, r4, r5, pc}
   80d3a:	06d9      	lsls	r1, r3, #27
   80d3c:	d53b      	bpl.n	80db6 <__swsetup_r+0xb2>
   80d3e:	0758      	lsls	r0, r3, #29
   80d40:	d425      	bmi.n	80d8e <__swsetup_r+0x8a>
   80d42:	6920      	ldr	r0, [r4, #16]
   80d44:	f042 0308 	orr.w	r3, r2, #8
   80d48:	81a3      	strh	r3, [r4, #12]
   80d4a:	b29b      	uxth	r3, r3
   80d4c:	2800      	cmp	r0, #0
   80d4e:	d1e9      	bne.n	80d24 <__swsetup_r+0x20>
   80d50:	f403 7220 	and.w	r2, r3, #640	; 0x280
   80d54:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   80d58:	d0e4      	beq.n	80d24 <__swsetup_r+0x20>
   80d5a:	4628      	mov	r0, r5
   80d5c:	4621      	mov	r1, r4
   80d5e:	f000 fc9d 	bl	8169c <__smakebuf_r>
   80d62:	89a3      	ldrh	r3, [r4, #12]
   80d64:	6920      	ldr	r0, [r4, #16]
   80d66:	e7dd      	b.n	80d24 <__swsetup_r+0x20>
   80d68:	0799      	lsls	r1, r3, #30
   80d6a:	bf58      	it	pl
   80d6c:	6962      	ldrpl	r2, [r4, #20]
   80d6e:	60a2      	str	r2, [r4, #8]
   80d70:	2800      	cmp	r0, #0
   80d72:	d1e0      	bne.n	80d36 <__swsetup_r+0x32>
   80d74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   80d78:	061a      	lsls	r2, r3, #24
   80d7a:	d5dd      	bpl.n	80d38 <__swsetup_r+0x34>
   80d7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   80d80:	81a3      	strh	r3, [r4, #12]
   80d82:	f04f 30ff 	mov.w	r0, #4294967295
   80d86:	bd38      	pop	{r3, r4, r5, pc}
   80d88:	f000 f924 	bl	80fd4 <__sinit>
   80d8c:	e7c3      	b.n	80d16 <__swsetup_r+0x12>
   80d8e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   80d90:	b151      	cbz	r1, 80da8 <__swsetup_r+0xa4>
   80d92:	f104 0340 	add.w	r3, r4, #64	; 0x40
   80d96:	4299      	cmp	r1, r3
   80d98:	d004      	beq.n	80da4 <__swsetup_r+0xa0>
   80d9a:	4628      	mov	r0, r5
   80d9c:	f000 f9c0 	bl	81120 <_free_r>
   80da0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   80da4:	2300      	movs	r3, #0
   80da6:	6323      	str	r3, [r4, #48]	; 0x30
   80da8:	2300      	movs	r3, #0
   80daa:	6920      	ldr	r0, [r4, #16]
   80dac:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   80db0:	e884 0009 	stmia.w	r4, {r0, r3}
   80db4:	e7c6      	b.n	80d44 <__swsetup_r+0x40>
   80db6:	2309      	movs	r3, #9
   80db8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   80dbc:	602b      	str	r3, [r5, #0]
   80dbe:	f04f 30ff 	mov.w	r0, #4294967295
   80dc2:	81a2      	strh	r2, [r4, #12]
   80dc4:	bd38      	pop	{r3, r4, r5, pc}
   80dc6:	bf00      	nop
   80dc8:	20000004 	.word	0x20000004

00080dcc <register_fini>:
   80dcc:	4b02      	ldr	r3, [pc, #8]	; (80dd8 <register_fini+0xc>)
   80dce:	b113      	cbz	r3, 80dd6 <register_fini+0xa>
   80dd0:	4802      	ldr	r0, [pc, #8]	; (80ddc <register_fini+0x10>)
   80dd2:	f000 b805 	b.w	80de0 <atexit>
   80dd6:	4770      	bx	lr
   80dd8:	00000000 	.word	0x00000000
   80ddc:	0008104d 	.word	0x0008104d

00080de0 <atexit>:
   80de0:	2300      	movs	r3, #0
   80de2:	4601      	mov	r1, r0
   80de4:	461a      	mov	r2, r3
   80de6:	4618      	mov	r0, r3
   80de8:	f001 ba92 	b.w	82310 <__register_exitproc>

00080dec <__sflush_r>:
   80dec:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   80df0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80df4:	b29a      	uxth	r2, r3
   80df6:	460d      	mov	r5, r1
   80df8:	0711      	lsls	r1, r2, #28
   80dfa:	4680      	mov	r8, r0
   80dfc:	d43a      	bmi.n	80e74 <__sflush_r+0x88>
   80dfe:	686a      	ldr	r2, [r5, #4]
   80e00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   80e04:	2a00      	cmp	r2, #0
   80e06:	81ab      	strh	r3, [r5, #12]
   80e08:	dd70      	ble.n	80eec <__sflush_r+0x100>
   80e0a:	6aac      	ldr	r4, [r5, #40]	; 0x28
   80e0c:	2c00      	cmp	r4, #0
   80e0e:	d04a      	beq.n	80ea6 <__sflush_r+0xba>
   80e10:	2200      	movs	r2, #0
   80e12:	b29b      	uxth	r3, r3
   80e14:	f8d8 6000 	ldr.w	r6, [r8]
   80e18:	f8c8 2000 	str.w	r2, [r8]
   80e1c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
   80e20:	d068      	beq.n	80ef4 <__sflush_r+0x108>
   80e22:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   80e24:	075f      	lsls	r7, r3, #29
   80e26:	d505      	bpl.n	80e34 <__sflush_r+0x48>
   80e28:	6869      	ldr	r1, [r5, #4]
   80e2a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   80e2c:	1a52      	subs	r2, r2, r1
   80e2e:	b10b      	cbz	r3, 80e34 <__sflush_r+0x48>
   80e30:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   80e32:	1ad2      	subs	r2, r2, r3
   80e34:	2300      	movs	r3, #0
   80e36:	69e9      	ldr	r1, [r5, #28]
   80e38:	4640      	mov	r0, r8
   80e3a:	47a0      	blx	r4
   80e3c:	1c44      	adds	r4, r0, #1
   80e3e:	d03d      	beq.n	80ebc <__sflush_r+0xd0>
   80e40:	2100      	movs	r1, #0
   80e42:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   80e46:	692a      	ldr	r2, [r5, #16]
   80e48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   80e4c:	81ab      	strh	r3, [r5, #12]
   80e4e:	04db      	lsls	r3, r3, #19
   80e50:	6069      	str	r1, [r5, #4]
   80e52:	602a      	str	r2, [r5, #0]
   80e54:	d448      	bmi.n	80ee8 <__sflush_r+0xfc>
   80e56:	6b29      	ldr	r1, [r5, #48]	; 0x30
   80e58:	f8c8 6000 	str.w	r6, [r8]
   80e5c:	b319      	cbz	r1, 80ea6 <__sflush_r+0xba>
   80e5e:	f105 0340 	add.w	r3, r5, #64	; 0x40
   80e62:	4299      	cmp	r1, r3
   80e64:	d002      	beq.n	80e6c <__sflush_r+0x80>
   80e66:	4640      	mov	r0, r8
   80e68:	f000 f95a 	bl	81120 <_free_r>
   80e6c:	2000      	movs	r0, #0
   80e6e:	6328      	str	r0, [r5, #48]	; 0x30
   80e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80e74:	692e      	ldr	r6, [r5, #16]
   80e76:	b1b6      	cbz	r6, 80ea6 <__sflush_r+0xba>
   80e78:	0791      	lsls	r1, r2, #30
   80e7a:	bf18      	it	ne
   80e7c:	2300      	movne	r3, #0
   80e7e:	682c      	ldr	r4, [r5, #0]
   80e80:	bf08      	it	eq
   80e82:	696b      	ldreq	r3, [r5, #20]
   80e84:	602e      	str	r6, [r5, #0]
   80e86:	1ba4      	subs	r4, r4, r6
   80e88:	60ab      	str	r3, [r5, #8]
   80e8a:	e00a      	b.n	80ea2 <__sflush_r+0xb6>
   80e8c:	4623      	mov	r3, r4
   80e8e:	4632      	mov	r2, r6
   80e90:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   80e92:	69e9      	ldr	r1, [r5, #28]
   80e94:	4640      	mov	r0, r8
   80e96:	47b8      	blx	r7
   80e98:	2800      	cmp	r0, #0
   80e9a:	eba4 0400 	sub.w	r4, r4, r0
   80e9e:	4406      	add	r6, r0
   80ea0:	dd04      	ble.n	80eac <__sflush_r+0xc0>
   80ea2:	2c00      	cmp	r4, #0
   80ea4:	dcf2      	bgt.n	80e8c <__sflush_r+0xa0>
   80ea6:	2000      	movs	r0, #0
   80ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80eac:	89ab      	ldrh	r3, [r5, #12]
   80eae:	f04f 30ff 	mov.w	r0, #4294967295
   80eb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   80eb6:	81ab      	strh	r3, [r5, #12]
   80eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80ebc:	f8d8 4000 	ldr.w	r4, [r8]
   80ec0:	2c1d      	cmp	r4, #29
   80ec2:	d8f3      	bhi.n	80eac <__sflush_r+0xc0>
   80ec4:	4b16      	ldr	r3, [pc, #88]	; (80f20 <__sflush_r+0x134>)
   80ec6:	40e3      	lsrs	r3, r4
   80ec8:	43db      	mvns	r3, r3
   80eca:	f013 0301 	ands.w	r3, r3, #1
   80ece:	d1ed      	bne.n	80eac <__sflush_r+0xc0>
   80ed0:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
   80ed4:	6929      	ldr	r1, [r5, #16]
   80ed6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   80eda:	81aa      	strh	r2, [r5, #12]
   80edc:	04d2      	lsls	r2, r2, #19
   80ede:	606b      	str	r3, [r5, #4]
   80ee0:	6029      	str	r1, [r5, #0]
   80ee2:	d5b8      	bpl.n	80e56 <__sflush_r+0x6a>
   80ee4:	2c00      	cmp	r4, #0
   80ee6:	d1b6      	bne.n	80e56 <__sflush_r+0x6a>
   80ee8:	6528      	str	r0, [r5, #80]	; 0x50
   80eea:	e7b4      	b.n	80e56 <__sflush_r+0x6a>
   80eec:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   80eee:	2a00      	cmp	r2, #0
   80ef0:	dc8b      	bgt.n	80e0a <__sflush_r+0x1e>
   80ef2:	e7d8      	b.n	80ea6 <__sflush_r+0xba>
   80ef4:	2301      	movs	r3, #1
   80ef6:	69e9      	ldr	r1, [r5, #28]
   80ef8:	4640      	mov	r0, r8
   80efa:	47a0      	blx	r4
   80efc:	1c43      	adds	r3, r0, #1
   80efe:	4602      	mov	r2, r0
   80f00:	d002      	beq.n	80f08 <__sflush_r+0x11c>
   80f02:	89ab      	ldrh	r3, [r5, #12]
   80f04:	6aac      	ldr	r4, [r5, #40]	; 0x28
   80f06:	e78d      	b.n	80e24 <__sflush_r+0x38>
   80f08:	f8d8 3000 	ldr.w	r3, [r8]
   80f0c:	2b00      	cmp	r3, #0
   80f0e:	d0f8      	beq.n	80f02 <__sflush_r+0x116>
   80f10:	2b1d      	cmp	r3, #29
   80f12:	d001      	beq.n	80f18 <__sflush_r+0x12c>
   80f14:	2b16      	cmp	r3, #22
   80f16:	d1c9      	bne.n	80eac <__sflush_r+0xc0>
   80f18:	f8c8 6000 	str.w	r6, [r8]
   80f1c:	e7c3      	b.n	80ea6 <__sflush_r+0xba>
   80f1e:	bf00      	nop
   80f20:	20400001 	.word	0x20400001

00080f24 <_fflush_r>:
   80f24:	b538      	push	{r3, r4, r5, lr}
   80f26:	460d      	mov	r5, r1
   80f28:	4604      	mov	r4, r0
   80f2a:	b108      	cbz	r0, 80f30 <_fflush_r+0xc>
   80f2c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   80f2e:	b1bb      	cbz	r3, 80f60 <_fflush_r+0x3c>
   80f30:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
   80f34:	b188      	cbz	r0, 80f5a <_fflush_r+0x36>
   80f36:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   80f38:	07db      	lsls	r3, r3, #31
   80f3a:	d401      	bmi.n	80f40 <_fflush_r+0x1c>
   80f3c:	0581      	lsls	r1, r0, #22
   80f3e:	d517      	bpl.n	80f70 <_fflush_r+0x4c>
   80f40:	4620      	mov	r0, r4
   80f42:	4629      	mov	r1, r5
   80f44:	f7ff ff52 	bl	80dec <__sflush_r>
   80f48:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   80f4a:	4604      	mov	r4, r0
   80f4c:	07da      	lsls	r2, r3, #31
   80f4e:	d402      	bmi.n	80f56 <_fflush_r+0x32>
   80f50:	89ab      	ldrh	r3, [r5, #12]
   80f52:	059b      	lsls	r3, r3, #22
   80f54:	d507      	bpl.n	80f66 <_fflush_r+0x42>
   80f56:	4620      	mov	r0, r4
   80f58:	bd38      	pop	{r3, r4, r5, pc}
   80f5a:	4604      	mov	r4, r0
   80f5c:	4620      	mov	r0, r4
   80f5e:	bd38      	pop	{r3, r4, r5, pc}
   80f60:	f000 f838 	bl	80fd4 <__sinit>
   80f64:	e7e4      	b.n	80f30 <_fflush_r+0xc>
   80f66:	6da8      	ldr	r0, [r5, #88]	; 0x58
   80f68:	f000 fb68 	bl	8163c <__retarget_lock_release_recursive>
   80f6c:	4620      	mov	r0, r4
   80f6e:	bd38      	pop	{r3, r4, r5, pc}
   80f70:	6da8      	ldr	r0, [r5, #88]	; 0x58
   80f72:	f000 fb61 	bl	81638 <__retarget_lock_acquire_recursive>
   80f76:	e7e3      	b.n	80f40 <_fflush_r+0x1c>

00080f78 <_cleanup_r>:
   80f78:	4901      	ldr	r1, [pc, #4]	; (80f80 <_cleanup_r+0x8>)
   80f7a:	f000 bb31 	b.w	815e0 <_fwalk_reent>
   80f7e:	bf00      	nop
   80f80:	000823f9 	.word	0x000823f9

00080f84 <std.isra.0>:
   80f84:	2300      	movs	r3, #0
   80f86:	b510      	push	{r4, lr}
   80f88:	4604      	mov	r4, r0
   80f8a:	8181      	strh	r1, [r0, #12]
   80f8c:	81c2      	strh	r2, [r0, #14]
   80f8e:	6003      	str	r3, [r0, #0]
   80f90:	6043      	str	r3, [r0, #4]
   80f92:	6083      	str	r3, [r0, #8]
   80f94:	6643      	str	r3, [r0, #100]	; 0x64
   80f96:	6103      	str	r3, [r0, #16]
   80f98:	6143      	str	r3, [r0, #20]
   80f9a:	6183      	str	r3, [r0, #24]
   80f9c:	4619      	mov	r1, r3
   80f9e:	2208      	movs	r2, #8
   80fa0:	305c      	adds	r0, #92	; 0x5c
   80fa2:	f7ff fddd 	bl	80b60 <memset>
   80fa6:	4807      	ldr	r0, [pc, #28]	; (80fc4 <std.isra.0+0x40>)
   80fa8:	4907      	ldr	r1, [pc, #28]	; (80fc8 <std.isra.0+0x44>)
   80faa:	4a08      	ldr	r2, [pc, #32]	; (80fcc <std.isra.0+0x48>)
   80fac:	4b08      	ldr	r3, [pc, #32]	; (80fd0 <std.isra.0+0x4c>)
   80fae:	6220      	str	r0, [r4, #32]
   80fb0:	61e4      	str	r4, [r4, #28]
   80fb2:	6261      	str	r1, [r4, #36]	; 0x24
   80fb4:	62a2      	str	r2, [r4, #40]	; 0x28
   80fb6:	62e3      	str	r3, [r4, #44]	; 0x2c
   80fb8:	f104 0058 	add.w	r0, r4, #88	; 0x58
   80fbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80fc0:	f000 bb36 	b.w	81630 <__retarget_lock_init_recursive>
   80fc4:	0008225d 	.word	0x0008225d
   80fc8:	00082281 	.word	0x00082281
   80fcc:	000822bd 	.word	0x000822bd
   80fd0:	000822dd 	.word	0x000822dd

00080fd4 <__sinit>:
   80fd4:	b510      	push	{r4, lr}
   80fd6:	4604      	mov	r4, r0
   80fd8:	4814      	ldr	r0, [pc, #80]	; (8102c <__sinit+0x58>)
   80fda:	f000 fb2d 	bl	81638 <__retarget_lock_acquire_recursive>
   80fde:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   80fe0:	b9fa      	cbnz	r2, 81022 <__sinit+0x4e>
   80fe2:	2003      	movs	r0, #3
   80fe4:	4912      	ldr	r1, [pc, #72]	; (81030 <__sinit+0x5c>)
   80fe6:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
   80fea:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
   80fee:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
   80ff2:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   80ff6:	63e1      	str	r1, [r4, #60]	; 0x3c
   80ff8:	6860      	ldr	r0, [r4, #4]
   80ffa:	2104      	movs	r1, #4
   80ffc:	f7ff ffc2 	bl	80f84 <std.isra.0>
   81000:	68a0      	ldr	r0, [r4, #8]
   81002:	2201      	movs	r2, #1
   81004:	2109      	movs	r1, #9
   81006:	f7ff ffbd 	bl	80f84 <std.isra.0>
   8100a:	68e0      	ldr	r0, [r4, #12]
   8100c:	2202      	movs	r2, #2
   8100e:	2112      	movs	r1, #18
   81010:	f7ff ffb8 	bl	80f84 <std.isra.0>
   81014:	2301      	movs	r3, #1
   81016:	4805      	ldr	r0, [pc, #20]	; (8102c <__sinit+0x58>)
   81018:	63a3      	str	r3, [r4, #56]	; 0x38
   8101a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8101e:	f000 bb0d 	b.w	8163c <__retarget_lock_release_recursive>
   81022:	4802      	ldr	r0, [pc, #8]	; (8102c <__sinit+0x58>)
   81024:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   81028:	f000 bb08 	b.w	8163c <__retarget_lock_release_recursive>
   8102c:	20000cdc 	.word	0x20000cdc
   81030:	00080f79 	.word	0x00080f79

00081034 <__sfp_lock_acquire>:
   81034:	4801      	ldr	r0, [pc, #4]	; (8103c <__sfp_lock_acquire+0x8>)
   81036:	f000 baff 	b.w	81638 <__retarget_lock_acquire_recursive>
   8103a:	bf00      	nop
   8103c:	20000cf0 	.word	0x20000cf0

00081040 <__sfp_lock_release>:
   81040:	4801      	ldr	r0, [pc, #4]	; (81048 <__sfp_lock_release+0x8>)
   81042:	f000 bafb 	b.w	8163c <__retarget_lock_release_recursive>
   81046:	bf00      	nop
   81048:	20000cf0 	.word	0x20000cf0

0008104c <__libc_fini_array>:
   8104c:	b538      	push	{r3, r4, r5, lr}
   8104e:	4c0a      	ldr	r4, [pc, #40]	; (81078 <__libc_fini_array+0x2c>)
   81050:	4d0a      	ldr	r5, [pc, #40]	; (8107c <__libc_fini_array+0x30>)
   81052:	1b64      	subs	r4, r4, r5
   81054:	10a4      	asrs	r4, r4, #2
   81056:	d00a      	beq.n	8106e <__libc_fini_array+0x22>
   81058:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
   8105c:	3b01      	subs	r3, #1
   8105e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
   81062:	3c01      	subs	r4, #1
   81064:	f855 3904 	ldr.w	r3, [r5], #-4
   81068:	4798      	blx	r3
   8106a:	2c00      	cmp	r4, #0
   8106c:	d1f9      	bne.n	81062 <__libc_fini_array+0x16>
   8106e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   81072:	f001 ba95 	b.w	825a0 <_fini>
   81076:	bf00      	nop
   81078:	000825b0 	.word	0x000825b0
   8107c:	000825ac 	.word	0x000825ac

00081080 <_malloc_trim_r>:
   81080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81082:	460c      	mov	r4, r1
   81084:	4f23      	ldr	r7, [pc, #140]	; (81114 <_malloc_trim_r+0x94>)
   81086:	4606      	mov	r6, r0
   81088:	f000 ff14 	bl	81eb4 <__malloc_lock>
   8108c:	68bb      	ldr	r3, [r7, #8]
   8108e:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
   81092:	685d      	ldr	r5, [r3, #4]
   81094:	310f      	adds	r1, #15
   81096:	f025 0503 	bic.w	r5, r5, #3
   8109a:	4429      	add	r1, r5
   8109c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   810a0:	f021 010f 	bic.w	r1, r1, #15
   810a4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   810a8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   810ac:	db07      	blt.n	810be <_malloc_trim_r+0x3e>
   810ae:	2100      	movs	r1, #0
   810b0:	4630      	mov	r0, r6
   810b2:	f001 f8c1 	bl	82238 <_sbrk_r>
   810b6:	68bb      	ldr	r3, [r7, #8]
   810b8:	442b      	add	r3, r5
   810ba:	4298      	cmp	r0, r3
   810bc:	d004      	beq.n	810c8 <_malloc_trim_r+0x48>
   810be:	4630      	mov	r0, r6
   810c0:	f000 fefe 	bl	81ec0 <__malloc_unlock>
   810c4:	2000      	movs	r0, #0
   810c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   810c8:	4261      	negs	r1, r4
   810ca:	4630      	mov	r0, r6
   810cc:	f001 f8b4 	bl	82238 <_sbrk_r>
   810d0:	3001      	adds	r0, #1
   810d2:	d00d      	beq.n	810f0 <_malloc_trim_r+0x70>
   810d4:	4b10      	ldr	r3, [pc, #64]	; (81118 <_malloc_trim_r+0x98>)
   810d6:	68ba      	ldr	r2, [r7, #8]
   810d8:	6819      	ldr	r1, [r3, #0]
   810da:	1b2d      	subs	r5, r5, r4
   810dc:	f045 0501 	orr.w	r5, r5, #1
   810e0:	4630      	mov	r0, r6
   810e2:	1b09      	subs	r1, r1, r4
   810e4:	6055      	str	r5, [r2, #4]
   810e6:	6019      	str	r1, [r3, #0]
   810e8:	f000 feea 	bl	81ec0 <__malloc_unlock>
   810ec:	2001      	movs	r0, #1
   810ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   810f0:	2100      	movs	r1, #0
   810f2:	4630      	mov	r0, r6
   810f4:	f001 f8a0 	bl	82238 <_sbrk_r>
   810f8:	68ba      	ldr	r2, [r7, #8]
   810fa:	1a83      	subs	r3, r0, r2
   810fc:	2b0f      	cmp	r3, #15
   810fe:	ddde      	ble.n	810be <_malloc_trim_r+0x3e>
   81100:	4c06      	ldr	r4, [pc, #24]	; (8111c <_malloc_trim_r+0x9c>)
   81102:	4905      	ldr	r1, [pc, #20]	; (81118 <_malloc_trim_r+0x98>)
   81104:	6824      	ldr	r4, [r4, #0]
   81106:	f043 0301 	orr.w	r3, r3, #1
   8110a:	1b00      	subs	r0, r0, r4
   8110c:	6053      	str	r3, [r2, #4]
   8110e:	6008      	str	r0, [r1, #0]
   81110:	e7d5      	b.n	810be <_malloc_trim_r+0x3e>
   81112:	bf00      	nop
   81114:	20000434 	.word	0x20000434
   81118:	20000c90 	.word	0x20000c90
   8111c:	2000083c 	.word	0x2000083c

00081120 <_free_r>:
   81120:	2900      	cmp	r1, #0
   81122:	d044      	beq.n	811ae <_free_r+0x8e>
   81124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81128:	460d      	mov	r5, r1
   8112a:	4680      	mov	r8, r0
   8112c:	f000 fec2 	bl	81eb4 <__malloc_lock>
   81130:	f855 7c04 	ldr.w	r7, [r5, #-4]
   81134:	4969      	ldr	r1, [pc, #420]	; (812dc <_free_r+0x1bc>)
   81136:	f1a5 0408 	sub.w	r4, r5, #8
   8113a:	f027 0301 	bic.w	r3, r7, #1
   8113e:	18e2      	adds	r2, r4, r3
   81140:	688e      	ldr	r6, [r1, #8]
   81142:	6850      	ldr	r0, [r2, #4]
   81144:	42b2      	cmp	r2, r6
   81146:	f020 0003 	bic.w	r0, r0, #3
   8114a:	d05e      	beq.n	8120a <_free_r+0xea>
   8114c:	07fe      	lsls	r6, r7, #31
   8114e:	6050      	str	r0, [r2, #4]
   81150:	d40b      	bmi.n	8116a <_free_r+0x4a>
   81152:	f855 7c08 	ldr.w	r7, [r5, #-8]
   81156:	f101 0e08 	add.w	lr, r1, #8
   8115a:	1be4      	subs	r4, r4, r7
   8115c:	68a5      	ldr	r5, [r4, #8]
   8115e:	443b      	add	r3, r7
   81160:	4575      	cmp	r5, lr
   81162:	d06d      	beq.n	81240 <_free_r+0x120>
   81164:	68e7      	ldr	r7, [r4, #12]
   81166:	60ef      	str	r7, [r5, #12]
   81168:	60bd      	str	r5, [r7, #8]
   8116a:	1815      	adds	r5, r2, r0
   8116c:	686d      	ldr	r5, [r5, #4]
   8116e:	07ed      	lsls	r5, r5, #31
   81170:	d53e      	bpl.n	811f0 <_free_r+0xd0>
   81172:	f043 0201 	orr.w	r2, r3, #1
   81176:	6062      	str	r2, [r4, #4]
   81178:	50e3      	str	r3, [r4, r3]
   8117a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   8117e:	d217      	bcs.n	811b0 <_free_r+0x90>
   81180:	2201      	movs	r2, #1
   81182:	08db      	lsrs	r3, r3, #3
   81184:	1098      	asrs	r0, r3, #2
   81186:	684d      	ldr	r5, [r1, #4]
   81188:	4413      	add	r3, r2
   8118a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   8118e:	4082      	lsls	r2, r0
   81190:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
   81194:	432a      	orrs	r2, r5
   81196:	3808      	subs	r0, #8
   81198:	60e0      	str	r0, [r4, #12]
   8119a:	60a7      	str	r7, [r4, #8]
   8119c:	604a      	str	r2, [r1, #4]
   8119e:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   811a2:	60fc      	str	r4, [r7, #12]
   811a4:	4640      	mov	r0, r8
   811a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   811aa:	f000 be89 	b.w	81ec0 <__malloc_unlock>
   811ae:	4770      	bx	lr
   811b0:	0a5a      	lsrs	r2, r3, #9
   811b2:	2a04      	cmp	r2, #4
   811b4:	d852      	bhi.n	8125c <_free_r+0x13c>
   811b6:	099a      	lsrs	r2, r3, #6
   811b8:	f102 0739 	add.w	r7, r2, #57	; 0x39
   811bc:	00ff      	lsls	r7, r7, #3
   811be:	f102 0538 	add.w	r5, r2, #56	; 0x38
   811c2:	19c8      	adds	r0, r1, r7
   811c4:	59ca      	ldr	r2, [r1, r7]
   811c6:	3808      	subs	r0, #8
   811c8:	4290      	cmp	r0, r2
   811ca:	d04f      	beq.n	8126c <_free_r+0x14c>
   811cc:	6851      	ldr	r1, [r2, #4]
   811ce:	f021 0103 	bic.w	r1, r1, #3
   811d2:	428b      	cmp	r3, r1
   811d4:	d232      	bcs.n	8123c <_free_r+0x11c>
   811d6:	6892      	ldr	r2, [r2, #8]
   811d8:	4290      	cmp	r0, r2
   811da:	d1f7      	bne.n	811cc <_free_r+0xac>
   811dc:	68c3      	ldr	r3, [r0, #12]
   811de:	60a0      	str	r0, [r4, #8]
   811e0:	60e3      	str	r3, [r4, #12]
   811e2:	609c      	str	r4, [r3, #8]
   811e4:	60c4      	str	r4, [r0, #12]
   811e6:	4640      	mov	r0, r8
   811e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   811ec:	f000 be68 	b.w	81ec0 <__malloc_unlock>
   811f0:	6895      	ldr	r5, [r2, #8]
   811f2:	4f3b      	ldr	r7, [pc, #236]	; (812e0 <_free_r+0x1c0>)
   811f4:	4403      	add	r3, r0
   811f6:	42bd      	cmp	r5, r7
   811f8:	d040      	beq.n	8127c <_free_r+0x15c>
   811fa:	68d0      	ldr	r0, [r2, #12]
   811fc:	f043 0201 	orr.w	r2, r3, #1
   81200:	60e8      	str	r0, [r5, #12]
   81202:	6085      	str	r5, [r0, #8]
   81204:	6062      	str	r2, [r4, #4]
   81206:	50e3      	str	r3, [r4, r3]
   81208:	e7b7      	b.n	8117a <_free_r+0x5a>
   8120a:	07ff      	lsls	r7, r7, #31
   8120c:	4403      	add	r3, r0
   8120e:	d407      	bmi.n	81220 <_free_r+0x100>
   81210:	f855 5c08 	ldr.w	r5, [r5, #-8]
   81214:	1b64      	subs	r4, r4, r5
   81216:	68e2      	ldr	r2, [r4, #12]
   81218:	68a0      	ldr	r0, [r4, #8]
   8121a:	442b      	add	r3, r5
   8121c:	60c2      	str	r2, [r0, #12]
   8121e:	6090      	str	r0, [r2, #8]
   81220:	4a30      	ldr	r2, [pc, #192]	; (812e4 <_free_r+0x1c4>)
   81222:	f043 0001 	orr.w	r0, r3, #1
   81226:	6812      	ldr	r2, [r2, #0]
   81228:	6060      	str	r0, [r4, #4]
   8122a:	4293      	cmp	r3, r2
   8122c:	608c      	str	r4, [r1, #8]
   8122e:	d3b9      	bcc.n	811a4 <_free_r+0x84>
   81230:	4b2d      	ldr	r3, [pc, #180]	; (812e8 <_free_r+0x1c8>)
   81232:	4640      	mov	r0, r8
   81234:	6819      	ldr	r1, [r3, #0]
   81236:	f7ff ff23 	bl	81080 <_malloc_trim_r>
   8123a:	e7b3      	b.n	811a4 <_free_r+0x84>
   8123c:	4610      	mov	r0, r2
   8123e:	e7cd      	b.n	811dc <_free_r+0xbc>
   81240:	1811      	adds	r1, r2, r0
   81242:	6849      	ldr	r1, [r1, #4]
   81244:	07c9      	lsls	r1, r1, #31
   81246:	d444      	bmi.n	812d2 <_free_r+0x1b2>
   81248:	6891      	ldr	r1, [r2, #8]
   8124a:	4403      	add	r3, r0
   8124c:	68d2      	ldr	r2, [r2, #12]
   8124e:	f043 0001 	orr.w	r0, r3, #1
   81252:	60ca      	str	r2, [r1, #12]
   81254:	6091      	str	r1, [r2, #8]
   81256:	6060      	str	r0, [r4, #4]
   81258:	50e3      	str	r3, [r4, r3]
   8125a:	e7a3      	b.n	811a4 <_free_r+0x84>
   8125c:	2a14      	cmp	r2, #20
   8125e:	d816      	bhi.n	8128e <_free_r+0x16e>
   81260:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   81264:	00ff      	lsls	r7, r7, #3
   81266:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   8126a:	e7aa      	b.n	811c2 <_free_r+0xa2>
   8126c:	2301      	movs	r3, #1
   8126e:	10aa      	asrs	r2, r5, #2
   81270:	684d      	ldr	r5, [r1, #4]
   81272:	4093      	lsls	r3, r2
   81274:	432b      	orrs	r3, r5
   81276:	604b      	str	r3, [r1, #4]
   81278:	4603      	mov	r3, r0
   8127a:	e7b0      	b.n	811de <_free_r+0xbe>
   8127c:	f043 0201 	orr.w	r2, r3, #1
   81280:	614c      	str	r4, [r1, #20]
   81282:	610c      	str	r4, [r1, #16]
   81284:	60e5      	str	r5, [r4, #12]
   81286:	60a5      	str	r5, [r4, #8]
   81288:	6062      	str	r2, [r4, #4]
   8128a:	50e3      	str	r3, [r4, r3]
   8128c:	e78a      	b.n	811a4 <_free_r+0x84>
   8128e:	2a54      	cmp	r2, #84	; 0x54
   81290:	d806      	bhi.n	812a0 <_free_r+0x180>
   81292:	0b1a      	lsrs	r2, r3, #12
   81294:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   81298:	00ff      	lsls	r7, r7, #3
   8129a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   8129e:	e790      	b.n	811c2 <_free_r+0xa2>
   812a0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   812a4:	d806      	bhi.n	812b4 <_free_r+0x194>
   812a6:	0bda      	lsrs	r2, r3, #15
   812a8:	f102 0778 	add.w	r7, r2, #120	; 0x78
   812ac:	00ff      	lsls	r7, r7, #3
   812ae:	f102 0577 	add.w	r5, r2, #119	; 0x77
   812b2:	e786      	b.n	811c2 <_free_r+0xa2>
   812b4:	f240 5054 	movw	r0, #1364	; 0x554
   812b8:	4282      	cmp	r2, r0
   812ba:	d806      	bhi.n	812ca <_free_r+0x1aa>
   812bc:	0c9a      	lsrs	r2, r3, #18
   812be:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   812c2:	00ff      	lsls	r7, r7, #3
   812c4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   812c8:	e77b      	b.n	811c2 <_free_r+0xa2>
   812ca:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
   812ce:	257e      	movs	r5, #126	; 0x7e
   812d0:	e777      	b.n	811c2 <_free_r+0xa2>
   812d2:	f043 0101 	orr.w	r1, r3, #1
   812d6:	6061      	str	r1, [r4, #4]
   812d8:	6013      	str	r3, [r2, #0]
   812da:	e763      	b.n	811a4 <_free_r+0x84>
   812dc:	20000434 	.word	0x20000434
   812e0:	2000043c 	.word	0x2000043c
   812e4:	20000840 	.word	0x20000840
   812e8:	20000cc0 	.word	0x20000cc0

000812ec <__sfvwrite_r>:
   812ec:	6893      	ldr	r3, [r2, #8]
   812ee:	2b00      	cmp	r3, #0
   812f0:	d071      	beq.n	813d6 <__sfvwrite_r+0xea>
   812f2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   812f6:	898b      	ldrh	r3, [r1, #12]
   812f8:	b083      	sub	sp, #12
   812fa:	460c      	mov	r4, r1
   812fc:	0719      	lsls	r1, r3, #28
   812fe:	9000      	str	r0, [sp, #0]
   81300:	4616      	mov	r6, r2
   81302:	d525      	bpl.n	81350 <__sfvwrite_r+0x64>
   81304:	6922      	ldr	r2, [r4, #16]
   81306:	b31a      	cbz	r2, 81350 <__sfvwrite_r+0x64>
   81308:	f013 0002 	ands.w	r0, r3, #2
   8130c:	6835      	ldr	r5, [r6, #0]
   8130e:	d02b      	beq.n	81368 <__sfvwrite_r+0x7c>
   81310:	f04f 0900 	mov.w	r9, #0
   81314:	46b0      	mov	r8, r6
   81316:	464f      	mov	r7, r9
   81318:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 815dc <__sfvwrite_r+0x2f0>
   8131c:	2f00      	cmp	r7, #0
   8131e:	d055      	beq.n	813cc <__sfvwrite_r+0xe0>
   81320:	4557      	cmp	r7, sl
   81322:	463b      	mov	r3, r7
   81324:	464a      	mov	r2, r9
   81326:	bf28      	it	cs
   81328:	4653      	movcs	r3, sl
   8132a:	69e1      	ldr	r1, [r4, #28]
   8132c:	9800      	ldr	r0, [sp, #0]
   8132e:	6a66      	ldr	r6, [r4, #36]	; 0x24
   81330:	47b0      	blx	r6
   81332:	2800      	cmp	r0, #0
   81334:	dd56      	ble.n	813e4 <__sfvwrite_r+0xf8>
   81336:	f8d8 3008 	ldr.w	r3, [r8, #8]
   8133a:	4481      	add	r9, r0
   8133c:	1a1b      	subs	r3, r3, r0
   8133e:	1a3f      	subs	r7, r7, r0
   81340:	f8c8 3008 	str.w	r3, [r8, #8]
   81344:	2b00      	cmp	r3, #0
   81346:	d1e9      	bne.n	8131c <__sfvwrite_r+0x30>
   81348:	2000      	movs	r0, #0
   8134a:	b003      	add	sp, #12
   8134c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81350:	4621      	mov	r1, r4
   81352:	9800      	ldr	r0, [sp, #0]
   81354:	f7ff fcd6 	bl	80d04 <__swsetup_r>
   81358:	2800      	cmp	r0, #0
   8135a:	f040 8135 	bne.w	815c8 <__sfvwrite_r+0x2dc>
   8135e:	89a3      	ldrh	r3, [r4, #12]
   81360:	6835      	ldr	r5, [r6, #0]
   81362:	f013 0002 	ands.w	r0, r3, #2
   81366:	d1d3      	bne.n	81310 <__sfvwrite_r+0x24>
   81368:	f013 0901 	ands.w	r9, r3, #1
   8136c:	d144      	bne.n	813f8 <__sfvwrite_r+0x10c>
   8136e:	464f      	mov	r7, r9
   81370:	9601      	str	r6, [sp, #4]
   81372:	b337      	cbz	r7, 813c2 <__sfvwrite_r+0xd6>
   81374:	059a      	lsls	r2, r3, #22
   81376:	f8d4 8008 	ldr.w	r8, [r4, #8]
   8137a:	f140 8085 	bpl.w	81488 <__sfvwrite_r+0x19c>
   8137e:	4547      	cmp	r7, r8
   81380:	46c3      	mov	fp, r8
   81382:	f0c0 80ad 	bcc.w	814e0 <__sfvwrite_r+0x1f4>
   81386:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8138a:	f040 80ae 	bne.w	814ea <__sfvwrite_r+0x1fe>
   8138e:	46ba      	mov	sl, r7
   81390:	6820      	ldr	r0, [r4, #0]
   81392:	465a      	mov	r2, fp
   81394:	4649      	mov	r1, r9
   81396:	f000 fd29 	bl	81dec <memmove>
   8139a:	68a2      	ldr	r2, [r4, #8]
   8139c:	6823      	ldr	r3, [r4, #0]
   8139e:	eba2 0208 	sub.w	r2, r2, r8
   813a2:	445b      	add	r3, fp
   813a4:	60a2      	str	r2, [r4, #8]
   813a6:	6023      	str	r3, [r4, #0]
   813a8:	9a01      	ldr	r2, [sp, #4]
   813aa:	44d1      	add	r9, sl
   813ac:	6893      	ldr	r3, [r2, #8]
   813ae:	eba7 070a 	sub.w	r7, r7, sl
   813b2:	eba3 030a 	sub.w	r3, r3, sl
   813b6:	6093      	str	r3, [r2, #8]
   813b8:	2b00      	cmp	r3, #0
   813ba:	d0c5      	beq.n	81348 <__sfvwrite_r+0x5c>
   813bc:	89a3      	ldrh	r3, [r4, #12]
   813be:	2f00      	cmp	r7, #0
   813c0:	d1d8      	bne.n	81374 <__sfvwrite_r+0x88>
   813c2:	f8d5 9000 	ldr.w	r9, [r5]
   813c6:	686f      	ldr	r7, [r5, #4]
   813c8:	3508      	adds	r5, #8
   813ca:	e7d2      	b.n	81372 <__sfvwrite_r+0x86>
   813cc:	f8d5 9000 	ldr.w	r9, [r5]
   813d0:	686f      	ldr	r7, [r5, #4]
   813d2:	3508      	adds	r5, #8
   813d4:	e7a2      	b.n	8131c <__sfvwrite_r+0x30>
   813d6:	2000      	movs	r0, #0
   813d8:	4770      	bx	lr
   813da:	4621      	mov	r1, r4
   813dc:	9800      	ldr	r0, [sp, #0]
   813de:	f7ff fda1 	bl	80f24 <_fflush_r>
   813e2:	b378      	cbz	r0, 81444 <__sfvwrite_r+0x158>
   813e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   813e8:	f04f 30ff 	mov.w	r0, #4294967295
   813ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   813f0:	81a3      	strh	r3, [r4, #12]
   813f2:	b003      	add	sp, #12
   813f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   813f8:	4681      	mov	r9, r0
   813fa:	4633      	mov	r3, r6
   813fc:	464e      	mov	r6, r9
   813fe:	46a8      	mov	r8, r5
   81400:	469a      	mov	sl, r3
   81402:	464d      	mov	r5, r9
   81404:	b356      	cbz	r6, 8145c <__sfvwrite_r+0x170>
   81406:	2800      	cmp	r0, #0
   81408:	d032      	beq.n	81470 <__sfvwrite_r+0x184>
   8140a:	45b1      	cmp	r9, r6
   8140c:	46cb      	mov	fp, r9
   8140e:	bf28      	it	cs
   81410:	46b3      	movcs	fp, r6
   81412:	6820      	ldr	r0, [r4, #0]
   81414:	6923      	ldr	r3, [r4, #16]
   81416:	465f      	mov	r7, fp
   81418:	4298      	cmp	r0, r3
   8141a:	6962      	ldr	r2, [r4, #20]
   8141c:	d904      	bls.n	81428 <__sfvwrite_r+0x13c>
   8141e:	68a3      	ldr	r3, [r4, #8]
   81420:	4413      	add	r3, r2
   81422:	459b      	cmp	fp, r3
   81424:	f300 80a8 	bgt.w	81578 <__sfvwrite_r+0x28c>
   81428:	4593      	cmp	fp, r2
   8142a:	db4d      	blt.n	814c8 <__sfvwrite_r+0x1dc>
   8142c:	4613      	mov	r3, r2
   8142e:	6a67      	ldr	r7, [r4, #36]	; 0x24
   81430:	462a      	mov	r2, r5
   81432:	69e1      	ldr	r1, [r4, #28]
   81434:	9800      	ldr	r0, [sp, #0]
   81436:	47b8      	blx	r7
   81438:	1e07      	subs	r7, r0, #0
   8143a:	ddd3      	ble.n	813e4 <__sfvwrite_r+0xf8>
   8143c:	ebb9 0907 	subs.w	r9, r9, r7
   81440:	d0cb      	beq.n	813da <__sfvwrite_r+0xee>
   81442:	2001      	movs	r0, #1
   81444:	f8da 3008 	ldr.w	r3, [sl, #8]
   81448:	443d      	add	r5, r7
   8144a:	1bdb      	subs	r3, r3, r7
   8144c:	1bf6      	subs	r6, r6, r7
   8144e:	f8ca 3008 	str.w	r3, [sl, #8]
   81452:	2b00      	cmp	r3, #0
   81454:	f43f af78 	beq.w	81348 <__sfvwrite_r+0x5c>
   81458:	2e00      	cmp	r6, #0
   8145a:	d1d4      	bne.n	81406 <__sfvwrite_r+0x11a>
   8145c:	f108 0308 	add.w	r3, r8, #8
   81460:	f853 6c04 	ldr.w	r6, [r3, #-4]
   81464:	4698      	mov	r8, r3
   81466:	f853 5c08 	ldr.w	r5, [r3, #-8]
   8146a:	3308      	adds	r3, #8
   8146c:	2e00      	cmp	r6, #0
   8146e:	d0f7      	beq.n	81460 <__sfvwrite_r+0x174>
   81470:	4632      	mov	r2, r6
   81472:	210a      	movs	r1, #10
   81474:	4628      	mov	r0, r5
   81476:	f000 fbfd 	bl	81c74 <memchr>
   8147a:	2800      	cmp	r0, #0
   8147c:	f000 80a1 	beq.w	815c2 <__sfvwrite_r+0x2d6>
   81480:	3001      	adds	r0, #1
   81482:	eba0 0905 	sub.w	r9, r0, r5
   81486:	e7c0      	b.n	8140a <__sfvwrite_r+0x11e>
   81488:	6820      	ldr	r0, [r4, #0]
   8148a:	6923      	ldr	r3, [r4, #16]
   8148c:	4298      	cmp	r0, r3
   8148e:	d802      	bhi.n	81496 <__sfvwrite_r+0x1aa>
   81490:	6963      	ldr	r3, [r4, #20]
   81492:	429f      	cmp	r7, r3
   81494:	d25d      	bcs.n	81552 <__sfvwrite_r+0x266>
   81496:	45b8      	cmp	r8, r7
   81498:	bf28      	it	cs
   8149a:	46b8      	movcs	r8, r7
   8149c:	4649      	mov	r1, r9
   8149e:	4642      	mov	r2, r8
   814a0:	f000 fca4 	bl	81dec <memmove>
   814a4:	68a3      	ldr	r3, [r4, #8]
   814a6:	6822      	ldr	r2, [r4, #0]
   814a8:	eba3 0308 	sub.w	r3, r3, r8
   814ac:	4442      	add	r2, r8
   814ae:	60a3      	str	r3, [r4, #8]
   814b0:	6022      	str	r2, [r4, #0]
   814b2:	b10b      	cbz	r3, 814b8 <__sfvwrite_r+0x1cc>
   814b4:	46c2      	mov	sl, r8
   814b6:	e777      	b.n	813a8 <__sfvwrite_r+0xbc>
   814b8:	4621      	mov	r1, r4
   814ba:	9800      	ldr	r0, [sp, #0]
   814bc:	f7ff fd32 	bl	80f24 <_fflush_r>
   814c0:	2800      	cmp	r0, #0
   814c2:	d18f      	bne.n	813e4 <__sfvwrite_r+0xf8>
   814c4:	46c2      	mov	sl, r8
   814c6:	e76f      	b.n	813a8 <__sfvwrite_r+0xbc>
   814c8:	465a      	mov	r2, fp
   814ca:	4629      	mov	r1, r5
   814cc:	f000 fc8e 	bl	81dec <memmove>
   814d0:	68a2      	ldr	r2, [r4, #8]
   814d2:	6823      	ldr	r3, [r4, #0]
   814d4:	eba2 020b 	sub.w	r2, r2, fp
   814d8:	445b      	add	r3, fp
   814da:	60a2      	str	r2, [r4, #8]
   814dc:	6023      	str	r3, [r4, #0]
   814de:	e7ad      	b.n	8143c <__sfvwrite_r+0x150>
   814e0:	46b8      	mov	r8, r7
   814e2:	46ba      	mov	sl, r7
   814e4:	46bb      	mov	fp, r7
   814e6:	6820      	ldr	r0, [r4, #0]
   814e8:	e753      	b.n	81392 <__sfvwrite_r+0xa6>
   814ea:	6962      	ldr	r2, [r4, #20]
   814ec:	6820      	ldr	r0, [r4, #0]
   814ee:	6921      	ldr	r1, [r4, #16]
   814f0:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   814f4:	eba0 0a01 	sub.w	sl, r0, r1
   814f8:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   814fc:	f10a 0001 	add.w	r0, sl, #1
   81500:	ea4f 0868 	mov.w	r8, r8, asr #1
   81504:	4438      	add	r0, r7
   81506:	4540      	cmp	r0, r8
   81508:	4642      	mov	r2, r8
   8150a:	bf84      	itt	hi
   8150c:	4680      	movhi	r8, r0
   8150e:	4642      	movhi	r2, r8
   81510:	055b      	lsls	r3, r3, #21
   81512:	d544      	bpl.n	8159e <__sfvwrite_r+0x2b2>
   81514:	4611      	mov	r1, r2
   81516:	9800      	ldr	r0, [sp, #0]
   81518:	f000 f90a 	bl	81730 <_malloc_r>
   8151c:	4683      	mov	fp, r0
   8151e:	2800      	cmp	r0, #0
   81520:	d055      	beq.n	815ce <__sfvwrite_r+0x2e2>
   81522:	4652      	mov	r2, sl
   81524:	6921      	ldr	r1, [r4, #16]
   81526:	f000 fbeb 	bl	81d00 <memcpy>
   8152a:	89a3      	ldrh	r3, [r4, #12]
   8152c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   81530:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   81534:	81a3      	strh	r3, [r4, #12]
   81536:	eb0b 000a 	add.w	r0, fp, sl
   8153a:	eba8 030a 	sub.w	r3, r8, sl
   8153e:	f8c4 b010 	str.w	fp, [r4, #16]
   81542:	f8c4 8014 	str.w	r8, [r4, #20]
   81546:	6020      	str	r0, [r4, #0]
   81548:	60a3      	str	r3, [r4, #8]
   8154a:	46b8      	mov	r8, r7
   8154c:	46ba      	mov	sl, r7
   8154e:	46bb      	mov	fp, r7
   81550:	e71f      	b.n	81392 <__sfvwrite_r+0xa6>
   81552:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   81556:	42ba      	cmp	r2, r7
   81558:	bf28      	it	cs
   8155a:	463a      	movcs	r2, r7
   8155c:	fb92 f2f3 	sdiv	r2, r2, r3
   81560:	69e1      	ldr	r1, [r4, #28]
   81562:	fb03 f302 	mul.w	r3, r3, r2
   81566:	9800      	ldr	r0, [sp, #0]
   81568:	464a      	mov	r2, r9
   8156a:	6a66      	ldr	r6, [r4, #36]	; 0x24
   8156c:	47b0      	blx	r6
   8156e:	f1b0 0a00 	subs.w	sl, r0, #0
   81572:	f73f af19 	bgt.w	813a8 <__sfvwrite_r+0xbc>
   81576:	e735      	b.n	813e4 <__sfvwrite_r+0xf8>
   81578:	461a      	mov	r2, r3
   8157a:	4629      	mov	r1, r5
   8157c:	9301      	str	r3, [sp, #4]
   8157e:	f000 fc35 	bl	81dec <memmove>
   81582:	6822      	ldr	r2, [r4, #0]
   81584:	9b01      	ldr	r3, [sp, #4]
   81586:	4621      	mov	r1, r4
   81588:	441a      	add	r2, r3
   8158a:	6022      	str	r2, [r4, #0]
   8158c:	9800      	ldr	r0, [sp, #0]
   8158e:	f7ff fcc9 	bl	80f24 <_fflush_r>
   81592:	9b01      	ldr	r3, [sp, #4]
   81594:	2800      	cmp	r0, #0
   81596:	f47f af25 	bne.w	813e4 <__sfvwrite_r+0xf8>
   8159a:	461f      	mov	r7, r3
   8159c:	e74e      	b.n	8143c <__sfvwrite_r+0x150>
   8159e:	9800      	ldr	r0, [sp, #0]
   815a0:	f000 fc94 	bl	81ecc <_realloc_r>
   815a4:	4683      	mov	fp, r0
   815a6:	2800      	cmp	r0, #0
   815a8:	d1c5      	bne.n	81536 <__sfvwrite_r+0x24a>
   815aa:	9d00      	ldr	r5, [sp, #0]
   815ac:	6921      	ldr	r1, [r4, #16]
   815ae:	4628      	mov	r0, r5
   815b0:	f7ff fdb6 	bl	81120 <_free_r>
   815b4:	220c      	movs	r2, #12
   815b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   815ba:	602a      	str	r2, [r5, #0]
   815bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   815c0:	e712      	b.n	813e8 <__sfvwrite_r+0xfc>
   815c2:	f106 0901 	add.w	r9, r6, #1
   815c6:	e720      	b.n	8140a <__sfvwrite_r+0x11e>
   815c8:	f04f 30ff 	mov.w	r0, #4294967295
   815cc:	e6bd      	b.n	8134a <__sfvwrite_r+0x5e>
   815ce:	220c      	movs	r2, #12
   815d0:	9900      	ldr	r1, [sp, #0]
   815d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   815d6:	600a      	str	r2, [r1, #0]
   815d8:	e706      	b.n	813e8 <__sfvwrite_r+0xfc>
   815da:	bf00      	nop
   815dc:	7ffffc00 	.word	0x7ffffc00

000815e0 <_fwalk_reent>:
   815e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   815e4:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   815e8:	d01e      	beq.n	81628 <_fwalk_reent+0x48>
   815ea:	4688      	mov	r8, r1
   815ec:	4607      	mov	r7, r0
   815ee:	f04f 0900 	mov.w	r9, #0
   815f2:	6875      	ldr	r5, [r6, #4]
   815f4:	68b4      	ldr	r4, [r6, #8]
   815f6:	3d01      	subs	r5, #1
   815f8:	d410      	bmi.n	8161c <_fwalk_reent+0x3c>
   815fa:	89a3      	ldrh	r3, [r4, #12]
   815fc:	3d01      	subs	r5, #1
   815fe:	2b01      	cmp	r3, #1
   81600:	d908      	bls.n	81614 <_fwalk_reent+0x34>
   81602:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   81606:	3301      	adds	r3, #1
   81608:	d004      	beq.n	81614 <_fwalk_reent+0x34>
   8160a:	4621      	mov	r1, r4
   8160c:	4638      	mov	r0, r7
   8160e:	47c0      	blx	r8
   81610:	ea49 0900 	orr.w	r9, r9, r0
   81614:	1c6b      	adds	r3, r5, #1
   81616:	f104 0468 	add.w	r4, r4, #104	; 0x68
   8161a:	d1ee      	bne.n	815fa <_fwalk_reent+0x1a>
   8161c:	6836      	ldr	r6, [r6, #0]
   8161e:	2e00      	cmp	r6, #0
   81620:	d1e7      	bne.n	815f2 <_fwalk_reent+0x12>
   81622:	4648      	mov	r0, r9
   81624:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   81628:	46b1      	mov	r9, r6
   8162a:	4648      	mov	r0, r9
   8162c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00081630 <__retarget_lock_init_recursive>:
   81630:	4770      	bx	lr
   81632:	bf00      	nop

00081634 <__retarget_lock_close_recursive>:
   81634:	4770      	bx	lr
   81636:	bf00      	nop

00081638 <__retarget_lock_acquire_recursive>:
   81638:	4770      	bx	lr
   8163a:	bf00      	nop

0008163c <__retarget_lock_release_recursive>:
   8163c:	4770      	bx	lr
   8163e:	bf00      	nop

00081640 <__swhatbuf_r>:
   81640:	b570      	push	{r4, r5, r6, lr}
   81642:	460c      	mov	r4, r1
   81644:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   81648:	b090      	sub	sp, #64	; 0x40
   8164a:	2900      	cmp	r1, #0
   8164c:	4615      	mov	r5, r2
   8164e:	461e      	mov	r6, r3
   81650:	db14      	blt.n	8167c <__swhatbuf_r+0x3c>
   81652:	aa01      	add	r2, sp, #4
   81654:	f000 ff32 	bl	824bc <_fstat_r>
   81658:	2800      	cmp	r0, #0
   8165a:	db0f      	blt.n	8167c <__swhatbuf_r+0x3c>
   8165c:	9a02      	ldr	r2, [sp, #8]
   8165e:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81662:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   81666:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   8166a:	fab2 f282 	clz	r2, r2
   8166e:	f44f 6000 	mov.w	r0, #2048	; 0x800
   81672:	0952      	lsrs	r2, r2, #5
   81674:	6032      	str	r2, [r6, #0]
   81676:	602b      	str	r3, [r5, #0]
   81678:	b010      	add	sp, #64	; 0x40
   8167a:	bd70      	pop	{r4, r5, r6, pc}
   8167c:	2300      	movs	r3, #0
   8167e:	89a2      	ldrh	r2, [r4, #12]
   81680:	6033      	str	r3, [r6, #0]
   81682:	f012 0080 	ands.w	r0, r2, #128	; 0x80
   81686:	d004      	beq.n	81692 <__swhatbuf_r+0x52>
   81688:	2240      	movs	r2, #64	; 0x40
   8168a:	4618      	mov	r0, r3
   8168c:	602a      	str	r2, [r5, #0]
   8168e:	b010      	add	sp, #64	; 0x40
   81690:	bd70      	pop	{r4, r5, r6, pc}
   81692:	f44f 6380 	mov.w	r3, #1024	; 0x400
   81696:	602b      	str	r3, [r5, #0]
   81698:	b010      	add	sp, #64	; 0x40
   8169a:	bd70      	pop	{r4, r5, r6, pc}

0008169c <__smakebuf_r>:
   8169c:	898a      	ldrh	r2, [r1, #12]
   8169e:	460b      	mov	r3, r1
   816a0:	0792      	lsls	r2, r2, #30
   816a2:	d506      	bpl.n	816b2 <__smakebuf_r+0x16>
   816a4:	2101      	movs	r1, #1
   816a6:	f103 0243 	add.w	r2, r3, #67	; 0x43
   816aa:	6159      	str	r1, [r3, #20]
   816ac:	601a      	str	r2, [r3, #0]
   816ae:	611a      	str	r2, [r3, #16]
   816b0:	4770      	bx	lr
   816b2:	b5f0      	push	{r4, r5, r6, r7, lr}
   816b4:	b083      	sub	sp, #12
   816b6:	ab01      	add	r3, sp, #4
   816b8:	466a      	mov	r2, sp
   816ba:	460c      	mov	r4, r1
   816bc:	4606      	mov	r6, r0
   816be:	f7ff ffbf 	bl	81640 <__swhatbuf_r>
   816c2:	9900      	ldr	r1, [sp, #0]
   816c4:	4605      	mov	r5, r0
   816c6:	4630      	mov	r0, r6
   816c8:	f000 f832 	bl	81730 <_malloc_r>
   816cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   816d0:	b1d8      	cbz	r0, 8170a <__smakebuf_r+0x6e>
   816d2:	e89d 0006 	ldmia.w	sp, {r1, r2}
   816d6:	4f15      	ldr	r7, [pc, #84]	; (8172c <__smakebuf_r+0x90>)
   816d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   816dc:	63f7      	str	r7, [r6, #60]	; 0x3c
   816de:	81a3      	strh	r3, [r4, #12]
   816e0:	6020      	str	r0, [r4, #0]
   816e2:	6120      	str	r0, [r4, #16]
   816e4:	6161      	str	r1, [r4, #20]
   816e6:	b91a      	cbnz	r2, 816f0 <__smakebuf_r+0x54>
   816e8:	432b      	orrs	r3, r5
   816ea:	81a3      	strh	r3, [r4, #12]
   816ec:	b003      	add	sp, #12
   816ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
   816f0:	4630      	mov	r0, r6
   816f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   816f6:	f000 fef5 	bl	824e4 <_isatty_r>
   816fa:	b1a0      	cbz	r0, 81726 <__smakebuf_r+0x8a>
   816fc:	89a3      	ldrh	r3, [r4, #12]
   816fe:	f023 0303 	bic.w	r3, r3, #3
   81702:	f043 0301 	orr.w	r3, r3, #1
   81706:	b21b      	sxth	r3, r3
   81708:	e7ee      	b.n	816e8 <__smakebuf_r+0x4c>
   8170a:	059a      	lsls	r2, r3, #22
   8170c:	d4ee      	bmi.n	816ec <__smakebuf_r+0x50>
   8170e:	2101      	movs	r1, #1
   81710:	f023 0303 	bic.w	r3, r3, #3
   81714:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81718:	f043 0302 	orr.w	r3, r3, #2
   8171c:	81a3      	strh	r3, [r4, #12]
   8171e:	6161      	str	r1, [r4, #20]
   81720:	6022      	str	r2, [r4, #0]
   81722:	6122      	str	r2, [r4, #16]
   81724:	e7e2      	b.n	816ec <__smakebuf_r+0x50>
   81726:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8172a:	e7dd      	b.n	816e8 <__smakebuf_r+0x4c>
   8172c:	00080f79 	.word	0x00080f79

00081730 <_malloc_r>:
   81730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81734:	f101 060b 	add.w	r6, r1, #11
   81738:	2e16      	cmp	r6, #22
   8173a:	b083      	sub	sp, #12
   8173c:	4605      	mov	r5, r0
   8173e:	f240 809e 	bls.w	8187e <_malloc_r+0x14e>
   81742:	f036 0607 	bics.w	r6, r6, #7
   81746:	f100 80bd 	bmi.w	818c4 <_malloc_r+0x194>
   8174a:	42b1      	cmp	r1, r6
   8174c:	f200 80ba 	bhi.w	818c4 <_malloc_r+0x194>
   81750:	f000 fbb0 	bl	81eb4 <__malloc_lock>
   81754:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
   81758:	f0c0 8285 	bcc.w	81c66 <_malloc_r+0x536>
   8175c:	0a73      	lsrs	r3, r6, #9
   8175e:	f000 80b8 	beq.w	818d2 <_malloc_r+0x1a2>
   81762:	2b04      	cmp	r3, #4
   81764:	f200 816c 	bhi.w	81a40 <_malloc_r+0x310>
   81768:	09b3      	lsrs	r3, r6, #6
   8176a:	f103 0039 	add.w	r0, r3, #57	; 0x39
   8176e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
   81772:	00c1      	lsls	r1, r0, #3
   81774:	4fb8      	ldr	r7, [pc, #736]	; (81a58 <_malloc_r+0x328>)
   81776:	4439      	add	r1, r7
   81778:	684c      	ldr	r4, [r1, #4]
   8177a:	3908      	subs	r1, #8
   8177c:	42a1      	cmp	r1, r4
   8177e:	d106      	bne.n	8178e <_malloc_r+0x5e>
   81780:	e00c      	b.n	8179c <_malloc_r+0x6c>
   81782:	2a00      	cmp	r2, #0
   81784:	f280 80ab 	bge.w	818de <_malloc_r+0x1ae>
   81788:	68e4      	ldr	r4, [r4, #12]
   8178a:	42a1      	cmp	r1, r4
   8178c:	d006      	beq.n	8179c <_malloc_r+0x6c>
   8178e:	6863      	ldr	r3, [r4, #4]
   81790:	f023 0303 	bic.w	r3, r3, #3
   81794:	1b9a      	subs	r2, r3, r6
   81796:	2a0f      	cmp	r2, #15
   81798:	ddf3      	ble.n	81782 <_malloc_r+0x52>
   8179a:	4670      	mov	r0, lr
   8179c:	693c      	ldr	r4, [r7, #16]
   8179e:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 81a6c <_malloc_r+0x33c>
   817a2:	4574      	cmp	r4, lr
   817a4:	f000 819e 	beq.w	81ae4 <_malloc_r+0x3b4>
   817a8:	6863      	ldr	r3, [r4, #4]
   817aa:	f023 0303 	bic.w	r3, r3, #3
   817ae:	1b9a      	subs	r2, r3, r6
   817b0:	2a0f      	cmp	r2, #15
   817b2:	f300 8183 	bgt.w	81abc <_malloc_r+0x38c>
   817b6:	2a00      	cmp	r2, #0
   817b8:	f8c7 e014 	str.w	lr, [r7, #20]
   817bc:	f8c7 e010 	str.w	lr, [r7, #16]
   817c0:	f280 8091 	bge.w	818e6 <_malloc_r+0x1b6>
   817c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   817c8:	f080 8154 	bcs.w	81a74 <_malloc_r+0x344>
   817cc:	2201      	movs	r2, #1
   817ce:	08db      	lsrs	r3, r3, #3
   817d0:	6879      	ldr	r1, [r7, #4]
   817d2:	ea4f 0ca3 	mov.w	ip, r3, asr #2
   817d6:	4413      	add	r3, r2
   817d8:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
   817dc:	fa02 f20c 	lsl.w	r2, r2, ip
   817e0:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
   817e4:	430a      	orrs	r2, r1
   817e6:	f1ac 0108 	sub.w	r1, ip, #8
   817ea:	60e1      	str	r1, [r4, #12]
   817ec:	f8c4 8008 	str.w	r8, [r4, #8]
   817f0:	607a      	str	r2, [r7, #4]
   817f2:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
   817f6:	f8c8 400c 	str.w	r4, [r8, #12]
   817fa:	2401      	movs	r4, #1
   817fc:	1083      	asrs	r3, r0, #2
   817fe:	409c      	lsls	r4, r3
   81800:	4294      	cmp	r4, r2
   81802:	d87d      	bhi.n	81900 <_malloc_r+0x1d0>
   81804:	4214      	tst	r4, r2
   81806:	d106      	bne.n	81816 <_malloc_r+0xe6>
   81808:	f020 0003 	bic.w	r0, r0, #3
   8180c:	0064      	lsls	r4, r4, #1
   8180e:	4214      	tst	r4, r2
   81810:	f100 0004 	add.w	r0, r0, #4
   81814:	d0fa      	beq.n	8180c <_malloc_r+0xdc>
   81816:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   8181a:	46cc      	mov	ip, r9
   8181c:	4680      	mov	r8, r0
   8181e:	f8dc 300c 	ldr.w	r3, [ip, #12]
   81822:	459c      	cmp	ip, r3
   81824:	d107      	bne.n	81836 <_malloc_r+0x106>
   81826:	e15f      	b.n	81ae8 <_malloc_r+0x3b8>
   81828:	2a00      	cmp	r2, #0
   8182a:	f280 816d 	bge.w	81b08 <_malloc_r+0x3d8>
   8182e:	68db      	ldr	r3, [r3, #12]
   81830:	459c      	cmp	ip, r3
   81832:	f000 8159 	beq.w	81ae8 <_malloc_r+0x3b8>
   81836:	6859      	ldr	r1, [r3, #4]
   81838:	f021 0103 	bic.w	r1, r1, #3
   8183c:	1b8a      	subs	r2, r1, r6
   8183e:	2a0f      	cmp	r2, #15
   81840:	ddf2      	ble.n	81828 <_malloc_r+0xf8>
   81842:	68dc      	ldr	r4, [r3, #12]
   81844:	f8d3 c008 	ldr.w	ip, [r3, #8]
   81848:	f046 0801 	orr.w	r8, r6, #1
   8184c:	4628      	mov	r0, r5
   8184e:	441e      	add	r6, r3
   81850:	f042 0501 	orr.w	r5, r2, #1
   81854:	f8c3 8004 	str.w	r8, [r3, #4]
   81858:	f8cc 400c 	str.w	r4, [ip, #12]
   8185c:	f8c4 c008 	str.w	ip, [r4, #8]
   81860:	617e      	str	r6, [r7, #20]
   81862:	613e      	str	r6, [r7, #16]
   81864:	f8c6 e00c 	str.w	lr, [r6, #12]
   81868:	f8c6 e008 	str.w	lr, [r6, #8]
   8186c:	6075      	str	r5, [r6, #4]
   8186e:	505a      	str	r2, [r3, r1]
   81870:	9300      	str	r3, [sp, #0]
   81872:	f000 fb25 	bl	81ec0 <__malloc_unlock>
   81876:	9b00      	ldr	r3, [sp, #0]
   81878:	f103 0408 	add.w	r4, r3, #8
   8187c:	e01e      	b.n	818bc <_malloc_r+0x18c>
   8187e:	2910      	cmp	r1, #16
   81880:	d820      	bhi.n	818c4 <_malloc_r+0x194>
   81882:	f000 fb17 	bl	81eb4 <__malloc_lock>
   81886:	2610      	movs	r6, #16
   81888:	2318      	movs	r3, #24
   8188a:	2002      	movs	r0, #2
   8188c:	4f72      	ldr	r7, [pc, #456]	; (81a58 <_malloc_r+0x328>)
   8188e:	443b      	add	r3, r7
   81890:	685c      	ldr	r4, [r3, #4]
   81892:	f1a3 0208 	sub.w	r2, r3, #8
   81896:	4294      	cmp	r4, r2
   81898:	f000 812f 	beq.w	81afa <_malloc_r+0x3ca>
   8189c:	6863      	ldr	r3, [r4, #4]
   8189e:	68e1      	ldr	r1, [r4, #12]
   818a0:	f023 0303 	bic.w	r3, r3, #3
   818a4:	4423      	add	r3, r4
   818a6:	685a      	ldr	r2, [r3, #4]
   818a8:	68a6      	ldr	r6, [r4, #8]
   818aa:	f042 0201 	orr.w	r2, r2, #1
   818ae:	60f1      	str	r1, [r6, #12]
   818b0:	4628      	mov	r0, r5
   818b2:	608e      	str	r6, [r1, #8]
   818b4:	605a      	str	r2, [r3, #4]
   818b6:	f000 fb03 	bl	81ec0 <__malloc_unlock>
   818ba:	3408      	adds	r4, #8
   818bc:	4620      	mov	r0, r4
   818be:	b003      	add	sp, #12
   818c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   818c4:	2400      	movs	r4, #0
   818c6:	230c      	movs	r3, #12
   818c8:	4620      	mov	r0, r4
   818ca:	602b      	str	r3, [r5, #0]
   818cc:	b003      	add	sp, #12
   818ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   818d2:	2040      	movs	r0, #64	; 0x40
   818d4:	f44f 7100 	mov.w	r1, #512	; 0x200
   818d8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
   818dc:	e74a      	b.n	81774 <_malloc_r+0x44>
   818de:	4423      	add	r3, r4
   818e0:	685a      	ldr	r2, [r3, #4]
   818e2:	68e1      	ldr	r1, [r4, #12]
   818e4:	e7e0      	b.n	818a8 <_malloc_r+0x178>
   818e6:	4423      	add	r3, r4
   818e8:	685a      	ldr	r2, [r3, #4]
   818ea:	4628      	mov	r0, r5
   818ec:	f042 0201 	orr.w	r2, r2, #1
   818f0:	605a      	str	r2, [r3, #4]
   818f2:	3408      	adds	r4, #8
   818f4:	f000 fae4 	bl	81ec0 <__malloc_unlock>
   818f8:	4620      	mov	r0, r4
   818fa:	b003      	add	sp, #12
   818fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81900:	68bc      	ldr	r4, [r7, #8]
   81902:	6863      	ldr	r3, [r4, #4]
   81904:	f023 0803 	bic.w	r8, r3, #3
   81908:	45b0      	cmp	r8, r6
   8190a:	d304      	bcc.n	81916 <_malloc_r+0x1e6>
   8190c:	eba8 0306 	sub.w	r3, r8, r6
   81910:	2b0f      	cmp	r3, #15
   81912:	f300 8085 	bgt.w	81a20 <_malloc_r+0x2f0>
   81916:	f8df 9158 	ldr.w	r9, [pc, #344]	; 81a70 <_malloc_r+0x340>
   8191a:	4b50      	ldr	r3, [pc, #320]	; (81a5c <_malloc_r+0x32c>)
   8191c:	f8d9 2000 	ldr.w	r2, [r9]
   81920:	681b      	ldr	r3, [r3, #0]
   81922:	3201      	adds	r2, #1
   81924:	4433      	add	r3, r6
   81926:	eb04 0a08 	add.w	sl, r4, r8
   8192a:	f000 8154 	beq.w	81bd6 <_malloc_r+0x4a6>
   8192e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
   81932:	330f      	adds	r3, #15
   81934:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
   81938:	f02b 0b0f 	bic.w	fp, fp, #15
   8193c:	4659      	mov	r1, fp
   8193e:	4628      	mov	r0, r5
   81940:	f000 fc7a 	bl	82238 <_sbrk_r>
   81944:	1c41      	adds	r1, r0, #1
   81946:	4602      	mov	r2, r0
   81948:	f000 80fb 	beq.w	81b42 <_malloc_r+0x412>
   8194c:	4582      	cmp	sl, r0
   8194e:	f200 80f6 	bhi.w	81b3e <_malloc_r+0x40e>
   81952:	4b43      	ldr	r3, [pc, #268]	; (81a60 <_malloc_r+0x330>)
   81954:	6819      	ldr	r1, [r3, #0]
   81956:	4459      	add	r1, fp
   81958:	6019      	str	r1, [r3, #0]
   8195a:	f000 814c 	beq.w	81bf6 <_malloc_r+0x4c6>
   8195e:	f8d9 0000 	ldr.w	r0, [r9]
   81962:	3001      	adds	r0, #1
   81964:	bf1b      	ittet	ne
   81966:	eba2 0a0a 	subne.w	sl, r2, sl
   8196a:	4451      	addne	r1, sl
   8196c:	f8c9 2000 	streq.w	r2, [r9]
   81970:	6019      	strne	r1, [r3, #0]
   81972:	f012 0107 	ands.w	r1, r2, #7
   81976:	f000 8114 	beq.w	81ba2 <_malloc_r+0x472>
   8197a:	f1c1 0008 	rsb	r0, r1, #8
   8197e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   81982:	4402      	add	r2, r0
   81984:	3108      	adds	r1, #8
   81986:	eb02 090b 	add.w	r9, r2, fp
   8198a:	f3c9 090b 	ubfx	r9, r9, #0, #12
   8198e:	eba1 0909 	sub.w	r9, r1, r9
   81992:	4649      	mov	r1, r9
   81994:	4628      	mov	r0, r5
   81996:	9301      	str	r3, [sp, #4]
   81998:	9200      	str	r2, [sp, #0]
   8199a:	f000 fc4d 	bl	82238 <_sbrk_r>
   8199e:	1c43      	adds	r3, r0, #1
   819a0:	e89d 000c 	ldmia.w	sp, {r2, r3}
   819a4:	f000 8142 	beq.w	81c2c <_malloc_r+0x4fc>
   819a8:	1a80      	subs	r0, r0, r2
   819aa:	4448      	add	r0, r9
   819ac:	f040 0001 	orr.w	r0, r0, #1
   819b0:	6819      	ldr	r1, [r3, #0]
   819b2:	42bc      	cmp	r4, r7
   819b4:	4449      	add	r1, r9
   819b6:	60ba      	str	r2, [r7, #8]
   819b8:	6019      	str	r1, [r3, #0]
   819ba:	6050      	str	r0, [r2, #4]
   819bc:	d017      	beq.n	819ee <_malloc_r+0x2be>
   819be:	f1b8 0f0f 	cmp.w	r8, #15
   819c2:	f240 80fa 	bls.w	81bba <_malloc_r+0x48a>
   819c6:	f04f 0c05 	mov.w	ip, #5
   819ca:	6862      	ldr	r2, [r4, #4]
   819cc:	f1a8 000c 	sub.w	r0, r8, #12
   819d0:	f020 0007 	bic.w	r0, r0, #7
   819d4:	f002 0201 	and.w	r2, r2, #1
   819d8:	eb04 0e00 	add.w	lr, r4, r0
   819dc:	4302      	orrs	r2, r0
   819de:	280f      	cmp	r0, #15
   819e0:	6062      	str	r2, [r4, #4]
   819e2:	f8ce c004 	str.w	ip, [lr, #4]
   819e6:	f8ce c008 	str.w	ip, [lr, #8]
   819ea:	f200 8116 	bhi.w	81c1a <_malloc_r+0x4ea>
   819ee:	4b1d      	ldr	r3, [pc, #116]	; (81a64 <_malloc_r+0x334>)
   819f0:	68bc      	ldr	r4, [r7, #8]
   819f2:	681a      	ldr	r2, [r3, #0]
   819f4:	4291      	cmp	r1, r2
   819f6:	bf88      	it	hi
   819f8:	6019      	strhi	r1, [r3, #0]
   819fa:	4b1b      	ldr	r3, [pc, #108]	; (81a68 <_malloc_r+0x338>)
   819fc:	681a      	ldr	r2, [r3, #0]
   819fe:	4291      	cmp	r1, r2
   81a00:	6862      	ldr	r2, [r4, #4]
   81a02:	bf88      	it	hi
   81a04:	6019      	strhi	r1, [r3, #0]
   81a06:	f022 0203 	bic.w	r2, r2, #3
   81a0a:	4296      	cmp	r6, r2
   81a0c:	eba2 0306 	sub.w	r3, r2, r6
   81a10:	d801      	bhi.n	81a16 <_malloc_r+0x2e6>
   81a12:	2b0f      	cmp	r3, #15
   81a14:	dc04      	bgt.n	81a20 <_malloc_r+0x2f0>
   81a16:	4628      	mov	r0, r5
   81a18:	f000 fa52 	bl	81ec0 <__malloc_unlock>
   81a1c:	2400      	movs	r4, #0
   81a1e:	e74d      	b.n	818bc <_malloc_r+0x18c>
   81a20:	f046 0201 	orr.w	r2, r6, #1
   81a24:	f043 0301 	orr.w	r3, r3, #1
   81a28:	4426      	add	r6, r4
   81a2a:	6062      	str	r2, [r4, #4]
   81a2c:	4628      	mov	r0, r5
   81a2e:	60be      	str	r6, [r7, #8]
   81a30:	3408      	adds	r4, #8
   81a32:	6073      	str	r3, [r6, #4]
   81a34:	f000 fa44 	bl	81ec0 <__malloc_unlock>
   81a38:	4620      	mov	r0, r4
   81a3a:	b003      	add	sp, #12
   81a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81a40:	2b14      	cmp	r3, #20
   81a42:	d970      	bls.n	81b26 <_malloc_r+0x3f6>
   81a44:	2b54      	cmp	r3, #84	; 0x54
   81a46:	f200 80a2 	bhi.w	81b8e <_malloc_r+0x45e>
   81a4a:	0b33      	lsrs	r3, r6, #12
   81a4c:	f103 006f 	add.w	r0, r3, #111	; 0x6f
   81a50:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
   81a54:	00c1      	lsls	r1, r0, #3
   81a56:	e68d      	b.n	81774 <_malloc_r+0x44>
   81a58:	20000434 	.word	0x20000434
   81a5c:	20000cc0 	.word	0x20000cc0
   81a60:	20000c90 	.word	0x20000c90
   81a64:	20000cb8 	.word	0x20000cb8
   81a68:	20000cbc 	.word	0x20000cbc
   81a6c:	2000043c 	.word	0x2000043c
   81a70:	2000083c 	.word	0x2000083c
   81a74:	0a5a      	lsrs	r2, r3, #9
   81a76:	2a04      	cmp	r2, #4
   81a78:	d95b      	bls.n	81b32 <_malloc_r+0x402>
   81a7a:	2a14      	cmp	r2, #20
   81a7c:	f200 80ae 	bhi.w	81bdc <_malloc_r+0x4ac>
   81a80:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   81a84:	00c9      	lsls	r1, r1, #3
   81a86:	325b      	adds	r2, #91	; 0x5b
   81a88:	eb07 0c01 	add.w	ip, r7, r1
   81a8c:	5879      	ldr	r1, [r7, r1]
   81a8e:	f1ac 0c08 	sub.w	ip, ip, #8
   81a92:	458c      	cmp	ip, r1
   81a94:	f000 8088 	beq.w	81ba8 <_malloc_r+0x478>
   81a98:	684a      	ldr	r2, [r1, #4]
   81a9a:	f022 0203 	bic.w	r2, r2, #3
   81a9e:	4293      	cmp	r3, r2
   81aa0:	d273      	bcs.n	81b8a <_malloc_r+0x45a>
   81aa2:	6889      	ldr	r1, [r1, #8]
   81aa4:	458c      	cmp	ip, r1
   81aa6:	d1f7      	bne.n	81a98 <_malloc_r+0x368>
   81aa8:	f8dc 300c 	ldr.w	r3, [ip, #12]
   81aac:	687a      	ldr	r2, [r7, #4]
   81aae:	60e3      	str	r3, [r4, #12]
   81ab0:	f8c4 c008 	str.w	ip, [r4, #8]
   81ab4:	609c      	str	r4, [r3, #8]
   81ab6:	f8cc 400c 	str.w	r4, [ip, #12]
   81aba:	e69e      	b.n	817fa <_malloc_r+0xca>
   81abc:	f046 0c01 	orr.w	ip, r6, #1
   81ac0:	f042 0101 	orr.w	r1, r2, #1
   81ac4:	4426      	add	r6, r4
   81ac6:	f8c4 c004 	str.w	ip, [r4, #4]
   81aca:	4628      	mov	r0, r5
   81acc:	617e      	str	r6, [r7, #20]
   81ace:	613e      	str	r6, [r7, #16]
   81ad0:	f8c6 e00c 	str.w	lr, [r6, #12]
   81ad4:	f8c6 e008 	str.w	lr, [r6, #8]
   81ad8:	6071      	str	r1, [r6, #4]
   81ada:	50e2      	str	r2, [r4, r3]
   81adc:	f000 f9f0 	bl	81ec0 <__malloc_unlock>
   81ae0:	3408      	adds	r4, #8
   81ae2:	e6eb      	b.n	818bc <_malloc_r+0x18c>
   81ae4:	687a      	ldr	r2, [r7, #4]
   81ae6:	e688      	b.n	817fa <_malloc_r+0xca>
   81ae8:	f108 0801 	add.w	r8, r8, #1
   81aec:	f018 0f03 	tst.w	r8, #3
   81af0:	f10c 0c08 	add.w	ip, ip, #8
   81af4:	f47f ae93 	bne.w	8181e <_malloc_r+0xee>
   81af8:	e02d      	b.n	81b56 <_malloc_r+0x426>
   81afa:	68dc      	ldr	r4, [r3, #12]
   81afc:	42a3      	cmp	r3, r4
   81afe:	bf08      	it	eq
   81b00:	3002      	addeq	r0, #2
   81b02:	f43f ae4b 	beq.w	8179c <_malloc_r+0x6c>
   81b06:	e6c9      	b.n	8189c <_malloc_r+0x16c>
   81b08:	461c      	mov	r4, r3
   81b0a:	4419      	add	r1, r3
   81b0c:	684a      	ldr	r2, [r1, #4]
   81b0e:	68db      	ldr	r3, [r3, #12]
   81b10:	f854 6f08 	ldr.w	r6, [r4, #8]!
   81b14:	f042 0201 	orr.w	r2, r2, #1
   81b18:	604a      	str	r2, [r1, #4]
   81b1a:	4628      	mov	r0, r5
   81b1c:	60f3      	str	r3, [r6, #12]
   81b1e:	609e      	str	r6, [r3, #8]
   81b20:	f000 f9ce 	bl	81ec0 <__malloc_unlock>
   81b24:	e6ca      	b.n	818bc <_malloc_r+0x18c>
   81b26:	f103 005c 	add.w	r0, r3, #92	; 0x5c
   81b2a:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
   81b2e:	00c1      	lsls	r1, r0, #3
   81b30:	e620      	b.n	81774 <_malloc_r+0x44>
   81b32:	099a      	lsrs	r2, r3, #6
   81b34:	f102 0139 	add.w	r1, r2, #57	; 0x39
   81b38:	00c9      	lsls	r1, r1, #3
   81b3a:	3238      	adds	r2, #56	; 0x38
   81b3c:	e7a4      	b.n	81a88 <_malloc_r+0x358>
   81b3e:	42bc      	cmp	r4, r7
   81b40:	d054      	beq.n	81bec <_malloc_r+0x4bc>
   81b42:	68bc      	ldr	r4, [r7, #8]
   81b44:	6862      	ldr	r2, [r4, #4]
   81b46:	f022 0203 	bic.w	r2, r2, #3
   81b4a:	e75e      	b.n	81a0a <_malloc_r+0x2da>
   81b4c:	f859 3908 	ldr.w	r3, [r9], #-8
   81b50:	4599      	cmp	r9, r3
   81b52:	f040 8086 	bne.w	81c62 <_malloc_r+0x532>
   81b56:	f010 0f03 	tst.w	r0, #3
   81b5a:	f100 30ff 	add.w	r0, r0, #4294967295
   81b5e:	d1f5      	bne.n	81b4c <_malloc_r+0x41c>
   81b60:	687b      	ldr	r3, [r7, #4]
   81b62:	ea23 0304 	bic.w	r3, r3, r4
   81b66:	607b      	str	r3, [r7, #4]
   81b68:	0064      	lsls	r4, r4, #1
   81b6a:	429c      	cmp	r4, r3
   81b6c:	f63f aec8 	bhi.w	81900 <_malloc_r+0x1d0>
   81b70:	2c00      	cmp	r4, #0
   81b72:	f43f aec5 	beq.w	81900 <_malloc_r+0x1d0>
   81b76:	421c      	tst	r4, r3
   81b78:	4640      	mov	r0, r8
   81b7a:	f47f ae4c 	bne.w	81816 <_malloc_r+0xe6>
   81b7e:	0064      	lsls	r4, r4, #1
   81b80:	421c      	tst	r4, r3
   81b82:	f100 0004 	add.w	r0, r0, #4
   81b86:	d0fa      	beq.n	81b7e <_malloc_r+0x44e>
   81b88:	e645      	b.n	81816 <_malloc_r+0xe6>
   81b8a:	468c      	mov	ip, r1
   81b8c:	e78c      	b.n	81aa8 <_malloc_r+0x378>
   81b8e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   81b92:	d815      	bhi.n	81bc0 <_malloc_r+0x490>
   81b94:	0bf3      	lsrs	r3, r6, #15
   81b96:	f103 0078 	add.w	r0, r3, #120	; 0x78
   81b9a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
   81b9e:	00c1      	lsls	r1, r0, #3
   81ba0:	e5e8      	b.n	81774 <_malloc_r+0x44>
   81ba2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   81ba6:	e6ee      	b.n	81986 <_malloc_r+0x256>
   81ba8:	2101      	movs	r1, #1
   81baa:	687b      	ldr	r3, [r7, #4]
   81bac:	1092      	asrs	r2, r2, #2
   81bae:	fa01 f202 	lsl.w	r2, r1, r2
   81bb2:	431a      	orrs	r2, r3
   81bb4:	607a      	str	r2, [r7, #4]
   81bb6:	4663      	mov	r3, ip
   81bb8:	e779      	b.n	81aae <_malloc_r+0x37e>
   81bba:	2301      	movs	r3, #1
   81bbc:	6053      	str	r3, [r2, #4]
   81bbe:	e72a      	b.n	81a16 <_malloc_r+0x2e6>
   81bc0:	f240 5254 	movw	r2, #1364	; 0x554
   81bc4:	4293      	cmp	r3, r2
   81bc6:	d822      	bhi.n	81c0e <_malloc_r+0x4de>
   81bc8:	0cb3      	lsrs	r3, r6, #18
   81bca:	f103 007d 	add.w	r0, r3, #125	; 0x7d
   81bce:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
   81bd2:	00c1      	lsls	r1, r0, #3
   81bd4:	e5ce      	b.n	81774 <_malloc_r+0x44>
   81bd6:	f103 0b10 	add.w	fp, r3, #16
   81bda:	e6af      	b.n	8193c <_malloc_r+0x20c>
   81bdc:	2a54      	cmp	r2, #84	; 0x54
   81bde:	d829      	bhi.n	81c34 <_malloc_r+0x504>
   81be0:	0b1a      	lsrs	r2, r3, #12
   81be2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   81be6:	00c9      	lsls	r1, r1, #3
   81be8:	326e      	adds	r2, #110	; 0x6e
   81bea:	e74d      	b.n	81a88 <_malloc_r+0x358>
   81bec:	4b20      	ldr	r3, [pc, #128]	; (81c70 <_malloc_r+0x540>)
   81bee:	6819      	ldr	r1, [r3, #0]
   81bf0:	4459      	add	r1, fp
   81bf2:	6019      	str	r1, [r3, #0]
   81bf4:	e6b3      	b.n	8195e <_malloc_r+0x22e>
   81bf6:	f3ca 000b 	ubfx	r0, sl, #0, #12
   81bfa:	2800      	cmp	r0, #0
   81bfc:	f47f aeaf 	bne.w	8195e <_malloc_r+0x22e>
   81c00:	eb08 030b 	add.w	r3, r8, fp
   81c04:	68ba      	ldr	r2, [r7, #8]
   81c06:	f043 0301 	orr.w	r3, r3, #1
   81c0a:	6053      	str	r3, [r2, #4]
   81c0c:	e6ef      	b.n	819ee <_malloc_r+0x2be>
   81c0e:	207f      	movs	r0, #127	; 0x7f
   81c10:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   81c14:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
   81c18:	e5ac      	b.n	81774 <_malloc_r+0x44>
   81c1a:	f104 0108 	add.w	r1, r4, #8
   81c1e:	4628      	mov	r0, r5
   81c20:	9300      	str	r3, [sp, #0]
   81c22:	f7ff fa7d 	bl	81120 <_free_r>
   81c26:	9b00      	ldr	r3, [sp, #0]
   81c28:	6819      	ldr	r1, [r3, #0]
   81c2a:	e6e0      	b.n	819ee <_malloc_r+0x2be>
   81c2c:	2001      	movs	r0, #1
   81c2e:	f04f 0900 	mov.w	r9, #0
   81c32:	e6bd      	b.n	819b0 <_malloc_r+0x280>
   81c34:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   81c38:	d805      	bhi.n	81c46 <_malloc_r+0x516>
   81c3a:	0bda      	lsrs	r2, r3, #15
   81c3c:	f102 0178 	add.w	r1, r2, #120	; 0x78
   81c40:	00c9      	lsls	r1, r1, #3
   81c42:	3277      	adds	r2, #119	; 0x77
   81c44:	e720      	b.n	81a88 <_malloc_r+0x358>
   81c46:	f240 5154 	movw	r1, #1364	; 0x554
   81c4a:	428a      	cmp	r2, r1
   81c4c:	d805      	bhi.n	81c5a <_malloc_r+0x52a>
   81c4e:	0c9a      	lsrs	r2, r3, #18
   81c50:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   81c54:	00c9      	lsls	r1, r1, #3
   81c56:	327c      	adds	r2, #124	; 0x7c
   81c58:	e716      	b.n	81a88 <_malloc_r+0x358>
   81c5a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
   81c5e:	227e      	movs	r2, #126	; 0x7e
   81c60:	e712      	b.n	81a88 <_malloc_r+0x358>
   81c62:	687b      	ldr	r3, [r7, #4]
   81c64:	e780      	b.n	81b68 <_malloc_r+0x438>
   81c66:	08f0      	lsrs	r0, r6, #3
   81c68:	f106 0308 	add.w	r3, r6, #8
   81c6c:	e60e      	b.n	8188c <_malloc_r+0x15c>
   81c6e:	bf00      	nop
   81c70:	20000c90 	.word	0x20000c90

00081c74 <memchr>:
   81c74:	0783      	lsls	r3, r0, #30
   81c76:	b470      	push	{r4, r5, r6}
   81c78:	b2cd      	uxtb	r5, r1
   81c7a:	d03d      	beq.n	81cf8 <memchr+0x84>
   81c7c:	1e54      	subs	r4, r2, #1
   81c7e:	b30a      	cbz	r2, 81cc4 <memchr+0x50>
   81c80:	7803      	ldrb	r3, [r0, #0]
   81c82:	42ab      	cmp	r3, r5
   81c84:	d01f      	beq.n	81cc6 <memchr+0x52>
   81c86:	1c43      	adds	r3, r0, #1
   81c88:	e005      	b.n	81c96 <memchr+0x22>
   81c8a:	f114 34ff 	adds.w	r4, r4, #4294967295
   81c8e:	d319      	bcc.n	81cc4 <memchr+0x50>
   81c90:	7802      	ldrb	r2, [r0, #0]
   81c92:	42aa      	cmp	r2, r5
   81c94:	d017      	beq.n	81cc6 <memchr+0x52>
   81c96:	f013 0f03 	tst.w	r3, #3
   81c9a:	4618      	mov	r0, r3
   81c9c:	f103 0301 	add.w	r3, r3, #1
   81ca0:	d1f3      	bne.n	81c8a <memchr+0x16>
   81ca2:	2c03      	cmp	r4, #3
   81ca4:	d811      	bhi.n	81cca <memchr+0x56>
   81ca6:	b34c      	cbz	r4, 81cfc <memchr+0x88>
   81ca8:	7803      	ldrb	r3, [r0, #0]
   81caa:	42ab      	cmp	r3, r5
   81cac:	d00b      	beq.n	81cc6 <memchr+0x52>
   81cae:	4404      	add	r4, r0
   81cb0:	1c43      	adds	r3, r0, #1
   81cb2:	e002      	b.n	81cba <memchr+0x46>
   81cb4:	7802      	ldrb	r2, [r0, #0]
   81cb6:	42aa      	cmp	r2, r5
   81cb8:	d005      	beq.n	81cc6 <memchr+0x52>
   81cba:	429c      	cmp	r4, r3
   81cbc:	4618      	mov	r0, r3
   81cbe:	f103 0301 	add.w	r3, r3, #1
   81cc2:	d1f7      	bne.n	81cb4 <memchr+0x40>
   81cc4:	2000      	movs	r0, #0
   81cc6:	bc70      	pop	{r4, r5, r6}
   81cc8:	4770      	bx	lr
   81cca:	0209      	lsls	r1, r1, #8
   81ccc:	b289      	uxth	r1, r1
   81cce:	4329      	orrs	r1, r5
   81cd0:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   81cd4:	6803      	ldr	r3, [r0, #0]
   81cd6:	4606      	mov	r6, r0
   81cd8:	404b      	eors	r3, r1
   81cda:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   81cde:	ea22 0303 	bic.w	r3, r2, r3
   81ce2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   81ce6:	f100 0004 	add.w	r0, r0, #4
   81cea:	d103      	bne.n	81cf4 <memchr+0x80>
   81cec:	3c04      	subs	r4, #4
   81cee:	2c03      	cmp	r4, #3
   81cf0:	d8f0      	bhi.n	81cd4 <memchr+0x60>
   81cf2:	e7d8      	b.n	81ca6 <memchr+0x32>
   81cf4:	4630      	mov	r0, r6
   81cf6:	e7d7      	b.n	81ca8 <memchr+0x34>
   81cf8:	4614      	mov	r4, r2
   81cfa:	e7d2      	b.n	81ca2 <memchr+0x2e>
   81cfc:	4620      	mov	r0, r4
   81cfe:	e7e2      	b.n	81cc6 <memchr+0x52>

00081d00 <memcpy>:
   81d00:	4684      	mov	ip, r0
   81d02:	ea41 0300 	orr.w	r3, r1, r0
   81d06:	f013 0303 	ands.w	r3, r3, #3
   81d0a:	d149      	bne.n	81da0 <memcpy+0xa0>
   81d0c:	3a40      	subs	r2, #64	; 0x40
   81d0e:	d323      	bcc.n	81d58 <memcpy+0x58>
   81d10:	680b      	ldr	r3, [r1, #0]
   81d12:	6003      	str	r3, [r0, #0]
   81d14:	684b      	ldr	r3, [r1, #4]
   81d16:	6043      	str	r3, [r0, #4]
   81d18:	688b      	ldr	r3, [r1, #8]
   81d1a:	6083      	str	r3, [r0, #8]
   81d1c:	68cb      	ldr	r3, [r1, #12]
   81d1e:	60c3      	str	r3, [r0, #12]
   81d20:	690b      	ldr	r3, [r1, #16]
   81d22:	6103      	str	r3, [r0, #16]
   81d24:	694b      	ldr	r3, [r1, #20]
   81d26:	6143      	str	r3, [r0, #20]
   81d28:	698b      	ldr	r3, [r1, #24]
   81d2a:	6183      	str	r3, [r0, #24]
   81d2c:	69cb      	ldr	r3, [r1, #28]
   81d2e:	61c3      	str	r3, [r0, #28]
   81d30:	6a0b      	ldr	r3, [r1, #32]
   81d32:	6203      	str	r3, [r0, #32]
   81d34:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   81d36:	6243      	str	r3, [r0, #36]	; 0x24
   81d38:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   81d3a:	6283      	str	r3, [r0, #40]	; 0x28
   81d3c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   81d3e:	62c3      	str	r3, [r0, #44]	; 0x2c
   81d40:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   81d42:	6303      	str	r3, [r0, #48]	; 0x30
   81d44:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   81d46:	6343      	str	r3, [r0, #52]	; 0x34
   81d48:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   81d4a:	6383      	str	r3, [r0, #56]	; 0x38
   81d4c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   81d4e:	63c3      	str	r3, [r0, #60]	; 0x3c
   81d50:	3040      	adds	r0, #64	; 0x40
   81d52:	3140      	adds	r1, #64	; 0x40
   81d54:	3a40      	subs	r2, #64	; 0x40
   81d56:	d2db      	bcs.n	81d10 <memcpy+0x10>
   81d58:	3230      	adds	r2, #48	; 0x30
   81d5a:	d30b      	bcc.n	81d74 <memcpy+0x74>
   81d5c:	680b      	ldr	r3, [r1, #0]
   81d5e:	6003      	str	r3, [r0, #0]
   81d60:	684b      	ldr	r3, [r1, #4]
   81d62:	6043      	str	r3, [r0, #4]
   81d64:	688b      	ldr	r3, [r1, #8]
   81d66:	6083      	str	r3, [r0, #8]
   81d68:	68cb      	ldr	r3, [r1, #12]
   81d6a:	60c3      	str	r3, [r0, #12]
   81d6c:	3010      	adds	r0, #16
   81d6e:	3110      	adds	r1, #16
   81d70:	3a10      	subs	r2, #16
   81d72:	d2f3      	bcs.n	81d5c <memcpy+0x5c>
   81d74:	320c      	adds	r2, #12
   81d76:	d305      	bcc.n	81d84 <memcpy+0x84>
   81d78:	f851 3b04 	ldr.w	r3, [r1], #4
   81d7c:	f840 3b04 	str.w	r3, [r0], #4
   81d80:	3a04      	subs	r2, #4
   81d82:	d2f9      	bcs.n	81d78 <memcpy+0x78>
   81d84:	3204      	adds	r2, #4
   81d86:	d008      	beq.n	81d9a <memcpy+0x9a>
   81d88:	07d2      	lsls	r2, r2, #31
   81d8a:	bf1c      	itt	ne
   81d8c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81d90:	f800 3b01 	strbne.w	r3, [r0], #1
   81d94:	d301      	bcc.n	81d9a <memcpy+0x9a>
   81d96:	880b      	ldrh	r3, [r1, #0]
   81d98:	8003      	strh	r3, [r0, #0]
   81d9a:	4660      	mov	r0, ip
   81d9c:	4770      	bx	lr
   81d9e:	bf00      	nop
   81da0:	2a08      	cmp	r2, #8
   81da2:	d313      	bcc.n	81dcc <memcpy+0xcc>
   81da4:	078b      	lsls	r3, r1, #30
   81da6:	d0b1      	beq.n	81d0c <memcpy+0xc>
   81da8:	f010 0303 	ands.w	r3, r0, #3
   81dac:	d0ae      	beq.n	81d0c <memcpy+0xc>
   81dae:	f1c3 0304 	rsb	r3, r3, #4
   81db2:	1ad2      	subs	r2, r2, r3
   81db4:	07db      	lsls	r3, r3, #31
   81db6:	bf1c      	itt	ne
   81db8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   81dbc:	f800 3b01 	strbne.w	r3, [r0], #1
   81dc0:	d3a4      	bcc.n	81d0c <memcpy+0xc>
   81dc2:	f831 3b02 	ldrh.w	r3, [r1], #2
   81dc6:	f820 3b02 	strh.w	r3, [r0], #2
   81dca:	e79f      	b.n	81d0c <memcpy+0xc>
   81dcc:	3a04      	subs	r2, #4
   81dce:	d3d9      	bcc.n	81d84 <memcpy+0x84>
   81dd0:	3a01      	subs	r2, #1
   81dd2:	f811 3b01 	ldrb.w	r3, [r1], #1
   81dd6:	f800 3b01 	strb.w	r3, [r0], #1
   81dda:	d2f9      	bcs.n	81dd0 <memcpy+0xd0>
   81ddc:	780b      	ldrb	r3, [r1, #0]
   81dde:	7003      	strb	r3, [r0, #0]
   81de0:	784b      	ldrb	r3, [r1, #1]
   81de2:	7043      	strb	r3, [r0, #1]
   81de4:	788b      	ldrb	r3, [r1, #2]
   81de6:	7083      	strb	r3, [r0, #2]
   81de8:	4660      	mov	r0, ip
   81dea:	4770      	bx	lr

00081dec <memmove>:
   81dec:	4288      	cmp	r0, r1
   81dee:	b5f0      	push	{r4, r5, r6, r7, lr}
   81df0:	d90d      	bls.n	81e0e <memmove+0x22>
   81df2:	188b      	adds	r3, r1, r2
   81df4:	4298      	cmp	r0, r3
   81df6:	d20a      	bcs.n	81e0e <memmove+0x22>
   81df8:	1884      	adds	r4, r0, r2
   81dfa:	2a00      	cmp	r2, #0
   81dfc:	d051      	beq.n	81ea2 <memmove+0xb6>
   81dfe:	4622      	mov	r2, r4
   81e00:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   81e04:	4299      	cmp	r1, r3
   81e06:	f802 4d01 	strb.w	r4, [r2, #-1]!
   81e0a:	d1f9      	bne.n	81e00 <memmove+0x14>
   81e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81e0e:	2a0f      	cmp	r2, #15
   81e10:	d948      	bls.n	81ea4 <memmove+0xb8>
   81e12:	ea41 0300 	orr.w	r3, r1, r0
   81e16:	079b      	lsls	r3, r3, #30
   81e18:	d146      	bne.n	81ea8 <memmove+0xbc>
   81e1a:	4615      	mov	r5, r2
   81e1c:	f100 0410 	add.w	r4, r0, #16
   81e20:	f101 0310 	add.w	r3, r1, #16
   81e24:	f853 6c10 	ldr.w	r6, [r3, #-16]
   81e28:	3d10      	subs	r5, #16
   81e2a:	f844 6c10 	str.w	r6, [r4, #-16]
   81e2e:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   81e32:	2d0f      	cmp	r5, #15
   81e34:	f844 6c0c 	str.w	r6, [r4, #-12]
   81e38:	f853 6c08 	ldr.w	r6, [r3, #-8]
   81e3c:	f104 0410 	add.w	r4, r4, #16
   81e40:	f844 6c18 	str.w	r6, [r4, #-24]
   81e44:	f853 6c04 	ldr.w	r6, [r3, #-4]
   81e48:	f103 0310 	add.w	r3, r3, #16
   81e4c:	f844 6c14 	str.w	r6, [r4, #-20]
   81e50:	d8e8      	bhi.n	81e24 <memmove+0x38>
   81e52:	f1a2 0310 	sub.w	r3, r2, #16
   81e56:	f023 030f 	bic.w	r3, r3, #15
   81e5a:	f002 0e0f 	and.w	lr, r2, #15
   81e5e:	3310      	adds	r3, #16
   81e60:	f1be 0f03 	cmp.w	lr, #3
   81e64:	4419      	add	r1, r3
   81e66:	4403      	add	r3, r0
   81e68:	d921      	bls.n	81eae <memmove+0xc2>
   81e6a:	460e      	mov	r6, r1
   81e6c:	4674      	mov	r4, lr
   81e6e:	1f1d      	subs	r5, r3, #4
   81e70:	f856 7b04 	ldr.w	r7, [r6], #4
   81e74:	3c04      	subs	r4, #4
   81e76:	2c03      	cmp	r4, #3
   81e78:	f845 7f04 	str.w	r7, [r5, #4]!
   81e7c:	d8f8      	bhi.n	81e70 <memmove+0x84>
   81e7e:	f1ae 0404 	sub.w	r4, lr, #4
   81e82:	f024 0403 	bic.w	r4, r4, #3
   81e86:	3404      	adds	r4, #4
   81e88:	4421      	add	r1, r4
   81e8a:	4423      	add	r3, r4
   81e8c:	f002 0203 	and.w	r2, r2, #3
   81e90:	b162      	cbz	r2, 81eac <memmove+0xc0>
   81e92:	3b01      	subs	r3, #1
   81e94:	440a      	add	r2, r1
   81e96:	f811 4b01 	ldrb.w	r4, [r1], #1
   81e9a:	428a      	cmp	r2, r1
   81e9c:	f803 4f01 	strb.w	r4, [r3, #1]!
   81ea0:	d1f9      	bne.n	81e96 <memmove+0xaa>
   81ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81ea4:	4603      	mov	r3, r0
   81ea6:	e7f3      	b.n	81e90 <memmove+0xa4>
   81ea8:	4603      	mov	r3, r0
   81eaa:	e7f2      	b.n	81e92 <memmove+0xa6>
   81eac:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81eae:	4672      	mov	r2, lr
   81eb0:	e7ee      	b.n	81e90 <memmove+0xa4>
   81eb2:	bf00      	nop

00081eb4 <__malloc_lock>:
   81eb4:	4801      	ldr	r0, [pc, #4]	; (81ebc <__malloc_lock+0x8>)
   81eb6:	f7ff bbbf 	b.w	81638 <__retarget_lock_acquire_recursive>
   81eba:	bf00      	nop
   81ebc:	20000ce0 	.word	0x20000ce0

00081ec0 <__malloc_unlock>:
   81ec0:	4801      	ldr	r0, [pc, #4]	; (81ec8 <__malloc_unlock+0x8>)
   81ec2:	f7ff bbbb 	b.w	8163c <__retarget_lock_release_recursive>
   81ec6:	bf00      	nop
   81ec8:	20000ce0 	.word	0x20000ce0

00081ecc <_realloc_r>:
   81ecc:	2900      	cmp	r1, #0
   81ece:	f000 8094 	beq.w	81ffa <_realloc_r+0x12e>
   81ed2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81ed6:	460c      	mov	r4, r1
   81ed8:	4615      	mov	r5, r2
   81eda:	b083      	sub	sp, #12
   81edc:	4680      	mov	r8, r0
   81ede:	f105 060b 	add.w	r6, r5, #11
   81ee2:	f7ff ffe7 	bl	81eb4 <__malloc_lock>
   81ee6:	f854 ec04 	ldr.w	lr, [r4, #-4]
   81eea:	2e16      	cmp	r6, #22
   81eec:	f02e 0703 	bic.w	r7, lr, #3
   81ef0:	f1a4 0908 	sub.w	r9, r4, #8
   81ef4:	d83c      	bhi.n	81f70 <_realloc_r+0xa4>
   81ef6:	2210      	movs	r2, #16
   81ef8:	4616      	mov	r6, r2
   81efa:	42b5      	cmp	r5, r6
   81efc:	d83d      	bhi.n	81f7a <_realloc_r+0xae>
   81efe:	4297      	cmp	r7, r2
   81f00:	da43      	bge.n	81f8a <_realloc_r+0xbe>
   81f02:	4bc6      	ldr	r3, [pc, #792]	; (8221c <_realloc_r+0x350>)
   81f04:	eb09 0007 	add.w	r0, r9, r7
   81f08:	6899      	ldr	r1, [r3, #8]
   81f0a:	4288      	cmp	r0, r1
   81f0c:	f000 80c3 	beq.w	82096 <_realloc_r+0x1ca>
   81f10:	6843      	ldr	r3, [r0, #4]
   81f12:	f023 0101 	bic.w	r1, r3, #1
   81f16:	4401      	add	r1, r0
   81f18:	6849      	ldr	r1, [r1, #4]
   81f1a:	07c9      	lsls	r1, r1, #31
   81f1c:	d54d      	bpl.n	81fba <_realloc_r+0xee>
   81f1e:	f01e 0f01 	tst.w	lr, #1
   81f22:	f000 809b 	beq.w	8205c <_realloc_r+0x190>
   81f26:	4629      	mov	r1, r5
   81f28:	4640      	mov	r0, r8
   81f2a:	f7ff fc01 	bl	81730 <_malloc_r>
   81f2e:	4605      	mov	r5, r0
   81f30:	2800      	cmp	r0, #0
   81f32:	d03b      	beq.n	81fac <_realloc_r+0xe0>
   81f34:	f854 3c04 	ldr.w	r3, [r4, #-4]
   81f38:	f1a0 0208 	sub.w	r2, r0, #8
   81f3c:	f023 0301 	bic.w	r3, r3, #1
   81f40:	444b      	add	r3, r9
   81f42:	429a      	cmp	r2, r3
   81f44:	f000 812b 	beq.w	8219e <_realloc_r+0x2d2>
   81f48:	1f3a      	subs	r2, r7, #4
   81f4a:	2a24      	cmp	r2, #36	; 0x24
   81f4c:	f200 8118 	bhi.w	82180 <_realloc_r+0x2b4>
   81f50:	2a13      	cmp	r2, #19
   81f52:	f200 80eb 	bhi.w	8212c <_realloc_r+0x260>
   81f56:	4603      	mov	r3, r0
   81f58:	4622      	mov	r2, r4
   81f5a:	6811      	ldr	r1, [r2, #0]
   81f5c:	6019      	str	r1, [r3, #0]
   81f5e:	6851      	ldr	r1, [r2, #4]
   81f60:	6059      	str	r1, [r3, #4]
   81f62:	6892      	ldr	r2, [r2, #8]
   81f64:	609a      	str	r2, [r3, #8]
   81f66:	4621      	mov	r1, r4
   81f68:	4640      	mov	r0, r8
   81f6a:	f7ff f8d9 	bl	81120 <_free_r>
   81f6e:	e01d      	b.n	81fac <_realloc_r+0xe0>
   81f70:	f026 0607 	bic.w	r6, r6, #7
   81f74:	2e00      	cmp	r6, #0
   81f76:	4632      	mov	r2, r6
   81f78:	dabf      	bge.n	81efa <_realloc_r+0x2e>
   81f7a:	2500      	movs	r5, #0
   81f7c:	230c      	movs	r3, #12
   81f7e:	4628      	mov	r0, r5
   81f80:	f8c8 3000 	str.w	r3, [r8]
   81f84:	b003      	add	sp, #12
   81f86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81f8a:	4625      	mov	r5, r4
   81f8c:	1bbb      	subs	r3, r7, r6
   81f8e:	2b0f      	cmp	r3, #15
   81f90:	f8d9 2004 	ldr.w	r2, [r9, #4]
   81f94:	d81d      	bhi.n	81fd2 <_realloc_r+0x106>
   81f96:	f002 0201 	and.w	r2, r2, #1
   81f9a:	433a      	orrs	r2, r7
   81f9c:	eb09 0107 	add.w	r1, r9, r7
   81fa0:	f8c9 2004 	str.w	r2, [r9, #4]
   81fa4:	684b      	ldr	r3, [r1, #4]
   81fa6:	f043 0301 	orr.w	r3, r3, #1
   81faa:	604b      	str	r3, [r1, #4]
   81fac:	4640      	mov	r0, r8
   81fae:	f7ff ff87 	bl	81ec0 <__malloc_unlock>
   81fb2:	4628      	mov	r0, r5
   81fb4:	b003      	add	sp, #12
   81fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81fba:	f023 0303 	bic.w	r3, r3, #3
   81fbe:	18f9      	adds	r1, r7, r3
   81fc0:	4291      	cmp	r1, r2
   81fc2:	db1d      	blt.n	82000 <_realloc_r+0x134>
   81fc4:	68c3      	ldr	r3, [r0, #12]
   81fc6:	6882      	ldr	r2, [r0, #8]
   81fc8:	4625      	mov	r5, r4
   81fca:	60d3      	str	r3, [r2, #12]
   81fcc:	460f      	mov	r7, r1
   81fce:	609a      	str	r2, [r3, #8]
   81fd0:	e7dc      	b.n	81f8c <_realloc_r+0xc0>
   81fd2:	f002 0201 	and.w	r2, r2, #1
   81fd6:	eb09 0106 	add.w	r1, r9, r6
   81fda:	f043 0301 	orr.w	r3, r3, #1
   81fde:	4332      	orrs	r2, r6
   81fe0:	f8c9 2004 	str.w	r2, [r9, #4]
   81fe4:	444f      	add	r7, r9
   81fe6:	604b      	str	r3, [r1, #4]
   81fe8:	687b      	ldr	r3, [r7, #4]
   81fea:	3108      	adds	r1, #8
   81fec:	f043 0301 	orr.w	r3, r3, #1
   81ff0:	607b      	str	r3, [r7, #4]
   81ff2:	4640      	mov	r0, r8
   81ff4:	f7ff f894 	bl	81120 <_free_r>
   81ff8:	e7d8      	b.n	81fac <_realloc_r+0xe0>
   81ffa:	4611      	mov	r1, r2
   81ffc:	f7ff bb98 	b.w	81730 <_malloc_r>
   82000:	f01e 0f01 	tst.w	lr, #1
   82004:	d18f      	bne.n	81f26 <_realloc_r+0x5a>
   82006:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8200a:	eba9 0a01 	sub.w	sl, r9, r1
   8200e:	f8da 1004 	ldr.w	r1, [sl, #4]
   82012:	f021 0103 	bic.w	r1, r1, #3
   82016:	440b      	add	r3, r1
   82018:	443b      	add	r3, r7
   8201a:	4293      	cmp	r3, r2
   8201c:	db26      	blt.n	8206c <_realloc_r+0x1a0>
   8201e:	4655      	mov	r5, sl
   82020:	68c1      	ldr	r1, [r0, #12]
   82022:	6880      	ldr	r0, [r0, #8]
   82024:	1f3a      	subs	r2, r7, #4
   82026:	60c1      	str	r1, [r0, #12]
   82028:	6088      	str	r0, [r1, #8]
   8202a:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8202e:	f8da 100c 	ldr.w	r1, [sl, #12]
   82032:	2a24      	cmp	r2, #36	; 0x24
   82034:	60c1      	str	r1, [r0, #12]
   82036:	6088      	str	r0, [r1, #8]
   82038:	d826      	bhi.n	82088 <_realloc_r+0x1bc>
   8203a:	2a13      	cmp	r2, #19
   8203c:	f240 8081 	bls.w	82142 <_realloc_r+0x276>
   82040:	6821      	ldr	r1, [r4, #0]
   82042:	2a1b      	cmp	r2, #27
   82044:	f8ca 1008 	str.w	r1, [sl, #8]
   82048:	6861      	ldr	r1, [r4, #4]
   8204a:	f8ca 100c 	str.w	r1, [sl, #12]
   8204e:	f200 80ad 	bhi.w	821ac <_realloc_r+0x2e0>
   82052:	f104 0008 	add.w	r0, r4, #8
   82056:	f10a 0210 	add.w	r2, sl, #16
   8205a:	e074      	b.n	82146 <_realloc_r+0x27a>
   8205c:	f854 3c08 	ldr.w	r3, [r4, #-8]
   82060:	eba9 0a03 	sub.w	sl, r9, r3
   82064:	f8da 1004 	ldr.w	r1, [sl, #4]
   82068:	f021 0103 	bic.w	r1, r1, #3
   8206c:	187b      	adds	r3, r7, r1
   8206e:	4293      	cmp	r3, r2
   82070:	f6ff af59 	blt.w	81f26 <_realloc_r+0x5a>
   82074:	4655      	mov	r5, sl
   82076:	f8da 100c 	ldr.w	r1, [sl, #12]
   8207a:	f855 0f08 	ldr.w	r0, [r5, #8]!
   8207e:	1f3a      	subs	r2, r7, #4
   82080:	2a24      	cmp	r2, #36	; 0x24
   82082:	60c1      	str	r1, [r0, #12]
   82084:	6088      	str	r0, [r1, #8]
   82086:	d9d8      	bls.n	8203a <_realloc_r+0x16e>
   82088:	4621      	mov	r1, r4
   8208a:	4628      	mov	r0, r5
   8208c:	461f      	mov	r7, r3
   8208e:	46d1      	mov	r9, sl
   82090:	f7ff feac 	bl	81dec <memmove>
   82094:	e77a      	b.n	81f8c <_realloc_r+0xc0>
   82096:	6841      	ldr	r1, [r0, #4]
   82098:	f106 0010 	add.w	r0, r6, #16
   8209c:	f021 0b03 	bic.w	fp, r1, #3
   820a0:	44bb      	add	fp, r7
   820a2:	4583      	cmp	fp, r0
   820a4:	da58      	bge.n	82158 <_realloc_r+0x28c>
   820a6:	f01e 0f01 	tst.w	lr, #1
   820aa:	f47f af3c 	bne.w	81f26 <_realloc_r+0x5a>
   820ae:	f854 1c08 	ldr.w	r1, [r4, #-8]
   820b2:	eba9 0a01 	sub.w	sl, r9, r1
   820b6:	f8da 1004 	ldr.w	r1, [sl, #4]
   820ba:	f021 0103 	bic.w	r1, r1, #3
   820be:	448b      	add	fp, r1
   820c0:	4558      	cmp	r0, fp
   820c2:	dcd3      	bgt.n	8206c <_realloc_r+0x1a0>
   820c4:	4655      	mov	r5, sl
   820c6:	f8da 100c 	ldr.w	r1, [sl, #12]
   820ca:	f855 0f08 	ldr.w	r0, [r5, #8]!
   820ce:	1f3a      	subs	r2, r7, #4
   820d0:	2a24      	cmp	r2, #36	; 0x24
   820d2:	60c1      	str	r1, [r0, #12]
   820d4:	6088      	str	r0, [r1, #8]
   820d6:	f200 808d 	bhi.w	821f4 <_realloc_r+0x328>
   820da:	2a13      	cmp	r2, #19
   820dc:	f240 8087 	bls.w	821ee <_realloc_r+0x322>
   820e0:	6821      	ldr	r1, [r4, #0]
   820e2:	2a1b      	cmp	r2, #27
   820e4:	f8ca 1008 	str.w	r1, [sl, #8]
   820e8:	6861      	ldr	r1, [r4, #4]
   820ea:	f8ca 100c 	str.w	r1, [sl, #12]
   820ee:	f200 8088 	bhi.w	82202 <_realloc_r+0x336>
   820f2:	f104 0108 	add.w	r1, r4, #8
   820f6:	f10a 0210 	add.w	r2, sl, #16
   820fa:	6808      	ldr	r0, [r1, #0]
   820fc:	6010      	str	r0, [r2, #0]
   820fe:	6848      	ldr	r0, [r1, #4]
   82100:	6050      	str	r0, [r2, #4]
   82102:	6889      	ldr	r1, [r1, #8]
   82104:	6091      	str	r1, [r2, #8]
   82106:	ebab 0206 	sub.w	r2, fp, r6
   8210a:	eb0a 0106 	add.w	r1, sl, r6
   8210e:	f042 0201 	orr.w	r2, r2, #1
   82112:	6099      	str	r1, [r3, #8]
   82114:	604a      	str	r2, [r1, #4]
   82116:	f8da 3004 	ldr.w	r3, [sl, #4]
   8211a:	4640      	mov	r0, r8
   8211c:	f003 0301 	and.w	r3, r3, #1
   82120:	431e      	orrs	r6, r3
   82122:	f8ca 6004 	str.w	r6, [sl, #4]
   82126:	f7ff fecb 	bl	81ec0 <__malloc_unlock>
   8212a:	e742      	b.n	81fb2 <_realloc_r+0xe6>
   8212c:	6823      	ldr	r3, [r4, #0]
   8212e:	2a1b      	cmp	r2, #27
   82130:	6003      	str	r3, [r0, #0]
   82132:	6863      	ldr	r3, [r4, #4]
   82134:	6043      	str	r3, [r0, #4]
   82136:	d827      	bhi.n	82188 <_realloc_r+0x2bc>
   82138:	f100 0308 	add.w	r3, r0, #8
   8213c:	f104 0208 	add.w	r2, r4, #8
   82140:	e70b      	b.n	81f5a <_realloc_r+0x8e>
   82142:	4620      	mov	r0, r4
   82144:	462a      	mov	r2, r5
   82146:	6801      	ldr	r1, [r0, #0]
   82148:	461f      	mov	r7, r3
   8214a:	6011      	str	r1, [r2, #0]
   8214c:	6841      	ldr	r1, [r0, #4]
   8214e:	46d1      	mov	r9, sl
   82150:	6051      	str	r1, [r2, #4]
   82152:	6883      	ldr	r3, [r0, #8]
   82154:	6093      	str	r3, [r2, #8]
   82156:	e719      	b.n	81f8c <_realloc_r+0xc0>
   82158:	ebab 0b06 	sub.w	fp, fp, r6
   8215c:	eb09 0106 	add.w	r1, r9, r6
   82160:	f04b 0201 	orr.w	r2, fp, #1
   82164:	6099      	str	r1, [r3, #8]
   82166:	604a      	str	r2, [r1, #4]
   82168:	f854 3c04 	ldr.w	r3, [r4, #-4]
   8216c:	4640      	mov	r0, r8
   8216e:	f003 0301 	and.w	r3, r3, #1
   82172:	431e      	orrs	r6, r3
   82174:	f844 6c04 	str.w	r6, [r4, #-4]
   82178:	f7ff fea2 	bl	81ec0 <__malloc_unlock>
   8217c:	4625      	mov	r5, r4
   8217e:	e718      	b.n	81fb2 <_realloc_r+0xe6>
   82180:	4621      	mov	r1, r4
   82182:	f7ff fe33 	bl	81dec <memmove>
   82186:	e6ee      	b.n	81f66 <_realloc_r+0x9a>
   82188:	68a3      	ldr	r3, [r4, #8]
   8218a:	2a24      	cmp	r2, #36	; 0x24
   8218c:	6083      	str	r3, [r0, #8]
   8218e:	68e3      	ldr	r3, [r4, #12]
   82190:	60c3      	str	r3, [r0, #12]
   82192:	d018      	beq.n	821c6 <_realloc_r+0x2fa>
   82194:	f100 0310 	add.w	r3, r0, #16
   82198:	f104 0210 	add.w	r2, r4, #16
   8219c:	e6dd      	b.n	81f5a <_realloc_r+0x8e>
   8219e:	f850 3c04 	ldr.w	r3, [r0, #-4]
   821a2:	4625      	mov	r5, r4
   821a4:	f023 0303 	bic.w	r3, r3, #3
   821a8:	441f      	add	r7, r3
   821aa:	e6ef      	b.n	81f8c <_realloc_r+0xc0>
   821ac:	68a1      	ldr	r1, [r4, #8]
   821ae:	2a24      	cmp	r2, #36	; 0x24
   821b0:	f8ca 1010 	str.w	r1, [sl, #16]
   821b4:	68e1      	ldr	r1, [r4, #12]
   821b6:	f8ca 1014 	str.w	r1, [sl, #20]
   821ba:	d00d      	beq.n	821d8 <_realloc_r+0x30c>
   821bc:	f104 0010 	add.w	r0, r4, #16
   821c0:	f10a 0218 	add.w	r2, sl, #24
   821c4:	e7bf      	b.n	82146 <_realloc_r+0x27a>
   821c6:	6922      	ldr	r2, [r4, #16]
   821c8:	f100 0318 	add.w	r3, r0, #24
   821cc:	6102      	str	r2, [r0, #16]
   821ce:	6961      	ldr	r1, [r4, #20]
   821d0:	f104 0218 	add.w	r2, r4, #24
   821d4:	6141      	str	r1, [r0, #20]
   821d6:	e6c0      	b.n	81f5a <_realloc_r+0x8e>
   821d8:	6922      	ldr	r2, [r4, #16]
   821da:	f104 0018 	add.w	r0, r4, #24
   821de:	f8ca 2018 	str.w	r2, [sl, #24]
   821e2:	6961      	ldr	r1, [r4, #20]
   821e4:	f10a 0220 	add.w	r2, sl, #32
   821e8:	f8ca 101c 	str.w	r1, [sl, #28]
   821ec:	e7ab      	b.n	82146 <_realloc_r+0x27a>
   821ee:	4621      	mov	r1, r4
   821f0:	462a      	mov	r2, r5
   821f2:	e782      	b.n	820fa <_realloc_r+0x22e>
   821f4:	4621      	mov	r1, r4
   821f6:	4628      	mov	r0, r5
   821f8:	9301      	str	r3, [sp, #4]
   821fa:	f7ff fdf7 	bl	81dec <memmove>
   821fe:	9b01      	ldr	r3, [sp, #4]
   82200:	e781      	b.n	82106 <_realloc_r+0x23a>
   82202:	68a1      	ldr	r1, [r4, #8]
   82204:	2a24      	cmp	r2, #36	; 0x24
   82206:	f8ca 1010 	str.w	r1, [sl, #16]
   8220a:	68e1      	ldr	r1, [r4, #12]
   8220c:	f8ca 1014 	str.w	r1, [sl, #20]
   82210:	d006      	beq.n	82220 <_realloc_r+0x354>
   82212:	f104 0110 	add.w	r1, r4, #16
   82216:	f10a 0218 	add.w	r2, sl, #24
   8221a:	e76e      	b.n	820fa <_realloc_r+0x22e>
   8221c:	20000434 	.word	0x20000434
   82220:	6922      	ldr	r2, [r4, #16]
   82222:	f104 0118 	add.w	r1, r4, #24
   82226:	f8ca 2018 	str.w	r2, [sl, #24]
   8222a:	6960      	ldr	r0, [r4, #20]
   8222c:	f10a 0220 	add.w	r2, sl, #32
   82230:	f8ca 001c 	str.w	r0, [sl, #28]
   82234:	e761      	b.n	820fa <_realloc_r+0x22e>
   82236:	bf00      	nop

00082238 <_sbrk_r>:
   82238:	b538      	push	{r3, r4, r5, lr}
   8223a:	2300      	movs	r3, #0
   8223c:	4c06      	ldr	r4, [pc, #24]	; (82258 <_sbrk_r+0x20>)
   8223e:	4605      	mov	r5, r0
   82240:	4608      	mov	r0, r1
   82242:	6023      	str	r3, [r4, #0]
   82244:	f7fe fb7a 	bl	8093c <_sbrk>
   82248:	1c43      	adds	r3, r0, #1
   8224a:	d000      	beq.n	8224e <_sbrk_r+0x16>
   8224c:	bd38      	pop	{r3, r4, r5, pc}
   8224e:	6823      	ldr	r3, [r4, #0]
   82250:	2b00      	cmp	r3, #0
   82252:	d0fb      	beq.n	8224c <_sbrk_r+0x14>
   82254:	602b      	str	r3, [r5, #0]
   82256:	bd38      	pop	{r3, r4, r5, pc}
   82258:	20000cf4 	.word	0x20000cf4

0008225c <__sread>:
   8225c:	b510      	push	{r4, lr}
   8225e:	460c      	mov	r4, r1
   82260:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   82264:	f000 f966 	bl	82534 <_read_r>
   82268:	2800      	cmp	r0, #0
   8226a:	db03      	blt.n	82274 <__sread+0x18>
   8226c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   8226e:	4403      	add	r3, r0
   82270:	6523      	str	r3, [r4, #80]	; 0x50
   82272:	bd10      	pop	{r4, pc}
   82274:	89a3      	ldrh	r3, [r4, #12]
   82276:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8227a:	81a3      	strh	r3, [r4, #12]
   8227c:	bd10      	pop	{r4, pc}
   8227e:	bf00      	nop

00082280 <__swrite>:
   82280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82284:	460c      	mov	r4, r1
   82286:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   8228a:	461f      	mov	r7, r3
   8228c:	05cb      	lsls	r3, r1, #23
   8228e:	4616      	mov	r6, r2
   82290:	4605      	mov	r5, r0
   82292:	d507      	bpl.n	822a4 <__swrite+0x24>
   82294:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   82298:	2302      	movs	r3, #2
   8229a:	2200      	movs	r2, #0
   8229c:	f000 f934 	bl	82508 <_lseek_r>
   822a0:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   822a4:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   822a8:	81a1      	strh	r1, [r4, #12]
   822aa:	463b      	mov	r3, r7
   822ac:	4632      	mov	r2, r6
   822ae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   822b2:	4628      	mov	r0, r5
   822b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   822b8:	f000 b814 	b.w	822e4 <_write_r>

000822bc <__sseek>:
   822bc:	b510      	push	{r4, lr}
   822be:	460c      	mov	r4, r1
   822c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   822c4:	f000 f920 	bl	82508 <_lseek_r>
   822c8:	89a3      	ldrh	r3, [r4, #12]
   822ca:	1c42      	adds	r2, r0, #1
   822cc:	bf0e      	itee	eq
   822ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   822d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   822d6:	6520      	strne	r0, [r4, #80]	; 0x50
   822d8:	81a3      	strh	r3, [r4, #12]
   822da:	bd10      	pop	{r4, pc}

000822dc <__sclose>:
   822dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   822e0:	f000 b878 	b.w	823d4 <_close_r>

000822e4 <_write_r>:
   822e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   822e6:	460e      	mov	r6, r1
   822e8:	2500      	movs	r5, #0
   822ea:	4c08      	ldr	r4, [pc, #32]	; (8230c <_write_r+0x28>)
   822ec:	4611      	mov	r1, r2
   822ee:	4607      	mov	r7, r0
   822f0:	461a      	mov	r2, r3
   822f2:	4630      	mov	r0, r6
   822f4:	6025      	str	r5, [r4, #0]
   822f6:	f7fe fb43 	bl	80980 <_write>
   822fa:	1c43      	adds	r3, r0, #1
   822fc:	d000      	beq.n	82300 <_write_r+0x1c>
   822fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82300:	6823      	ldr	r3, [r4, #0]
   82302:	2b00      	cmp	r3, #0
   82304:	d0fb      	beq.n	822fe <_write_r+0x1a>
   82306:	603b      	str	r3, [r7, #0]
   82308:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8230a:	bf00      	nop
   8230c:	20000cf4 	.word	0x20000cf4

00082310 <__register_exitproc>:
   82310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   82314:	4d2c      	ldr	r5, [pc, #176]	; (823c8 <__register_exitproc+0xb8>)
   82316:	4606      	mov	r6, r0
   82318:	6828      	ldr	r0, [r5, #0]
   8231a:	4698      	mov	r8, r3
   8231c:	460f      	mov	r7, r1
   8231e:	4691      	mov	r9, r2
   82320:	f7ff f98a 	bl	81638 <__retarget_lock_acquire_recursive>
   82324:	4b29      	ldr	r3, [pc, #164]	; (823cc <__register_exitproc+0xbc>)
   82326:	681c      	ldr	r4, [r3, #0]
   82328:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
   8232c:	2b00      	cmp	r3, #0
   8232e:	d03e      	beq.n	823ae <__register_exitproc+0x9e>
   82330:	685a      	ldr	r2, [r3, #4]
   82332:	2a1f      	cmp	r2, #31
   82334:	dc1c      	bgt.n	82370 <__register_exitproc+0x60>
   82336:	f102 0e01 	add.w	lr, r2, #1
   8233a:	b176      	cbz	r6, 8235a <__register_exitproc+0x4a>
   8233c:	2101      	movs	r1, #1
   8233e:	eb03 0482 	add.w	r4, r3, r2, lsl #2
   82342:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
   82346:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
   8234a:	4091      	lsls	r1, r2
   8234c:	4308      	orrs	r0, r1
   8234e:	2e02      	cmp	r6, #2
   82350:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   82354:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
   82358:	d023      	beq.n	823a2 <__register_exitproc+0x92>
   8235a:	3202      	adds	r2, #2
   8235c:	f8c3 e004 	str.w	lr, [r3, #4]
   82360:	6828      	ldr	r0, [r5, #0]
   82362:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
   82366:	f7ff f969 	bl	8163c <__retarget_lock_release_recursive>
   8236a:	2000      	movs	r0, #0
   8236c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   82370:	4b17      	ldr	r3, [pc, #92]	; (823d0 <__register_exitproc+0xc0>)
   82372:	b30b      	cbz	r3, 823b8 <__register_exitproc+0xa8>
   82374:	f44f 70c8 	mov.w	r0, #400	; 0x190
   82378:	f3af 8000 	nop.w
   8237c:	4603      	mov	r3, r0
   8237e:	b1d8      	cbz	r0, 823b8 <__register_exitproc+0xa8>
   82380:	2000      	movs	r0, #0
   82382:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
   82386:	f04f 0e01 	mov.w	lr, #1
   8238a:	6058      	str	r0, [r3, #4]
   8238c:	6019      	str	r1, [r3, #0]
   8238e:	4602      	mov	r2, r0
   82390:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   82394:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
   82398:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
   8239c:	2e00      	cmp	r6, #0
   8239e:	d0dc      	beq.n	8235a <__register_exitproc+0x4a>
   823a0:	e7cc      	b.n	8233c <__register_exitproc+0x2c>
   823a2:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
   823a6:	4301      	orrs	r1, r0
   823a8:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
   823ac:	e7d5      	b.n	8235a <__register_exitproc+0x4a>
   823ae:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
   823b2:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
   823b6:	e7bb      	b.n	82330 <__register_exitproc+0x20>
   823b8:	6828      	ldr	r0, [r5, #0]
   823ba:	f7ff f93f 	bl	8163c <__retarget_lock_release_recursive>
   823be:	f04f 30ff 	mov.w	r0, #4294967295
   823c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   823c6:	bf00      	nop
   823c8:	20000430 	.word	0x20000430
   823cc:	00082580 	.word	0x00082580
   823d0:	00000000 	.word	0x00000000

000823d4 <_close_r>:
   823d4:	b538      	push	{r3, r4, r5, lr}
   823d6:	2300      	movs	r3, #0
   823d8:	4c06      	ldr	r4, [pc, #24]	; (823f4 <_close_r+0x20>)
   823da:	4605      	mov	r5, r0
   823dc:	4608      	mov	r0, r1
   823de:	6023      	str	r3, [r4, #0]
   823e0:	f7fe fac2 	bl	80968 <_close>
   823e4:	1c43      	adds	r3, r0, #1
   823e6:	d000      	beq.n	823ea <_close_r+0x16>
   823e8:	bd38      	pop	{r3, r4, r5, pc}
   823ea:	6823      	ldr	r3, [r4, #0]
   823ec:	2b00      	cmp	r3, #0
   823ee:	d0fb      	beq.n	823e8 <_close_r+0x14>
   823f0:	602b      	str	r3, [r5, #0]
   823f2:	bd38      	pop	{r3, r4, r5, pc}
   823f4:	20000cf4 	.word	0x20000cf4

000823f8 <_fclose_r>:
   823f8:	b570      	push	{r4, r5, r6, lr}
   823fa:	b159      	cbz	r1, 82414 <_fclose_r+0x1c>
   823fc:	4605      	mov	r5, r0
   823fe:	460c      	mov	r4, r1
   82400:	b110      	cbz	r0, 82408 <_fclose_r+0x10>
   82402:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82404:	2b00      	cmp	r3, #0
   82406:	d03c      	beq.n	82482 <_fclose_r+0x8a>
   82408:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8240a:	07d8      	lsls	r0, r3, #31
   8240c:	d505      	bpl.n	8241a <_fclose_r+0x22>
   8240e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82412:	b92b      	cbnz	r3, 82420 <_fclose_r+0x28>
   82414:	2600      	movs	r6, #0
   82416:	4630      	mov	r0, r6
   82418:	bd70      	pop	{r4, r5, r6, pc}
   8241a:	89a3      	ldrh	r3, [r4, #12]
   8241c:	0599      	lsls	r1, r3, #22
   8241e:	d53c      	bpl.n	8249a <_fclose_r+0xa2>
   82420:	4621      	mov	r1, r4
   82422:	4628      	mov	r0, r5
   82424:	f7fe fce2 	bl	80dec <__sflush_r>
   82428:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8242a:	4606      	mov	r6, r0
   8242c:	b133      	cbz	r3, 8243c <_fclose_r+0x44>
   8242e:	69e1      	ldr	r1, [r4, #28]
   82430:	4628      	mov	r0, r5
   82432:	4798      	blx	r3
   82434:	2800      	cmp	r0, #0
   82436:	bfb8      	it	lt
   82438:	f04f 36ff 	movlt.w	r6, #4294967295
   8243c:	89a3      	ldrh	r3, [r4, #12]
   8243e:	061a      	lsls	r2, r3, #24
   82440:	d422      	bmi.n	82488 <_fclose_r+0x90>
   82442:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82444:	b141      	cbz	r1, 82458 <_fclose_r+0x60>
   82446:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8244a:	4299      	cmp	r1, r3
   8244c:	d002      	beq.n	82454 <_fclose_r+0x5c>
   8244e:	4628      	mov	r0, r5
   82450:	f7fe fe66 	bl	81120 <_free_r>
   82454:	2300      	movs	r3, #0
   82456:	6323      	str	r3, [r4, #48]	; 0x30
   82458:	6c61      	ldr	r1, [r4, #68]	; 0x44
   8245a:	b121      	cbz	r1, 82466 <_fclose_r+0x6e>
   8245c:	4628      	mov	r0, r5
   8245e:	f7fe fe5f 	bl	81120 <_free_r>
   82462:	2300      	movs	r3, #0
   82464:	6463      	str	r3, [r4, #68]	; 0x44
   82466:	f7fe fde5 	bl	81034 <__sfp_lock_acquire>
   8246a:	2200      	movs	r2, #0
   8246c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8246e:	81a2      	strh	r2, [r4, #12]
   82470:	07db      	lsls	r3, r3, #31
   82472:	d50e      	bpl.n	82492 <_fclose_r+0x9a>
   82474:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82476:	f7ff f8dd 	bl	81634 <__retarget_lock_close_recursive>
   8247a:	f7fe fde1 	bl	81040 <__sfp_lock_release>
   8247e:	4630      	mov	r0, r6
   82480:	bd70      	pop	{r4, r5, r6, pc}
   82482:	f7fe fda7 	bl	80fd4 <__sinit>
   82486:	e7bf      	b.n	82408 <_fclose_r+0x10>
   82488:	6921      	ldr	r1, [r4, #16]
   8248a:	4628      	mov	r0, r5
   8248c:	f7fe fe48 	bl	81120 <_free_r>
   82490:	e7d7      	b.n	82442 <_fclose_r+0x4a>
   82492:	6da0      	ldr	r0, [r4, #88]	; 0x58
   82494:	f7ff f8d2 	bl	8163c <__retarget_lock_release_recursive>
   82498:	e7ec      	b.n	82474 <_fclose_r+0x7c>
   8249a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   8249c:	f7ff f8cc 	bl	81638 <__retarget_lock_acquire_recursive>
   824a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   824a4:	2b00      	cmp	r3, #0
   824a6:	d1bb      	bne.n	82420 <_fclose_r+0x28>
   824a8:	6e66      	ldr	r6, [r4, #100]	; 0x64
   824aa:	f016 0601 	ands.w	r6, r6, #1
   824ae:	d1b1      	bne.n	82414 <_fclose_r+0x1c>
   824b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
   824b2:	f7ff f8c3 	bl	8163c <__retarget_lock_release_recursive>
   824b6:	4630      	mov	r0, r6
   824b8:	bd70      	pop	{r4, r5, r6, pc}
   824ba:	bf00      	nop

000824bc <_fstat_r>:
   824bc:	b570      	push	{r4, r5, r6, lr}
   824be:	460d      	mov	r5, r1
   824c0:	2300      	movs	r3, #0
   824c2:	4c07      	ldr	r4, [pc, #28]	; (824e0 <_fstat_r+0x24>)
   824c4:	4606      	mov	r6, r0
   824c6:	4611      	mov	r1, r2
   824c8:	4628      	mov	r0, r5
   824ca:	6023      	str	r3, [r4, #0]
   824cc:	f7fe fa4f 	bl	8096e <_fstat>
   824d0:	1c43      	adds	r3, r0, #1
   824d2:	d000      	beq.n	824d6 <_fstat_r+0x1a>
   824d4:	bd70      	pop	{r4, r5, r6, pc}
   824d6:	6823      	ldr	r3, [r4, #0]
   824d8:	2b00      	cmp	r3, #0
   824da:	d0fb      	beq.n	824d4 <_fstat_r+0x18>
   824dc:	6033      	str	r3, [r6, #0]
   824de:	bd70      	pop	{r4, r5, r6, pc}
   824e0:	20000cf4 	.word	0x20000cf4

000824e4 <_isatty_r>:
   824e4:	b538      	push	{r3, r4, r5, lr}
   824e6:	2300      	movs	r3, #0
   824e8:	4c06      	ldr	r4, [pc, #24]	; (82504 <_isatty_r+0x20>)
   824ea:	4605      	mov	r5, r0
   824ec:	4608      	mov	r0, r1
   824ee:	6023      	str	r3, [r4, #0]
   824f0:	f7fe fa42 	bl	80978 <_isatty>
   824f4:	1c43      	adds	r3, r0, #1
   824f6:	d000      	beq.n	824fa <_isatty_r+0x16>
   824f8:	bd38      	pop	{r3, r4, r5, pc}
   824fa:	6823      	ldr	r3, [r4, #0]
   824fc:	2b00      	cmp	r3, #0
   824fe:	d0fb      	beq.n	824f8 <_isatty_r+0x14>
   82500:	602b      	str	r3, [r5, #0]
   82502:	bd38      	pop	{r3, r4, r5, pc}
   82504:	20000cf4 	.word	0x20000cf4

00082508 <_lseek_r>:
   82508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8250a:	460e      	mov	r6, r1
   8250c:	2500      	movs	r5, #0
   8250e:	4c08      	ldr	r4, [pc, #32]	; (82530 <_lseek_r+0x28>)
   82510:	4611      	mov	r1, r2
   82512:	4607      	mov	r7, r0
   82514:	461a      	mov	r2, r3
   82516:	4630      	mov	r0, r6
   82518:	6025      	str	r5, [r4, #0]
   8251a:	f7fe fa2f 	bl	8097c <_lseek>
   8251e:	1c43      	adds	r3, r0, #1
   82520:	d000      	beq.n	82524 <_lseek_r+0x1c>
   82522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82524:	6823      	ldr	r3, [r4, #0]
   82526:	2b00      	cmp	r3, #0
   82528:	d0fb      	beq.n	82522 <_lseek_r+0x1a>
   8252a:	603b      	str	r3, [r7, #0]
   8252c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8252e:	bf00      	nop
   82530:	20000cf4 	.word	0x20000cf4

00082534 <_read_r>:
   82534:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82536:	460e      	mov	r6, r1
   82538:	2500      	movs	r5, #0
   8253a:	4c08      	ldr	r4, [pc, #32]	; (8255c <_read_r+0x28>)
   8253c:	4611      	mov	r1, r2
   8253e:	4607      	mov	r7, r0
   82540:	461a      	mov	r2, r3
   82542:	4630      	mov	r0, r6
   82544:	6025      	str	r5, [r4, #0]
   82546:	f7fe fa2f 	bl	809a8 <_read>
   8254a:	1c43      	adds	r3, r0, #1
   8254c:	d000      	beq.n	82550 <_read_r+0x1c>
   8254e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82550:	6823      	ldr	r3, [r4, #0]
   82552:	2b00      	cmp	r3, #0
   82554:	d0fb      	beq.n	8254e <_read_r+0x1a>
   82556:	603b      	str	r3, [r7, #0]
   82558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8255a:	bf00      	nop
   8255c:	20000cf4 	.word	0x20000cf4
   82560:	54524155 	.word	0x54524155
   82564:	63657220 	.word	0x63657220
   82568:	65766965 	.word	0x65766965
   8256c:	66756220 	.word	0x66756220
   82570:	20726566 	.word	0x20726566
   82574:	6c6c7566 	.word	0x6c6c7566
   82578:	00000000 	.word	0x00000000
   8257c:	01531636 	.word	0x01531636

00082580 <_global_impure_ptr>:
   82580:	20000008 0000000a                       ... ....

00082588 <_init>:
   82588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8258a:	bf00      	nop
   8258c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8258e:	bc08      	pop	{r3}
   82590:	469e      	mov	lr, r3
   82592:	4770      	bx	lr

00082594 <__init_array_start>:
   82594:	00080dcd 	.word	0x00080dcd

00082598 <__frame_dummy_init_array_entry>:
   82598:	00080119 0008073d                       ....=...

000825a0 <_fini>:
   825a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   825a2:	bf00      	nop
   825a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   825a6:	bc08      	pop	{r3}
   825a8:	469e      	mov	lr, r3
   825aa:	4770      	bx	lr

000825ac <__fini_array_start>:
   825ac:	000800f5 	.word	0x000800f5
