// Seed: 3248137191
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    output wire  id_2,
    output uwire id_3,
    output wand  id_4
);
  assign id_2 = -1;
  wor id_6 = id_1 - -1;
  assign module_1.id_21 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    output wire id_5,
    input tri0 id_6,
    output wire id_7,
    output tri1 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input tri1 id_11,
    output wor id_12,
    input wor id_13,
    input supply0 id_14,
    output tri0 id_15,
    output supply0 id_16,
    output wand id_17,
    input wire id_18,
    input tri0 id_19,
    output wand id_20
    , id_33,
    input tri1 id_21,
    inout tri0 id_22,
    input wand id_23,
    output tri0 id_24,
    output tri id_25,
    output wire id_26,
    input tri id_27,
    input tri0 id_28,
    output uwire id_29,
    input tri0 id_30,
    input wire id_31
);
  module_0 modCall_1 (
      id_25,
      id_22,
      id_7,
      id_15,
      id_17
  );
  assign id_29 = 1 == id_11;
endmodule
