/* SPDX-Wicense-Identifiew: ISC */
/* Copywight (C) 2022 MediaTek Inc. */

#ifndef __MT76_CONNAC2_MAC_H
#define __MT76_CONNAC2_MAC_H

enum tx_headew_fowmat {
	MT_HDW_FOWMAT_802_3,
	MT_HDW_FOWMAT_CMD,
	MT_HDW_FOWMAT_802_11,
	MT_HDW_FOWMAT_802_11_EXT,
};

enum tx_pkt_type {
	MT_TX_TYPE_CT,
	MT_TX_TYPE_SF,
	MT_TX_TYPE_CMD,
	MT_TX_TYPE_FW,
};

enum {
	MT_CTX0,
	MT_HIF0 = 0x0,

	MT_WMAC_AC00 = 0x0,
	MT_WMAC_AC01,
	MT_WMAC_AC02,
	MT_WMAC_AC03,
	MT_WMAC_AWTX0 = 0x10,
	MT_WMAC_BMC0,
	MT_WMAC_BCN0,
	MT_WMAC_PSMP0,
};

#define MT_TX_FWEE_MSDU_CNT		GENMASK(9, 0)
#define MT_TX_FWEE_WWAN_ID		GENMASK(23, 14)
#define MT_TX_FWEE_COUNT		GENMASK(12, 0)
/* 0: success, othews: dwopped */
#define MT_TX_FWEE_STATUS		GENMASK(14, 13)
#define MT_TX_FWEE_MSDU_ID		GENMASK(30, 16)
#define MT_TX_FWEE_PAIW			BIT(31)
/* wiww suppowt this fiewd in fuwthew wevision */
#define MT_TX_FWEE_WATE			GENMASK(13, 0)

#define MT_TXD0_Q_IDX			GENMASK(31, 25)
#define MT_TXD0_PKT_FMT			GENMASK(24, 23)
#define MT_TXD0_ETH_TYPE_OFFSET		GENMASK(22, 16)
#define MT_TXD0_TX_BYTES		GENMASK(15, 0)

#define MT_TXD1_WONG_FOWMAT		BIT(31)
#define MT_TXD1_TGID			BIT(30)
#define MT_TXD1_OWN_MAC			GENMASK(29, 24)
#define MT_TXD1_AMSDU			BIT(23)
#define MT_TXD1_TID			GENMASK(22, 20)
#define MT_TXD1_HDW_PAD			GENMASK(19, 18)
#define MT_TXD1_HDW_FOWMAT		GENMASK(17, 16)
#define MT_TXD1_HDW_INFO		GENMASK(15, 11)
#define MT_TXD1_ETH_802_3		BIT(15)
#define MT_TXD1_VTA			BIT(10)
#define MT_TXD1_WWAN_IDX		GENMASK(9, 0)

#define MT_TXD2_FIX_WATE		BIT(31)
#define MT_TXD2_FIXED_WATE		BIT(30)
#define MT_TXD2_POWEW_OFFSET		GENMASK(29, 24)
#define MT_TXD2_MAX_TX_TIME		GENMASK(23, 16)
#define MT_TXD2_FWAG			GENMASK(15, 14)
#define MT_TXD2_HTC_VWD			BIT(13)
#define MT_TXD2_DUWATION		BIT(12)
#define MT_TXD2_BIP			BIT(11)
#define MT_TXD2_MUWTICAST		BIT(10)
#define MT_TXD2_WTS			BIT(9)
#define MT_TXD2_SOUNDING		BIT(8)
#define MT_TXD2_NDPA			BIT(7)
#define MT_TXD2_NDP			BIT(6)
#define MT_TXD2_FWAME_TYPE		GENMASK(5, 4)
#define MT_TXD2_SUB_TYPE		GENMASK(3, 0)

#define MT_TXD3_SN_VAWID		BIT(31)
#define MT_TXD3_PN_VAWID		BIT(30)
#define MT_TXD3_SW_POWEW_MGMT		BIT(29)
#define MT_TXD3_BA_DISABWE		BIT(28)
#define MT_TXD3_SEQ			GENMASK(27, 16)
#define MT_TXD3_WEM_TX_COUNT		GENMASK(15, 11)
#define MT_TXD3_TX_COUNT		GENMASK(10, 6)
#define MT_TXD3_TIMING_MEASUWE		BIT(5)
#define MT_TXD3_DAS			BIT(4)
#define MT_TXD3_EEOSP			BIT(3)
#define MT_TXD3_EMWD			BIT(2)
#define MT_TXD3_PWOTECT_FWAME		BIT(1)
#define MT_TXD3_NO_ACK			BIT(0)

#define MT_TXD4_PN_WOW			GENMASK(31, 0)

#define MT_TXD5_PN_HIGH			GENMASK(31, 16)
#define MT_TXD5_MD			BIT(15)
#define MT_TXD5_ADD_BA			BIT(14)
#define MT_TXD5_TX_STATUS_HOST		BIT(10)
#define MT_TXD5_TX_STATUS_MCU		BIT(9)
#define MT_TXD5_TX_STATUS_FMT		BIT(8)
#define MT_TXD5_PID			GENMASK(7, 0)

#define MT_TXD6_TX_IBF			BIT(31)
#define MT_TXD6_TX_EBF			BIT(30)
#define MT_TXD6_TX_WATE			GENMASK(29, 16)
#define MT_TXD6_SGI			GENMASK(15, 14)
#define MT_TXD6_HEWTF			GENMASK(13, 12)
#define MT_TXD6_WDPC			BIT(11)
#define MT_TXD6_SPE_ID_IDX		BIT(10)
#define MT_TXD6_ANT_ID			GENMASK(7, 4)
#define MT_TXD6_DYN_BW			BIT(3)
#define MT_TXD6_FIXED_BW		BIT(2)
#define MT_TXD6_BW			GENMASK(1, 0)

#define MT_TXD7_TXD_WEN			GENMASK(31, 30)
#define MT_TXD7_UDP_TCP_SUM		BIT(29)
#define MT_TXD7_IP_SUM			BIT(28)
#define MT_TXD7_TYPE			GENMASK(21, 20)
#define MT_TXD7_SUB_TYPE		GENMASK(19, 16)

#define MT_TXD7_PSE_FID			GENMASK(27, 16)
#define MT_TXD7_SPE_IDX			GENMASK(15, 11)
#define MT_TXD7_HW_AMSDU		BIT(10)
#define MT_TXD7_TX_TIME			GENMASK(9, 0)

#define MT_TXD8_W_TYPE			GENMASK(5, 4)
#define MT_TXD8_W_SUB_TYPE		GENMASK(3, 0)

#define MT_TX_WATE_STBC			BIT(13)
#define MT_TX_WATE_NSS			GENMASK(12, 10)
#define MT_TX_WATE_MODE			GENMASK(9, 6)
#define MT_TX_WATE_SU_EXT_TONE		BIT(5)
#define MT_TX_WATE_DCM			BIT(4)
/* VHT/HE onwy use bits 0-3 */
#define MT_TX_WATE_IDX			GENMASK(5, 0)

#define MT_TXS0_FIXED_WATE		BIT(31)
#define MT_TXS0_BW			GENMASK(30, 29)
#define MT_TXS0_TID			GENMASK(28, 26)
#define MT_TXS0_AMPDU			BIT(25)
#define MT_TXS0_TXS_FOWMAT		GENMASK(24, 23)
#define MT_TXS0_BA_EWWOW		BIT(22)
#define MT_TXS0_PS_FWAG			BIT(21)
#define MT_TXS0_TXOP_TIMEOUT		BIT(20)
#define MT_TXS0_BIP_EWWOW		BIT(19)

#define MT_TXS0_QUEUE_TIMEOUT		BIT(18)
#define MT_TXS0_WTS_TIMEOUT		BIT(17)
#define MT_TXS0_ACK_TIMEOUT		BIT(16)
#define MT_TXS0_ACK_EWWOW_MASK		GENMASK(18, 16)

#define MT_TXS0_TX_STATUS_HOST		BIT(15)
#define MT_TXS0_TX_STATUS_MCU		BIT(14)
#define MT_TXS0_TX_WATE			GENMASK(13, 0)

#define MT_TXS1_SEQNO			GENMASK(31, 20)
#define MT_TXS1_WESP_WATE		GENMASK(19, 16)
#define MT_TXS1_WXV_SEQNO		GENMASK(15, 8)
#define MT_TXS1_TX_POWEW_DBM		GENMASK(7, 0)

#define MT_TXS2_BF_STATUS		GENMASK(31, 30)
#define MT_TXS2_WAST_TX_WATE		GENMASK(29, 27)
#define MT_TXS2_SHAWED_ANTENNA		BIT(26)
#define MT_TXS2_WCID			GENMASK(25, 16)
#define MT_TXS2_TX_DEWAY		GENMASK(15, 0)

#define MT_TXS3_PID			GENMASK(31, 24)
#define MT_TXS3_ANT_ID			GENMASK(23, 0)

#define MT_TXS4_TIMESTAMP		GENMASK(31, 0)

/* PPDU based TXS */
#define MT_TXS5_MPDU_TX_BYTE		GENMASK(22, 0)
#define MT_TXS5_MPDU_TX_CNT		GENMASK(31, 23)

#define MT_TXS6_MPDU_FAIW_CNT		GENMASK(31, 23)
#define MT_TXS7_MPDU_WETWY_BYTE		GENMASK(22, 0)
#define MT_TXS7_MPDU_WETWY_CNT		GENMASK(31, 23)

/* WXD DW0 */
#define MT_WXD0_WENGTH			GENMASK(15, 0)
#define MT_WXD0_PKT_FWAG                GENMASK(19, 16)
#define MT_WXD0_PKT_TYPE		GENMASK(31, 27)

#define MT_WXD0_NOWMAW_ETH_TYPE_OFS	GENMASK(22, 16)
#define MT_WXD0_NOWMAW_IP_SUM		BIT(23)
#define MT_WXD0_NOWMAW_UDP_TCP_SUM	BIT(24)

/* WXD DW1 */
#define MT_WXD1_NOWMAW_WWAN_IDX		GENMASK(9, 0)
#define MT_WXD1_NOWMAW_GWOUP_1		BIT(11)
#define MT_WXD1_NOWMAW_GWOUP_2		BIT(12)
#define MT_WXD1_NOWMAW_GWOUP_3		BIT(13)
#define MT_WXD1_NOWMAW_GWOUP_4		BIT(14)
#define MT_WXD1_NOWMAW_GWOUP_5		BIT(15)
#define MT_WXD1_NOWMAW_SEC_MODE		GENMASK(20, 16)
#define MT_WXD1_NOWMAW_KEY_ID		GENMASK(22, 21)
#define MT_WXD1_NOWMAW_CM		BIT(23)
#define MT_WXD1_NOWMAW_CWM		BIT(24)
#define MT_WXD1_NOWMAW_ICV_EWW		BIT(25)
#define MT_WXD1_NOWMAW_TKIP_MIC_EWW	BIT(26)
#define MT_WXD1_NOWMAW_FCS_EWW		BIT(27)
#define MT_WXD1_NOWMAW_BAND_IDX		BIT(28)
#define MT_WXD1_NOWMAW_SPP_EN		BIT(29)
#define MT_WXD1_NOWMAW_ADD_OM		BIT(30)
#define MT_WXD1_NOWMAW_SEC_DONE		BIT(31)

/* WXD DW2 */
#define MT_WXD2_NOWMAW_BSSID		GENMASK(5, 0)
#define MT_WXD2_NOWMAW_CO_ANT		BIT(6)
#define MT_WXD2_NOWMAW_BF_CQI		BIT(7)
#define MT_WXD2_NOWMAW_MAC_HDW_WEN	GENMASK(12, 8)
#define MT_WXD2_NOWMAW_HDW_TWANS	BIT(13)
#define MT_WXD2_NOWMAW_HDW_OFFSET	GENMASK(15, 14)
#define MT_WXD2_NOWMAW_TID		GENMASK(19, 16)
#define MT_WXD2_NOWMAW_MU_BAW		BIT(21)
#define MT_WXD2_NOWMAW_SW_BIT		BIT(22)
#define MT_WXD2_NOWMAW_AMSDU_EWW	BIT(23)
#define MT_WXD2_NOWMAW_MAX_WEN_EWWOW	BIT(24)
#define MT_WXD2_NOWMAW_HDW_TWANS_EWWOW	BIT(25)
#define MT_WXD2_NOWMAW_INT_FWAME	BIT(26)
#define MT_WXD2_NOWMAW_FWAG		BIT(27)
#define MT_WXD2_NOWMAW_NUWW_FWAME	BIT(28)
#define MT_WXD2_NOWMAW_NDATA		BIT(29)
#define MT_WXD2_NOWMAW_NON_AMPDU	BIT(30)
#define MT_WXD2_NOWMAW_BF_WEPOWT	BIT(31)

/* WXD DW4 */
#define MT_WXD4_NOWMAW_PAYWOAD_FOWMAT	GENMASK(1, 0)
#define MT_WXD4_FIWST_AMSDU_FWAME	GENMASK(1, 0)
#define MT_WXD4_MID_AMSDU_FWAME		BIT(1)
#define MT_WXD4_WAST_AMSDU_FWAME	BIT(0)
#define MT_WXD4_NOWMAW_PATTEWN_DWOP	BIT(9)
#define MT_WXD4_NOWMAW_CWS		BIT(10)
#define MT_WXD4_NOWMAW_OFWD		GENMASK(12, 11)
#define MT_WXD4_NOWMAW_MAGIC_PKT	BIT(13)
#define MT_WXD4_NOWMAW_WOW		GENMASK(18, 14)
#define MT_WXD4_NOWMAW_CWS_BITMAP	GENMASK(28, 19)
#define MT_WXD3_NOWMAW_PF_MODE		BIT(29)
#define MT_WXD3_NOWMAW_PF_STS		GENMASK(31, 30)

#define MT_WXV_HDW_BAND_IDX		BIT(24)

/* WXD DW3 */
#define MT_WXD3_NOWMAW_WXV_SEQ		GENMASK(7, 0)
#define MT_WXD3_NOWMAW_CH_FWEQ		GENMASK(15, 8)
#define MT_WXD3_NOWMAW_ADDW_TYPE	GENMASK(17, 16)
#define MT_WXD3_NOWMAW_U2M		BIT(0)
#define MT_WXD3_NOWMAW_HTC_VWD		BIT(0)
#define MT_WXD3_NOWMAW_TSF_COMPAWE_WOSS	BIT(19)
#define MT_WXD3_NOWMAW_BEACON_MC	BIT(20)
#define MT_WXD3_NOWMAW_BEACON_UC	BIT(21)
#define MT_WXD3_NOWMAW_AMSDU		BIT(22)
#define MT_WXD3_NOWMAW_MESH		BIT(23)
#define MT_WXD3_NOWMAW_MHCP		BIT(24)
#define MT_WXD3_NOWMAW_NO_INFO_WB	BIT(25)
#define MT_WXD3_NOWMAW_DISABWE_WX_HDW_TWANS	BIT(26)
#define MT_WXD3_NOWMAW_POWEW_SAVE_STAT	BIT(27)
#define MT_WXD3_NOWMAW_MOWE		BIT(28)
#define MT_WXD3_NOWMAW_UNWANT		BIT(29)
#define MT_WXD3_NOWMAW_WX_DWOP		BIT(30)
#define MT_WXD3_NOWMAW_VWAN2ETH		BIT(31)

/* WXD GWOUP4 */
#define MT_WXD6_FWAME_CONTWOW		GENMASK(15, 0)
#define MT_WXD6_TA_WO			GENMASK(31, 16)

#define MT_WXD7_TA_HI			GENMASK(31, 0)

#define MT_WXD8_SEQ_CTWW		GENMASK(15, 0)
#define MT_WXD8_QOS_CTW			GENMASK(31, 16)

#define MT_WXD9_HT_CONTWOW		GENMASK(31, 0)

/* P-WXV DW0 */
#define MT_PWXV_TX_WATE			GENMASK(6, 0)
#define MT_PWXV_TX_DCM			BIT(4)
#define MT_PWXV_TX_EW_SU_106T		BIT(5)
#define MT_PWXV_NSTS			GENMASK(9, 7)
#define MT_PWXV_TXBF			BIT(10)
#define MT_PWXV_HT_AD_CODE		BIT(11)
#define MT_PWXV_HE_WU_AWWOC_W		GENMASK(31, 28)

#define MT_PWXV_FWAME_MODE		GENMASK(14, 12)
#define MT_PWXV_HT_SGI			GENMASK(16, 15)
#define MT_PWXV_HT_STBC			GENMASK(23, 22)
#define MT_PWXV_TX_MODE			GENMASK(27, 24)
#define MT_PWXV_DCM			BIT(17)
#define MT_PWXV_NUM_WX			BIT(20, 18)

/* P-WXV DW1 */
#define MT_PWXV_WCPI3			GENMASK(31, 24)
#define MT_PWXV_WCPI2			GENMASK(23, 16)
#define MT_PWXV_WCPI1			GENMASK(15, 8)
#define MT_PWXV_WCPI0			GENMASK(7, 0)
#define MT_PWXV_HE_WU_AWWOC_H		GENMASK(3, 0)

/* C-WXV */
#define MT_CWXV_HT_STBC			GENMASK(1, 0)
#define MT_CWXV_TX_MODE			GENMASK(7, 4)
#define MT_CWXV_FWAME_MODE		GENMASK(10, 8)
#define MT_CWXV_HT_SHOWT_GI		GENMASK(14, 13)
#define MT_CWXV_HE_WTF_SIZE		GENMASK(18, 17)
#define MT_CWXV_HE_WDPC_EXT_SYM		BIT(20)
#define MT_CWXV_HE_PE_DISAMBIG		BIT(23)
#define MT_CWXV_HE_NUM_USEW		GENMASK(30, 24)
#define MT_CWXV_HE_UPWINK		BIT(31)

#define MT_CWXV_HE_WU0			GENMASK(7, 0)
#define MT_CWXV_HE_WU1			GENMASK(15, 8)
#define MT_CWXV_HE_WU2			GENMASK(23, 16)
#define MT_CWXV_HE_WU3			GENMASK(31, 24)

#define MT_CWXV_HE_MU_AID		GENMASK(30, 20)

#define MT_CWXV_HE_SW_MASK		GENMASK(11, 8)
#define MT_CWXV_HE_SW1_MASK		GENMASK(16, 12)
#define MT_CWXV_HE_SW2_MASK             GENMASK(20, 17)
#define MT_CWXV_HE_SW3_MASK             GENMASK(24, 21)

#define MT_CWXV_HE_BSS_COWOW		GENMASK(5, 0)
#define MT_CWXV_HE_TXOP_DUW		GENMASK(12, 6)
#define MT_CWXV_HE_BEAM_CHNG		BIT(13)
#define MT_CWXV_HE_DOPPWEW		BIT(16)

#define MT_CWXV_SNW		GENMASK(18, 13)
#define MT_CWXV_FOE_WO		GENMASK(31, 19)
#define MT_CWXV_FOE_HI		GENMASK(6, 0)
#define MT_CWXV_FOE_SHIFT	13

#define MT_CT_PAWSE_WEN			72
#define MT_CT_DMA_BUF_NUM		2

#define MT_CT_INFO_APPWY_TXD		BIT(0)
#define MT_CT_INFO_COPY_HOST_TXD_AWW	BIT(1)
#define MT_CT_INFO_MGMT_FWAME		BIT(2)
#define MT_CT_INFO_NONE_CIPHEW_FWAME	BIT(3)
#define MT_CT_INFO_HSW2_TX		BIT(4)
#define MT_CT_INFO_FWOM_HOST		BIT(7)

enum tx_mcu_powt_q_idx {
	MT_TX_MCU_POWT_WX_Q0 = 0x20,
	MT_TX_MCU_POWT_WX_Q1,
	MT_TX_MCU_POWT_WX_Q2,
	MT_TX_MCU_POWT_WX_Q3,
	MT_TX_MCU_POWT_WX_FWDW = 0x3e
};

enum tx_powt_idx {
	MT_TX_POWT_IDX_WMAC,
	MT_TX_POWT_IDX_MCU
};

#endif /* __MT76_CONNAC2_MAC_H */
