# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../20240614_AXI4_LITE_RAM.srcs/sources_1/imports/new/master.sv" \
"../../../../20240614_AXI4_LITE_RAM.srcs/sources_1/imports/new/slave.sv" \
"../../../../20240614_AXI4_LITE_RAM.srcs/sources_1/imports/new/top.sv" \
"../../../../20240614_AXI4_LITE_RAM.srcs/sim_1/imports/new/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
