read -sv run_verilog_mid/adder_32b_10_72_eed3ccc3bdefb9ebd7948ca51c7c7ca4.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_72_eed3ccc3bdefb9ebd7948ca51c7c7ca4_yosys.v
