// Seed: 1073591228
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_22;
  wire id_23;
  wire id_24 = id_4;
  wire id_25;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  tri0 id_5 = 1;
  module_0(
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_2,
      id_4,
      id_1,
      id_4,
      id_5,
      id_4,
      id_4,
      id_1,
      id_5,
      id_5
  );
  always @(*) begin
    id_3 <= 1;
  end
  notif1 (id_2, id_3, id_4);
  wire id_6;
  tri  id_7;
  assign id_7 = 1'd0;
  always @(1 + 1'b0 or posedge 1);
endmodule
