<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 127 (means success: 0)
should_fail: 0
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>
defines: 
time_elapsed: 4.320s
ram usage: 66024 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpeywg5v2c/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html" target="file-frame">third_party/tests/ivtest/ivltests/br955.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:4</a>: Compile module &#34;work@mux_2_to_1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:15</a>: Compile module &#34;work@mux_n_to_1&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:64</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:8</a>: Implicit port type (wire) for &#34;dat_o&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-23" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:23</a>: Implicit port type (wire) for &#34;output_o&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:35</a>: Compile generate block &#34;work@top.dut.genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:38</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:39</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[0].genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:40</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[0].genblk1.FIRST_STAGE[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:38</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:48</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[1].genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:49</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[1].genblk1.INTERMEDIARY_STAGE[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:38</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:48</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[2].genblk1&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:49</a>: Compile generate block &#34;work@top.dut.genblk1.SELECT_STAGE[2].genblk1.INTERMEDIARY_STAGE[0]&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/br955.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/br955.v:64</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 7.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpeywg5v2c/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mux_2_to_1
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpeywg5v2c/yosys-script
yosys-uhdm: error while loading shared libraries: libreadline.so.8: cannot open shared object file: No such file or directory

</pre>
</body>