$date
	Sat Oct 22 18:50:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#955043
b100 !
1"
#955046
b100 &
b100 %
1$
#955047
0"
#955050
b10 &
b10 %
#955054
b1 &
1#
b1 %
#955058
b0 &
b0 %
0#
0$
#1981327
b1111 !
1"
#1981330
b1111 &
b1111 %
1$
#1981331
0"
#1981334
b101110 &
b101110 %
#1981338
b10111 &
b10111 %
#1981342
b1000110 &
b1000110 %
#1981346
b100011 &
b100011 %
#1981350
b1101010 &
b1101010 %
#1981354
b110101 &
b110101 %
#1981358
b10100000 &
b10100000 %
#1981362
b1010000 &
b1010000 %
#1981366
b101000 &
b101000 %
#1981370
b10100 &
b10100 %
#1981374
b1010 &
b1010 %
#1981378
b101 &
b101 %
#1981382
b10000 &
b10000 %
#1981386
b1000 &
b1000 %
#1981390
b100 &
b100 %
#1981394
b10 &
b10 %
#1981398
b1 &
1#
b1 %
#1981402
b0 &
b0 %
0#
0$
#2945612
b10001 !
1"
#2945614
b10001 &
b10001 %
1$
#2945615
0"
#2945618
b110100 &
b110100 %
#2945622
b11010 &
b11010 %
#2945626
b1101 &
b1101 %
#2945630
b101000 &
b101000 %
#2945634
b10100 &
b10100 %
#2945638
b1010 &
b1010 %
#2945642
b101 &
b101 %
#2945646
b10000 &
b10000 %
#2945650
b1000 &
b1000 %
#2945654
b100 &
b100 %
#2945658
b10 &
b10 %
#2945662
b1 &
1#
b1 %
#2945666
b0 &
b0 %
0#
0$
#4500012
