#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-97-g48ab896f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x557ab3131850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x557ab311ec90 .scope module, "RRAM_CONTROLLER" "RRAM_CONTROLLER" 3 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wishbone_wr_cs_instruction_memory";
    .port_info 3 /INPUT 1 "wishbone_wr_en_instruction_memory";
    .port_info 4 /OUTPUT 1 "wishbone_empty_instruction_memory";
    .port_info 5 /OUTPUT 1 "wishbone_full_instruction_memory";
    .port_info 6 /INPUT 32 "wishbone_data_in_instruction_memory";
    .port_info 7 /INPUT 1 "wishbone_wr_cs_input_buffer";
    .port_info 8 /INPUT 1 "wishbone_wr_en_input_buffer";
    .port_info 9 /OUTPUT 1 "wishbone_empty_input_buffer";
    .port_info 10 /OUTPUT 1 "wishbone_full_input_buffer";
    .port_info 11 /INPUT 16 "wishbone_data_in_input_buffer";
    .port_info 12 /INPUT 1 "enable_PC_IM";
    .port_info 13 /INPUT 7 "start_PC_IM_address";
    .port_info 14 /OUTPUT 16 "CSA";
    .port_info 15 /INPUT 1 "wishbone_rd_cs_output_buffer";
    .port_info 16 /INPUT 1 "wishbone_rd_en_output_buffer";
    .port_info 17 /OUTPUT 32 "wishbone_data_out_output_buffer";
    .port_info 18 /INPUT 7 "wishbone_address_to_read_output_buffer";
P_0x557ab3133690 .param/l "ADDR_SIZE_IM" 0 3 30, +C4<00000000000000000000000000000111>;
P_0x557ab31336d0 .param/l "ARRAY_DEPTH" 0 3 28, +C4<00000000000000000000000000000100>;
P_0x557ab3133710 .param/l "ARRAY_SIZE" 0 3 27, +C4<00000000000000000000000000010000>;
P_0x557ab3133750 .param/l "IF_SIZE" 0 3 29, +C4<00000000000000000000000000010000>;
P_0x557ab3133790 .param/l "INSTRUCTION_SIZE" 0 3 26, +C4<00000000000000000000000000100000>;
L_0x7f149038f5b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab316eed0_0 .net "ADC_OUT0", 15 0, L_0x7f149038f5b8;  1 drivers
L_0x7f149038f600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab316efe0_0 .net "ADC_OUT1", 15 0, L_0x7f149038f600;  1 drivers
L_0x7f149038f648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab316f0b0_0 .net "ADC_OUT2", 15 0, L_0x7f149038f648;  1 drivers
v0x557ab316f1b0_0 .var "AddCounter", 7 0;
v0x557ab316f250_0 .var "CLK_EN_ADC", 1 0;
v0x557ab316f360_0 .var/i "COL_ADDR_W", 31 0;
v0x557ab316f420_0 .var "COL_SELECT", 0 0;
v0x557ab316f4e0_0 .var "COL_SELECT_FOR_MAC_ADC", 0 0;
v0x557ab316f5a0_0 .var "COL_SELECT_FOR_READ", 0 0;
L_0x7f149038f570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab316f660_0 .net "CSA", 15 0, L_0x7f149038f570;  1 drivers
v0x557ab316f750_0 .var "DATA_TO_WRITE", 0 0;
v0x557ab316f7f0_0 .var "ENABLE_ARR_OP", 0 0;
v0x557ab316f8b0_0 .var "ENABLE_BL", 0 0;
o0x7f14903d8138 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab316f970_0 .net "ENABLE_CSA", 0 0, o0x7f14903d8138;  0 drivers
v0x557ab316fa40_0 .var "ENABLE_SL", 0 0;
v0x557ab316fae0_0 .var "ENABLE_WL", 0 0;
v0x557ab316fb80_0 .var "IN0_BL", 15 0;
v0x557ab316fd80_0 .var "IN0_SL", 15 0;
v0x557ab316fe40_0 .net "IN0_WL", 15 0, L_0x557ab31858f0;  1 drivers
v0x557ab316ff00_0 .var "IN0_WL_from_ID", 15 0;
v0x557ab316ffc0_0 .var "IN1_BL", 15 0;
v0x557ab31700b0_0 .var "IN1_SL", 15 0;
v0x557ab3170180_0 .net "IN1_WL", 15 0, L_0x557ab3185a30;  1 drivers
v0x557ab3170240_0 .var "IN1_WL_from_ID", 15 0;
v0x557ab3170320_0 .var "IP_address_to_read_input_buffer", 6 0;
v0x557ab3170410_0 .var "IP_address_to_write_output_buffer", 6 0;
v0x557ab31704e0_0 .var "IP_data_in_output_buffer", 31 0;
v0x557ab31705d0_0 .var "IP_wr_cs_output_buffer", 0 0;
v0x557ab31706c0_0 .var "IP_wr_en_output_buffer", 0 0;
v0x557ab31707b0_0 .var "PRE", 0 0;
v0x557ab3170850_0 .var "PRE_p1_n", 0 0;
v0x557ab31708f0_0 .var/i "ROW_ADDR_R", 31 0;
v0x557ab31709d0_0 .var/i "ROW_ADDR_W", 31 0;
v0x557ab3170cc0_0 .var "SAEN_CSA", 0 0;
v0x557ab3170d60_0 .var "SEL_MUX_TO_ADC", 7 0;
v0x557ab3170e20_0 .var "SEL_MUX_TO_CSA", 7 0;
v0x557ab3170f00_0 .var "SEL_MUX_TO_VSA", 7 0;
v0x557ab3170fe0_0 .var "START_MAC", 0 0;
v0x557ab31710a0_0 .var "T_PULSE_MULTIPLIER", 7 0;
v0x557ab3171180_0 .var "T_PULSE_OP_TYPE", 1 0;
v0x557ab3171260_0 .var "V_PULSE_MUX_SEL", 1 0;
v0x557ab3171340_0 .var "V_PULSE_OP_TYPE", 1 0;
o0x7f14903d9278 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3171420_0 .net "clk", 0 0, o0x7f14903d9278;  0 drivers
v0x557ab31714c0_0 .var "counter_mac", 6 0;
v0x557ab31715a0_0 .net "data_out_input_buffer", 15 0, v0x557ab3166830_0;  1 drivers
v0x557ab3171660_0 .net "data_out_instruction_memory", 31 0, v0x557ab316a530_0;  1 drivers
v0x557ab3171730_0 .var "enable_IM", 0 0;
v0x557ab31717d0_0 .var "enable_IM_pipe1", 0 0;
o0x7f14903dad78 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3171890_0 .net "enable_PC_IM", 0 0, o0x7f14903dad78;  0 drivers
v0x557ab3171950_0 .var "halt_IM", 0 0;
v0x557ab3171a10_0 .var/i "i", 31 0;
v0x557ab3171af0_0 .var "is_IDLE", 0 0;
v0x557ab3171bb0_0 .var "is_MAC_ins", 0 0;
v0x557ab3171c70_0 .var "is_PULSE_T_ins", 0 0;
v0x557ab3171d30_0 .var "is_PULSE_V_ins", 0 0;
v0x557ab3171df0_0 .var "is_read_ins", 0 0;
v0x557ab3171eb0_0 .var "is_read_neg_cycle", 0 0;
v0x557ab3171f70_0 .var "is_write_ins", 0 0;
v0x557ab3172030_0 .var "mac_mux_from_ID", 0 0;
v0x557ab31720f0_0 .var/i "num_MAC_OP", 31 0;
v0x557ab31721d0_0 .var "rd_cs_input_buffer", 0 0;
v0x557ab31722c0_0 .var "rd_en_input_buffer", 0 0;
o0x7f14903d9338 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab31723b0_0 .net "rst", 0 0, o0x7f14903d9338;  0 drivers
v0x557ab3172450_0 .var "start_IF_Address", 4 0;
o0x7f14903dafe8 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x557ab3172530_0 .net "start_PC_IM_address", 6 0, o0x7f14903dafe8;  0 drivers
v0x557ab3172a20_0 .var "start_neg_MAC", 0 0;
v0x557ab3172ae0_0 .var/i "testw", 31 0;
v0x557ab3172bc0_0 .var "wishbone_address_to_read_instruction_memory", 6 0;
o0x7f14903da538 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x557ab3172c80_0 .net "wishbone_address_to_read_output_buffer", 6 0, o0x7f14903da538;  0 drivers
v0x557ab3172d20_0 .var "wishbone_address_to_write_input_buffer", 6 0;
v0x557ab3172df0_0 .var "wishbone_address_to_write_instruction_memory", 6 0;
o0x7f14903d8d98 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x557ab3172ec0_0 .net "wishbone_data_in_input_buffer", 15 0, o0x7f14903d8d98;  0 drivers
o0x7f14903d9758 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557ab3172fb0_0 .net "wishbone_data_in_instruction_memory", 31 0, o0x7f14903d9758;  0 drivers
v0x557ab31730c0_0 .net "wishbone_data_out_output_buffer", 31 0, v0x557ab316e360_0;  1 drivers
v0x557ab3173180_0 .net "wishbone_empty_input_buffer", 0 0, L_0x557ab3184b90;  1 drivers
v0x557ab3173220_0 .net "wishbone_empty_instruction_memory", 0 0, L_0x557ab3184320;  1 drivers
v0x557ab31732f0_0 .net "wishbone_empty_output_buffer", 0 0, L_0x557ab31853b0;  1 drivers
v0x557ab31733c0_0 .net "wishbone_full_input_buffer", 0 0, L_0x557ab3184910;  1 drivers
v0x557ab3173490_0 .net "wishbone_full_instruction_memory", 0 0, L_0x557ab3184050;  1 drivers
v0x557ab3173560_0 .net "wishbone_full_output_buffer", 0 0, L_0x557ab31850e0;  1 drivers
v0x557ab3173630_0 .var "wishbone_rd_cs_instruction_memory", 0 0;
o0x7f14903da088 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3173720_0 .net "wishbone_rd_cs_output_buffer", 0 0, o0x7f14903da088;  0 drivers
v0x557ab3173810_0 .var "wishbone_rd_en_instruction_memory", 0 0;
o0x7f14903da1a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3173900_0 .net "wishbone_rd_en_output_buffer", 0 0, o0x7f14903da1a8;  0 drivers
o0x7f14903d8d38 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab31739f0_0 .net "wishbone_wr_cs_input_buffer", 0 0, o0x7f14903d8d38;  0 drivers
o0x7f14903d96f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3173ae0_0 .net "wishbone_wr_cs_instruction_memory", 0 0, o0x7f14903d96f8;  0 drivers
o0x7f14903d8eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3173bd0_0 .net "wishbone_wr_en_input_buffer", 0 0, o0x7f14903d8eb8;  0 drivers
o0x7f14903d9878 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3173cc0_0 .net "wishbone_wr_en_instruction_memory", 0 0, o0x7f14903d9878;  0 drivers
E_0x557ab3102450 .event negedge, v0x557ab31666b0_0;
E_0x557ab3101790 .event posedge, v0x557ab31666b0_0;
L_0x557ab31858f0 .functor MUXZ 16, v0x557ab316ff00_0, v0x557ab3166830_0, v0x557ab3170fe0_0, C4<>;
L_0x557ab3185a30 .functor MUXZ 16, v0x557ab3170240_0, v0x557ab3166830_0, v0x557ab3170fe0_0, C4<>;
S_0x557ab3044eb0 .scope begin, "MAC_OPS1_NEG" "MAC_OPS1_NEG" 3 750, 3 750 0, S_0x557ab311ec90;
 .timescale -9 -12;
S_0x557ab307ad00 .scope begin, "PC" "PC" 3 722, 3 722 0, S_0x557ab311ec90;
 .timescale -9 -12;
S_0x557ab307ab10 .scope module, "U_RRAM_ANALOG" "RRAM_ANALOG" 3 774, 4 1 0, S_0x557ab311ec90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "ENABLE_SL";
    .port_info 1 /INPUT 1 "ENABLE_BL";
    .port_info 2 /INPUT 1 "ENABLE_WL";
    .port_info 3 /INPUT 1 "V1_WL";
    .port_info 4 /INPUT 1 "V2_WL";
    .port_info 5 /INPUT 1 "V3_WL";
    .port_info 6 /INPUT 1 "V4_WL";
    .port_info 7 /INPUT 16 "IN1_WL";
    .port_info 8 /INPUT 16 "IN0_WL";
    .port_info 9 /INPUT 16 "IN1_BL";
    .port_info 10 /INPUT 16 "IN0_BL";
    .port_info 11 /INPUT 16 "IN0_SL";
    .port_info 12 /INPUT 16 "IN1_SL";
    .port_info 13 /OUTPUT 16 "CSA";
    .port_info 14 /INPUT 1 "ENABLE_CSA";
    .port_info 15 /INPUT 1 "V0_REF_ADC";
    .port_info 16 /INPUT 1 "V1_REF_ADC";
    .port_info 17 /INPUT 1 "V2_REF_ADC";
    .port_info 18 /OUTPUT 16 "ADC_OUT0";
    .port_info 19 /OUTPUT 16 "ADC_OUT1";
    .port_info 20 /OUTPUT 16 "ADC_OUT2";
    .port_info 21 /INPUT 1 "PRE";
    .port_info 22 /INPUT 2 "CLK_EN_ADC";
    .port_info 23 /INPUT 1 "REF_CSA";
    .port_info 24 /INPUT 1 "SAEN_CSA";
    .port_info 25 /INPUT 1 "V1_SL";
    .port_info 26 /INPUT 1 "V2_SL";
    .port_info 27 /INPUT 1 "V3_SL";
    .port_info 28 /INPUT 1 "V4_SL";
    .port_info 29 /INPUT 1 "V1_BL";
    .port_info 30 /INPUT 1 "V2_BL";
    .port_info 31 /INPUT 1 "V3_BL";
    .port_info 32 /INPUT 1 "V4_BL";
v0x557ab3127b90_0 .net "ADC_OUT0", 15 0, L_0x7f149038f5b8;  alias, 1 drivers
v0x557ab3128370_0 .net "ADC_OUT1", 15 0, L_0x7f149038f600;  alias, 1 drivers
v0x557ab3128440_0 .net "ADC_OUT2", 15 0, L_0x7f149038f648;  alias, 1 drivers
v0x557ab312c790_0 .net "CLK_EN_ADC", 1 0, v0x557ab316f250_0;  1 drivers
v0x557ab31230d0_0 .net "CSA", 15 0, L_0x7f149038f570;  alias, 1 drivers
v0x557ab3045a70_0 .net "ENABLE_BL", 0 0, v0x557ab316fa40_0;  1 drivers
v0x557ab3161da0_0 .net "ENABLE_CSA", 0 0, o0x7f14903d8138;  alias, 0 drivers
v0x557ab3161e60_0 .net "ENABLE_SL", 0 0, v0x557ab316fa40_0;  alias, 1 drivers
v0x557ab3161f00_0 .net "ENABLE_WL", 0 0, v0x557ab316fae0_0;  1 drivers
v0x557ab3161fa0_0 .net "IN0_BL", 15 0, v0x557ab316fb80_0;  1 drivers
v0x557ab3162080_0 .net "IN0_SL", 15 0, v0x557ab316fb80_0;  alias, 1 drivers
v0x557ab3162140_0 .net "IN0_WL", 15 0, L_0x557ab31858f0;  alias, 1 drivers
v0x557ab3162200_0 .net "IN1_BL", 15 0, v0x557ab316ffc0_0;  1 drivers
v0x557ab31622e0_0 .net "IN1_SL", 15 0, v0x557ab31700b0_0;  1 drivers
o0x7f14903d8258 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x557ab31623c0_0 .net "IN1_WL", 15 0, o0x7f14903d8258;  0 drivers
v0x557ab31624a0_0 .net "PRE", 0 0, v0x557ab31707b0_0;  1 drivers
o0x7f14903d82b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3162560_0 .net "REF_CSA", 0 0, o0x7f14903d82b8;  0 drivers
v0x557ab3162620_0 .net "SAEN_CSA", 0 0, v0x557ab3170cc0_0;  1 drivers
o0x7f14903d8318 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab31626e0_0 .net "V0_REF_ADC", 0 0, o0x7f14903d8318;  0 drivers
o0x7f14903d8348 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab31627a0_0 .net "V1_BL", 0 0, o0x7f14903d8348;  0 drivers
o0x7f14903d8378 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3162860_0 .net "V1_REF_ADC", 0 0, o0x7f14903d8378;  0 drivers
o0x7f14903d83a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3162920_0 .net "V1_SL", 0 0, o0x7f14903d83a8;  0 drivers
o0x7f14903d83d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab31629e0_0 .net "V1_WL", 0 0, o0x7f14903d83d8;  0 drivers
o0x7f14903d8408 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3162aa0_0 .net "V2_BL", 0 0, o0x7f14903d8408;  0 drivers
o0x7f14903d8438 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3162b60_0 .net "V2_REF_ADC", 0 0, o0x7f14903d8438;  0 drivers
o0x7f14903d8468 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3162c20_0 .net "V2_SL", 0 0, o0x7f14903d8468;  0 drivers
o0x7f14903d8498 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3162ce0_0 .net "V2_WL", 0 0, o0x7f14903d8498;  0 drivers
o0x7f14903d84c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3162da0_0 .net "V3_BL", 0 0, o0x7f14903d84c8;  0 drivers
o0x7f14903d84f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3162e60_0 .net "V3_SL", 0 0, o0x7f14903d84f8;  0 drivers
o0x7f14903d8528 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3162f20_0 .net "V3_WL", 0 0, o0x7f14903d8528;  0 drivers
o0x7f14903d8558 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3162fe0_0 .net "V4_BL", 0 0, o0x7f14903d8558;  0 drivers
o0x7f14903d8588 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab31630a0_0 .net "V4_SL", 0 0, o0x7f14903d8588;  0 drivers
o0x7f14903d85b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557ab3163160_0 .net "V4_WL", 0 0, o0x7f14903d85b8;  0 drivers
S_0x557ab3163850 .scope module, "U_sync_fifo_input_buffer" "sync_fifo_input_buffer" 3 139, 5 6 0, S_0x557ab311ec90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_cs";
    .port_info 3 /INPUT 1 "rd_cs";
    .port_info 4 /INPUT 16 "data_in";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /OUTPUT 16 "data_out";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "full";
    .port_info 10 /INPUT 7 "address_to_write";
    .port_info 11 /INPUT 7 "address_to_read";
P_0x557ab31639e0 .param/l "ADDR_WIDTH" 0 5 23, +C4<00000000000000000000000000000111>;
P_0x557ab3163a20 .param/l "DATA_WIDTH" 0 5 22, +C4<00000000000000000000000000010000>;
P_0x557ab3163a60 .param/l "RAM_DEPTH" 0 5 24, +C4<00000000000000000000000001000000>;
v0x557ab3165fa0_0 .net *"_ivl_0", 31 0, L_0x557ab3184820;  1 drivers
L_0x7f149038f2a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab3166060_0 .net *"_ivl_11", 23 0, L_0x7f149038f2a0;  1 drivers
L_0x7f149038f2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab3166140_0 .net/2u *"_ivl_12", 31 0, L_0x7f149038f2e8;  1 drivers
L_0x7f149038f210 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab3166200_0 .net *"_ivl_3", 23 0, L_0x7f149038f210;  1 drivers
L_0x7f149038f258 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x557ab31662e0_0 .net/2u *"_ivl_4", 31 0, L_0x7f149038f258;  1 drivers
v0x557ab3166410_0 .net *"_ivl_8", 31 0, L_0x557ab3184a50;  1 drivers
v0x557ab31664f0_0 .net "address_to_read", 6 0, v0x557ab3170320_0;  1 drivers
v0x557ab31665d0_0 .net "address_to_write", 6 0, v0x557ab3172d20_0;  1 drivers
v0x557ab31666b0_0 .net "clk", 0 0, o0x7f14903d9278;  alias, 0 drivers
v0x557ab3166770_0 .net "data_in", 15 0, o0x7f14903d8d98;  alias, 0 drivers
v0x557ab3166830_0 .var "data_out", 15 0;
v0x557ab31668f0_0 .net "data_ram", 15 0, L_0x557ab3184e60;  1 drivers
v0x557ab31669e0_0 .net "empty", 0 0, L_0x557ab3184b90;  alias, 1 drivers
v0x557ab3166a80_0 .net "full", 0 0, L_0x557ab3184910;  alias, 1 drivers
v0x557ab3166b40_0 .net "rd_cs", 0 0, v0x557ab31721d0_0;  1 drivers
v0x557ab3166c10_0 .net "rd_en", 0 0, v0x557ab31722c0_0;  1 drivers
v0x557ab3166ce0_0 .var "rd_pointer", 6 0;
v0x557ab3166db0_0 .net "rst", 0 0, o0x7f14903d9338;  alias, 0 drivers
v0x557ab3166e50_0 .var "status_cnt", 7 0;
v0x557ab3166f10_0 .net "wr_cs", 0 0, o0x7f14903d8d38;  alias, 0 drivers
v0x557ab3166fe0_0 .net "wr_en", 0 0, o0x7f14903d8eb8;  alias, 0 drivers
v0x557ab31670b0_0 .var "wr_pointer", 6 0;
E_0x557ab30683c0/0 .event negedge, v0x557ab3166db0_0;
E_0x557ab30683c0/1 .event posedge, v0x557ab31666b0_0;
E_0x557ab30683c0 .event/or E_0x557ab30683c0/0, E_0x557ab30683c0/1;
L_0x557ab3184820 .concat [ 8 24 0 0], v0x557ab3166e50_0, L_0x7f149038f210;
L_0x557ab3184910 .cmp/eq 32, L_0x557ab3184820, L_0x7f149038f258;
L_0x557ab3184a50 .concat [ 8 24 0 0], v0x557ab3166e50_0, L_0x7f149038f2a0;
L_0x557ab3184b90 .cmp/eq 32, L_0x557ab3184a50, L_0x7f149038f2e8;
S_0x557ab3163d10 .scope module, "DP_RAM_IF" "ram_dp_ar_aw_IF" 5 93, 6 5 0, S_0x557ab3163850;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "address_0";
    .port_info 1 /INPUT 16 "data_0";
    .port_info 2 /INPUT 1 "cs_0";
    .port_info 3 /INPUT 1 "we_0";
    .port_info 4 /INPUT 1 "oe_0";
    .port_info 5 /INPUT 7 "address_1";
    .port_info 6 /INOUT 16 "data_1";
    .port_info 7 /INPUT 1 "cs_1";
    .port_info 8 /INPUT 1 "we_1";
    .port_info 9 /INPUT 1 "oe_1";
P_0x557ab3163f10 .param/l "ADDR_WIDTH" 0 6 19, +C4<00000000000000000000000000000111>;
P_0x557ab3163f50 .param/l "DATA_WIDTH" 0 6 18, +C4<00000000000000000000000000010000>;
P_0x557ab3163f90 .param/l "RAM_DEPTH" 0 6 20, +C4<00000000000000000000000001000000>;
L_0x557ab30d7bd0 .functor AND 1, v0x557ab31721d0_0, v0x557ab31722c0_0, C4<1>, C4<1>;
L_0x557ab30c3ba0 .functor AND 1, L_0x557ab30d7bd0, L_0x557ab3184d20, C4<1>, C4<1>;
v0x557ab31648e0_0 .net *"_ivl_1", 0 0, L_0x557ab30d7bd0;  1 drivers
v0x557ab3164980_0 .net *"_ivl_3", 0 0, L_0x557ab3184d20;  1 drivers
v0x557ab3164a40_0 .net *"_ivl_5", 0 0, L_0x557ab30c3ba0;  1 drivers
o0x7f14903d8ca8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x557ab3164b10_0 name=_ivl_6
v0x557ab3164bf0_0 .net "address_0", 6 0, v0x557ab31670b0_0;  1 drivers
v0x557ab3164d20_0 .net "address_1", 6 0, v0x557ab3166ce0_0;  1 drivers
v0x557ab3164e00_0 .net "cs_0", 0 0, o0x7f14903d8d38;  alias, 0 drivers
v0x557ab3164ec0_0 .net "cs_1", 0 0, v0x557ab31721d0_0;  alias, 1 drivers
v0x557ab3164f80_0 .net "data_0", 15 0, o0x7f14903d8d98;  alias, 0 drivers
v0x557ab3165060_0 .var "data_0_out", 15 0;
v0x557ab3165140_0 .net "data_1", 15 0, L_0x557ab3184e60;  alias, 1 drivers
v0x557ab3165220_0 .var "data_1_out", 15 0;
v0x557ab3165300 .array "mem", 63 0, 15 0;
L_0x7f149038f330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ab31653c0_0 .net "oe_0", 0 0, L_0x7f149038f330;  1 drivers
v0x557ab3165480_0 .net "oe_1", 0 0, v0x557ab31722c0_0;  alias, 1 drivers
v0x557ab3165540_0 .net "we_0", 0 0, o0x7f14903d8eb8;  alias, 0 drivers
L_0x7f149038f378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ab3165600_0 .net "we_1", 0 0, L_0x7f149038f378;  1 drivers
E_0x557ab3150d60 .event edge, v0x557ab3165480_0, v0x557ab3165600_0, v0x557ab3164ec0_0, v0x557ab3164d20_0;
E_0x557ab31510c0 .event edge, v0x557ab31653c0_0, v0x557ab3165600_0, v0x557ab3164e00_0, v0x557ab3164bf0_0;
E_0x557ab31512f0/0 .event edge, v0x557ab3165140_0, v0x557ab3165600_0, v0x557ab3164ec0_0, v0x557ab3164d20_0;
E_0x557ab31512f0/1 .event edge, v0x557ab3164f80_0, v0x557ab3165540_0, v0x557ab3164e00_0, v0x557ab3164bf0_0;
E_0x557ab31512f0 .event/or E_0x557ab31512f0/0, E_0x557ab31512f0/1;
L_0x557ab3184d20 .reduce/nor L_0x7f149038f378;
L_0x557ab3184e60 .functor MUXZ 16, o0x7f14903d8ca8, v0x557ab3165220_0, L_0x557ab30c3ba0, C4<>;
S_0x557ab31642d0 .scope begin, "MEM_READ_0" "MEM_READ_0" 6 61, 6 61 0, S_0x557ab3163d10;
 .timescale -9 -12;
S_0x557ab31644d0 .scope begin, "MEM_READ_1" "MEM_READ_1" 6 76, 6 76 0, S_0x557ab3163d10;
 .timescale -9 -12;
S_0x557ab31646d0 .scope begin, "MEM_WRITE" "MEM_WRITE" 6 46, 6 46 0, S_0x557ab3163d10;
 .timescale -9 -12;
S_0x557ab3165800 .scope begin, "READ_DATA" "READ_DATA" 5 70, 5 70 0, S_0x557ab3163850;
 .timescale -9 -12;
S_0x557ab31659b0 .scope begin, "READ_POINTER" "READ_POINTER" 5 61, 5 61 0, S_0x557ab3163850;
 .timescale -9 -12;
S_0x557ab3165b90 .scope begin, "STATUS_COUNTER" "STATUS_COUNTER" 5 79, 5 79 0, S_0x557ab3163850;
 .timescale -9 -12;
S_0x557ab3165d70 .scope begin, "WRITE_POINTER" "WRITE_POINTER" 5 52, 5 52 0, S_0x557ab3163850;
 .timescale -9 -12;
S_0x557ab31672c0 .scope module, "U_sync_fifo_instruction_memory" "sync_fifo_instruction_memory" 3 123, 7 6 0, S_0x557ab311ec90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_cs";
    .port_info 3 /INPUT 1 "rd_cs";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "full";
    .port_info 10 /INPUT 7 "address_to_write";
    .port_info 11 /INPUT 7 "address_to_read";
P_0x557ab31674a0 .param/l "ADDR_WIDTH" 0 7 23, +C4<00000000000000000000000000000111>;
P_0x557ab31674e0 .param/l "DATA_WIDTH" 0 7 22, +C4<00000000000000000000000000100000>;
P_0x557ab3167520 .param/l "RAM_DEPTH" 0 7 24, +C4<00000000000000000000000001000000>;
v0x557ab3169cb0_0 .net *"_ivl_0", 31 0, L_0x557ab3127af0;  1 drivers
L_0x7f149038f0a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab3169d70_0 .net *"_ivl_11", 23 0, L_0x7f149038f0a8;  1 drivers
L_0x7f149038f0f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab3169e50_0 .net/2u *"_ivl_12", 31 0, L_0x7f149038f0f0;  1 drivers
L_0x7f149038f018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab3169f10_0 .net *"_ivl_3", 23 0, L_0x7f149038f018;  1 drivers
L_0x7f149038f060 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x557ab3169ff0_0 .net/2u *"_ivl_4", 31 0, L_0x7f149038f060;  1 drivers
v0x557ab316a120_0 .net *"_ivl_8", 31 0, L_0x557ab31841e0;  1 drivers
v0x557ab316a200_0 .net "address_to_read", 6 0, v0x557ab3172bc0_0;  1 drivers
v0x557ab316a2e0_0 .net "address_to_write", 6 0, v0x557ab3172df0_0;  1 drivers
v0x557ab316a3c0_0 .net "clk", 0 0, o0x7f14903d9278;  alias, 0 drivers
v0x557ab316a460_0 .net "data_in", 31 0, o0x7f14903d9758;  alias, 0 drivers
v0x557ab316a530_0 .var "data_out", 31 0;
v0x557ab316a5f0_0 .net "data_ram", 31 0, L_0x557ab3184640;  1 drivers
v0x557ab316a6e0_0 .net "empty", 0 0, L_0x557ab3184320;  alias, 1 drivers
v0x557ab316a780_0 .net "full", 0 0, L_0x557ab3184050;  alias, 1 drivers
v0x557ab316a840_0 .net "rd_cs", 0 0, v0x557ab3173630_0;  1 drivers
v0x557ab316a910_0 .net "rd_en", 0 0, v0x557ab3173810_0;  1 drivers
v0x557ab316a9e0_0 .var "rd_pointer", 6 0;
v0x557ab316abc0_0 .net "rst", 0 0, o0x7f14903d9338;  alias, 0 drivers
v0x557ab316ac90_0 .var "status_cnt", 7 0;
v0x557ab316ad30_0 .net "wr_cs", 0 0, o0x7f14903d96f8;  alias, 0 drivers
v0x557ab316ae00_0 .net "wr_en", 0 0, o0x7f14903d9878;  alias, 0 drivers
v0x557ab316aed0_0 .var "wr_pointer", 6 0;
L_0x557ab3127af0 .concat [ 8 24 0 0], v0x557ab316ac90_0, L_0x7f149038f018;
L_0x557ab3184050 .cmp/eq 32, L_0x557ab3127af0, L_0x7f149038f060;
L_0x557ab31841e0 .concat [ 8 24 0 0], v0x557ab316ac90_0, L_0x7f149038f0a8;
L_0x557ab3184320 .cmp/eq 32, L_0x557ab31841e0, L_0x7f149038f0f0;
S_0x557ab31677f0 .scope module, "DP_RAM_IM" "ram_dp_ar_aw_IM" 7 93, 8 5 0, S_0x557ab31672c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "address_0";
    .port_info 1 /INPUT 32 "data_0";
    .port_info 2 /INPUT 1 "cs_0";
    .port_info 3 /INPUT 1 "we_0";
    .port_info 4 /INPUT 1 "oe_0";
    .port_info 5 /INPUT 7 "address_1";
    .port_info 6 /INOUT 32 "data_1";
    .port_info 7 /INPUT 1 "cs_1";
    .port_info 8 /INPUT 1 "we_1";
    .port_info 9 /INPUT 1 "oe_1";
P_0x557ab31679f0 .param/l "ADDR_WIDTH" 0 8 19, +C4<00000000000000000000000000000111>;
P_0x557ab3167a30 .param/l "DATA_WIDTH" 0 8 18, +C4<00000000000000000000000000100000>;
P_0x557ab3167a70 .param/l "RAM_DEPTH" 0 8 20, +C4<00000000000000000000000001000000>;
L_0x557ab311fe80 .functor AND 1, v0x557ab3173630_0, v0x557ab3173810_0, C4<1>, C4<1>;
L_0x557ab30ebbe0 .functor AND 1, L_0x557ab311fe80, L_0x557ab31844b0, C4<1>, C4<1>;
v0x557ab31684e0_0 .net *"_ivl_1", 0 0, L_0x557ab311fe80;  1 drivers
v0x557ab3168580_0 .net *"_ivl_3", 0 0, L_0x557ab31844b0;  1 drivers
v0x557ab3168640_0 .net *"_ivl_5", 0 0, L_0x557ab30ebbe0;  1 drivers
L_0x7f149038f138 .functor BUFT 1, C4<000000000000000000000000zzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x557ab3168710_0 .net *"_ivl_6", 31 0, L_0x7f149038f138;  1 drivers
v0x557ab31687f0_0 .net "address_0", 6 0, v0x557ab316aed0_0;  1 drivers
v0x557ab3168920_0 .net "address_1", 6 0, v0x557ab316a9e0_0;  1 drivers
v0x557ab3168a00_0 .net "cs_0", 0 0, o0x7f14903d96f8;  alias, 0 drivers
v0x557ab3168ac0_0 .net "cs_1", 0 0, v0x557ab3173630_0;  alias, 1 drivers
v0x557ab3168b80_0 .net "data_0", 31 0, o0x7f14903d9758;  alias, 0 drivers
v0x557ab3168c60_0 .var "data_0_out", 31 0;
v0x557ab3168d40_0 .net "data_1", 31 0, L_0x557ab3184640;  alias, 1 drivers
v0x557ab3168e20_0 .var "data_1_out", 31 0;
v0x557ab3168f00 .array "mem", 63 0, 31 0;
L_0x7f149038f180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ab3168fc0_0 .net "oe_0", 0 0, L_0x7f149038f180;  1 drivers
v0x557ab3169080_0 .net "oe_1", 0 0, v0x557ab3173810_0;  alias, 1 drivers
v0x557ab3169140_0 .net "we_0", 0 0, o0x7f14903d9878;  alias, 0 drivers
L_0x7f149038f1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ab3169200_0 .net "we_1", 0 0, L_0x7f149038f1c8;  1 drivers
E_0x557ab3167d40 .event edge, v0x557ab3169080_0, v0x557ab3169200_0, v0x557ab3168ac0_0, v0x557ab3168920_0;
E_0x557ab3167dd0 .event edge, v0x557ab3168fc0_0, v0x557ab3169200_0, v0x557ab3168a00_0, v0x557ab31687f0_0;
E_0x557ab3167e40/0 .event edge, v0x557ab3168d40_0, v0x557ab3169200_0, v0x557ab3168ac0_0, v0x557ab3168920_0;
E_0x557ab3167e40/1 .event edge, v0x557ab3168b80_0, v0x557ab3169140_0, v0x557ab3168a00_0, v0x557ab31687f0_0;
E_0x557ab3167e40 .event/or E_0x557ab3167e40/0, E_0x557ab3167e40/1;
L_0x557ab31844b0 .reduce/nor L_0x7f149038f1c8;
L_0x557ab3184640 .functor MUXZ 32, L_0x7f149038f138, v0x557ab3168e20_0, L_0x557ab30ebbe0, C4<>;
S_0x557ab3167ed0 .scope begin, "MEM_READ_0" "MEM_READ_0" 8 61, 8 61 0, S_0x557ab31677f0;
 .timescale -9 -12;
S_0x557ab31680d0 .scope begin, "MEM_READ_1" "MEM_READ_1" 8 76, 8 76 0, S_0x557ab31677f0;
 .timescale -9 -12;
S_0x557ab31682d0 .scope begin, "MEM_WRITE" "MEM_WRITE" 8 46, 8 46 0, S_0x557ab31677f0;
 .timescale -9 -12;
S_0x557ab3169510 .scope begin, "READ_DATA" "READ_DATA" 7 70, 7 70 0, S_0x557ab31672c0;
 .timescale -9 -12;
S_0x557ab31696c0 .scope begin, "READ_POINTER" "READ_POINTER" 7 61, 7 61 0, S_0x557ab31672c0;
 .timescale -9 -12;
S_0x557ab31698a0 .scope begin, "STATUS_COUNTER" "STATUS_COUNTER" 7 79, 7 79 0, S_0x557ab31672c0;
 .timescale -9 -12;
S_0x557ab3169a80 .scope begin, "WRITE_POINTER" "WRITE_POINTER" 7 52, 7 52 0, S_0x557ab31672c0;
 .timescale -9 -12;
S_0x557ab316b0c0 .scope module, "U_sync_fifo_output_buffer" "sync_fifo_output_buffer" 3 168, 9 6 0, S_0x557ab311ec90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr_cs";
    .port_info 3 /INPUT 1 "rd_cs";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 1 "wr_en";
    .port_info 7 /OUTPUT 32 "data_out";
    .port_info 8 /OUTPUT 1 "empty";
    .port_info 9 /OUTPUT 1 "full";
    .port_info 10 /INPUT 7 "address_to_write";
    .port_info 11 /INPUT 7 "address_to_read";
P_0x557ab316b250 .param/l "ADDR_WIDTH" 0 9 23, +C4<00000000000000000000000000000111>;
P_0x557ab316b290 .param/l "DATA_WIDTH" 0 9 22, +C4<00000000000000000000000000100000>;
P_0x557ab316b2d0 .param/l "RAM_DEPTH" 0 9 24, +C4<00000000000000000000000001000000>;
v0x557ab316daf0_0 .net *"_ivl_0", 31 0, L_0x557ab3184ff0;  1 drivers
L_0x7f149038f450 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab316dbb0_0 .net *"_ivl_11", 23 0, L_0x7f149038f450;  1 drivers
L_0x7f149038f498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab316dc90_0 .net/2u *"_ivl_12", 31 0, L_0x7f149038f498;  1 drivers
L_0x7f149038f3c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557ab316dd50_0 .net *"_ivl_3", 23 0, L_0x7f149038f3c0;  1 drivers
L_0x7f149038f408 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x557ab316de30_0 .net/2u *"_ivl_4", 31 0, L_0x7f149038f408;  1 drivers
v0x557ab316df60_0 .net *"_ivl_8", 31 0, L_0x557ab3185270;  1 drivers
v0x557ab316e040_0 .net "address_to_read", 6 0, o0x7f14903da538;  alias, 0 drivers
v0x557ab316e120_0 .net "address_to_write", 6 0, v0x557ab3170410_0;  1 drivers
v0x557ab316e200_0 .net "clk", 0 0, o0x7f14903d9278;  alias, 0 drivers
v0x557ab316e2a0_0 .net "data_in", 31 0, v0x557ab31704e0_0;  1 drivers
v0x557ab316e360_0 .var "data_out", 31 0;
v0x557ab316e420_0 .net "data_ram", 31 0, L_0x557ab3185760;  1 drivers
v0x557ab316e4e0_0 .net "empty", 0 0, L_0x557ab31853b0;  alias, 1 drivers
v0x557ab316e580_0 .net "full", 0 0, L_0x557ab31850e0;  alias, 1 drivers
v0x557ab316e640_0 .net "rd_cs", 0 0, o0x7f14903da088;  alias, 0 drivers
v0x557ab316e710_0 .net "rd_en", 0 0, o0x7f14903da1a8;  alias, 0 drivers
v0x557ab316e7e0_0 .var "rd_pointer", 6 0;
v0x557ab316e9c0_0 .net "rst", 0 0, o0x7f14903d9338;  alias, 0 drivers
v0x557ab316eab0_0 .var "status_cnt", 7 0;
v0x557ab316eb50_0 .net "wr_cs", 0 0, v0x557ab31705d0_0;  1 drivers
v0x557ab316ebf0_0 .net "wr_en", 0 0, v0x557ab31706c0_0;  1 drivers
v0x557ab316ecc0_0 .var "wr_pointer", 6 0;
L_0x557ab3184ff0 .concat [ 8 24 0 0], v0x557ab316eab0_0, L_0x7f149038f3c0;
L_0x557ab31850e0 .cmp/eq 32, L_0x557ab3184ff0, L_0x7f149038f408;
L_0x557ab3185270 .concat [ 8 24 0 0], v0x557ab316eab0_0, L_0x7f149038f450;
L_0x557ab31853b0 .cmp/eq 32, L_0x557ab3185270, L_0x7f149038f498;
S_0x557ab316b5d0 .scope module, "DP_RAM_OF" "ram_dp_ar_aw_OF" 9 93, 10 5 0, S_0x557ab316b0c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "address_0";
    .port_info 1 /INPUT 32 "data_0";
    .port_info 2 /INPUT 1 "cs_0";
    .port_info 3 /INPUT 1 "we_0";
    .port_info 4 /INPUT 1 "oe_0";
    .port_info 5 /INPUT 7 "address_1";
    .port_info 6 /INOUT 32 "data_1";
    .port_info 7 /INPUT 1 "cs_1";
    .port_info 8 /INPUT 1 "we_1";
    .port_info 9 /INPUT 1 "oe_1";
P_0x557ab316b7d0 .param/l "ADDR_WIDTH" 0 10 19, +C4<00000000000000000000000000000111>;
P_0x557ab316b810 .param/l "DATA_WIDTH" 0 10 18, +C4<00000000000000000000000000100000>;
P_0x557ab316b850 .param/l "RAM_DEPTH" 0 10 20, +C4<00000000000000000000000001000000>;
L_0x557ab3185540 .functor AND 1, o0x7f14903da088, o0x7f14903da1a8, C4<1>, C4<1>;
L_0x557ab3185650 .functor AND 1, L_0x557ab3185540, L_0x557ab31855b0, C4<1>, C4<1>;
v0x557ab316c2c0_0 .net *"_ivl_1", 0 0, L_0x557ab3185540;  1 drivers
v0x557ab316c360_0 .net *"_ivl_3", 0 0, L_0x557ab31855b0;  1 drivers
v0x557ab316c420_0 .net *"_ivl_5", 0 0, L_0x557ab3185650;  1 drivers
o0x7f14903d9fc8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x557ab316c4f0_0 name=_ivl_6
v0x557ab316c5d0_0 .net "address_0", 6 0, v0x557ab316ecc0_0;  1 drivers
v0x557ab316c700_0 .net "address_1", 6 0, v0x557ab316e7e0_0;  1 drivers
v0x557ab316c7e0_0 .net "cs_0", 0 0, v0x557ab31705d0_0;  alias, 1 drivers
v0x557ab316c8a0_0 .net "cs_1", 0 0, o0x7f14903da088;  alias, 0 drivers
v0x557ab316c960_0 .net "data_0", 31 0, v0x557ab31704e0_0;  alias, 1 drivers
v0x557ab316ca40_0 .var "data_0_out", 31 0;
v0x557ab316cb20_0 .net "data_1", 31 0, L_0x557ab3185760;  alias, 1 drivers
v0x557ab316cc00_0 .var "data_1_out", 31 0;
v0x557ab316cce0 .array "mem", 63 0, 31 0;
L_0x7f149038f4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ab316cda0_0 .net "oe_0", 0 0, L_0x7f149038f4e0;  1 drivers
v0x557ab316ce60_0 .net "oe_1", 0 0, o0x7f14903da1a8;  alias, 0 drivers
v0x557ab316cf20_0 .net "we_0", 0 0, v0x557ab31706c0_0;  alias, 1 drivers
L_0x7f149038f528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557ab316cfe0_0 .net "we_1", 0 0, L_0x7f149038f528;  1 drivers
E_0x557ab316bb20 .event edge, v0x557ab316ce60_0, v0x557ab316cfe0_0, v0x557ab316c8a0_0, v0x557ab316c700_0;
E_0x557ab316bbb0 .event edge, v0x557ab316cda0_0, v0x557ab316cfe0_0, v0x557ab316c7e0_0, v0x557ab316c5d0_0;
E_0x557ab316bc20/0 .event edge, v0x557ab316cb20_0, v0x557ab316cfe0_0, v0x557ab316c8a0_0, v0x557ab316c700_0;
E_0x557ab316bc20/1 .event edge, v0x557ab316c960_0, v0x557ab316cf20_0, v0x557ab316c7e0_0, v0x557ab316c5d0_0;
E_0x557ab316bc20 .event/or E_0x557ab316bc20/0, E_0x557ab316bc20/1;
L_0x557ab31855b0 .reduce/nor L_0x7f149038f528;
L_0x557ab3185760 .functor MUXZ 32, o0x7f14903d9fc8, v0x557ab316cc00_0, L_0x557ab3185650, C4<>;
S_0x557ab316bcb0 .scope begin, "MEM_READ_0" "MEM_READ_0" 10 61, 10 61 0, S_0x557ab316b5d0;
 .timescale -9 -12;
S_0x557ab316beb0 .scope begin, "MEM_READ_1" "MEM_READ_1" 10 76, 10 76 0, S_0x557ab316b5d0;
 .timescale -9 -12;
S_0x557ab316c0b0 .scope begin, "MEM_WRITE" "MEM_WRITE" 10 46, 10 46 0, S_0x557ab316b5d0;
 .timescale -9 -12;
S_0x557ab316d350 .scope begin, "READ_DATA" "READ_DATA" 9 70, 9 70 0, S_0x557ab316b0c0;
 .timescale -9 -12;
S_0x557ab316d500 .scope begin, "READ_POINTER" "READ_POINTER" 9 61, 9 61 0, S_0x557ab316b0c0;
 .timescale -9 -12;
S_0x557ab316d6e0 .scope begin, "STATUS_COUNTER" "STATUS_COUNTER" 9 79, 9 79 0, S_0x557ab316b0c0;
 .timescale -9 -12;
S_0x557ab316d8c0 .scope begin, "WRITE_POINTER" "WRITE_POINTER" 9 52, 9 52 0, S_0x557ab316b0c0;
 .timescale -9 -12;
    .scope S_0x557ab31677f0;
T_0 ;
    %wait E_0x557ab3167e40;
    %fork t_1, S_0x557ab31682d0;
    %jmp t_0;
    .scope S_0x557ab31682d0;
t_1 ;
    %load/vec4 v0x557ab3168a00_0;
    %load/vec4 v0x557ab3169140_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x557ab3168b80_0;
    %load/vec4 v0x557ab31687f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ab3168f00, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x557ab3168ac0_0;
    %load/vec4 v0x557ab3169200_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x557ab3168d40_0;
    %load/vec4 v0x557ab3168920_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ab3168f00, 0, 4;
T_0.2 ;
T_0.1 ;
    %end;
    .scope S_0x557ab31677f0;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x557ab31677f0;
T_1 ;
    %wait E_0x557ab3167dd0;
    %fork t_3, S_0x557ab3167ed0;
    %jmp t_2;
    .scope S_0x557ab3167ed0;
t_3 ;
    %load/vec4 v0x557ab3168a00_0;
    %load/vec4 v0x557ab3169140_0;
    %nor/r;
    %and;
    %load/vec4 v0x557ab3168fc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x557ab31687f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x557ab3168f00, 4;
    %assign/vec4 v0x557ab3168c60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557ab3168c60_0, 0;
T_1.1 ;
    %end;
    .scope S_0x557ab31677f0;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x557ab31677f0;
T_2 ;
    %wait E_0x557ab3167d40;
    %fork t_5, S_0x557ab31680d0;
    %jmp t_4;
    .scope S_0x557ab31680d0;
t_5 ;
    %load/vec4 v0x557ab3168ac0_0;
    %load/vec4 v0x557ab3169200_0;
    %nor/r;
    %and;
    %load/vec4 v0x557ab3169080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x557ab3168920_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x557ab3168f00, 4;
    %assign/vec4 v0x557ab3168e20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557ab3168e20_0, 0;
T_2.1 ;
    %end;
    .scope S_0x557ab31677f0;
t_4 %join;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x557ab31677f0;
T_3 ;
    %vpi_call/w 8 86 "$readmemb", "data_im.txt", v0x557ab3168f00 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x557ab31672c0;
T_4 ;
    %wait E_0x557ab30683c0;
    %fork t_7, S_0x557ab3169a80;
    %jmp t_6;
    .scope S_0x557ab3169a80;
t_7 ;
    %load/vec4 v0x557ab316abc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x557ab316aed0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x557ab316ad30_0;
    %load/vec4 v0x557ab316ae00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab316a2e0_0;
    %assign/vec4 v0x557ab316aed0_0, 0;
T_4.2 ;
T_4.1 ;
    %end;
    .scope S_0x557ab31672c0;
t_6 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0x557ab31672c0;
T_5 ;
    %wait E_0x557ab30683c0;
    %fork t_9, S_0x557ab31696c0;
    %jmp t_8;
    .scope S_0x557ab31696c0;
t_9 ;
    %load/vec4 v0x557ab316abc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x557ab316a9e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x557ab316a840_0;
    %load/vec4 v0x557ab316a910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab316a200_0;
    %assign/vec4 v0x557ab316a9e0_0, 0;
T_5.2 ;
T_5.1 ;
    %end;
    .scope S_0x557ab31672c0;
t_8 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0x557ab31672c0;
T_6 ;
    %wait E_0x557ab30683c0;
    %fork t_11, S_0x557ab3169510;
    %jmp t_10;
    .scope S_0x557ab3169510;
t_11 ;
    %load/vec4 v0x557ab316abc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %delay 2000, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x557ab316a530_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x557ab316a840_0;
    %load/vec4 v0x557ab316a910_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab316a5f0_0;
    %assign/vec4 v0x557ab316a530_0, 0;
T_6.2 ;
T_6.1 ;
    %end;
    .scope S_0x557ab31672c0;
t_10 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x557ab31672c0;
T_7 ;
    %wait E_0x557ab30683c0;
    %fork t_13, S_0x557ab31698a0;
    %jmp t_12;
    .scope S_0x557ab31698a0;
t_13 ;
    %load/vec4 v0x557ab316abc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ab316ac90_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x557ab316a840_0;
    %load/vec4 v0x557ab316a910_0;
    %and;
    %load/vec4 v0x557ab316ad30_0;
    %load/vec4 v0x557ab316ae00_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x557ab316ac90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab316ac90_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x557ab316ac90_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x557ab316ad30_0;
    %load/vec4 v0x557ab316ae00_0;
    %and;
    %load/vec4 v0x557ab316a840_0;
    %load/vec4 v0x557ab316a910_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x557ab316ac90_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab316ac90_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x557ab316ac90_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %end;
    .scope S_0x557ab31672c0;
t_12 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0x557ab3163d10;
T_8 ;
    %wait E_0x557ab31512f0;
    %fork t_15, S_0x557ab31646d0;
    %jmp t_14;
    .scope S_0x557ab31646d0;
t_15 ;
    %load/vec4 v0x557ab3164e00_0;
    %load/vec4 v0x557ab3165540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x557ab3164f80_0;
    %load/vec4 v0x557ab3164bf0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ab3165300, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x557ab3164ec0_0;
    %load/vec4 v0x557ab3165600_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x557ab3165140_0;
    %load/vec4 v0x557ab3164d20_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ab3165300, 0, 4;
T_8.2 ;
T_8.1 ;
    %end;
    .scope S_0x557ab3163d10;
t_14 %join;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x557ab3163d10;
T_9 ;
    %wait E_0x557ab31510c0;
    %fork t_17, S_0x557ab31642d0;
    %jmp t_16;
    .scope S_0x557ab31642d0;
t_17 ;
    %load/vec4 v0x557ab3164e00_0;
    %load/vec4 v0x557ab3165540_0;
    %nor/r;
    %and;
    %load/vec4 v0x557ab31653c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x557ab3164bf0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x557ab3165300, 4;
    %assign/vec4 v0x557ab3165060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557ab3165060_0, 0;
T_9.1 ;
    %end;
    .scope S_0x557ab3163d10;
t_16 %join;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x557ab3163d10;
T_10 ;
    %wait E_0x557ab3150d60;
    %fork t_19, S_0x557ab31644d0;
    %jmp t_18;
    .scope S_0x557ab31644d0;
t_19 ;
    %load/vec4 v0x557ab3164ec0_0;
    %load/vec4 v0x557ab3165600_0;
    %nor/r;
    %and;
    %load/vec4 v0x557ab3165480_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x557ab3164d20_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x557ab3165300, 4;
    %assign/vec4 v0x557ab3165220_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557ab3165220_0, 0;
T_10.1 ;
    %end;
    .scope S_0x557ab3163d10;
t_18 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x557ab3163d10;
T_11 ;
    %vpi_call/w 6 85 "$readmemb", "data_if.txt", v0x557ab3165300 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x557ab3163850;
T_12 ;
    %wait E_0x557ab30683c0;
    %fork t_21, S_0x557ab3165d70;
    %jmp t_20;
    .scope S_0x557ab3165d70;
t_21 ;
    %load/vec4 v0x557ab3166db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x557ab31670b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x557ab3166f10_0;
    %load/vec4 v0x557ab3166fe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab31665d0_0;
    %assign/vec4 v0x557ab31670b0_0, 0;
T_12.2 ;
T_12.1 ;
    %end;
    .scope S_0x557ab3163850;
t_20 %join;
    %jmp T_12;
    .thread T_12;
    .scope S_0x557ab3163850;
T_13 ;
    %wait E_0x557ab30683c0;
    %fork t_23, S_0x557ab31659b0;
    %jmp t_22;
    .scope S_0x557ab31659b0;
t_23 ;
    %load/vec4 v0x557ab3166db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x557ab3166ce0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x557ab3166b40_0;
    %load/vec4 v0x557ab3166c10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab31664f0_0;
    %assign/vec4 v0x557ab3166ce0_0, 0;
T_13.2 ;
T_13.1 ;
    %end;
    .scope S_0x557ab3163850;
t_22 %join;
    %jmp T_13;
    .thread T_13;
    .scope S_0x557ab3163850;
T_14 ;
    %wait E_0x557ab30683c0;
    %fork t_25, S_0x557ab3165800;
    %jmp t_24;
    .scope S_0x557ab3165800;
t_25 ;
    %load/vec4 v0x557ab3166db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x557ab3166830_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x557ab3166b40_0;
    %load/vec4 v0x557ab3166c10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab31668f0_0;
    %assign/vec4 v0x557ab3166830_0, 0;
T_14.2 ;
T_14.1 ;
    %end;
    .scope S_0x557ab3163850;
t_24 %join;
    %jmp T_14;
    .thread T_14;
    .scope S_0x557ab3163850;
T_15 ;
    %wait E_0x557ab30683c0;
    %fork t_27, S_0x557ab3165b90;
    %jmp t_26;
    .scope S_0x557ab3165b90;
t_27 ;
    %load/vec4 v0x557ab3166db0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ab3166e50_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x557ab3166b40_0;
    %load/vec4 v0x557ab3166c10_0;
    %and;
    %load/vec4 v0x557ab3166f10_0;
    %load/vec4 v0x557ab3166fe0_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x557ab3166e50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab3166e50_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x557ab3166e50_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x557ab3166f10_0;
    %load/vec4 v0x557ab3166fe0_0;
    %and;
    %load/vec4 v0x557ab3166b40_0;
    %load/vec4 v0x557ab3166c10_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x557ab3166e50_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab3166e50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x557ab3166e50_0, 0;
T_15.4 ;
T_15.3 ;
T_15.1 ;
    %end;
    .scope S_0x557ab3163850;
t_26 %join;
    %jmp T_15;
    .thread T_15;
    .scope S_0x557ab316b5d0;
T_16 ;
    %wait E_0x557ab316bc20;
    %fork t_29, S_0x557ab316c0b0;
    %jmp t_28;
    .scope S_0x557ab316c0b0;
t_29 ;
    %load/vec4 v0x557ab316c7e0_0;
    %load/vec4 v0x557ab316cf20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x557ab316c960_0;
    %load/vec4 v0x557ab316c5d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ab316cce0, 0, 4;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x557ab316c8a0_0;
    %load/vec4 v0x557ab316cfe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x557ab316cb20_0;
    %load/vec4 v0x557ab316c700_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x557ab316cce0, 0, 4;
T_16.2 ;
T_16.1 ;
    %end;
    .scope S_0x557ab316b5d0;
t_28 %join;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x557ab316b5d0;
T_17 ;
    %wait E_0x557ab316bbb0;
    %fork t_31, S_0x557ab316bcb0;
    %jmp t_30;
    .scope S_0x557ab316bcb0;
t_31 ;
    %load/vec4 v0x557ab316c7e0_0;
    %load/vec4 v0x557ab316cf20_0;
    %nor/r;
    %and;
    %load/vec4 v0x557ab316cda0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x557ab316c5d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x557ab316cce0, 4;
    %assign/vec4 v0x557ab316ca40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557ab316ca40_0, 0;
T_17.1 ;
    %end;
    .scope S_0x557ab316b5d0;
t_30 %join;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x557ab316b5d0;
T_18 ;
    %wait E_0x557ab316bb20;
    %fork t_33, S_0x557ab316beb0;
    %jmp t_32;
    .scope S_0x557ab316beb0;
t_33 ;
    %load/vec4 v0x557ab316c8a0_0;
    %load/vec4 v0x557ab316cfe0_0;
    %nor/r;
    %and;
    %load/vec4 v0x557ab316ce60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x557ab316c700_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x557ab316cce0, 4;
    %assign/vec4 v0x557ab316cc00_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557ab316cc00_0, 0;
T_18.1 ;
    %end;
    .scope S_0x557ab316b5d0;
t_32 %join;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x557ab316b0c0;
T_19 ;
    %wait E_0x557ab30683c0;
    %fork t_35, S_0x557ab316d8c0;
    %jmp t_34;
    .scope S_0x557ab316d8c0;
t_35 ;
    %load/vec4 v0x557ab316e9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x557ab316ecc0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x557ab316eb50_0;
    %load/vec4 v0x557ab316ebf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab316e120_0;
    %assign/vec4 v0x557ab316ecc0_0, 0;
T_19.2 ;
T_19.1 ;
    %end;
    .scope S_0x557ab316b0c0;
t_34 %join;
    %jmp T_19;
    .thread T_19;
    .scope S_0x557ab316b0c0;
T_20 ;
    %wait E_0x557ab30683c0;
    %fork t_37, S_0x557ab316d500;
    %jmp t_36;
    .scope S_0x557ab316d500;
t_37 ;
    %load/vec4 v0x557ab316e9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x557ab316e7e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x557ab316e640_0;
    %load/vec4 v0x557ab316e710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab316e040_0;
    %assign/vec4 v0x557ab316e7e0_0, 0;
T_20.2 ;
T_20.1 ;
    %end;
    .scope S_0x557ab316b0c0;
t_36 %join;
    %jmp T_20;
    .thread T_20;
    .scope S_0x557ab316b0c0;
T_21 ;
    %wait E_0x557ab30683c0;
    %fork t_39, S_0x557ab316d350;
    %jmp t_38;
    .scope S_0x557ab316d350;
t_39 ;
    %load/vec4 v0x557ab316e9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x557ab316e360_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x557ab316e640_0;
    %load/vec4 v0x557ab316e710_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab316e420_0;
    %assign/vec4 v0x557ab316e360_0, 0;
T_21.2 ;
T_21.1 ;
    %end;
    .scope S_0x557ab316b0c0;
t_38 %join;
    %jmp T_21;
    .thread T_21;
    .scope S_0x557ab316b0c0;
T_22 ;
    %wait E_0x557ab30683c0;
    %fork t_41, S_0x557ab316d6e0;
    %jmp t_40;
    .scope S_0x557ab316d6e0;
t_41 ;
    %load/vec4 v0x557ab316e9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ab316eab0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x557ab316e640_0;
    %load/vec4 v0x557ab316e710_0;
    %and;
    %load/vec4 v0x557ab316eb50_0;
    %load/vec4 v0x557ab316ebf0_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x557ab316eab0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab316eab0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x557ab316eab0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x557ab316eb50_0;
    %load/vec4 v0x557ab316ebf0_0;
    %and;
    %load/vec4 v0x557ab316e640_0;
    %load/vec4 v0x557ab316e710_0;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x557ab316eab0_0;
    %pad/u 32;
    %pushi/vec4 64, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab316eab0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x557ab316eab0_0, 0;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %end;
    .scope S_0x557ab316b0c0;
t_40 %join;
    %jmp T_22;
    .thread T_22;
    .scope S_0x557ab311ec90;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557ab3172ae0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557ab3171a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557ab316f360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557ab31709d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557ab31708f0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x557ab316f1b0_0, 0, 8;
    %end;
    .thread T_23, $init;
    .scope S_0x557ab311ec90;
T_24 ;
    %wait E_0x557ab30683c0;
    %load/vec4 v0x557ab31723b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab316f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3172030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3170fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab31707b0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x557ab3171730_0;
    %load/vec4 v0x557ab3171950_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %jmp T_24.10;
T_24.4 ;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %store/vec4 v0x557ab316f360_0, 0, 32;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %store/vec4 v0x557ab31709d0_0, 0, 32;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x557ab316f750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab316f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab3171f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3172030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171af0_0, 0, 1;
    %jmp T_24.10;
T_24.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab316f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3172030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab3171af0_0, 0, 1;
    %jmp T_24.10;
T_24.6 ;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x557ab316f5a0_0, 0, 1;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 5, 1, 2;
    %pad/u 32;
    %store/vec4 v0x557ab31708f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab316f7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab3171df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3172030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171af0_0, 0, 1;
    %jmp T_24.10;
T_24.7 ;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x557ab316f4e0_0, 0, 1;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 8, 1, 2;
    %pad/u 32;
    %store/vec4 v0x557ab31720f0_0, 0, 32;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 8, 9, 5;
    %pad/u 5;
    %store/vec4 v0x557ab3172450_0, 0, 5;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x557ab31714c0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab316f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171f70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab3171bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab3171950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab3172030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab3170fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab31707b0_0, 0;
    %jmp T_24.10;
T_24.8 ;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x557ab3171180_0, 0, 2;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x557ab31710a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab316f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab3171c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171d30_0, 0, 1;
    %jmp T_24.10;
T_24.9 ;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 2, 2, 3;
    %store/vec4 v0x557ab3171340_0, 0, 2;
    %load/vec4 v0x557ab3171660_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x557ab3171260_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab316f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557ab3171c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab3171d30_0, 0, 1;
    %jmp T_24.10;
T_24.10 ;
    %pop/vec4 1;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x557ab311ec90;
T_25 ;
    %wait E_0x557ab30683c0;
    %load/vec4 v0x557ab31723b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab316fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab316fa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab316f8b0_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x557ab316fb80_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x557ab316ffc0_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x557ab316fd80_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x557ab31700b0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x557ab3171af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab316fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab316fa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab316f8b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ab3170f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ab3170e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ab3170d60_0, 0;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x557ab316fb80_0, 0;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x557ab316ffc0_0, 0;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x557ab316ff00_0, 0;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x557ab3170240_0, 0;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x557ab316fd80_0, 0;
    %pushi/vec4 0, 65535, 16;
    %assign/vec4 v0x557ab31700b0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x557ab3171f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab316fae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab316fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab316f8b0_0, 0;
    %load/vec4 v0x557ab316f750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557ab3171a10_0, 0, 32;
T_25.8 ;
    %load/vec4 v0x557ab3171a10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.9, 5;
    %load/vec4 v0x557ab3171a10_0;
    %load/vec4 v0x557ab316f360_0;
    %cmp/e;
    %jmp/0xz  T_25.10, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316fb80_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316ffc0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316fd80_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab31700b0_0, 4, 5;
    %jmp T_25.11;
T_25.10 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316fb80_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316ffc0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316fd80_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab31700b0_0, 4, 5;
T_25.11 ;
    %load/vec4 v0x557ab3171a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557ab3171a10_0, 0, 32;
    %jmp T_25.8;
T_25.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557ab3171a10_0, 0, 32;
T_25.12 ;
    %load/vec4 v0x557ab3171a10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.13, 5;
    %load/vec4 v0x557ab3171a10_0;
    %load/vec4 v0x557ab31709d0_0;
    %cmp/e;
    %jmp/0xz  T_25.14, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316ff00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab3170240_0, 4, 5;
    %jmp T_25.15;
T_25.14 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316ff00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab3170240_0, 4, 5;
T_25.15 ;
    %load/vec4 v0x557ab3171a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557ab3171a10_0, 0, 32;
    %jmp T_25.12;
T_25.13 ;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x557ab316f750_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.16, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557ab3171a10_0, 0, 32;
T_25.18 ;
    %load/vec4 v0x557ab3171a10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.19, 5;
    %load/vec4 v0x557ab3171a10_0;
    %load/vec4 v0x557ab316f360_0;
    %cmp/e;
    %jmp/0xz  T_25.20, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316fb80_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316ffc0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316fd80_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab31700b0_0, 4, 5;
    %jmp T_25.21;
T_25.20 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316fb80_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316ffc0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316fd80_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab31700b0_0, 4, 5;
T_25.21 ;
    %load/vec4 v0x557ab3171a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557ab3171a10_0, 0, 32;
    %jmp T_25.18;
T_25.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557ab3171a10_0, 0, 32;
T_25.22 ;
    %load/vec4 v0x557ab3171a10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.23, 5;
    %load/vec4 v0x557ab3171a10_0;
    %load/vec4 v0x557ab31709d0_0;
    %cmp/e;
    %jmp/0xz  T_25.24, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316ff00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab3170240_0, 4, 5;
    %jmp T_25.25;
T_25.24 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316ff00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab3170240_0, 4, 5;
T_25.25 ;
    %load/vec4 v0x557ab3171a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557ab3171a10_0, 0, 32;
    %jmp T_25.22;
T_25.23 ;
T_25.16 ;
T_25.7 ;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x557ab3171df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.26, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab316fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab316fa40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab316f8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab31707b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab3171eb0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x557ab3170e20_0, 0;
    %load/vec4 v0x557ab316f5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab316f420_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab316fb80_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab316ffc0_0, 4, 5;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x557ab316fd80_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x557ab31700b0_0, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab316fb80_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab316ffc0_0, 4, 5;
    %jmp T_25.29;
T_25.28 ;
    %load/vec4 v0x557ab316f5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.30, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab316f420_0, 0;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab316fb80_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab316ffc0_0, 4, 5;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x557ab316fd80_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x557ab31700b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab316fb80_0, 4, 5;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab316ffc0_0, 4, 5;
T_25.30 ;
T_25.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557ab3171a10_0, 0, 32;
T_25.32 ;
    %load/vec4 v0x557ab3171a10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_25.33, 5;
    %load/vec4 v0x557ab3171a10_0;
    %load/vec4 v0x557ab31708f0_0;
    %cmp/e;
    %jmp/0xz  T_25.34, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316ff00_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab3170240_0, 4, 5;
    %jmp T_25.35;
T_25.34 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab316ff00_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x557ab3171a10_0;
    %assign/vec4/off/d v0x557ab3170240_0, 4, 5;
T_25.35 ;
    %load/vec4 v0x557ab3171a10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557ab3171a10_0, 0, 32;
    %jmp T_25.32;
T_25.33 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x557ab3170410_0;
    %pushi/vec4 1, 0, 7;
    %add;
    %store/vec4 v0x557ab3170410_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab31705d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557ab31706c0_0, 0, 1;
T_25.26 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x557ab311ec90;
T_26 ;
    %wait E_0x557ab3102450;
    %load/vec4 v0x557ab3171eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab31707b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab316fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab316fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab316f8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab3170cc0_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x557ab311ec90;
T_27 ;
    %wait E_0x557ab3101790;
    %load/vec4 v0x557ab3171df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x557ab316f660_0;
    %pad/u 32;
    %assign/vec4 v0x557ab31704e0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x557ab3171bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x557ab316f4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x557ab316f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 28, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 11, 5;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 13, 5;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
    %load/vec4 v0x557ab316eed0_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x557ab316efe0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x557ab316f0b0_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x557ab31704e0_0, 4, 5;
T_27.6 ;
T_27.5 ;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x557ab311ec90;
T_28 ;
    %wait E_0x557ab30683c0;
    %fork t_43, S_0x557ab307ad00;
    %jmp t_42;
    .scope S_0x557ab307ad00;
t_43 ;
    %load/vec4 v0x557ab31723b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x557ab3172bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab3173630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab3173810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab3171730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab31717d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x557ab316f1b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x557ab3171890_0;
    %load/vec4 v0x557ab3171950_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %delay 2000, 0;
    %load/vec4 v0x557ab3172530_0;
    %pad/u 8;
    %load/vec4 v0x557ab316f1b0_0;
    %add;
    %pad/u 7;
    %assign/vec4 v0x557ab3172bc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab3173630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab3173810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab31717d0_0, 0;
    %load/vec4 v0x557ab31717d0_0;
    %assign/vec4 v0x557ab3171730_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x557ab316f1b0_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x557ab316f1b0_0, 0, 8;
T_28.2 ;
T_28.1 ;
    %end;
    .scope S_0x557ab311ec90;
t_42 %join;
    %jmp T_28;
    .thread T_28;
    .scope S_0x557ab311ec90;
T_29 ;
    %wait E_0x557ab3102450;
    %fork t_45, S_0x557ab3044eb0;
    %jmp t_44;
    .scope S_0x557ab3044eb0;
t_45 ;
    %load/vec4 v0x557ab3170fe0_0;
    %load/vec4 v0x557ab3172a20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab3170850_0, 0;
    %load/vec4 v0x557ab3170850_0;
    %assign/vec4 v0x557ab31707b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab316fae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x557ab316fa40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab316f8b0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x557ab316f250_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x557ab3170410_0;
    %pushi/vec4 1, 0, 7;
    %add;
    %store/vec4 v0x557ab3170410_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab31705d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x557ab31706c0_0, 0;
T_29.0 ;
    %end;
    .scope S_0x557ab311ec90;
t_44 %join;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "top_0809.v";
    "RRAM_ANALOG.v";
    "sync_fifo_input_buffer.v";
    "ram_dp_ar_aw_IF.v";
    "sync_fifo_instruction_memory.v";
    "ram_dp_ar_aw_IM.v";
    "sync_fifo_output_buffer.v";
    "ram_dp_ar_aw_OF.v";
