vendor_name = ModelSim
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/cext.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/SPIslave.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Peri_MUX.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.qip
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/SQRT.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/RAM_SHIFT.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/RAM_SHIFT.qip
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Peri_Camera_Sobel.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sobel/Generate_Matrix.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_RGB565_Config.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_OV5640_Init_RGB565.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/sccb/I2C_Controller.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/CMOS_Capture_RGB565.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_WR_FIFO.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_RD_FIFO.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Params.h
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/Sdram_Control_4Port.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/sdr_data_path.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/control_interface.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/Sdram_Control_4Port/command.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.qip
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/pll.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/rtl/TFT_CTRL_800_480_16bit.v
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/OV5640_SDRAM.sdc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/pll_altpll.v
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/altshift_taps.tdf
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/shift_taps_l501.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_fpa1.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cntr_auf.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cmpr_7ic.tdf
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/altsqrt.tdf
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/addcore.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/look_add.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_qqc.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_pqc.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_oqc.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_nqc.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_fpc.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_epc.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_dpc.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_cpc.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_bpc.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_apc.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/add_sub_8pc.tdf
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/dffpipe.tdf
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dcfifo_peq1.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_gray2bin_6ib.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_graycounter_577.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/a_graycounter_1lc.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/altsyncram_lr81.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dffpipe_oe9.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/alt_synch_pipe_8pl.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dffpipe_pe9.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/alt_synch_pipe_9pl.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/dffpipe_qe9.tdf
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/cmpr_n76.tdf
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, f:/intelfpga/16.1/quartus/libraries/megafunctions/multcore.inc
source_file = 1, C:/Users/qiufulin_no2/Desktop/AC620_OV5640V2_SDRAM_TFT800_30FPS/prj/db/mult_oct.tdf
design_name = OV5640_SDRAM
instance = comp, \cmos_sclk~output , cmos_sclk~output, OV5640_SDRAM, 1
instance = comp, \cmos_xclk~output , cmos_xclk~output, OV5640_SDRAM, 1
instance = comp, \cmos_rst_n~output , cmos_rst_n~output, OV5640_SDRAM, 1
instance = comp, \cmos_pwdn~output , cmos_pwdn~output, OV5640_SDRAM, 1
instance = comp, \sdram_clk~output , sdram_clk~output, OV5640_SDRAM, 1
instance = comp, \sdram_cke~output , sdram_cke~output, OV5640_SDRAM, 1
instance = comp, \sdram_cs_n~output , sdram_cs_n~output, OV5640_SDRAM, 1
instance = comp, \sdram_we_n~output , sdram_we_n~output, OV5640_SDRAM, 1
instance = comp, \sdram_cas_n~output , sdram_cas_n~output, OV5640_SDRAM, 1
instance = comp, \sdram_ras_n~output , sdram_ras_n~output, OV5640_SDRAM, 1
instance = comp, \sdram_dqm[0]~output , sdram_dqm[0]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dqm[1]~output , sdram_dqm[1]~output, OV5640_SDRAM, 1
instance = comp, \sdram_ba[0]~output , sdram_ba[0]~output, OV5640_SDRAM, 1
instance = comp, \sdram_ba[1]~output , sdram_ba[1]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[0]~output , sdram_addr[0]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[1]~output , sdram_addr[1]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[2]~output , sdram_addr[2]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[3]~output , sdram_addr[3]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[4]~output , sdram_addr[4]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[5]~output , sdram_addr[5]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[6]~output , sdram_addr[6]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[7]~output , sdram_addr[7]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[8]~output , sdram_addr[8]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[9]~output , sdram_addr[9]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[10]~output , sdram_addr[10]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[11]~output , sdram_addr[11]~output, OV5640_SDRAM, 1
instance = comp, \sdram_addr[12]~output , sdram_addr[12]~output, OV5640_SDRAM, 1
instance = comp, \TFT_VCLK~output , TFT_VCLK~output, OV5640_SDRAM, 1
instance = comp, \TFT_HS~output , TFT_HS~output, OV5640_SDRAM, 1
instance = comp, \TFT_VS~output , TFT_VS~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[0]~output , TFT_RGB[0]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[1]~output , TFT_RGB[1]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[2]~output , TFT_RGB[2]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[3]~output , TFT_RGB[3]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[4]~output , TFT_RGB[4]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[5]~output , TFT_RGB[5]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[6]~output , TFT_RGB[6]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[7]~output , TFT_RGB[7]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[8]~output , TFT_RGB[8]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[9]~output , TFT_RGB[9]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[10]~output , TFT_RGB[10]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[11]~output , TFT_RGB[11]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[12]~output , TFT_RGB[12]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[13]~output , TFT_RGB[13]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[14]~output , TFT_RGB[14]~output, OV5640_SDRAM, 1
instance = comp, \TFT_RGB[15]~output , TFT_RGB[15]~output, OV5640_SDRAM, 1
instance = comp, \TFT_DE~output , TFT_DE~output, OV5640_SDRAM, 1
instance = comp, \TFT_BL~output , TFT_BL~output, OV5640_SDRAM, 1
instance = comp, \cmos_sdat~output , cmos_sdat~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[0]~output , sdram_dq[0]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[1]~output , sdram_dq[1]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[2]~output , sdram_dq[2]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[3]~output , sdram_dq[3]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[4]~output , sdram_dq[4]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[5]~output , sdram_dq[5]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[6]~output , sdram_dq[6]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[7]~output , sdram_dq[7]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[8]~output , sdram_dq[8]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[9]~output , sdram_dq[9]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[10]~output , sdram_dq[10]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[11]~output , sdram_dq[11]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[12]~output , sdram_dq[12]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[13]~output , sdram_dq[13]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[14]~output , sdram_dq[14]~output, OV5640_SDRAM, 1
instance = comp, \sdram_dq[15]~output , sdram_dq[15]~output, OV5640_SDRAM, 1
instance = comp, \~ALTERA_DCLK~~obuf , ~ALTERA_DCLK~~obuf, OV5640_SDRAM, 1
instance = comp, \~ALTERA_nCEO~~obuf , ~ALTERA_nCEO~~obuf, OV5640_SDRAM, 1
instance = comp, \clk~input , clk~input, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]~16 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[0]~16, OV5640_SDRAM, 1
instance = comp, \reset_n~input , reset_n~input, OV5640_SDRAM, 1
instance = comp, \reset_n~inputclkctrl , reset_n~inputclkctrl, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[0] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[0], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]~18 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[1]~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[1] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[1], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]~20 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[2]~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[2] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[2], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]~22 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[3]~22, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[3] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[3], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]~24 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[4]~24, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[4] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[4], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]~26 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[5]~26, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[5] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[5], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]~28 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[6]~28, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[6] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[6], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]~30 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[7]~30, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[7] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[7], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]~32 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[8]~32, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[8] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[8], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]~34 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[9]~34, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[9] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[9], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]~36 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[10]~36, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[10] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[10], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]~38 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[11]~38, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[11] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[11], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]~40 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[12]~40, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[12] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[12], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|LessThan0~0 , u_I2C_OV5640_Init_RGB565|LessThan0~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|LessThan0~3 , u_I2C_OV5640_Init_RGB565|LessThan0~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|LessThan0~2 , u_I2C_OV5640_Init_RGB565|LessThan0~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]~42 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[13]~42, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[13] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[13], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]~44 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[14]~44, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[14] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[14], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]~46 , u_I2C_OV5640_Init_RGB565|i2c_clk_div[15]~46, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_clk_div[15] , u_I2C_OV5640_Init_RGB565|i2c_clk_div[15], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|LessThan0~1 , u_I2C_OV5640_Init_RGB565|LessThan0~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|LessThan0~4 , u_I2C_OV5640_Init_RGB565|LessThan0~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~0 , u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk , u_I2C_OV5640_Init_RGB565|i2c_ctrl_clk, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_en_r0~feeder , u_I2C_OV5640_Init_RGB565|i2c_en_r0~feeder, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_en_r0 , u_I2C_OV5640_Init_RGB565|i2c_en_r0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_en_r1~feeder , u_I2C_OV5640_Init_RGB565|i2c_en_r1~feeder, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_en_r1 , u_I2C_OV5640_Init_RGB565|i2c_en_r1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_negclk , u_I2C_OV5640_Init_RGB565|i2c_negclk, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[0]~7 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[0]~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|always0~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[1]~10 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[1]~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[1] , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[1], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~12 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2]~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2] , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[2], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[3]~14 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[3]~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[3] , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[3], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[4]~16 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[4]~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[4] , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[4], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[5]~18 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[5]~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[5] , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[5], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~20 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6] , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|LessThan13~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~9 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[6]~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[0] , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sd_counter[0], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_wr~0 , u_I2C_OV5640_Init_RGB565|i2c_wr~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[1]~8 , u_I2C_OV5640_Init_RGB565|lut_index[1]~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[2]~10 , u_I2C_OV5640_Init_RGB565|lut_index[2]~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[8]~16 , u_I2C_OV5640_Init_RGB565|lut_index[8]~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[2] , u_I2C_OV5640_Init_RGB565|lut_index[2], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[3]~12 , u_I2C_OV5640_Init_RGB565|lut_index[3]~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[3] , u_I2C_OV5640_Init_RGB565|lut_index[3], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[4]~14 , u_I2C_OV5640_Init_RGB565|lut_index[4]~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[4] , u_I2C_OV5640_Init_RGB565|lut_index[4], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[5]~17 , u_I2C_OV5640_Init_RGB565|lut_index[5]~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[5] , u_I2C_OV5640_Init_RGB565|lut_index[5], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[6]~19 , u_I2C_OV5640_Init_RGB565|lut_index[6]~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[6] , u_I2C_OV5640_Init_RGB565|lut_index[6], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[7]~21 , u_I2C_OV5640_Init_RGB565|lut_index[7]~21, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[7] , u_I2C_OV5640_Init_RGB565|lut_index[7], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[8]~23 , u_I2C_OV5640_Init_RGB565|lut_index[8]~23, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[8] , u_I2C_OV5640_Init_RGB565|lut_index[8], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|LessThan2~0 , u_I2C_OV5640_Init_RGB565|LessThan2~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|setup_state~11 , u_I2C_OV5640_Init_RGB565|setup_state~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector9~0, OV5640_SDRAM, 1
instance = comp, \cmos_sdat~input , cmos_sdat~input, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Decoder0~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector10~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector11~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~3 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~4 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~3 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~5 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackw4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector8~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector8~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector8~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector8~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ackr2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|ack~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|setup_state~12 , u_I2C_OV5640_Init_RGB565|setup_state~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|setup_state.00 , u_I2C_OV5640_Init_RGB565|setup_state.00, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_wr~1 , u_I2C_OV5640_Init_RGB565|i2c_wr~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_wr , u_I2C_OV5640_Init_RGB565|i2c_wr, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~3 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~4 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector6~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_end, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|setup_state~10 , u_I2C_OV5640_Init_RGB565|setup_state~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|setup_state.01 , u_I2C_OV5640_Init_RGB565|setup_state.01, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|setup_state~13 , u_I2C_OV5640_Init_RGB565|setup_state~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|setup_state.10 , u_I2C_OV5640_Init_RGB565|setup_state.10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[0]~25 , u_I2C_OV5640_Init_RGB565|lut_index[0]~25, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[0] , u_I2C_OV5640_Init_RGB565|lut_index[0], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|lut_index[1] , u_I2C_OV5640_Init_RGB565|lut_index[1], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|LessThan1~0 , u_I2C_OV5640_Init_RGB565|LessThan1~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_trans~0 , u_I2C_OV5640_Init_RGB565|i2c_trans~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_trans~1 , u_I2C_OV5640_Init_RGB565|i2c_trans~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_trans , u_I2C_OV5640_Init_RGB565|i2c_trans, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~19 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~20 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~21 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~21, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~22 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~22, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~18 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~23 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~23, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~24 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~24, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~17 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~24 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr21~24, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[32]~0 , u_I2C_OV5640_Init_RGB565|i2c_data[32]~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[0] , u_I2C_OV5640_Init_RGB565|i2c_data[0], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~18 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~21 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~21, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~18 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~19 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~20 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~17 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~22 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~22, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~24 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~24, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~25 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~25, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~23 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~23, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[1] , u_I2C_OV5640_Init_RGB565|i2c_data[1], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~23 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~23, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~19 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~21 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~21, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~20 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~22 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~22, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~24 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~24, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~17 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~18 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~25 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr18~25, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[3] , u_I2C_OV5640_Init_RGB565|i2c_data[3], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~26 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~26, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~23 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~23, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~20 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~21 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~21, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~22 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~22, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~19 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~24 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~24, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~17 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~18 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~25 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr17~25, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[4] , u_I2C_OV5640_Init_RGB565|i2c_data[4], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~11 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~17 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~18 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~19 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~20 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~21 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~21, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~22 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~22, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~23 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~23, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~24 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr19~24, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[2] , u_I2C_OV5640_Init_RGB565|i2c_data[2], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~12 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~18 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~17 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~19 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~20 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr14~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[7] , u_I2C_OV5640_Init_RGB565|i2c_data[7], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~23 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~23, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~24 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~24, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~20 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~17 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~18 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~19 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~21 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~21, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~22 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr16~22, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[5] , u_I2C_OV5640_Init_RGB565|i2c_data[5], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~13 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~17 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~18 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~19 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~20 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~21 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr15~21, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[6] , u_I2C_OV5640_Init_RGB565|i2c_data[6], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~14 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr13~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[8] , u_I2C_OV5640_Init_RGB565|i2c_data[8], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~15 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~17 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~18 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~19 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~21 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~21, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~20 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr12~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[9] , u_I2C_OV5640_Init_RGB565|i2c_data[9], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~16 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~17 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~19 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux0~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr6~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[16] , u_I2C_OV5640_Init_RGB565|i2c_data[16], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr4~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[18] , u_I2C_OV5640_Init_RGB565|i2c_data[18], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~3 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr5~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[17] , u_I2C_OV5640_Init_RGB565|i2c_data[17], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~4 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr1~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[21] , u_I2C_OV5640_Init_RGB565|i2c_data[21], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr0~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[22] , u_I2C_OV5640_Init_RGB565|i2c_data[22], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr2~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[20] , u_I2C_OV5640_Init_RGB565|i2c_data[20], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr3~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[19] , u_I2C_OV5640_Init_RGB565|i2c_data[19], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~6 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~7 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~22 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~22, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~23 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~23, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~17 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~18 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~19 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~20 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~21 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr11~21, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[10] , u_I2C_OV5640_Init_RGB565|i2c_data[10], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr20~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~17 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~20 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~19 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~19, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~21 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~21, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~18 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~18, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~22 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~22, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~23 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr10~23, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[11] , u_I2C_OV5640_Init_RGB565|i2c_data[11], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~10 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~9 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~11 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~12 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~15 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~13 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~13, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~14 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~14, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~16 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~16, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~17 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr9~17, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[12] , u_I2C_OV5640_Init_RGB565|i2c_data[12], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~7 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~8 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~3 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~5 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~6 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~4 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr8~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[13] , u_I2C_OV5640_Init_RGB565|i2c_data[13], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~8 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~9 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|Decoder0~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[14] , u_I2C_OV5640_Init_RGB565|i2c_data[14], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~1 , u_I2C_OV5640_Init_RGB565|u_I2C_OV5640_RGB565_Config|WideOr7~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[15] , u_I2C_OV5640_Init_RGB565|i2c_data[15], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~24 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~24, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~10 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~8 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~4 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~6 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~20 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~20, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~5 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~22 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~22, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|i2c_data[32] , u_I2C_OV5640_Init_RGB565|i2c_data[32], OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~21 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~21, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~23 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Mux1~23, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~6 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~7 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~8 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~9 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~10 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~10 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~11 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_bit, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|comb~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|comb~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|comb~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|comb~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|comb~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|comb~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|comb~3 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|comb~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~3 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|SDO~3, OV5640_SDRAM, 1
instance = comp, \pll|altpll_component|auto_generated|pll1 , pll|altpll_component|auto_generated|pll1, OV5640_SDRAM, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~5 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~4 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~1 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~3 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~2 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~1 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~7 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~6 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, OV5640_SDRAM, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|Config_done , u_I2C_OV5640_Init_RGB565|Config_done, OV5640_SDRAM, 1
instance = comp, \comb~1 , comb~1, OV5640_SDRAM, 1
instance = comp, \comb~1clkctrl , comb~1clkctrl, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add2~0 , TFT_CTRL_800_480_16bit|Add2~0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add2~12 , TFT_CTRL_800_480_16bit|Add2~12, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add2~14 , TFT_CTRL_800_480_16bit|Add2~14, OV5640_SDRAM, 1
instance = comp, \comb~0 , comb~0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r[7] , TFT_CTRL_800_480_16bit|hcount_r[7], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add2~16 , TFT_CTRL_800_480_16bit|Add2~16, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r[8] , TFT_CTRL_800_480_16bit|hcount_r[8], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add2~18 , TFT_CTRL_800_480_16bit|Add2~18, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r[9] , TFT_CTRL_800_480_16bit|hcount_r[9], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add2~20 , TFT_CTRL_800_480_16bit|Add2~20, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r~0 , TFT_CTRL_800_480_16bit|hcount_r~0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r[10] , TFT_CTRL_800_480_16bit|hcount_r[10], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add2~22 , TFT_CTRL_800_480_16bit|Add2~22, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r[11] , TFT_CTRL_800_480_16bit|hcount_r[11], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|LessThan0~0 , TFT_CTRL_800_480_16bit|LessThan0~0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Equal0~0 , TFT_CTRL_800_480_16bit|Equal0~0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Equal0~1 , TFT_CTRL_800_480_16bit|Equal0~1, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Equal0~2 , TFT_CTRL_800_480_16bit|Equal0~2, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r~2 , TFT_CTRL_800_480_16bit|hcount_r~2, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r[0] , TFT_CTRL_800_480_16bit|hcount_r[0], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add2~2 , TFT_CTRL_800_480_16bit|Add2~2, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r[1] , TFT_CTRL_800_480_16bit|hcount_r[1], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add2~4 , TFT_CTRL_800_480_16bit|Add2~4, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r[2] , TFT_CTRL_800_480_16bit|hcount_r[2], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add2~6 , TFT_CTRL_800_480_16bit|Add2~6, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r[3] , TFT_CTRL_800_480_16bit|hcount_r[3], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add2~8 , TFT_CTRL_800_480_16bit|Add2~8, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r[4] , TFT_CTRL_800_480_16bit|hcount_r[4], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add2~10 , TFT_CTRL_800_480_16bit|Add2~10, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r~1 , TFT_CTRL_800_480_16bit|hcount_r~1, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r[5] , TFT_CTRL_800_480_16bit|hcount_r[5], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|hcount_r[6] , TFT_CTRL_800_480_16bit|hcount_r[6], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|LessThan0~1 , TFT_CTRL_800_480_16bit|LessThan0~1, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|LessThan0~2 , TFT_CTRL_800_480_16bit|LessThan0~2, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|LessThan1~0 , TFT_CTRL_800_480_16bit|LessThan1~0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|LessThan1~1 , TFT_CTRL_800_480_16bit|LessThan1~1, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_DE~2 , TFT_CTRL_800_480_16bit|TFT_DE~2, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add3~0 , TFT_CTRL_800_480_16bit|Add3~0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r~3 , TFT_CTRL_800_480_16bit|vcount_r~3, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r[0] , TFT_CTRL_800_480_16bit|vcount_r[0], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add3~2 , TFT_CTRL_800_480_16bit|Add3~2, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r[1] , TFT_CTRL_800_480_16bit|vcount_r[1], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add3~4 , TFT_CTRL_800_480_16bit|Add3~4, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r~2 , TFT_CTRL_800_480_16bit|vcount_r~2, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r[2] , TFT_CTRL_800_480_16bit|vcount_r[2], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add3~6 , TFT_CTRL_800_480_16bit|Add3~6, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r~1 , TFT_CTRL_800_480_16bit|vcount_r~1, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r[3] , TFT_CTRL_800_480_16bit|vcount_r[3], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add3~8 , TFT_CTRL_800_480_16bit|Add3~8, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r[4] , TFT_CTRL_800_480_16bit|vcount_r[4], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add3~10 , TFT_CTRL_800_480_16bit|Add3~10, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r[5] , TFT_CTRL_800_480_16bit|vcount_r[5], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add3~12 , TFT_CTRL_800_480_16bit|Add3~12, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r[6] , TFT_CTRL_800_480_16bit|vcount_r[6], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add3~14 , TFT_CTRL_800_480_16bit|Add3~14, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r[7] , TFT_CTRL_800_480_16bit|vcount_r[7], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add3~16 , TFT_CTRL_800_480_16bit|Add3~16, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r[8] , TFT_CTRL_800_480_16bit|vcount_r[8], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add3~18 , TFT_CTRL_800_480_16bit|Add3~18, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add3~20 , TFT_CTRL_800_480_16bit|Add3~20, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r[10] , TFT_CTRL_800_480_16bit|vcount_r[10], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Add3~22 , TFT_CTRL_800_480_16bit|Add3~22, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r[11] , TFT_CTRL_800_480_16bit|vcount_r[11], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Equal1~0 , TFT_CTRL_800_480_16bit|Equal1~0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Equal1~1 , TFT_CTRL_800_480_16bit|Equal1~1, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Equal1~2 , TFT_CTRL_800_480_16bit|Equal1~2, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|Equal1~3 , TFT_CTRL_800_480_16bit|Equal1~3, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r~0 , TFT_CTRL_800_480_16bit|vcount_r~0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|vcount_r[9] , TFT_CTRL_800_480_16bit|vcount_r[9], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_DE~4 , TFT_CTRL_800_480_16bit|TFT_DE~4, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_DE~5 , TFT_CTRL_800_480_16bit|TFT_DE~5, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_DE~3 , TFT_CTRL_800_480_16bit|TFT_DE~3, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_DE~6 , TFT_CTRL_800_480_16bit|TFT_DE~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[7]~27 , Sdram_Control_4Port|control1|init_timer[7]~27, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[8]~29 , Sdram_Control_4Port|control1|init_timer[8]~29, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[1]~15 , Sdram_Control_4Port|control1|init_timer[1]~15, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[1] , Sdram_Control_4Port|control1|init_timer[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LessThan0~0 , Sdram_Control_4Port|control1|LessThan0~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LOAD_MODE~2 , Sdram_Control_4Port|control1|LOAD_MODE~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LessThan0~1 , Sdram_Control_4Port|control1|LessThan0~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LessThan1~0 , Sdram_Control_4Port|control1|LessThan1~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LessThan0~2 , Sdram_Control_4Port|control1|LessThan0~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LessThan0~3 , Sdram_Control_4Port|control1|LessThan0~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[8] , Sdram_Control_4Port|control1|init_timer[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[9]~31 , Sdram_Control_4Port|control1|init_timer[9]~31, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[9] , Sdram_Control_4Port|control1|init_timer[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[10]~33 , Sdram_Control_4Port|control1|init_timer[10]~33, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[10] , Sdram_Control_4Port|control1|init_timer[10], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[11]~35 , Sdram_Control_4Port|control1|init_timer[11]~35, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[11] , Sdram_Control_4Port|control1|init_timer[11], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[12]~37 , Sdram_Control_4Port|control1|init_timer[12]~37, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[12] , Sdram_Control_4Port|control1|init_timer[12], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[13]~39 , Sdram_Control_4Port|control1|init_timer[13]~39, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[13] , Sdram_Control_4Port|control1|init_timer[13], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[14]~41 , Sdram_Control_4Port|control1|init_timer[14]~41, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[14] , Sdram_Control_4Port|control1|init_timer[14], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[15]~44 , Sdram_Control_4Port|control1|init_timer[15]~44, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[15] , Sdram_Control_4Port|control1|init_timer[15], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[0]~43 , Sdram_Control_4Port|control1|init_timer[0]~43, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[0] , Sdram_Control_4Port|control1|init_timer[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[2]~17 , Sdram_Control_4Port|control1|init_timer[2]~17, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[2] , Sdram_Control_4Port|control1|init_timer[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[3]~19 , Sdram_Control_4Port|control1|init_timer[3]~19, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[3] , Sdram_Control_4Port|control1|init_timer[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[4]~21 , Sdram_Control_4Port|control1|init_timer[4]~21, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[4] , Sdram_Control_4Port|control1|init_timer[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[5]~23 , Sdram_Control_4Port|control1|init_timer[5]~23, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[5] , Sdram_Control_4Port|control1|init_timer[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[6]~25 , Sdram_Control_4Port|control1|init_timer[6]~25, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[6] , Sdram_Control_4Port|control1|init_timer[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|init_timer[7] , Sdram_Control_4Port|control1|init_timer[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|PRECHARGE~0 , Sdram_Control_4Port|control1|PRECHARGE~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LessThan1~1 , Sdram_Control_4Port|control1|LessThan1~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LessThan1~2 , Sdram_Control_4Port|control1|LessThan1~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|INIT_REQ , Sdram_Control_4Port|control1|INIT_REQ, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LOAD_MODE~0 , Sdram_Control_4Port|control1|LOAD_MODE~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LOAD_MODE~1 , Sdram_Control_4Port|control1|LOAD_MODE~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LOAD_MODE~3 , Sdram_Control_4Port|control1|LOAD_MODE~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LOAD_MODE~4 , Sdram_Control_4Port|control1|LOAD_MODE~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|always4~0 , Sdram_Control_4Port|control1|always4~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|always4~2 , Sdram_Control_4Port|control1|always4~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|always4~1 , Sdram_Control_4Port|control1|always4~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|always4~3 , Sdram_Control_4Port|control1|always4~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LOAD_MODE~5 , Sdram_Control_4Port|control1|LOAD_MODE~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|LOAD_MODE , Sdram_Control_4Port|control1|LOAD_MODE, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|always0~3 , Sdram_Control_4Port|command1|always0~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|do_load_mode , Sdram_Control_4Port|command1|do_load_mode, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|PRECHARGE~1 , Sdram_Control_4Port|control1|PRECHARGE~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|PRECHARGE~2 , Sdram_Control_4Port|control1|PRECHARGE~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|PRECHARGE , Sdram_Control_4Port|control1|PRECHARGE, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|always0~2 , Sdram_Control_4Port|command1|always0~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|do_precharge , Sdram_Control_4Port|command1|do_precharge, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Add4~0 , Sdram_Control_4Port|Add4~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Add4~2 , Sdram_Control_4Port|Add4~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Equal6~0 , Sdram_Control_4Port|Equal6~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Add4~4 , Sdram_Control_4Port|Add4~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Add4~6 , Sdram_Control_4Port|Add4~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[3]~11 , Sdram_Control_4Port|ST[3]~11, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[3] , Sdram_Control_4Port|ST[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Add4~8 , Sdram_Control_4Port|Add4~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[4]~13 , Sdram_Control_4Port|ST[4]~13, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[4] , Sdram_Control_4Port|ST[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Add4~10 , Sdram_Control_4Port|Add4~10, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[5]~9 , Sdram_Control_4Port|ST[5]~9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[5] , Sdram_Control_4Port|ST[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Add4~12 , Sdram_Control_4Port|Add4~12, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[6]~8 , Sdram_Control_4Port|ST[6]~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[6] , Sdram_Control_4Port|ST[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Add4~14 , Sdram_Control_4Port|Add4~14, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[7]~7 , Sdram_Control_4Port|ST[7]~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[7] , Sdram_Control_4Port|ST[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Add4~16 , Sdram_Control_4Port|Add4~16, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[8]~12 , Sdram_Control_4Port|ST[8]~12, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[8] , Sdram_Control_4Port|ST[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Add4~18 , Sdram_Control_4Port|Add4~18, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[9]~6 , Sdram_Control_4Port|ST[9]~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[9] , Sdram_Control_4Port|ST[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Equal5~0 , Sdram_Control_4Port|Equal5~0, OV5640_SDRAM, 1
instance = comp, \cmos_pclk~input , cmos_pclk~input, OV5640_SDRAM, 1
instance = comp, \cmos_pclk~inputclkctrl , cmos_pclk~inputclkctrl, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|WR_MASK~1 , Sdram_Control_4Port|WR_MASK~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mLENGTH[8]~3 , Sdram_Control_4Port|mLENGTH[8]~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mLENGTH[8]~4 , Sdram_Control_4Port|mLENGTH[8]~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~8 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~9 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~6 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~8 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~10 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~10, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~12 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~12, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~14 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~14, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_brp|dffe12a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rs_bwp|dffe12a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|op_1~16, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mLENGTH[3]~8 , Sdram_Control_4Port|mLENGTH[3]~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mLENGTH[3]~7 , Sdram_Control_4Port|mLENGTH[3]~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mLENGTH[3]~9 , Sdram_Control_4Port|mLENGTH[3]~9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mWR~1 , Sdram_Control_4Port|mWR~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|WR_MASK[0] , Sdram_Control_4Port|WR_MASK[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Equal7~0 , Sdram_Control_4Port|Equal7~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|IN_REQ~1 , Sdram_Control_4Port|IN_REQ~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|IN_REQ~0 , Sdram_Control_4Port|IN_REQ~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|IN_REQ~2 , Sdram_Control_4Port|IN_REQ~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|IN_REQ , Sdram_Control_4Port|IN_REQ, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~1 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_rdreq~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~1 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~10, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_b[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, OV5640_SDRAM, 1
instance = comp, \cmos_href~input , cmos_href~input, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|byte_flag~0 , u_CMOS_Capture_RGB565|byte_flag~0, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|byte_flag , u_CMOS_Capture_RGB565|byte_flag, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|byte_flag_r , u_CMOS_Capture_RGB565|byte_flag_r, OV5640_SDRAM, 1
instance = comp, \cmos_vsync~input , cmos_vsync~input, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_vsync_r[0] , u_CMOS_Capture_RGB565|cmos_vsync_r[0], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_vsync_r[1]~feeder , u_CMOS_Capture_RGB565|cmos_vsync_r[1]~feeder, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_vsync_r[1] , u_CMOS_Capture_RGB565|cmos_vsync_r[1], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5 , u_CMOS_Capture_RGB565|cmos_fps_cnt[0]~5, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[0] , u_CMOS_Capture_RGB565|cmos_fps_cnt[0], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|Add0~0 , u_CMOS_Capture_RGB565|Add0~0, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~2 , u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~2, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4 , u_CMOS_Capture_RGB565|cmos_fps_cnt[2]~4, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[2] , u_CMOS_Capture_RGB565|cmos_fps_cnt[2], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0 , u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~0, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1 , u_CMOS_Capture_RGB565|cmos_fps_cnt[3]~1, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[3] , u_CMOS_Capture_RGB565|cmos_fps_cnt[3], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|LessThan0~0 , u_CMOS_Capture_RGB565|LessThan0~0, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3 , u_CMOS_Capture_RGB565|cmos_fps_cnt[1]~3, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_fps_cnt[1] , u_CMOS_Capture_RGB565|cmos_fps_cnt[1], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|always2~0 , u_CMOS_Capture_RGB565|always2~0, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|frame_sync_flag~0 , u_CMOS_Capture_RGB565|frame_sync_flag~0, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|frame_sync_flag , u_CMOS_Capture_RGB565|frame_sync_flag, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_clken~0 , u_CMOS_Capture_RGB565|cmos_frame_clken~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|buffer_wrreq[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|buffer_wrreq[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|buffer_wrreq[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|buffer_wrreq[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|valid_wrreq~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|wrptr_g[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3]~feeder , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_brp|dffe12a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rs_bwp|dffe12a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~11, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~13, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~15, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|op_1~16, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mLENGTH~2 , Sdram_Control_4Port|mLENGTH~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mLENGTH[3]~5 , Sdram_Control_4Port|mLENGTH[3]~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mLENGTH[8]~10 , Sdram_Control_4Port|mLENGTH[8]~10, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mLENGTH[8]~6 , Sdram_Control_4Port|mLENGTH[8]~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mLENGTH[3] , Sdram_Control_4Port|mLENGTH[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mLENGTH[8]~11 , Sdram_Control_4Port|mLENGTH[8]~11, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mLENGTH[8] , Sdram_Control_4Port|mLENGTH[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Equal0~0 , Sdram_Control_4Port|Equal0~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Equal0~1 , Sdram_Control_4Port|Equal0~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[1]~0 , Sdram_Control_4Port|ST[1]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[1]~10 , Sdram_Control_4Port|ST[1]~10, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[1] , Sdram_Control_4Port|ST[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Equal5~1 , Sdram_Control_4Port|Equal5~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Equal5~2 , Sdram_Control_4Port|Equal5~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[0]~4 , Sdram_Control_4Port|ST[0]~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[0]~5 , Sdram_Control_4Port|ST[0]~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[0] , Sdram_Control_4Port|ST[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Equal4~0 , Sdram_Control_4Port|Equal4~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Read~1 , Sdram_Control_4Port|Read~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Pre_RD , Sdram_Control_4Port|Pre_RD, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Read~2 , Sdram_Control_4Port|Read~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Read~0 , Sdram_Control_4Port|Read~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Read , Sdram_Control_4Port|Read, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mRD_DONE~0 , Sdram_Control_4Port|mRD_DONE~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mRD_DONE , Sdram_Control_4Port|mRD_DONE, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|RD_MASK[0]~0 , Sdram_Control_4Port|RD_MASK[0]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|RD_MASK[0] , Sdram_Control_4Port|RD_MASK[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Selector0~2 , Sdram_Control_4Port|Selector0~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[9]~1 , Sdram_Control_4Port|ST[9]~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|CMD[1]~0 , Sdram_Control_4Port|CMD[1]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|CMD[1] , Sdram_Control_4Port|CMD[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Selector1~2 , Sdram_Control_4Port|Selector1~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|CMD[0] , Sdram_Control_4Port|CMD[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|Equal2~0 , Sdram_Control_4Port|control1|Equal2~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|WRITEA , Sdram_Control_4Port|control1|WRITEA, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay~7 , Sdram_Control_4Port|command1|command_delay~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay[7] , Sdram_Control_4Port|command1|command_delay[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay~6 , Sdram_Control_4Port|command1|command_delay~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay[6] , Sdram_Control_4Port|command1|command_delay[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay~5 , Sdram_Control_4Port|command1|command_delay~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay[5] , Sdram_Control_4Port|command1|command_delay[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay~4 , Sdram_Control_4Port|command1|command_delay~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay[4] , Sdram_Control_4Port|command1|command_delay[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay~3 , Sdram_Control_4Port|command1|command_delay~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay[3] , Sdram_Control_4Port|command1|command_delay[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay~2 , Sdram_Control_4Port|command1|command_delay~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay[2] , Sdram_Control_4Port|command1|command_delay[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay~1 , Sdram_Control_4Port|command1|command_delay~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay[1] , Sdram_Control_4Port|command1|command_delay[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay~0 , Sdram_Control_4Port|command1|command_delay~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_delay[0] , Sdram_Control_4Port|command1|command_delay[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|always0~5 , Sdram_Control_4Port|command1|always0~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Equal0~2 , Sdram_Control_4Port|Equal0~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|PM_STOP , Sdram_Control_4Port|PM_STOP, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|ex_read~1 , Sdram_Control_4Port|command1|ex_read~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|ex_read , Sdram_Control_4Port|command1|ex_read, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|ex_read~0 , Sdram_Control_4Port|command1|ex_read~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|ex_write~0 , Sdram_Control_4Port|command1|ex_write~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|ex_write , Sdram_Control_4Port|command1|ex_write, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rp_shift[0]~4 , Sdram_Control_4Port|command1|rp_shift[0]~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rp_shift~9 , Sdram_Control_4Port|command1|rp_shift~9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rp_shift[3] , Sdram_Control_4Port|command1|rp_shift[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rp_shift~7 , Sdram_Control_4Port|command1|rp_shift~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rp_shift[0]~8 , Sdram_Control_4Port|command1|rp_shift[0]~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rp_shift[2] , Sdram_Control_4Port|command1|rp_shift[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rp_shift~6 , Sdram_Control_4Port|command1|rp_shift~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rp_shift[1] , Sdram_Control_4Port|command1|rp_shift[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rp_shift~5 , Sdram_Control_4Port|command1|rp_shift~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rp_shift[0] , Sdram_Control_4Port|command1|rp_shift[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rp_done~0 , Sdram_Control_4Port|command1|rp_done~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rp_done , Sdram_Control_4Port|command1|rp_done, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|do_writea~0 , Sdram_Control_4Port|command1|do_writea~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|do_writea~1 , Sdram_Control_4Port|command1|do_writea~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|do_writea , Sdram_Control_4Port|command1|do_writea, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|REFRESH~4 , Sdram_Control_4Port|control1|REFRESH~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|REFRESH , Sdram_Control_4Port|control1|REFRESH, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|always0~4 , Sdram_Control_4Port|command1|always0~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|always0~6 , Sdram_Control_4Port|command1|always0~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|do_refresh , Sdram_Control_4Port|command1|do_refresh, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rw_flag~1 , Sdram_Control_4Port|command1|rw_flag~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_done~0 , Sdram_Control_4Port|command1|command_done~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|command_done , Sdram_Control_4Port|command1|command_done, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|Equal1~0 , Sdram_Control_4Port|control1|Equal1~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|READA , Sdram_Control_4Port|control1|READA, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|do_reada~0 , Sdram_Control_4Port|command1|do_reada~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|do_reada~1 , Sdram_Control_4Port|command1|do_reada~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|do_reada , Sdram_Control_4Port|command1|do_reada, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|always3~0 , Sdram_Control_4Port|command1|always3~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|REF_ACK~0 , Sdram_Control_4Port|command1|REF_ACK~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|REF_ACK , Sdram_Control_4Port|command1|REF_ACK, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[0]~16 , Sdram_Control_4Port|control1|timer[0]~16, OV5640_SDRAM, 1
instance = comp, \~GND , ~GND, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|REF_REQ~1 , Sdram_Control_4Port|control1|REF_REQ~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[0] , Sdram_Control_4Port|control1|timer[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[1]~18 , Sdram_Control_4Port|control1|timer[1]~18, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[1] , Sdram_Control_4Port|control1|timer[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[2]~20 , Sdram_Control_4Port|control1|timer[2]~20, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[2] , Sdram_Control_4Port|control1|timer[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[3]~22 , Sdram_Control_4Port|control1|timer[3]~22, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|REF_ACK~_wirecell , Sdram_Control_4Port|command1|REF_ACK~_wirecell, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[3] , Sdram_Control_4Port|control1|timer[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[4]~24 , Sdram_Control_4Port|control1|timer[4]~24, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[4] , Sdram_Control_4Port|control1|timer[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[5]~26 , Sdram_Control_4Port|control1|timer[5]~26, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[5] , Sdram_Control_4Port|control1|timer[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[6]~28 , Sdram_Control_4Port|control1|timer[6]~28, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[6] , Sdram_Control_4Port|control1|timer[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[7]~30 , Sdram_Control_4Port|control1|timer[7]~30, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[7] , Sdram_Control_4Port|control1|timer[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[8]~32 , Sdram_Control_4Port|control1|timer[8]~32, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[8] , Sdram_Control_4Port|control1|timer[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[9]~34 , Sdram_Control_4Port|control1|timer[9]~34, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[9] , Sdram_Control_4Port|control1|timer[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[10]~36 , Sdram_Control_4Port|control1|timer[10]~36, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[10] , Sdram_Control_4Port|control1|timer[10], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[11]~38 , Sdram_Control_4Port|control1|timer[11]~38, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[11] , Sdram_Control_4Port|control1|timer[11], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[12]~40 , Sdram_Control_4Port|control1|timer[12]~40, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[12] , Sdram_Control_4Port|control1|timer[12], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[13]~42 , Sdram_Control_4Port|control1|timer[13]~42, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[13] , Sdram_Control_4Port|control1|timer[13], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[14]~44 , Sdram_Control_4Port|control1|timer[14]~44, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[14] , Sdram_Control_4Port|control1|timer[14], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[15]~46 , Sdram_Control_4Port|control1|timer[15]~46, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|timer[15] , Sdram_Control_4Port|control1|timer[15], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|Equal3~3 , Sdram_Control_4Port|control1|Equal3~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|Equal3~1 , Sdram_Control_4Port|control1|Equal3~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|Equal3~2 , Sdram_Control_4Port|control1|Equal3~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|Equal3~0 , Sdram_Control_4Port|control1|Equal3~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|Equal3~4 , Sdram_Control_4Port|control1|Equal3~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|REF_REQ~0 , Sdram_Control_4Port|control1|REF_REQ~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|REF_REQ , Sdram_Control_4Port|control1|REF_REQ, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|CM_ACK~0 , Sdram_Control_4Port|command1|CM_ACK~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|CM_ACK , Sdram_Control_4Port|command1|CM_ACK, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|always2~0 , Sdram_Control_4Port|control1|always2~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|CMD_ACK , Sdram_Control_4Port|control1|CMD_ACK, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[9]~2 , Sdram_Control_4Port|ST[9]~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[2]~3 , Sdram_Control_4Port|ST[2]~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|ST[2] , Sdram_Control_4Port|ST[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Equal7~1 , Sdram_Control_4Port|Equal7~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|OUT_VALID~0 , Sdram_Control_4Port|OUT_VALID~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|OUT_VALID , Sdram_Control_4Port|OUT_VALID, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_wrreq~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~10, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~11 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~11, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|parity9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|_~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|delayed_wrptr_g[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe14a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rs_dgwp|dffpipe13|dffe15a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|valid_rdreq~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_b[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|parity6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|_~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe17a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp|dffpipe16|dffe18a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a[8] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ram_address_a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_brp|dffe12a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~11, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~13, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~15, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~16 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|op_2~16, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mWR~0 , Sdram_Control_4Port|mWR~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mWR , Sdram_Control_4Port|mWR, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Pre_WR , Sdram_Control_4Port|Pre_WR, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Write~6 , Sdram_Control_4Port|Write~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Write~7 , Sdram_Control_4Port|Write~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Write~4 , Sdram_Control_4Port|Write~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Write~5 , Sdram_Control_4Port|Write~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|Write , Sdram_Control_4Port|Write, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mWR_DONE~0 , Sdram_Control_4Port|mWR_DONE~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mWR_DONE , Sdram_Control_4Port|mWR_DONE, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|WR_MASK~0 , Sdram_Control_4Port|WR_MASK~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|WR_MASK[1] , Sdram_Control_4Port|WR_MASK[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|ram_address_b[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~10, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|parity6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|_~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0] , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|valid_rdreq~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , Sdram_Control_4Port|write_fifo2|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_href_r[0] , u_CMOS_Capture_RGB565|cmos_href_r[0], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_href_r[1] , u_CMOS_Capture_RGB565|cmos_href_r[1], OV5640_SDRAM, 1
instance = comp, \cmos_data[7]~input , cmos_data[7]~input, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r~1 , u_CMOS_Capture_RGB565|cmos_din_r~1, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r[7] , u_CMOS_Capture_RGB565|cmos_din_r[7], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[15]~0 , u_CMOS_Capture_RGB565|cmos_frame_data_r[15]~0, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[15] , u_CMOS_Capture_RGB565|cmos_frame_data_r[15], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[15]~1 , u_CMOS_Capture_RGB565|cmos_frame_data[15]~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[7] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[8], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[9], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr4|aneb_result_wire[0]~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_comb_bita9~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|cout_actual, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|cntr1|counter_reg_bit[0], OV5640_SDRAM, 1
instance = comp, \cmos_data[0]~input , cmos_data[0]~input, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r~0 , u_CMOS_Capture_RGB565|cmos_din_r~0, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r[0] , u_CMOS_Capture_RGB565|cmos_din_r[0], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[8]~feeder , u_CMOS_Capture_RGB565|cmos_frame_data_r[8]~feeder, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[8] , u_CMOS_Capture_RGB565|cmos_frame_data_r[8], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[8]~0 , u_CMOS_Capture_RGB565|cmos_frame_data[8]~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[0], OV5640_SDRAM, 1
instance = comp, \cmos_data[1]~input , cmos_data[1]~input, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r~7 , u_CMOS_Capture_RGB565|cmos_din_r~7, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r[1] , u_CMOS_Capture_RGB565|cmos_din_r[1], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[9] , u_CMOS_Capture_RGB565|cmos_frame_data_r[9], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[9]~7 , u_CMOS_Capture_RGB565|cmos_frame_data[9]~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[1], OV5640_SDRAM, 1
instance = comp, \cmos_data[2]~input , cmos_data[2]~input, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r~6 , u_CMOS_Capture_RGB565|cmos_din_r~6, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r[2] , u_CMOS_Capture_RGB565|cmos_din_r[2], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[10]~feeder , u_CMOS_Capture_RGB565|cmos_frame_data_r[10]~feeder, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[10] , u_CMOS_Capture_RGB565|cmos_frame_data_r[10], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[10]~6 , u_CMOS_Capture_RGB565|cmos_frame_data[10]~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[2] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[2], OV5640_SDRAM, 1
instance = comp, \cmos_data[3]~input , cmos_data[3]~input, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r~5 , u_CMOS_Capture_RGB565|cmos_din_r~5, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r[3] , u_CMOS_Capture_RGB565|cmos_din_r[3], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[11]~feeder , u_CMOS_Capture_RGB565|cmos_frame_data_r[11]~feeder, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[11] , u_CMOS_Capture_RGB565|cmos_frame_data_r[11], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[11]~5 , u_CMOS_Capture_RGB565|cmos_frame_data[11]~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[3] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[3], OV5640_SDRAM, 1
instance = comp, \cmos_data[4]~input , cmos_data[4]~input, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r~4 , u_CMOS_Capture_RGB565|cmos_din_r~4, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r[4] , u_CMOS_Capture_RGB565|cmos_din_r[4], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[12]~feeder , u_CMOS_Capture_RGB565|cmos_frame_data_r[12]~feeder, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[12] , u_CMOS_Capture_RGB565|cmos_frame_data_r[12], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[12]~4 , u_CMOS_Capture_RGB565|cmos_frame_data[12]~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[4] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[4], OV5640_SDRAM, 1
instance = comp, \cmos_data[5]~input , cmos_data[5]~input, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r~3 , u_CMOS_Capture_RGB565|cmos_din_r~3, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r[5] , u_CMOS_Capture_RGB565|cmos_din_r[5], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[13]~feeder , u_CMOS_Capture_RGB565|cmos_frame_data_r[13]~feeder, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[13] , u_CMOS_Capture_RGB565|cmos_frame_data_r[13], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[13]~3 , u_CMOS_Capture_RGB565|cmos_frame_data[13]~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[5] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[5], OV5640_SDRAM, 1
instance = comp, \cmos_data[6]~input , cmos_data[6]~input, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r~2 , u_CMOS_Capture_RGB565|cmos_din_r~2, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_din_r[6] , u_CMOS_Capture_RGB565|cmos_din_r[6], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data_r[14] , u_CMOS_Capture_RGB565|cmos_frame_data_r[14], OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_data[14]~2 , u_CMOS_Capture_RGB565|cmos_frame_data[14]~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[6] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|row3_data[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a7 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|RAM_SHIFT_Init|ALTSHIFT_TAPS_component|auto_generated|altsyncram2|ram_block3a7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[0]~0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[0]~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|always7~0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|always7~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[0]~7 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[0]~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[0]~0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[0]~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[0]~10 , Peri_Camera_Sobel_Init|Gy_temp1[0]~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[0] , Peri_Camera_Sobel_Init|Gy_temp1[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[0]~0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[0]~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[0]~7 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[0]~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[0]~0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[0]~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[0]~10 , Peri_Camera_Sobel_Init|Gy_temp2[0]~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[0] , Peri_Camera_Sobel_Init|Gy_temp2[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[0]~10 , Peri_Camera_Sobel_Init|Gy_data[0]~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add11~0 , Peri_Camera_Sobel_Init|Add11~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[7]~1 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[7]~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[7] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[7]~0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[7]~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[7] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[6]~2 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[6]~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[6] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[6]~1 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[6]~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[6] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[7]~1 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[7]~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[7] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[5]~3 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[5]~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[5] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[5]~2 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[5]~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[5] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[6]~2 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[6]~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[6] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[4]~4 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[4]~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[4] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[4]~3 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[4]~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[4] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[5]~3 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[5]~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[5] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[4]~4 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[4]~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[4] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[3]~5 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[3]~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[3] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[3]~4 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[3]~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[3] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[3]~5 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[3]~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[3] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[2]~6 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[2]~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[2] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[2]~5 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[2]~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[2] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[2]~6 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[2]~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[2] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[1]~7 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13_n[1]~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p13[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[1]~6 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12_n[1]~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p12[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[1]~7 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11_n[1]~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p11[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add6~0 , Peri_Camera_Sobel_Init|Add6~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add6~2 , Peri_Camera_Sobel_Init|Add6~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add6~4 , Peri_Camera_Sobel_Init|Add6~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add6~6 , Peri_Camera_Sobel_Init|Add6~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add6~8 , Peri_Camera_Sobel_Init|Add6~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add6~10 , Peri_Camera_Sobel_Init|Add6~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add6~12 , Peri_Camera_Sobel_Init|Add6~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add6~14 , Peri_Camera_Sobel_Init|Add6~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add6~16 , Peri_Camera_Sobel_Init|Add6~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[1]~12 , Peri_Camera_Sobel_Init|Gy_temp1[1]~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[2]~14 , Peri_Camera_Sobel_Init|Gy_temp1[2]~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[3]~16 , Peri_Camera_Sobel_Init|Gy_temp1[3]~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[4]~18 , Peri_Camera_Sobel_Init|Gy_temp1[4]~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[5]~20 , Peri_Camera_Sobel_Init|Gy_temp1[5]~20, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[6]~22 , Peri_Camera_Sobel_Init|Gy_temp1[6]~22, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[7]~24 , Peri_Camera_Sobel_Init|Gy_temp1[7]~24, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[8]~26 , Peri_Camera_Sobel_Init|Gy_temp1[8]~26, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[9]~28 , Peri_Camera_Sobel_Init|Gy_temp1[9]~28, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[9] , Peri_Camera_Sobel_Init|Gy_temp1[9], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[7]~1 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[7]~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[7] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[7]~0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[7]~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[7] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[7]~1 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[7]~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[7] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[6]~2 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[6]~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[6] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[6]~1 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[6]~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[6] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[5]~3 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[5]~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[5] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[5]~2 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[5]~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[5] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[6]~2 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[6]~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[6] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[4]~4 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[4]~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[4] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[4]~3 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[4]~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[4] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[5]~3 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[5]~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[5] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[4]~4 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[4]~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[4] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[3]~5 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[3]~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[3] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[3]~4 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[3]~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[3] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[3]~5 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[3]~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[3] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[2]~6 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[2]~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[2] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[2]~5 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[2]~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[2] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[2]~6 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[2]~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[2] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[1]~7 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33_n[1]~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p33[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[1]~6 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32_n[1]~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p32[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[1]~7 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31_n[1]~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p31[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add8~0 , Peri_Camera_Sobel_Init|Add8~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add8~2 , Peri_Camera_Sobel_Init|Add8~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add8~4 , Peri_Camera_Sobel_Init|Add8~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add8~6 , Peri_Camera_Sobel_Init|Add8~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add8~8 , Peri_Camera_Sobel_Init|Add8~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add8~10 , Peri_Camera_Sobel_Init|Add8~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add8~12 , Peri_Camera_Sobel_Init|Add8~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add8~14 , Peri_Camera_Sobel_Init|Add8~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add8~16 , Peri_Camera_Sobel_Init|Add8~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[1]~12 , Peri_Camera_Sobel_Init|Gy_temp2[1]~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[2]~14 , Peri_Camera_Sobel_Init|Gy_temp2[2]~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[3]~16 , Peri_Camera_Sobel_Init|Gy_temp2[3]~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[4]~18 , Peri_Camera_Sobel_Init|Gy_temp2[4]~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[5]~20 , Peri_Camera_Sobel_Init|Gy_temp2[5]~20, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[6]~22 , Peri_Camera_Sobel_Init|Gy_temp2[6]~22, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[7]~24 , Peri_Camera_Sobel_Init|Gy_temp2[7]~24, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[8]~26 , Peri_Camera_Sobel_Init|Gy_temp2[8]~26, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[9]~28 , Peri_Camera_Sobel_Init|Gy_temp2[9]~28, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[9] , Peri_Camera_Sobel_Init|Gy_temp2[9], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[8] , Peri_Camera_Sobel_Init|Gy_temp1[8], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[8] , Peri_Camera_Sobel_Init|Gy_temp2[8], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[7] , Peri_Camera_Sobel_Init|Gy_temp2[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[7] , Peri_Camera_Sobel_Init|Gy_temp1[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[6] , Peri_Camera_Sobel_Init|Gy_temp2[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[6] , Peri_Camera_Sobel_Init|Gy_temp1[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[5] , Peri_Camera_Sobel_Init|Gy_temp2[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[5] , Peri_Camera_Sobel_Init|Gy_temp1[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[4] , Peri_Camera_Sobel_Init|Gy_temp1[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[4] , Peri_Camera_Sobel_Init|Gy_temp2[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[3] , Peri_Camera_Sobel_Init|Gy_temp2[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[3] , Peri_Camera_Sobel_Init|Gy_temp1[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[2] , Peri_Camera_Sobel_Init|Gy_temp1[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[2] , Peri_Camera_Sobel_Init|Gy_temp2[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp1[1] , Peri_Camera_Sobel_Init|Gy_temp1[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_temp2[1] , Peri_Camera_Sobel_Init|Gy_temp2[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan1~1 , Peri_Camera_Sobel_Init|LessThan1~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan1~3 , Peri_Camera_Sobel_Init|LessThan1~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan1~5 , Peri_Camera_Sobel_Init|LessThan1~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan1~7 , Peri_Camera_Sobel_Init|LessThan1~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan1~9 , Peri_Camera_Sobel_Init|LessThan1~9, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan1~11 , Peri_Camera_Sobel_Init|LessThan1~11, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan1~13 , Peri_Camera_Sobel_Init|LessThan1~13, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan1~15 , Peri_Camera_Sobel_Init|LessThan1~15, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan1~17 , Peri_Camera_Sobel_Init|LessThan1~17, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan1~18 , Peri_Camera_Sobel_Init|LessThan1~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[0] , Peri_Camera_Sobel_Init|Gy_data[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[1]~12 , Peri_Camera_Sobel_Init|Gy_data[1]~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add11~2 , Peri_Camera_Sobel_Init|Add11~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[1] , Peri_Camera_Sobel_Init|Gy_data[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[2]~14 , Peri_Camera_Sobel_Init|Gy_data[2]~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add11~4 , Peri_Camera_Sobel_Init|Add11~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[2] , Peri_Camera_Sobel_Init|Gy_data[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[3]~16 , Peri_Camera_Sobel_Init|Gy_data[3]~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add11~6 , Peri_Camera_Sobel_Init|Add11~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[3] , Peri_Camera_Sobel_Init|Gy_data[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[4]~18 , Peri_Camera_Sobel_Init|Gy_data[4]~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add11~8 , Peri_Camera_Sobel_Init|Add11~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[4] , Peri_Camera_Sobel_Init|Gy_data[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[5]~20 , Peri_Camera_Sobel_Init|Gy_data[5]~20, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add11~10 , Peri_Camera_Sobel_Init|Add11~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[5] , Peri_Camera_Sobel_Init|Gy_data[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[6]~22 , Peri_Camera_Sobel_Init|Gy_data[6]~22, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add11~12 , Peri_Camera_Sobel_Init|Add11~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[6] , Peri_Camera_Sobel_Init|Gy_data[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[7]~24 , Peri_Camera_Sobel_Init|Gy_data[7]~24, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add11~14 , Peri_Camera_Sobel_Init|Add11~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[7] , Peri_Camera_Sobel_Init|Gy_data[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[8]~26 , Peri_Camera_Sobel_Init|Gy_data[8]~26, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add11~16 , Peri_Camera_Sobel_Init|Add11~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[8] , Peri_Camera_Sobel_Init|Gy_data[8], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[9]~28 , Peri_Camera_Sobel_Init|Gy_data[9]~28, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add11~18 , Peri_Camera_Sobel_Init|Add11~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gy_data[9] , Peri_Camera_Sobel_Init|Gy_data[9], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Mult1|auto_generated|mac_mult1 , Peri_Camera_Sobel_Init|Mult1|auto_generated|mac_mult1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Mult1|auto_generated|mac_out2 , Peri_Camera_Sobel_Init|Mult1|auto_generated|mac_out2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[0]~10 , Peri_Camera_Sobel_Init|Gx_temp2[0]~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[0] , Peri_Camera_Sobel_Init|Gx_temp2[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[0]~10 , Peri_Camera_Sobel_Init|Gx_temp1[0]~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[0] , Peri_Camera_Sobel_Init|Gx_temp1[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[0]~10 , Peri_Camera_Sobel_Init|Gx_data[0]~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add5~0 , Peri_Camera_Sobel_Init|Add5~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[7]~0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[7]~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[7] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[6]~1 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[6]~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[6] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[5]~2 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[5]~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[5] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[4]~3 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[4]~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[4] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[3]~4 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[3]~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[3] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[2]~5 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[2]~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[2] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[1]~6 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[1]~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[0]~7 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23_n[0]~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p23[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add0~0 , Peri_Camera_Sobel_Init|Add0~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add0~2 , Peri_Camera_Sobel_Init|Add0~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add0~4 , Peri_Camera_Sobel_Init|Add0~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add0~6 , Peri_Camera_Sobel_Init|Add0~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add0~8 , Peri_Camera_Sobel_Init|Add0~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add0~10 , Peri_Camera_Sobel_Init|Add0~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add0~12 , Peri_Camera_Sobel_Init|Add0~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add0~14 , Peri_Camera_Sobel_Init|Add0~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add0~16 , Peri_Camera_Sobel_Init|Add0~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[1]~12 , Peri_Camera_Sobel_Init|Gx_temp1[1]~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[2]~14 , Peri_Camera_Sobel_Init|Gx_temp1[2]~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[3]~16 , Peri_Camera_Sobel_Init|Gx_temp1[3]~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[4]~18 , Peri_Camera_Sobel_Init|Gx_temp1[4]~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[5]~20 , Peri_Camera_Sobel_Init|Gx_temp1[5]~20, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[6]~22 , Peri_Camera_Sobel_Init|Gx_temp1[6]~22, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[7]~24 , Peri_Camera_Sobel_Init|Gx_temp1[7]~24, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[8]~26 , Peri_Camera_Sobel_Init|Gx_temp1[8]~26, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[9]~28 , Peri_Camera_Sobel_Init|Gx_temp1[9]~28, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[9] , Peri_Camera_Sobel_Init|Gx_temp1[9], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[7]~0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[7]~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[7] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[7]~0 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[7]~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[7] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[6]~1 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[6]~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[6] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[6]~1 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[6]~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[6] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[5]~2 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[5]~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[5] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[5]~2 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[5]~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[5] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[4]~3 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[4]~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[4] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[4]~3 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[4]~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[4] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[3]~4 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[3]~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[3] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[3]~4 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[3]~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[3] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[2]~5 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[2]~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[2] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[2]~5 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[2]~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[2] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[1]~6 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[1]~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[1]~6 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[1]~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[0]~7 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22_n[0]~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p22[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[0]~7 , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21_n[0]~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|matrix_p21[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add2~0 , Peri_Camera_Sobel_Init|Add2~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add2~2 , Peri_Camera_Sobel_Init|Add2~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add2~4 , Peri_Camera_Sobel_Init|Add2~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add2~6 , Peri_Camera_Sobel_Init|Add2~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add2~8 , Peri_Camera_Sobel_Init|Add2~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add2~10 , Peri_Camera_Sobel_Init|Add2~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add2~12 , Peri_Camera_Sobel_Init|Add2~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add2~14 , Peri_Camera_Sobel_Init|Add2~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add2~16 , Peri_Camera_Sobel_Init|Add2~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[1]~12 , Peri_Camera_Sobel_Init|Gx_temp2[1]~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[2]~14 , Peri_Camera_Sobel_Init|Gx_temp2[2]~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[3]~16 , Peri_Camera_Sobel_Init|Gx_temp2[3]~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[4]~18 , Peri_Camera_Sobel_Init|Gx_temp2[4]~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[5]~20 , Peri_Camera_Sobel_Init|Gx_temp2[5]~20, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[6]~22 , Peri_Camera_Sobel_Init|Gx_temp2[6]~22, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[7]~24 , Peri_Camera_Sobel_Init|Gx_temp2[7]~24, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[8]~26 , Peri_Camera_Sobel_Init|Gx_temp2[8]~26, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[9]~28 , Peri_Camera_Sobel_Init|Gx_temp2[9]~28, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[9] , Peri_Camera_Sobel_Init|Gx_temp2[9], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[8] , Peri_Camera_Sobel_Init|Gx_temp2[8], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[8] , Peri_Camera_Sobel_Init|Gx_temp1[8], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[7] , Peri_Camera_Sobel_Init|Gx_temp1[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[7] , Peri_Camera_Sobel_Init|Gx_temp2[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[6] , Peri_Camera_Sobel_Init|Gx_temp2[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[6] , Peri_Camera_Sobel_Init|Gx_temp1[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[5] , Peri_Camera_Sobel_Init|Gx_temp1[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[5] , Peri_Camera_Sobel_Init|Gx_temp2[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[4] , Peri_Camera_Sobel_Init|Gx_temp2[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[4] , Peri_Camera_Sobel_Init|Gx_temp1[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[3] , Peri_Camera_Sobel_Init|Gx_temp1[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[3] , Peri_Camera_Sobel_Init|Gx_temp2[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[2] , Peri_Camera_Sobel_Init|Gx_temp2[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[2] , Peri_Camera_Sobel_Init|Gx_temp1[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp2[1] , Peri_Camera_Sobel_Init|Gx_temp2[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_temp1[1] , Peri_Camera_Sobel_Init|Gx_temp1[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan0~1 , Peri_Camera_Sobel_Init|LessThan0~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan0~3 , Peri_Camera_Sobel_Init|LessThan0~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan0~5 , Peri_Camera_Sobel_Init|LessThan0~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan0~7 , Peri_Camera_Sobel_Init|LessThan0~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan0~9 , Peri_Camera_Sobel_Init|LessThan0~9, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan0~11 , Peri_Camera_Sobel_Init|LessThan0~11, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan0~13 , Peri_Camera_Sobel_Init|LessThan0~13, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan0~15 , Peri_Camera_Sobel_Init|LessThan0~15, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan0~17 , Peri_Camera_Sobel_Init|LessThan0~17, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan0~18 , Peri_Camera_Sobel_Init|LessThan0~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[0] , Peri_Camera_Sobel_Init|Gx_data[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[1]~12 , Peri_Camera_Sobel_Init|Gx_data[1]~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add5~2 , Peri_Camera_Sobel_Init|Add5~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[1] , Peri_Camera_Sobel_Init|Gx_data[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[2]~14 , Peri_Camera_Sobel_Init|Gx_data[2]~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add5~4 , Peri_Camera_Sobel_Init|Add5~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[2] , Peri_Camera_Sobel_Init|Gx_data[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[3]~16 , Peri_Camera_Sobel_Init|Gx_data[3]~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add5~6 , Peri_Camera_Sobel_Init|Add5~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[3] , Peri_Camera_Sobel_Init|Gx_data[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[4]~18 , Peri_Camera_Sobel_Init|Gx_data[4]~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add5~8 , Peri_Camera_Sobel_Init|Add5~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[4] , Peri_Camera_Sobel_Init|Gx_data[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[5]~20 , Peri_Camera_Sobel_Init|Gx_data[5]~20, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add5~10 , Peri_Camera_Sobel_Init|Add5~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[5] , Peri_Camera_Sobel_Init|Gx_data[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[6]~22 , Peri_Camera_Sobel_Init|Gx_data[6]~22, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add5~12 , Peri_Camera_Sobel_Init|Add5~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[6] , Peri_Camera_Sobel_Init|Gx_data[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[7]~24 , Peri_Camera_Sobel_Init|Gx_data[7]~24, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add5~14 , Peri_Camera_Sobel_Init|Add5~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[7] , Peri_Camera_Sobel_Init|Gx_data[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[8]~26 , Peri_Camera_Sobel_Init|Gx_data[8]~26, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add5~16 , Peri_Camera_Sobel_Init|Add5~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[8] , Peri_Camera_Sobel_Init|Gx_data[8], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[9]~28 , Peri_Camera_Sobel_Init|Gx_data[9]~28, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Add5~18 , Peri_Camera_Sobel_Init|Add5~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gx_data[9] , Peri_Camera_Sobel_Init|Gx_data[9], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Mult0|auto_generated|mac_mult1 , Peri_Camera_Sobel_Init|Mult0|auto_generated|mac_mult1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Mult0|auto_generated|mac_out2 , Peri_Camera_Sobel_Init|Mult0|auto_generated|mac_out2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[2]~19 , Peri_Camera_Sobel_Init|Gxy_square[2]~19, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[3]~21 , Peri_Camera_Sobel_Init|Gxy_square[3]~21, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[4]~23 , Peri_Camera_Sobel_Init|Gxy_square[4]~23, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[5]~25 , Peri_Camera_Sobel_Init|Gxy_square[5]~25, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[6]~27 , Peri_Camera_Sobel_Init|Gxy_square[6]~27, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[7]~29 , Peri_Camera_Sobel_Init|Gxy_square[7]~29, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[8]~31 , Peri_Camera_Sobel_Init|Gxy_square[8]~31, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[9]~33 , Peri_Camera_Sobel_Init|Gxy_square[9]~33, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[10]~35 , Peri_Camera_Sobel_Init|Gxy_square[10]~35, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[11]~37 , Peri_Camera_Sobel_Init|Gxy_square[11]~37, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[12]~39 , Peri_Camera_Sobel_Init|Gxy_square[12]~39, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[13]~41 , Peri_Camera_Sobel_Init|Gxy_square[13]~41, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[14]~43 , Peri_Camera_Sobel_Init|Gxy_square[14]~43, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[15]~45 , Peri_Camera_Sobel_Init|Gxy_square[15]~45, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[16]~47 , Peri_Camera_Sobel_Init|Gxy_square[16]~47, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[17]~49 , Peri_Camera_Sobel_Init|Gxy_square[17]~49, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[18]~51 , Peri_Camera_Sobel_Init|Gxy_square[18]~51, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[19]~53 , Peri_Camera_Sobel_Init|Gxy_square[19]~53, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[20]~55 , Peri_Camera_Sobel_Init|Gxy_square[20]~55, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[20] , Peri_Camera_Sobel_Init|Gxy_square[20], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[18] , Peri_Camera_Sobel_Init|Gxy_square[18], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[19] , Peri_Camera_Sobel_Init|Gxy_square[19], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~12 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~13 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~13, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[1]|auto_generated|op_1~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[17] , Peri_Camera_Sobel_Init|Gxy_square[17], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[16] , Peri_Camera_Sobel_Init|Gxy_square[16], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[2]|auto_generated|op_1~1 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[2]|auto_generated|op_1~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[2]|auto_generated|op_1~2 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[2]|auto_generated|op_1~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[2]|auto_generated|op_1~4 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[2]|auto_generated|op_1~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[2]|auto_generated|op_1~6 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[2]|auto_generated|op_1~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[2]|auto_generated|op_1~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~17 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~17, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~14 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~15 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~15, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~16 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[15] , Peri_Camera_Sobel_Init|Gxy_square[15], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[14] , Peri_Camera_Sobel_Init|Gxy_square[14], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~1 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~2 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~4 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~6 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~8 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~11 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~11, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[3]|auto_generated|op_1~12, OV5640_SDRAM, 1
instance = comp, \u_CMOS_Capture_RGB565|cmos_frame_href~0 , u_CMOS_Capture_RGB565|cmos_frame_href~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|buffer_href[0] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|buffer_href[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|buffer_href[1]~feeder , Peri_Camera_Sobel_Init|Generate_Matrix_Init|buffer_href[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Generate_Matrix_Init|buffer_href[1] , Peri_Camera_Sobel_Init|Generate_Matrix_Init|buffer_href[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|buffer_href[0] , Peri_Camera_Sobel_Init|buffer_href[0], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|buffer_href[1]~feeder , Peri_Camera_Sobel_Init|buffer_href[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|buffer_href[1] , Peri_Camera_Sobel_Init|buffer_href[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|buffer_href[2]~feeder , Peri_Camera_Sobel_Init|buffer_href[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|buffer_href[2] , Peri_Camera_Sobel_Init|buffer_href[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|buffer_href[3]~feeder , Peri_Camera_Sobel_Init|buffer_href[3]~feeder, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|buffer_href[3] , Peri_Camera_Sobel_Init|buffer_href[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|buffer_href[4]~feeder , Peri_Camera_Sobel_Init|buffer_href[4]~feeder, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|buffer_href[4] , Peri_Camera_Sobel_Init|buffer_href[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~18 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~19 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~19, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~57 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~57, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~20 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~20, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~21 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~21, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[13] , Peri_Camera_Sobel_Init|Gxy_square[13], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[12] , Peri_Camera_Sobel_Init|Gxy_square[12], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~1 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~2 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~4 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~6 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~8 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~10 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~13 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~13, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[4]|auto_generated|op_1~14, OV5640_SDRAM, 1
instance = comp, \spi_cs~input , spi_cs~input, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|spi_cs_r0~0 , cext_inst|SPIslaver1|spi_cs_r0~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|spi_cs_r0 , cext_inst|SPIslaver1|spi_cs_r0, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|spi_cs_r1 , cext_inst|SPIslaver1|spi_cs_r1, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_cnt~2 , cext_inst|SPIslaver1|rxd_cnt~2, OV5640_SDRAM, 1
instance = comp, \spi_sck~input , spi_sck~input, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|spi_sck_r0 , cext_inst|SPIslaver1|spi_sck_r0, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|spi_sck_r1 , cext_inst|SPIslaver1|spi_sck_r1, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_cnt[0]~1 , cext_inst|SPIslaver1|rxd_cnt[0]~1, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_cnt[0] , cext_inst|SPIslaver1|rxd_cnt[0], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_cnt~0 , cext_inst|SPIslaver1|rxd_cnt~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_cnt[1] , cext_inst|SPIslaver1|rxd_cnt[1], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_cnt~4 , cext_inst|SPIslaver1|rxd_cnt~4, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_cnt[2] , cext_inst|SPIslaver1|rxd_cnt[2], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|Add1~0 , cext_inst|SPIslaver1|Add1~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_cnt~3 , cext_inst|SPIslaver1|rxd_cnt~3, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_cnt[3] , cext_inst|SPIslaver1|rxd_cnt[3], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|Decoder0~0 , cext_inst|SPIslaver1|Decoder0~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|Decoder0~2 , cext_inst|SPIslaver1|Decoder0~2, OV5640_SDRAM, 1
instance = comp, \spi_mosi~input , spi_mosi~input, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|spi_mosi_r0 , cext_inst|SPIslaver1|spi_mosi_r0, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|spi_mosi_r1 , cext_inst|SPIslaver1|spi_mosi_r1, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[1]~1 , cext_inst|SPIslaver1|rxd_data_r[1]~1, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[1] , cext_inst|SPIslaver1|rxd_data_r[1], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[1]~feeder , cext_inst|SPIslaver1|rxd_data[1]~feeder, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|mcu_read_done~0 , cext_inst|SPIslaver1|mcu_read_done~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|mcu_read_done~1 , cext_inst|SPIslaver1|mcu_read_done~1, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[1] , cext_inst|SPIslaver1|rxd_data[1], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|Decoder0~3 , cext_inst|SPIslaver1|Decoder0~3, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[3]~3 , cext_inst|SPIslaver1|rxd_data_r[3]~3, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[3] , cext_inst|SPIslaver1|rxd_data_r[3], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[3] , cext_inst|SPIslaver1|rxd_data[3], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[0]~2 , cext_inst|SPIslaver1|rxd_data_r[0]~2, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[0] , cext_inst|SPIslaver1|rxd_data_r[0], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[0]~feeder , cext_inst|SPIslaver1|rxd_data[0]~feeder, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[0] , cext_inst|SPIslaver1|rxd_data[0], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|Decoder0~1 , cext_inst|SPIslaver1|Decoder0~1, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[2]~0 , cext_inst|SPIslaver1|rxd_data_r[2]~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[2] , cext_inst|SPIslaver1|rxd_data_r[2], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[2]~feeder , cext_inst|SPIslaver1|rxd_data[2]~feeder, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[2] , cext_inst|SPIslaver1|rxd_data[2], OV5640_SDRAM, 1
instance = comp, \cext_inst|Selector0~0 , cext_inst|Selector0~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|Decoder0~4 , cext_inst|SPIslaver1|Decoder0~4, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[4]~5 , cext_inst|SPIslaver1|rxd_data_r[4]~5, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[4] , cext_inst|SPIslaver1|rxd_data_r[4], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[4]~feeder , cext_inst|SPIslaver1|rxd_data[4]~feeder, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[4] , cext_inst|SPIslaver1|rxd_data[4], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[6]~4 , cext_inst|SPIslaver1|rxd_data_r[6]~4, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[6] , cext_inst|SPIslaver1|rxd_data_r[6], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[6]~feeder , cext_inst|SPIslaver1|rxd_data[6]~feeder, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[6] , cext_inst|SPIslaver1|rxd_data[6], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|Decoder0~6 , cext_inst|SPIslaver1|Decoder0~6, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[5]~7 , cext_inst|SPIslaver1|rxd_data_r[5]~7, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[5] , cext_inst|SPIslaver1|rxd_data_r[5], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[5]~feeder , cext_inst|SPIslaver1|rxd_data[5]~feeder, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[5] , cext_inst|SPIslaver1|rxd_data[5], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|Decoder0~5 , cext_inst|SPIslaver1|Decoder0~5, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[7]~6 , cext_inst|SPIslaver1|rxd_data_r[7]~6, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data_r[7] , cext_inst|SPIslaver1|rxd_data_r[7], OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[7]~feeder , cext_inst|SPIslaver1|rxd_data[7]~feeder, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_data[7] , cext_inst|SPIslaver1|rxd_data[7], OV5640_SDRAM, 1
instance = comp, \cext_inst|Selector4~0 , cext_inst|Selector4~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|Selector0~1 , cext_inst|Selector0~1, OV5640_SDRAM, 1
instance = comp, \cext_inst|yuzhi_temp[4]~0 , cext_inst|yuzhi_temp[4]~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|SPIslaver1|rxd_flag , cext_inst|SPIslaver1|rxd_flag, OV5640_SDRAM, 1
instance = comp, \cext_inst|yuzhi_temp[4]~1 , cext_inst|yuzhi_temp[4]~1, OV5640_SDRAM, 1
instance = comp, \cext_inst|yuzhi_temp[1]~2 , cext_inst|yuzhi_temp[1]~2, OV5640_SDRAM, 1
instance = comp, \cext_inst|yuzhi_temp[6] , cext_inst|yuzhi_temp[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_threshold[6]~3 , Peri_Camera_Sobel_Init|sobel_threshold[6]~3, OV5640_SDRAM, 1
instance = comp, \cext_inst|Selector5~0 , cext_inst|Selector5~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|yuzhi_temp[1] , cext_inst|yuzhi_temp[1], OV5640_SDRAM, 1
instance = comp, \cext_inst|Selector4~1 , cext_inst|Selector4~1, OV5640_SDRAM, 1
instance = comp, \cext_inst|yuzhi_temp[2] , cext_inst|yuzhi_temp[2], OV5640_SDRAM, 1
instance = comp, \cext_inst|Selector1~0 , cext_inst|Selector1~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|Selector1~1 , cext_inst|Selector1~1, OV5640_SDRAM, 1
instance = comp, \cext_inst|yuzhi_temp[5] , cext_inst|yuzhi_temp[5], OV5640_SDRAM, 1
instance = comp, \cext_inst|Selector2~0 , cext_inst|Selector2~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|Selector2~1 , cext_inst|Selector2~1, OV5640_SDRAM, 1
instance = comp, \cext_inst|yuzhi_temp[4] , cext_inst|yuzhi_temp[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_threshold[4]~1 , Peri_Camera_Sobel_Init|sobel_threshold[4]~1, OV5640_SDRAM, 1
instance = comp, \cext_inst|Selector3~0 , cext_inst|Selector3~0, OV5640_SDRAM, 1
instance = comp, \cext_inst|Selector3~1 , cext_inst|Selector3~1, OV5640_SDRAM, 1
instance = comp, \cext_inst|yuzhi_temp[3] , cext_inst|yuzhi_temp[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_threshold[4]~0 , Peri_Camera_Sobel_Init|sobel_threshold[4]~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_threshold[4]~2 , Peri_Camera_Sobel_Init|sobel_threshold[4]~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_threshold[6] , Peri_Camera_Sobel_Init|sobel_threshold[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~22 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~22, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~23 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~23, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~24 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~24, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~58 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~58, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~25 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~25, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~26 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~26, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[11] , Peri_Camera_Sobel_Init|Gxy_square[11], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[10] , Peri_Camera_Sobel_Init|Gxy_square[10], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~1 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~2 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~4 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~6 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~8 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~10 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~12 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~15 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~15, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[5]|auto_generated|op_1~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_threshold[5]~4 , Peri_Camera_Sobel_Init|sobel_threshold[5]~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_threshold[5] , Peri_Camera_Sobel_Init|sobel_threshold[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Selector2~0 , Peri_Camera_Sobel_Init|Selector2~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Selector2~1 , Peri_Camera_Sobel_Init|Selector2~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_threshold[4] , Peri_Camera_Sobel_Init|sobel_threshold[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~27 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~27, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~28 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~28, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~29 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~29, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~30 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~30, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~59 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~59, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~31 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~31, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~32 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~32, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[9] , Peri_Camera_Sobel_Init|Gxy_square[9], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[8] , Peri_Camera_Sobel_Init|Gxy_square[8], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~1 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~2 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~4 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~6 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~8 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~10 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~12 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~14 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~17 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~17, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[6]|auto_generated|op_1~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~33 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~33, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~34 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~34, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~35 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~35, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~36 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~36, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~37 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~37, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~60 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~60, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~38 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~38, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~39 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~39, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[7] , Peri_Camera_Sobel_Init|Gxy_square[7], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[6] , Peri_Camera_Sobel_Init|Gxy_square[6], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~1 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~2 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~4 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~6 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~8 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~10 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~12 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~14 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~16 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~19 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~19, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[7]|auto_generated|op_1~20, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Selector3~0 , Peri_Camera_Sobel_Init|Selector3~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_threshold[3] , Peri_Camera_Sobel_Init|sobel_threshold[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~40 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~40, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~41 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~41, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~42 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~42, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~43 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~43, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~44 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~44, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~45 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~45, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~61 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~61, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~46 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~46, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~47 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~47, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[5] , Peri_Camera_Sobel_Init|Gxy_square[5], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[4] , Peri_Camera_Sobel_Init|Gxy_square[4], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~1 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~2 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~2, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~4 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~4, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~6 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~6, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~8 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~8, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~10 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~12 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~12, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~14 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~14, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~16 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~16, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~18 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~18, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~21 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~21, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[8]|auto_generated|op_1~22, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_threshold[2] , Peri_Camera_Sobel_Init|sobel_threshold[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~48 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~48, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~49 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~49, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~50 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~50, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~51 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~51, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~52 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~52, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~53 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~53, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~54 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~54, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~62 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~62, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~55 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~55, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~56 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|_~56, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[3] , Peri_Camera_Sobel_Init|Gxy_square[3], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Gxy_square[2] , Peri_Camera_Sobel_Init|Gxy_square[2], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~1 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~3 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~5 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~7 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~9 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~9, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~11 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~11, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~13 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~13, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~15 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~15, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~17 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~17, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~19 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~19, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~21 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~21, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~23 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~23, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~24 , Peri_Camera_Sobel_Init|SQRT_Init|ALTSQRT_component|subtractors[9]|auto_generated|op_1~24, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|Selector5~0 , Peri_Camera_Sobel_Init|Selector5~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_threshold[1] , Peri_Camera_Sobel_Init|sobel_threshold[1], OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan2~1 , Peri_Camera_Sobel_Init|LessThan2~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan2~3 , Peri_Camera_Sobel_Init|LessThan2~3, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan2~5 , Peri_Camera_Sobel_Init|LessThan2~5, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan2~7 , Peri_Camera_Sobel_Init|LessThan2~7, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan2~9 , Peri_Camera_Sobel_Init|LessThan2~9, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|LessThan2~10 , Peri_Camera_Sobel_Init|LessThan2~10, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|always9~0 , Peri_Camera_Sobel_Init|always9~0, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|always9~1 , Peri_Camera_Sobel_Init|always9~1, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_data , Peri_Camera_Sobel_Init|sobel_data, OV5640_SDRAM, 1
instance = comp, \Peri_Camera_Sobel_Init|sobel_data~_wirecell , Peri_Camera_Sobel_Init|sobel_data~_wirecell, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8] , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|ram_address_a[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , Sdram_Control_4Port|write_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[0]~0 , Sdram_Control_4Port|mDATAIN[0]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|do_initial , Sdram_Control_4Port|command1|do_initial, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|oe4~0 , Sdram_Control_4Port|command1|oe4~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|oe4~1 , Sdram_Control_4Port|command1|oe4~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|oe4 , Sdram_Control_4Port|command1|oe4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|OE~feeder , Sdram_Control_4Port|command1|OE~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|OE , Sdram_Control_4Port|command1|OE, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[1]~1 , Sdram_Control_4Port|mDATAIN[1]~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[2]~2 , Sdram_Control_4Port|mDATAIN[2]~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[3]~3 , Sdram_Control_4Port|mDATAIN[3]~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[4]~4 , Sdram_Control_4Port|mDATAIN[4]~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[5]~5 , Sdram_Control_4Port|mDATAIN[5]~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[6]~6 , Sdram_Control_4Port|mDATAIN[6]~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[7]~7 , Sdram_Control_4Port|mDATAIN[7]~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[8]~8 , Sdram_Control_4Port|mDATAIN[8]~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[9]~9 , Sdram_Control_4Port|mDATAIN[9]~9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[10]~10 , Sdram_Control_4Port|mDATAIN[10]~10, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[11]~11 , Sdram_Control_4Port|mDATAIN[11]~11, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[12]~12 , Sdram_Control_4Port|mDATAIN[12]~12, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[13]~13 , Sdram_Control_4Port|mDATAIN[13]~13, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[14]~14 , Sdram_Control_4Port|mDATAIN[14]~14, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAIN[15]~15 , Sdram_Control_4Port|mDATAIN[15]~15, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~5 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector7~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector7~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~4 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~7 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~3 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|Selector0~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~9 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|sclk, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~1, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~2 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~2, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~3, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~4 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~4, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~9 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~9, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~10 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~10, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~8 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~8, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~11 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~11, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~5, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~6, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~7 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~7, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~12 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk2~12, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk~0 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk~0, OV5640_SDRAM, 1
instance = comp, \u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk~1 , u_I2C_OV5640_Init_RGB565|u_I2C_Controller|i2c_sclk~1, OV5640_SDRAM, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl , pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl, OV5640_SDRAM, 1
instance = comp, \pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|CKE~feeder , Sdram_Control_4Port|command1|CKE~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|CKE , Sdram_Control_4Port|command1|CKE, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|CKE~feeder , Sdram_Control_4Port|CKE~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|CKE , Sdram_Control_4Port|CKE, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[3]~21 , Sdram_Control_4Port|rWR2_ADDR[3]~21, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan2~3 , Sdram_Control_4Port|LessThan2~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan2~4 , Sdram_Control_4Port|LessThan2~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan2~1 , Sdram_Control_4Port|LessThan2~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan2~2 , Sdram_Control_4Port|LessThan2~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan2~5 , Sdram_Control_4Port|LessThan2~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan2~6 , Sdram_Control_4Port|LessThan2~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan2~0 , Sdram_Control_4Port|LessThan2~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan2~7 , Sdram_Control_4Port|LessThan2~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|always2~0 , Sdram_Control_4Port|always2~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[3] , Sdram_Control_4Port|rWR2_ADDR[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[4]~23 , Sdram_Control_4Port|rWR2_ADDR[4]~23, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[4] , Sdram_Control_4Port|rWR2_ADDR[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[5]~25 , Sdram_Control_4Port|rWR2_ADDR[5]~25, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[5] , Sdram_Control_4Port|rWR2_ADDR[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[6]~27 , Sdram_Control_4Port|rWR2_ADDR[6]~27, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[6] , Sdram_Control_4Port|rWR2_ADDR[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[7]~29 , Sdram_Control_4Port|rWR2_ADDR[7]~29, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[7] , Sdram_Control_4Port|rWR2_ADDR[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[8]~31 , Sdram_Control_4Port|rWR2_ADDR[8]~31, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[8] , Sdram_Control_4Port|rWR2_ADDR[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[9]~33 , Sdram_Control_4Port|rWR2_ADDR[9]~33, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[9] , Sdram_Control_4Port|rWR2_ADDR[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[10]~35 , Sdram_Control_4Port|rWR2_ADDR[10]~35, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[10] , Sdram_Control_4Port|rWR2_ADDR[10], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[11]~37 , Sdram_Control_4Port|rWR2_ADDR[11]~37, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[11] , Sdram_Control_4Port|rWR2_ADDR[11], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[12]~39 , Sdram_Control_4Port|rWR2_ADDR[12]~39, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[12] , Sdram_Control_4Port|rWR2_ADDR[12], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[13]~41 , Sdram_Control_4Port|rWR2_ADDR[13]~41, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[13] , Sdram_Control_4Port|rWR2_ADDR[13], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[14]~43 , Sdram_Control_4Port|rWR2_ADDR[14]~43, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[14] , Sdram_Control_4Port|rWR2_ADDR[14], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[15]~45 , Sdram_Control_4Port|rWR2_ADDR[15]~45, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[15] , Sdram_Control_4Port|rWR2_ADDR[15], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[16]~47 , Sdram_Control_4Port|rWR2_ADDR[16]~47, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[16] , Sdram_Control_4Port|rWR2_ADDR[16], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[17]~49 , Sdram_Control_4Port|rWR2_ADDR[17]~49, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[17] , Sdram_Control_4Port|rWR2_ADDR[17], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[18]~51 , Sdram_Control_4Port|rWR2_ADDR[18]~51, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[18] , Sdram_Control_4Port|rWR2_ADDR[18], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[19]~53 , Sdram_Control_4Port|rWR2_ADDR[19]~53, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[19] , Sdram_Control_4Port|rWR2_ADDR[19], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[20]~55 , Sdram_Control_4Port|rWR2_ADDR[20]~55, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[20] , Sdram_Control_4Port|rWR2_ADDR[20], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[21]~57 , Sdram_Control_4Port|rWR2_ADDR[21]~57, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[21] , Sdram_Control_4Port|rWR2_ADDR[21], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[22]~59 , Sdram_Control_4Port|rWR2_ADDR[22]~59, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[22] , Sdram_Control_4Port|rWR2_ADDR[22], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[23]~61 , Sdram_Control_4Port|rWR2_ADDR[23]~61, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR2_ADDR[23] , Sdram_Control_4Port|rWR2_ADDR[23], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[8]~16 , Sdram_Control_4Port|rWR1_ADDR[8]~16, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan1~0 , Sdram_Control_4Port|LessThan1~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan1~1 , Sdram_Control_4Port|LessThan1~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan1~2 , Sdram_Control_4Port|LessThan1~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[12]~48 , Sdram_Control_4Port|rWR1_ADDR[12]~48, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[12]~49 , Sdram_Control_4Port|rWR1_ADDR[12]~49, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[12]~50 , Sdram_Control_4Port|rWR1_ADDR[12]~50, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[12]~51 , Sdram_Control_4Port|rWR1_ADDR[12]~51, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[8] , Sdram_Control_4Port|rWR1_ADDR[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[9]~18 , Sdram_Control_4Port|rWR1_ADDR[9]~18, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[9] , Sdram_Control_4Port|rWR1_ADDR[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[10]~20 , Sdram_Control_4Port|rWR1_ADDR[10]~20, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[10] , Sdram_Control_4Port|rWR1_ADDR[10], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[11]~22 , Sdram_Control_4Port|rWR1_ADDR[11]~22, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[11] , Sdram_Control_4Port|rWR1_ADDR[11], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[12]~24 , Sdram_Control_4Port|rWR1_ADDR[12]~24, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[12] , Sdram_Control_4Port|rWR1_ADDR[12], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[13]~26 , Sdram_Control_4Port|rWR1_ADDR[13]~26, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[13] , Sdram_Control_4Port|rWR1_ADDR[13], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[14]~28 , Sdram_Control_4Port|rWR1_ADDR[14]~28, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[14] , Sdram_Control_4Port|rWR1_ADDR[14], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[15]~30 , Sdram_Control_4Port|rWR1_ADDR[15]~30, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[15] , Sdram_Control_4Port|rWR1_ADDR[15], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[16]~32 , Sdram_Control_4Port|rWR1_ADDR[16]~32, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[16] , Sdram_Control_4Port|rWR1_ADDR[16], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[17]~34 , Sdram_Control_4Port|rWR1_ADDR[17]~34, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[17] , Sdram_Control_4Port|rWR1_ADDR[17], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[18]~36 , Sdram_Control_4Port|rWR1_ADDR[18]~36, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[18] , Sdram_Control_4Port|rWR1_ADDR[18], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[19]~38 , Sdram_Control_4Port|rWR1_ADDR[19]~38, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[19] , Sdram_Control_4Port|rWR1_ADDR[19], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[20]~40 , Sdram_Control_4Port|rWR1_ADDR[20]~40, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[20] , Sdram_Control_4Port|rWR1_ADDR[20], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[21]~42 , Sdram_Control_4Port|rWR1_ADDR[21]~42, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[21] , Sdram_Control_4Port|rWR1_ADDR[21], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[22]~44 , Sdram_Control_4Port|rWR1_ADDR[22]~44, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[22] , Sdram_Control_4Port|rWR1_ADDR[22], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[23]~46 , Sdram_Control_4Port|rWR1_ADDR[23]~46, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rWR1_ADDR[23] , Sdram_Control_4Port|rWR1_ADDR[23], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[23]~0 , Sdram_Control_4Port|mADDR[23]~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[8]~16 , Sdram_Control_4Port|rRD1_ADDR[8]~16, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan3~1 , Sdram_Control_4Port|LessThan3~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan3~0 , Sdram_Control_4Port|LessThan3~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan3~2 , Sdram_Control_4Port|LessThan3~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[11]~48 , Sdram_Control_4Port|rRD1_ADDR[11]~48, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[11]~49 , Sdram_Control_4Port|rRD1_ADDR[11]~49, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[11]~50 , Sdram_Control_4Port|rRD1_ADDR[11]~50, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[11]~51 , Sdram_Control_4Port|rRD1_ADDR[11]~51, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[8] , Sdram_Control_4Port|rRD1_ADDR[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[9]~18 , Sdram_Control_4Port|rRD1_ADDR[9]~18, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[9] , Sdram_Control_4Port|rRD1_ADDR[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[10]~20 , Sdram_Control_4Port|rRD1_ADDR[10]~20, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[10] , Sdram_Control_4Port|rRD1_ADDR[10], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[11]~22 , Sdram_Control_4Port|rRD1_ADDR[11]~22, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[11] , Sdram_Control_4Port|rRD1_ADDR[11], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[12]~24 , Sdram_Control_4Port|rRD1_ADDR[12]~24, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[12] , Sdram_Control_4Port|rRD1_ADDR[12], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[13]~26 , Sdram_Control_4Port|rRD1_ADDR[13]~26, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[13] , Sdram_Control_4Port|rRD1_ADDR[13], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[14]~28 , Sdram_Control_4Port|rRD1_ADDR[14]~28, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[14] , Sdram_Control_4Port|rRD1_ADDR[14], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[15]~30 , Sdram_Control_4Port|rRD1_ADDR[15]~30, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[15] , Sdram_Control_4Port|rRD1_ADDR[15], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[16]~32 , Sdram_Control_4Port|rRD1_ADDR[16]~32, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[16] , Sdram_Control_4Port|rRD1_ADDR[16], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[17]~34 , Sdram_Control_4Port|rRD1_ADDR[17]~34, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[17] , Sdram_Control_4Port|rRD1_ADDR[17], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[18]~36 , Sdram_Control_4Port|rRD1_ADDR[18]~36, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[18] , Sdram_Control_4Port|rRD1_ADDR[18], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[19]~38 , Sdram_Control_4Port|rRD1_ADDR[19]~38, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[19] , Sdram_Control_4Port|rRD1_ADDR[19], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[20]~40 , Sdram_Control_4Port|rRD1_ADDR[20]~40, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[20] , Sdram_Control_4Port|rRD1_ADDR[20], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[21]~42 , Sdram_Control_4Port|rRD1_ADDR[21]~42, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[21] , Sdram_Control_4Port|rRD1_ADDR[21], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[22]~44 , Sdram_Control_4Port|rRD1_ADDR[22]~44, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[22] , Sdram_Control_4Port|rRD1_ADDR[22], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[23]~46 , Sdram_Control_4Port|rRD1_ADDR[23]~46, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|rRD1_ADDR[23] , Sdram_Control_4Port|rRD1_ADDR[23], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[23] , Sdram_Control_4Port|mADDR[23], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[23] , Sdram_Control_4Port|control1|SADDR[23], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rw_flag~0 , Sdram_Control_4Port|command1|rw_flag~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|CS_N~0 , Sdram_Control_4Port|command1|CS_N~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|CS_N[0]~feeder , Sdram_Control_4Port|command1|CS_N[0]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|CS_N[0] , Sdram_Control_4Port|command1|CS_N[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|CS_N[0]~feeder , Sdram_Control_4Port|CS_N[0]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|CS_N[0] , Sdram_Control_4Port|CS_N[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|always4~0 , Sdram_Control_4Port|command1|always4~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rw_shift[1]~feeder , Sdram_Control_4Port|command1|rw_shift[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rw_shift[1] , Sdram_Control_4Port|command1|rw_shift[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rw_shift~0 , Sdram_Control_4Port|command1|rw_shift~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rw_shift[0] , Sdram_Control_4Port|command1|rw_shift[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|do_rw~0 , Sdram_Control_4Port|command1|do_rw~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|do_rw , Sdram_Control_4Port|command1|do_rw, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|WE_N~0 , Sdram_Control_4Port|command1|WE_N~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rw_flag~2 , Sdram_Control_4Port|command1|rw_flag~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|rw_flag , Sdram_Control_4Port|command1|rw_flag, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|WE_N~1 , Sdram_Control_4Port|command1|WE_N~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|WE_N~feeder , Sdram_Control_4Port|command1|WE_N~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|WE_N , Sdram_Control_4Port|command1|WE_N, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|WE_N~0 , Sdram_Control_4Port|WE_N~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|WE_N , Sdram_Control_4Port|WE_N, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|CAS_N~0 , Sdram_Control_4Port|command1|CAS_N~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|CAS_N~feeder , Sdram_Control_4Port|command1|CAS_N~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|CAS_N , Sdram_Control_4Port|command1|CAS_N, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|CAS_N~0 , Sdram_Control_4Port|CAS_N~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|CAS_N , Sdram_Control_4Port|CAS_N, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|RAS_N~0 , Sdram_Control_4Port|command1|RAS_N~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|RAS_N~1 , Sdram_Control_4Port|command1|RAS_N~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|RAS_N~feeder , Sdram_Control_4Port|command1|RAS_N~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|RAS_N , Sdram_Control_4Port|command1|RAS_N, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|RAS_N~0 , Sdram_Control_4Port|RAS_N~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|RAS_N , Sdram_Control_4Port|RAS_N, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|LessThan0~0 , Sdram_Control_4Port|LessThan0~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|DQM~0 , Sdram_Control_4Port|DQM~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|DQM[0]~feeder , Sdram_Control_4Port|DQM[0]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|DQM[0] , Sdram_Control_4Port|DQM[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|DQM[1] , Sdram_Control_4Port|DQM[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[21]~1 , Sdram_Control_4Port|mADDR[21]~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[21] , Sdram_Control_4Port|mADDR[21], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[21]~feeder , Sdram_Control_4Port|control1|SADDR[21]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[21] , Sdram_Control_4Port|control1|SADDR[21], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|BA~0 , Sdram_Control_4Port|command1|BA~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|BA[0] , Sdram_Control_4Port|command1|BA[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|BA[0]~feeder , Sdram_Control_4Port|BA[0]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|BA[0] , Sdram_Control_4Port|BA[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[22]~2 , Sdram_Control_4Port|mADDR[22]~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[22] , Sdram_Control_4Port|mADDR[22], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[22]~feeder , Sdram_Control_4Port|control1|SADDR[22]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[22] , Sdram_Control_4Port|control1|SADDR[22], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|BA~1 , Sdram_Control_4Port|command1|BA~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|BA[1] , Sdram_Control_4Port|command1|BA[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|BA[1]~feeder , Sdram_Control_4Port|BA[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|BA[1] , Sdram_Control_4Port|BA[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[9]~3 , Sdram_Control_4Port|mADDR[9]~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[9] , Sdram_Control_4Port|mADDR[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[9]~feeder , Sdram_Control_4Port|control1|SADDR[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[9] , Sdram_Control_4Port|control1|SADDR[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~12 , Sdram_Control_4Port|command1|SA~12, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[0] , Sdram_Control_4Port|command1|SA[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA~0 , Sdram_Control_4Port|SA~0, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA[0] , Sdram_Control_4Port|SA[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[10]~4 , Sdram_Control_4Port|mADDR[10]~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[10] , Sdram_Control_4Port|mADDR[10], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[10]~feeder , Sdram_Control_4Port|control1|SADDR[10]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[10] , Sdram_Control_4Port|control1|SADDR[10], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~13 , Sdram_Control_4Port|command1|SA~13, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[1] , Sdram_Control_4Port|command1|SA[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA~1 , Sdram_Control_4Port|SA~1, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA[1] , Sdram_Control_4Port|SA[1], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[11]~5 , Sdram_Control_4Port|mADDR[11]~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[11] , Sdram_Control_4Port|mADDR[11], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[11]~feeder , Sdram_Control_4Port|control1|SADDR[11]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[11] , Sdram_Control_4Port|control1|SADDR[11], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~14 , Sdram_Control_4Port|command1|SA~14, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[2] , Sdram_Control_4Port|command1|SA[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA~2 , Sdram_Control_4Port|SA~2, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA[2] , Sdram_Control_4Port|SA[2], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR~16 , Sdram_Control_4Port|mADDR~16, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[3] , Sdram_Control_4Port|mADDR[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[3] , Sdram_Control_4Port|control1|SADDR[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[12]~6 , Sdram_Control_4Port|mADDR[12]~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[12] , Sdram_Control_4Port|mADDR[12], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[12]~feeder , Sdram_Control_4Port|control1|SADDR[12]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[12] , Sdram_Control_4Port|control1|SADDR[12], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[11]~15 , Sdram_Control_4Port|command1|SA[11]~15, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~16 , Sdram_Control_4Port|command1|SA~16, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[3] , Sdram_Control_4Port|command1|SA[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA~3 , Sdram_Control_4Port|SA~3, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA[3] , Sdram_Control_4Port|SA[3], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[13]~7 , Sdram_Control_4Port|mADDR[13]~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[13] , Sdram_Control_4Port|mADDR[13], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[13]~feeder , Sdram_Control_4Port|control1|SADDR[13]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[13] , Sdram_Control_4Port|control1|SADDR[13], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR~17 , Sdram_Control_4Port|mADDR~17, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[4] , Sdram_Control_4Port|mADDR[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[4] , Sdram_Control_4Port|control1|SADDR[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~17 , Sdram_Control_4Port|command1|SA~17, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~23 , Sdram_Control_4Port|command1|SA~23, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[4] , Sdram_Control_4Port|command1|SA[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA~4 , Sdram_Control_4Port|SA~4, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA[4] , Sdram_Control_4Port|SA[4], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[14]~8 , Sdram_Control_4Port|mADDR[14]~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[14] , Sdram_Control_4Port|mADDR[14], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[14]~feeder , Sdram_Control_4Port|control1|SADDR[14]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[14] , Sdram_Control_4Port|control1|SADDR[14], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR~18 , Sdram_Control_4Port|mADDR~18, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[5]~feeder , Sdram_Control_4Port|mADDR[5]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[5] , Sdram_Control_4Port|mADDR[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[5] , Sdram_Control_4Port|control1|SADDR[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~18 , Sdram_Control_4Port|command1|SA~18, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~24 , Sdram_Control_4Port|command1|SA~24, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[5] , Sdram_Control_4Port|command1|SA[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA~5 , Sdram_Control_4Port|SA~5, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA[5] , Sdram_Control_4Port|SA[5], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[15]~9 , Sdram_Control_4Port|mADDR[15]~9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[15] , Sdram_Control_4Port|mADDR[15], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[15] , Sdram_Control_4Port|control1|SADDR[15], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR~19 , Sdram_Control_4Port|mADDR~19, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[6] , Sdram_Control_4Port|mADDR[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[6]~feeder , Sdram_Control_4Port|control1|SADDR[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[6] , Sdram_Control_4Port|control1|SADDR[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~19 , Sdram_Control_4Port|command1|SA~19, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[6] , Sdram_Control_4Port|command1|SA[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA~6 , Sdram_Control_4Port|SA~6, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA[6] , Sdram_Control_4Port|SA[6], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[16]~10 , Sdram_Control_4Port|mADDR[16]~10, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[16] , Sdram_Control_4Port|mADDR[16], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[16]~feeder , Sdram_Control_4Port|control1|SADDR[16]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[16] , Sdram_Control_4Port|control1|SADDR[16], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR~20 , Sdram_Control_4Port|mADDR~20, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[7] , Sdram_Control_4Port|mADDR[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[7]~feeder , Sdram_Control_4Port|control1|SADDR[7]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[7] , Sdram_Control_4Port|control1|SADDR[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~20 , Sdram_Control_4Port|command1|SA~20, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[7] , Sdram_Control_4Port|command1|SA[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA~7 , Sdram_Control_4Port|SA~7, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA[7] , Sdram_Control_4Port|SA[7], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[17]~12 , Sdram_Control_4Port|mADDR[17]~12, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[17] , Sdram_Control_4Port|mADDR[17], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[17]~feeder , Sdram_Control_4Port|control1|SADDR[17]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[17] , Sdram_Control_4Port|control1|SADDR[17], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[8]~11 , Sdram_Control_4Port|mADDR[8]~11, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[8] , Sdram_Control_4Port|mADDR[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[8]~feeder , Sdram_Control_4Port|control1|SADDR[8]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[8] , Sdram_Control_4Port|control1|SADDR[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~21 , Sdram_Control_4Port|command1|SA~21, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[8] , Sdram_Control_4Port|command1|SA[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA~8 , Sdram_Control_4Port|SA~8, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA[8] , Sdram_Control_4Port|SA[8], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[18]~13 , Sdram_Control_4Port|mADDR[18]~13, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[18] , Sdram_Control_4Port|mADDR[18], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[18]~feeder , Sdram_Control_4Port|control1|SADDR[18]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[18] , Sdram_Control_4Port|control1|SADDR[18], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~25 , Sdram_Control_4Port|command1|SA~25, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[9] , Sdram_Control_4Port|command1|SA[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA~9 , Sdram_Control_4Port|SA~9, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA[9] , Sdram_Control_4Port|SA[9], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[19]~14 , Sdram_Control_4Port|mADDR[19]~14, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[19] , Sdram_Control_4Port|mADDR[19], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[19]~feeder , Sdram_Control_4Port|control1|SADDR[19]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[19] , Sdram_Control_4Port|control1|SADDR[19], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~22 , Sdram_Control_4Port|command1|SA~22, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[10] , Sdram_Control_4Port|command1|SA[10], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA~10 , Sdram_Control_4Port|SA~10, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA[10] , Sdram_Control_4Port|SA[10], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[20]~15 , Sdram_Control_4Port|mADDR[20]~15, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mADDR[20] , Sdram_Control_4Port|mADDR[20], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[20]~feeder , Sdram_Control_4Port|control1|SADDR[20]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|control1|SADDR[20] , Sdram_Control_4Port|control1|SADDR[20], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA~26 , Sdram_Control_4Port|command1|SA~26, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|command1|SA[11] , Sdram_Control_4Port|command1|SA[11], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA~11 , Sdram_Control_4Port|SA~11, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|SA[11] , Sdram_Control_4Port|SA[11], OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|LessThan4~0 , TFT_CTRL_800_480_16bit|LessThan4~0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|LessThan5~0 , TFT_CTRL_800_480_16bit|LessThan5~0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|LessThan5~1 , TFT_CTRL_800_480_16bit|LessThan5~1, OV5640_SDRAM, 1
instance = comp, \sdram_dq[0]~input , sdram_dq[0]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[0]~feeder , Sdram_Control_4Port|mDATAOUT[0]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[0] , Sdram_Control_4Port|mDATAOUT[0], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, OV5640_SDRAM, 1
instance = comp, \sdram_dq[1]~input , sdram_dq[1]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[1]~feeder , Sdram_Control_4Port|mDATAOUT[1]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[1] , Sdram_Control_4Port|mDATAOUT[1], OV5640_SDRAM, 1
instance = comp, \sdram_dq[2]~input , sdram_dq[2]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[2]~feeder , Sdram_Control_4Port|mDATAOUT[2]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[2] , Sdram_Control_4Port|mDATAOUT[2], OV5640_SDRAM, 1
instance = comp, \sdram_dq[3]~input , sdram_dq[3]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[3]~feeder , Sdram_Control_4Port|mDATAOUT[3]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[3] , Sdram_Control_4Port|mDATAOUT[3], OV5640_SDRAM, 1
instance = comp, \sdram_dq[4]~input , sdram_dq[4]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[4] , Sdram_Control_4Port|mDATAOUT[4], OV5640_SDRAM, 1
instance = comp, \sdram_dq[5]~input , sdram_dq[5]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[5]~feeder , Sdram_Control_4Port|mDATAOUT[5]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[5] , Sdram_Control_4Port|mDATAOUT[5], OV5640_SDRAM, 1
instance = comp, \sdram_dq[6]~input , sdram_dq[6]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[6]~feeder , Sdram_Control_4Port|mDATAOUT[6]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[6] , Sdram_Control_4Port|mDATAOUT[6], OV5640_SDRAM, 1
instance = comp, \sdram_dq[7]~input , sdram_dq[7]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[7]~feeder , Sdram_Control_4Port|mDATAOUT[7]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[7] , Sdram_Control_4Port|mDATAOUT[7], OV5640_SDRAM, 1
instance = comp, \sdram_dq[8]~input , sdram_dq[8]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[8] , Sdram_Control_4Port|mDATAOUT[8], OV5640_SDRAM, 1
instance = comp, \sdram_dq[9]~input , sdram_dq[9]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[9]~feeder , Sdram_Control_4Port|mDATAOUT[9]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[9] , Sdram_Control_4Port|mDATAOUT[9], OV5640_SDRAM, 1
instance = comp, \sdram_dq[10]~input , sdram_dq[10]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[10]~feeder , Sdram_Control_4Port|mDATAOUT[10]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[10] , Sdram_Control_4Port|mDATAOUT[10], OV5640_SDRAM, 1
instance = comp, \sdram_dq[11]~input , sdram_dq[11]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[11]~feeder , Sdram_Control_4Port|mDATAOUT[11]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[11] , Sdram_Control_4Port|mDATAOUT[11], OV5640_SDRAM, 1
instance = comp, \sdram_dq[12]~input , sdram_dq[12]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[12]~feeder , Sdram_Control_4Port|mDATAOUT[12]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[12] , Sdram_Control_4Port|mDATAOUT[12], OV5640_SDRAM, 1
instance = comp, \sdram_dq[13]~input , sdram_dq[13]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[13]~feeder , Sdram_Control_4Port|mDATAOUT[13]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[13] , Sdram_Control_4Port|mDATAOUT[13], OV5640_SDRAM, 1
instance = comp, \sdram_dq[14]~input , sdram_dq[14]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[14]~feeder , Sdram_Control_4Port|mDATAOUT[14]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[14] , Sdram_Control_4Port|mDATAOUT[14], OV5640_SDRAM, 1
instance = comp, \sdram_dq[15]~input , sdram_dq[15]~input, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[15]~feeder , Sdram_Control_4Port|mDATAOUT[15]~feeder, OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|mDATAOUT[15] , Sdram_Control_4Port|mDATAOUT[15], OV5640_SDRAM, 1
instance = comp, \Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , Sdram_Control_4Port|read_fifo1|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[0]~0 , TFT_CTRL_800_480_16bit|TFT_RGB[0]~0, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[1]~1 , TFT_CTRL_800_480_16bit|TFT_RGB[1]~1, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[2]~2 , TFT_CTRL_800_480_16bit|TFT_RGB[2]~2, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[3]~3 , TFT_CTRL_800_480_16bit|TFT_RGB[3]~3, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[4]~4 , TFT_CTRL_800_480_16bit|TFT_RGB[4]~4, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[5]~5 , TFT_CTRL_800_480_16bit|TFT_RGB[5]~5, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[6]~6 , TFT_CTRL_800_480_16bit|TFT_RGB[6]~6, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[7]~7 , TFT_CTRL_800_480_16bit|TFT_RGB[7]~7, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[8]~8 , TFT_CTRL_800_480_16bit|TFT_RGB[8]~8, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[9]~9 , TFT_CTRL_800_480_16bit|TFT_RGB[9]~9, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[10]~10 , TFT_CTRL_800_480_16bit|TFT_RGB[10]~10, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[11]~11 , TFT_CTRL_800_480_16bit|TFT_RGB[11]~11, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[12]~12 , TFT_CTRL_800_480_16bit|TFT_RGB[12]~12, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[13]~13 , TFT_CTRL_800_480_16bit|TFT_RGB[13]~13, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[14]~14 , TFT_CTRL_800_480_16bit|TFT_RGB[14]~14, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_RGB[15]~15 , TFT_CTRL_800_480_16bit|TFT_RGB[15]~15, OV5640_SDRAM, 1
instance = comp, \TFT_CTRL_800_480_16bit|TFT_DE~7 , TFT_CTRL_800_480_16bit|TFT_DE~7, OV5640_SDRAM, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, OV5640_SDRAM, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, OV5640_SDRAM, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, OV5640_SDRAM, 1
