{
    "reg": [
        {
            "bits": 16,
            "name": "modulo added to A SRC_A after each line",
            "type": 4,
            "attr": [
                "NOTE: TODO nibble addition or XOR when const?"
            ]
        }
    ],
    "config": {
        "bits": 16
    }
}