#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008d7a58 .scope module, "testBench" "testBench" 2 8;
 .timescale 0 0;
v0090f020_0 .net "charRecieved", 0 0, v008c6818_0;  1 drivers
v0090f128_0 .net "clock", 0 0, v008c6ad8_0;  1 drivers
v0090f230_0 .net "data", 0 0, v008c6b30_0;  1 drivers
v0090f078_0 .net "parallelOut", 7 0, L_008dbd08;  1 drivers
S_008d7b28 .scope module, "aTester" "Tester" 2 14, 2 24 0, S_008d7a58;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "parallelOut"
    .port_info 1 /INPUT 1 "charRecieved"
    .port_info 2 /OUTPUT 1 "data"
    .port_info 3 /OUTPUT 1 "clock"
P_008cd100 .param/l "stimDelay" 0 2 29, +C4<00000000000000000000000000000001>;
v008c6c38_0 .net "charRecieved", 0 0, v008c6818_0;  alias, 1 drivers
v008c6ad8_0 .var "clock", 0 0;
v008c6b30_0 .var "data", 0 0;
v008c6608_0 .var/i "i", 31 0;
v008c6660_0 .var/i "j", 31 0;
v008c6710_0 .net "parallelOut", 7 0, L_008dbd08;  alias, 1 drivers
L_0090fc80 .functor BUFT 1, C4<11110000>, C4<0>, C4<0>, C4<0>;
v008c6768_0 .net "testChar", 0 7, L_0090fc80;  1 drivers
S_008d3fe8 .scope module, "si" "SerialInput" 2 13, 3 1 0, S_008d7a58;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "parallelOut"
    .port_info 1 /OUTPUT 1 "charRecieved"
    .port_info 2 /INPUT 1 "data"
    .port_info 3 /INPUT 1 "clock"
L_008dc2f0 .functor AND 1, v008c6818_0, L_0090f180, C4<1>, C4<1>;
L_008dbf90 .functor NOT 1, v0090ee68_0, C4<0>, C4<0>, C4<0>;
L_008dc0b0 .functor OR 1, L_008dbf90, v008c6818_0, C4<0>, C4<0>;
L_008dbb10 .functor NOT 1, v0090ee68_0, C4<0>, C4<0>, C4<0>;
L_008dbf48 .functor NOT 1, v008c6818_0, C4<0>, C4<0>, C4<0>;
L_0090fc58 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0090e6d8_0 .net/2u *"_s0", 3 0, L_0090fc58;  1 drivers
v0090ed60_0 .net *"_s2", 0 0, L_0090f180;  1 drivers
v0090e9f0_0 .net *"_s6", 0 0, L_008dbf90;  1 drivers
v0090eaa0_0 .net "bicClock", 0 0, v0090e838_0;  1 drivers
v0090ef18_0 .net "charRecieved", 0 0, v008c6818_0;  alias, 1 drivers
v0090eba8_0 .net "clock", 0 0, v008c6ad8_0;  alias, 1 drivers
v0090e5d0_0 .net "counter4", 3 0, v0090e998_0;  1 drivers
v0090ecb0_0 .net "data", 0 0, v008c6b30_0;  alias, 1 drivers
v0090e578_0 .net "identifer", 3 0, v008c6870_0;  1 drivers
v0090ed08_0 .net "parallelOut", 7 0, L_008dbd08;  alias, 1 drivers
v0090e470_0 .net "readingChar", 0 0, v0090ee68_0;  1 drivers
v0090f288_0 .net "srClock", 0 0, v0090eaf8_0;  1 drivers
L_0090f180 .cmp/eq 4, v0090e998_0, L_0090fc58;
S_008d40b8 .scope module, "bic" "BitIdentifierCount" 3 15, 4 1 0, S_008d3fe8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "done"
    .port_info 1 /OUTPUT 4 "identifer"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "bscClock"
v008c67c0_0 .net "bscClock", 0 0, v0090e838_0;  alias, 1 drivers
v008c6818_0 .var "done", 0 0;
v008c6870_0 .var "identifer", 3 0;
v008c68c8_0 .net "reset", 0 0, L_008dbb10;  1 drivers
E_008cd380 .event posedge, v008c68c8_0, v008c67c0_0;
S_008d8d40 .scope module, "bsc" "BitSampleCount" 3 13, 5 1 0, S_008d3fe8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "srClock"
    .port_info 1 /OUTPUT 1 "bicClock"
    .port_info 2 /INPUT 1 "resetBSC"
    .port_info 3 /INPUT 1 "clock"
v0090e838_0 .var "bicClock", 0 0;
v0090e520_0 .net "clock", 0 0, v008c6ad8_0;  alias, 1 drivers
v0090e730_0 .net "counterOut", 3 0, v008c6978_0;  1 drivers
v0090ec00_0 .net "resetBSC", 0 0, L_008dc0b0;  1 drivers
v0090eaf8_0 .var "srClock", 0 0;
S_008d8e10 .scope module, "counter" "Counter4" 5 8, 6 1 0, S_008d8d40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v008c6920_0 .net "clk", 0 0, v008c6ad8_0;  alias, 1 drivers
v008c6978_0 .var "q", 3 0;
v008c6a28_0 .net "rst", 0 0, L_008dc0b0;  alias, 1 drivers
E_008cd178 .event posedge, v008c6a28_0, v008c6ad8_0;
S_009f5010 .scope module, "c4" "Counter4" 3 17, 6 1 0, S_008d3fe8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v0090e4c8_0 .net "clk", 0 0, v008c6ad8_0;  alias, 1 drivers
v0090e998_0 .var "q", 3 0;
v0090e788_0 .net "rst", 0 0, L_008dbf48;  1 drivers
E_008cd3d0 .event posedge, v0090e788_0, v008c6ad8_0;
S_009f50e0 .scope module, "sbr" "shiftBufferReceive" 3 14, 7 1 0, S_008d3fe8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "dataIn"
    .port_info 1 /INPUT 1 "SRclock"
    .port_info 2 /OUTPUT 8 "dataBus"
L_008dbd08 .functor BUFZ 8, v0090e7e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0090e940_0 .net "SRclock", 0 0, v0090eaf8_0;  alias, 1 drivers
v0090eb50_0 .net "dataBus", 7 0, L_008dbd08;  alias, 1 drivers
v0090eec0_0 .net "dataIn", 0 0, v008c6b30_0;  alias, 1 drivers
v0090e7e0_0 .var "temp", 7 0;
E_008ccf48 .event posedge, v0090eaf8_0;
S_008d65f8 .scope module, "startDetect" "StartBitDetect" 3 11, 8 1 0, S_008d3fe8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "readingChar"
    .port_info 1 /INPUT 1 "data"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "clock"
L_008dbcc0 .functor NOT 1, v0090e8e8_0, C4<0>, C4<0>, C4<0>;
v0090e890_0 .net "clock", 0 0, v008c6ad8_0;  alias, 1 drivers
v0090ea48_0 .net "counter4", 3 0, v0090edb8_0;  1 drivers
v0090ee10_0 .net "data", 0 0, v008c6b30_0;  alias, 1 drivers
v0090e8e8_0 .var "detectStartBit", 0 0;
v0090ee68_0 .var "readingChar", 0 0;
v0090e680_0 .net "reset", 0 0, L_008dc2f0;  1 drivers
E_008cd2b8 .event posedge, v008c6ad8_0;
S_008d66c8 .scope module, "c4" "Counter4" 8 8, 6 1 0, S_008d65f8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v0090ec58_0 .net "clk", 0 0, v008c6ad8_0;  alias, 1 drivers
v0090edb8_0 .var "q", 3 0;
v0090e628_0 .net "rst", 0 0, L_008dbcc0;  1 drivers
E_008cd010 .event posedge, v0090e628_0, v008c6ad8_0;
    .scope S_008d66c8;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0090edb8_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_008d66c8;
T_1 ;
    %wait E_008cd010;
    %load/vec4 v0090e628_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0090edb8_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0090edb8_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0090edb8_0;
    %addi 1, 0, 4;
    %assign/vec4 v0090edb8_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0090edb8_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_008d65f8;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0090ee68_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_008d65f8;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0090e8e8_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_008d65f8;
T_4 ;
    %wait E_008cd2b8;
    %load/vec4 v0090e680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090ee68_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090e8e8_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0090ee68_0;
    %inv;
    %load/vec4 v0090ee10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0090e8e8_0, 0;
T_4.2 ;
T_4.1 ;
    %load/vec4 v0090ea48_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0090ee68_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090e8e8_0, 0;
T_4.4 ;
    %jmp T_4;
    .thread T_4;
    .scope S_008d8e10;
T_5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v008c6978_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_008d8e10;
T_6 ;
    %wait E_008cd178;
    %load/vec4 v008c6a28_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v008c6978_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v008c6978_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v008c6978_0;
    %addi 1, 0, 4;
    %assign/vec4 v008c6978_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v008c6978_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_008d8d40;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0090eaf8_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_008d8d40;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0090e838_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_008d8d40;
T_9 ;
    %wait E_008cd178;
    %load/vec4 v0090ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090e838_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090eaf8_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0090e730_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0090e838_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090eaf8_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0090e730_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090e838_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0090eaf8_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090e838_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0090eaf8_0, 0;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_009f50e0;
T_10 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0090e7e0_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_009f50e0;
T_11 ;
    %wait E_008ccf48;
    %load/vec4 v0090e7e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0090e7e0_0, 0, 8;
    %load/vec4 v0090eec0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0090e7e0_0, 4, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_008d40b8;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008c6818_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_008d40b8;
T_13 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v008c6870_0, 0, 4;
    %end;
    .thread T_13;
    .scope S_008d40b8;
T_14 ;
    %wait E_008cd380;
    %load/vec4 v008c68c8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v008c6870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008c6818_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v008c6870_0;
    %addi 1, 0, 4;
    %assign/vec4 v008c6870_0, 0;
    %load/vec4 v008c6870_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008c6818_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008c6818_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_009f5010;
T_15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0090e998_0, 0, 4;
    %end;
    .thread T_15;
    .scope S_009f5010;
T_16 ;
    %wait E_008cd3d0;
    %load/vec4 v0090e788_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0090e998_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0090e998_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0090e998_0;
    %addi 1, 0, 4;
    %assign/vec4 v0090e998_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0090e998_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_008d7b28;
T_17 ;
    %vpi_call 2 35 "$display", "\011\011 clk \011 data \011 charRecieved \011 \011 parallelOut" {0 0 0};
    %vpi_call 2 36 "$monitor", "\011\011 %b\011 %b \011 %b \011 %b \011 %b", v008c6ad8_0, v008c6b30_0, v008c6c38_0, v008c6710_0, $time {0 0 0};
    %end;
    .thread T_17;
    .scope S_008d7b28;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008c6ad8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008c6b30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v008c6608_0, 0, 32;
T_18.0 ;
    %load/vec4 v008c6608_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_18.1, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008c6ad8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008c6ad8_0, 0, 1;
    %load/vec4 v008c6608_0;
    %addi 1, 0, 32;
    %store/vec4 v008c6608_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008c6b30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v008c6608_0, 0, 32;
T_18.2 ;
    %load/vec4 v008c6608_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.3, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008c6ad8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008c6ad8_0, 0, 1;
    %load/vec4 v008c6608_0;
    %addi 1, 0, 32;
    %store/vec4 v008c6608_0, 0, 32;
    %jmp T_18.2;
T_18.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v008c6660_0, 0, 32;
T_18.4 ;
    %load/vec4 v008c6660_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_18.5, 5;
    %load/vec4 v008c6768_0;
    %pushi/vec4 7, 0, 34;
    %load/vec4 v008c6660_0;
    %pad/s 34;
    %sub;
    %part/s 1;
    %store/vec4 v008c6b30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v008c6608_0, 0, 32;
T_18.6 ;
    %load/vec4 v008c6608_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_18.7, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008c6ad8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008c6ad8_0, 0, 1;
    %load/vec4 v008c6608_0;
    %addi 1, 0, 32;
    %store/vec4 v008c6608_0, 0, 32;
    %jmp T_18.6;
T_18.7 ;
    %load/vec4 v008c6660_0;
    %addi 1, 0, 32;
    %store/vec4 v008c6660_0, 0, 32;
    %jmp T_18.4;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008c6b30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v008c6608_0, 0, 32;
T_18.8 ;
    %load/vec4 v008c6608_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_18.9, 5;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008c6ad8_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008c6ad8_0, 0, 1;
    %load/vec4 v008c6608_0;
    %addi 1, 0, 32;
    %store/vec4 v008c6608_0, 0, 32;
    %jmp T_18.8;
T_18.9 ;
    %delay 2, 0;
    %vpi_call 2 64 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_008d7a58;
T_19 ;
    %vpi_call 2 19 "$dumpfile", "vvp/serialinput.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000001, S_008d3fe8 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SerialInput_Test.v";
    "./../SerialInput.sv";
    "./../BitIdentifierCount.sv";
    "./../BitSampleCount.sv";
    "./../Counter4.sv";
    "./../ShiftBufferReceive.sv";
    "./../StartBitDetect.sv";
