[2025-09-18 03:11:34] START suite=qualcomm_srv trace=srv334_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv334_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3357691 heartbeat IPC: 2.978 cumulative IPC: 2.978 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 6168995 cumulative IPC: 3.242 (Simulation time: 00 hr 01 min 21 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 6168995 cumulative IPC: 3.242 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 20000008 cycles: 6168996 heartbeat IPC: 3.557 cumulative IPC: 5 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 12080755 heartbeat IPC: 1.692 cumulative IPC: 1.692 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 18282601 heartbeat IPC: 1.612 cumulative IPC: 1.651 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 50000014 cycles: 24069663 heartbeat IPC: 1.728 cumulative IPC: 1.676 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 60000018 cycles: 29918770 heartbeat IPC: 1.71 cumulative IPC: 1.684 (Simulation time: 00 hr 05 min 06 sec)
Heartbeat CPU 0 instructions: 70000018 cycles: 35773947 heartbeat IPC: 1.708 cumulative IPC: 1.689 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 80000022 cycles: 41515185 heartbeat IPC: 1.742 cumulative IPC: 1.697 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 90000024 cycles: 47437026 heartbeat IPC: 1.689 cumulative IPC: 1.696 (Simulation time: 00 hr 07 min 57 sec)
Heartbeat CPU 0 instructions: 100000028 cycles: 53170180 heartbeat IPC: 1.744 cumulative IPC: 1.702 (Simulation time: 00 hr 08 min 54 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv334_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000031 cycles: 58932390 heartbeat IPC: 1.735 cumulative IPC: 1.706 (Simulation time: 00 hr 09 min 48 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 58440102 cumulative IPC: 1.711 (Simulation time: 00 hr 10 min 44 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 58440102 cumulative IPC: 1.711 (Simulation time: 00 hr 10 min 44 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv334_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.711 instructions: 100000001 cycles: 58440102
CPU 0 Branch Prediction Accuracy: 96.93% MPKI: 5.619 Average ROB Occupancy at Mispredict: 85.82
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00145
BRANCH_INDIRECT: 0.00695
BRANCH_CONDITIONAL: 5.603
BRANCH_DIRECT_CALL: 0.00354
BRANCH_INDIRECT_CALL: 0.00167
BRANCH_RETURN: 0.00217


====Backend Stall Breakdown====
ROB_STALL: 807866
LQ_STALL: 0
SQ_STALL: 1200274


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 167.10632
REPLAY_LOAD: 95.212105
NON_REPLAY_LOAD: 28.96145

== Total ==
ADDR_TRANS: 224758
REPLAY_LOAD: 152625
NON_REPLAY_LOAD: 430483

== Counts ==
ADDR_TRANS: 1345
REPLAY_LOAD: 1603
NON_REPLAY_LOAD: 14864

cpu0->cpu0_STLB TOTAL        ACCESS:     953211 HIT:     909943 MISS:      43268 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     953211 HIT:     909943 MISS:      43268 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 222.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     834239 HIT:     424975 MISS:     409264 MSHR_MERGE:      77427
cpu0->cpu0_L2C LOAD         ACCESS:     479199 HIT:     303864 MISS:     175335 MSHR_MERGE:      19956
cpu0->cpu0_L2C RFO          ACCESS:      59864 HIT:       5980 MISS:      53884 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     113663 HIT:      14311 MISS:      99352 MSHR_MERGE:      57471
cpu0->cpu0_L2C WRITE        ACCESS:      84139 HIT:      83625 MISS:        514 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97374 HIT:      17195 MISS:      80179 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      99924 ISSUED:      99529 USEFUL:      20574 USELESS:       2331
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 93.06 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15038731 HIT:   14608926 MISS:     429805 MSHR_MERGE:     134234
cpu0->cpu0_L1I LOAD         ACCESS:   15038731 HIT:   14608926 MISS:     429805 MSHR_MERGE:     134234
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27942899 HIT:   27120637 MISS:     822262 MSHR_MERGE:     466970
cpu0->cpu0_L1D LOAD         ACCESS:   15207206 HIT:   14836274 MISS:     370932 MSHR_MERGE:     187304
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     592616 HIT:     554262 MISS:      38354 MSHR_MERGE:      23930
cpu0->cpu0_L1D WRITE        ACCESS:   12039117 HIT:   11723841 MISS:     315276 MSHR_MERGE:     255410
cpu0->cpu0_L1D TRANSLATION  ACCESS:     103960 HIT:       6260 MISS:      97700 MSHR_MERGE:        326
cpu0->cpu0_L1D PREFETCH REQUESTED:    3438315 ISSUED:     592616 USEFUL:       2339 USELESS:       1385
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.88 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12845909 HIT:   12738348 MISS:     107561 MSHR_MERGE:      61795
cpu0->cpu0_ITLB LOAD         ACCESS:   12845909 HIT:   12738348 MISS:     107561 MSHR_MERGE:      61795
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 13.51 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25291089 HIT:   23945128 MISS:    1345961 MSHR_MERGE:     438516
cpu0->cpu0_DTLB LOAD         ACCESS:   25291089 HIT:   23945128 MISS:    1345961 MSHR_MERGE:     438516
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 15.06 cycles
cpu0->LLC TOTAL        ACCESS:     405134 HIT:     171210 MISS:     233924 MSHR_MERGE:      11717
cpu0->LLC LOAD         ACCESS:     155379 HIT:      46018 MISS:     109361 MSHR_MERGE:       1843
cpu0->LLC RFO          ACCESS:      53884 HIT:      14987 MISS:      38897 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41881 HIT:       6590 MISS:      35291 MSHR_MERGE:       9874
cpu0->LLC WRITE        ACCESS:      73811 HIT:      73609 MISS:        202 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80179 HIT:      30006 MISS:      50173 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.53 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6305
  ROW_BUFFER_MISS:     215654
  AVG DBUS CONGESTED CYCLE: 6.181
Channel 0 WQ ROW_BUFFER_HIT:       9447
  ROW_BUFFER_MISS:      41699
  FULL:          0
Channel 0 REFRESHES ISSUED:       4870

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1042314        10760         7590        25386
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          244          410         2873         7627
  STLB miss resolved @ L2C                0          527         2443         5391        22164
  STLB miss resolved @ LLC                0          822         4359         5845        25204
  STLB miss resolved @ MEM                0         1096         7805        17264        45867

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28294         2016        53077         3111         1230
---------------------------------------------------------------
  STLB miss resolved @ L1D               29            6           83          707          352
  STLB miss resolved @ L2C               17           49           42          207           76
  STLB miss resolved @ LLC               55           33          158         2062          516
  STLB miss resolved @ MEM               33            4           85         1126          768
[2025-09-18 03:22:19] END   suite=qualcomm_srv trace=srv334_ap (rc=0)
