

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Thu Apr 29 00:07:02 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.978 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|       84|  0.840 us|  0.840 us|   85|   85|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    210|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|    1804|   1078|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    435|    -|
|Register         |        -|    -|     239|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    2043|   1723|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |mul_64ns_66ns_112_5_1_U2       |mul_64ns_66ns_112_5_1       |        0|   4|  441|  256|    0|
    |srem_64ns_33ns_16_68_seq_1_U1  |srem_64ns_33ns_16_68_seq_1  |        0|   0|  779|  469|    0|
    |urem_29ns_30ns_28_33_seq_1_U3  |urem_29ns_30ns_28_33_seq_1  |        0|   0|  370|  223|    0|
    |urem_8ns_17ns_9_12_seq_1_U4    |urem_8ns_17ns_9_12_seq_1    |        0|   0|  214|  130|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+
    |Total                          |                            |        0|   4| 1804| 1078|    0|
    +-------------------------------+----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +--------------------------------------------+-----------------------------------------+---------------------+
    |                  Instance                  |                  Module                 |      Expression     |
    +--------------------------------------------+-----------------------------------------+---------------------+
    |ama_addmuladd_16ns_16ns_16s_16ns_16_4_1_U5  |ama_addmuladd_16ns_16ns_16s_16ns_16_4_1  |  (i0 + i1) * i2 + i3|
    +--------------------------------------------+-----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_203_p2  |         +|   0|  0|  14|           9|           9|
    |add_ln19_2_fu_212_p2  |         +|   0|  0|  16|          16|          16|
    |grp_fu_180_p1         |         +|   0|  0|  24|          17|           9|
    |grp_fu_223_p1         |         +|   0|  0|  23|          16|          16|
    |ap_return             |         -|   0|  0|  16|           1|          16|
    |grp_fu_144_p1         |         -|   0|  0|  37|          30|          30|
    |icmp_ln15_fu_190_p2   |      icmp|   0|  0|  16|          28|           1|
    |xor_ln20_fu_110_p2    |       xor|   0|  0|  64|          64|          11|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 210|         181|         108|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  435|         86|    1|         86|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  435|         86|    1|         86|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln19_1_reg_302  |   9|   0|    9|          0|
    |ap_CS_fsm           |  85|   0|   85|          0|
    |empty_reg_237       |  16|   0|   16|          0|
    |icmp_ln15_reg_297   |   1|   0|    1|          0|
    |p_13_load_reg_262   |  16|   0|   16|          0|
    |result_1_reg_282    |  16|   0|   16|          0|
    |srem_ln16_reg_272   |  16|   0|   16|          0|
    |trunc_ln3_reg_252   |  16|   0|   16|          0|
    |xor_ln20_reg_242    |  64|   0|   64|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 239|   0|  239|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return      |  out|   16|  ap_ctrl_hs|           fn1|  return value|
|p              |   in|    8|     ap_none|             p|        scalar|
|p_5            |   in|   64|     ap_none|           p_5|        scalar|
|p_7            |   in|   64|     ap_none|           p_7|       pointer|
|p_9            |   in|   64|     ap_none|           p_9|        scalar|
|p_13_address0  |  out|    2|   ap_memory|          p_13|         array|
|p_13_ce0       |  out|    1|   ap_memory|          p_13|         array|
|p_13_q0        |   in|   16|   ap_memory|          p_13|         array|
+---------------+-----+-----+------------+--------------+--------------+

