// Seed: 1371185038
module module_0;
  reg id_1;
  always id_2 <= id_1;
  assign id_1 = $display(id_2) || id_2, id_1 = id_1;
  wire id_3;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    output logic id_4,
    output tri1 id_5,
    output uwire id_6,
    output wire id_7,
    id_9
);
  wire id_10 = id_9, id_11;
  initial id_4 <= -1;
  module_0 modCall_1 ();
  wire id_12, id_13, id_14;
endmodule
