/*
 *  Copyright (C) 2008-2013 Texas Instruments Incorporated - http://www.ti.com/
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/

/**
 *  \file   hw_ckgen_prm.h
 *
 *  \brief  Register-level header file for PRCM
 *
**/

#ifndef HW_CKGEN_PRM_H_
#define HW_CKGEN_PRM_H_

#ifdef __cplusplus
extern "C"
{
#endif


/****************************************************************************************************
* Register Definitions
****************************************************************************************************/
#define CM_CLKSEL_SYSCLK1                                       (0x0U)
#define CM_CLKSEL_WKUPAON                                       (0x8U)
#define CM_CLKSEL_ABE_PLL_REF                                   (0xcU)
#define CM_CLKSEL_SYS                                           (0x10U)
#define CM_CLKSEL_ABE_PLL_BYPAS                                 (0x14U)
#define CM_CLKSEL_ABE_PLL_SYS                                   (0x18U)
#define CM_CLKSEL_ABE_24M                                       (0x1cU)
#define CM_CLKSEL_ABE_SYS                                       (0x20U)
#define CM_CLKSEL_HDMI_MCASP_AUX                                (0x24U)
#define CM_CLKSEL_HDMI_TIMER                                    (0x28U)
#define CM_CLKSEL_MCASP_SYS                                     (0x2cU)
#define CM_CLKSEL_MLBP_MCASP                                    (0x30U)
#define CM_CLKSEL_MLB_MCASP                                     (0x34U)
#define CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX                    (0x38U)
#define CM_CLKSEL_SYS_CLK1_32K                                  (0x40U)
#define CM_CLKSEL_TIMER_SYS                                     (0x44U)
#define CM_CLKSEL_VIDEO1_MCASP_AUX                              (0x48U)
#define CM_CLKSEL_VIDEO1_TIMER                                  (0x4cU)
#define CM_CLKSEL_VIDEO2_MCASP_AUX                              (0x50U)
#define CM_CLKSEL_VIDEO2_TIMER                                  (0x54U)
#define CM_CLKSEL_CLKOUTMUX0                                    (0x58U)
#define CM_CLKSEL_CLKOUTMUX1                                    (0x5cU)
#define CM_CLKSEL_CLKOUTMUX2                                    (0x60U)
#define CM_CLKSEL_HDMI_PLL_SYS                                  (0x64U)
#define CM_CLKSEL_VIDEO1_PLL_SYS                                (0x68U)
#define CM_CLKSEL_VIDEO2_PLL_SYS                                (0x6cU)
#define CM_CLKSEL_ABE_CLK_DIV                                   (0x70U)
#define CM_CLKSEL_ABE_GICLK_DIV                                 (0x74U)
#define CM_CLKSEL_AESS_FCLK_DIV                                 (0x78U)
#define CM_CLKSEL_EVE_CLK                                       (0x80U)
#define CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX                         (0x84U)
#define CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX                   (0x88U)
#define CM_CLKSEL_DSP_GFCLK_CLKOUTMUX                           (0x8cU)
#define CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX                       (0x90U)
#define CM_CLKSEL_EMU_CLK_CLKOUTMUX                             (0x94U)
#define CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX                    (0x98U)
#define CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX                       (0x9cU)
#define CM_CLKSEL_GPU_GCLK_CLKOUTMUX                            (0xa0U)
#define CM_CLKSEL_HDMI_CLK_CLKOUTMUX                            (0xa4U)
#define CM_CLKSEL_IVA_GCLK_CLKOUTMUX                            (0xa8U)
#define CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX                   (0xacU)
#define CM_CLKSEL_MPU_GCLK_CLKOUTMUX                            (0xb0U)
#define CM_CLKSEL_PCIE1_CLK_CLKOUTMUX                           (0xb4U)
#define CM_CLKSEL_PCIE2_CLK_CLKOUTMUX                           (0xb8U)
#define CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX                      (0xbcU)
#define CM_CLKSEL_SATA_CLK_CLKOUTMUX                            (0xc0U)
#define CM_CLKSEL_SECURE_32K_CLK_CLKOUTMUX                      (0xc4U)
#define CM_CLKSEL_SYS_CLK1_CLKOUTMUX                            (0xc8U)
#define CM_CLKSEL_SYS_CLK2_CLKOUTMUX                            (0xccU)
#define CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX                          (0xd0U)
#define CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX                          (0xd4U)
#define CM_CLKSEL_ABE_LP_CLK                                    (0xd8U)
#define CM_CLKSEL_ADC_GFCLK                                     (0xdcU)
#define CM_CLKSEL_EVE_GFCLK_CLKOUTMUX                           (0xe0U)


/****************************************************************************************************
* Field Definition Macros
****************************************************************************************************/

#define CM_CLKSEL_SYSCLK1_CLKSEL_SHIFT                          (0U)
#define CM_CLKSEL_SYSCLK1_CLKSEL_MASK                           (0x00000001U)
#define CM_CLKSEL_SYSCLK1_CLKSEL_SYSCLK_DIV_6                    (0U)
#define CM_CLKSEL_SYSCLK1_CLKSEL_SYSCLK_DIV_10                   (1U)

#define CM_CLKSEL_WKUPAON_CLKSEL_SHIFT                          (0U)
#define CM_CLKSEL_WKUPAON_CLKSEL_MASK                           (0x00000001U)
#define CM_CLKSEL_WKUPAON_CLKSEL_SEL_SYS_CLK                     (0U)
#define CM_CLKSEL_WKUPAON_CLKSEL_SEL_ABE_X1_LP_CLK               (1U)

#define CM_CLKSEL_ABE_PLL_REF_CLKSEL_SHIFT                      (0U)
#define CM_CLKSEL_ABE_PLL_REF_CLKSEL_MASK                       (0x00000001U)
#define CM_CLKSEL_ABE_PLL_REF_CLKSEL_SEL_SYS_CLK                 (0U)
#define CM_CLKSEL_ABE_PLL_REF_CLKSEL_SEL_SYS_32K                 (1U)

#define CM_CLKSEL_SYS_SYS_CLKSEL_SHIFT                          (0U)
#define CM_CLKSEL_SYS_SYS_CLKSEL_MASK                           (0x00000007U)
#define CM_CLKSEL_SYS_SYS_CLKSEL_UNSET                           (0U)
#define CM_CLKSEL_SYS_SYS_CLKSEL_12_MHZ                          (1U)
#define CM_CLKSEL_SYS_SYS_CLKSEL_RESERVED                        (2U)
#define CM_CLKSEL_SYS_SYS_CLKSEL_16_8_MHZ                        (3U)
#define CM_CLKSEL_SYS_SYS_CLKSEL_19_2_MHZ                        (4U)
#define CM_CLKSEL_SYS_SYS_CLKSEL_26_MHZ                          (5U)
#define CM_CLKSEL_SYS_SYS_CLKSEL_RESERVED1                       (6U)
#define CM_CLKSEL_SYS_SYS_CLKSEL_38_4_MHZ                        (7U)

#define CM_CLKSEL_ABE_PLL_BYPAS_CLKSEL_SHIFT                    (0U)
#define CM_CLKSEL_ABE_PLL_BYPAS_CLKSEL_MASK                     (0x00000001U)
#define CM_CLKSEL_ABE_PLL_BYPAS_CLKSEL_SEL_SYS_CLK               (0U)
#define CM_CLKSEL_ABE_PLL_BYPAS_CLKSEL_SEL_ABE_X1_LP_CLK         (1U)

#define CM_CLKSEL_ABE_PLL_SYS_CLKSEL_SHIFT                      (0U)
#define CM_CLKSEL_ABE_PLL_SYS_CLKSEL_MASK                       (0x00000001U)
#define CM_CLKSEL_ABE_PLL_SYS_CLKSEL_SEL_SYS_CLK1                (0U)
#define CM_CLKSEL_ABE_PLL_SYS_CLKSEL_SEL_SYS_CLK2                (1U)

#define CM_CLKSEL_ABE_24M_CLKSEL_SHIFT                          (0U)
#define CM_CLKSEL_ABE_24M_CLKSEL_MASK                           (0x00000001U)
#define CM_CLKSEL_ABE_24M_CLKSEL_SYSCLK_DIV_8                    (0U)
#define CM_CLKSEL_ABE_24M_CLKSEL_SYSCLK_DIV_16                   (1U)

#define CM_CLKSEL_ABE_SYS_CLKSEL_SHIFT                          (0U)
#define CM_CLKSEL_ABE_SYS_CLKSEL_MASK                           (0x00000001U)
#define CM_CLKSEL_ABE_SYS_CLKSEL_SYSCLK_DIV_1                    (0U)
#define CM_CLKSEL_ABE_SYS_CLKSEL_SYSCLK_DIV_2                    (1U)

#define CM_CLKSEL_HDMI_MCASP_AUX_CLKSEL_SHIFT                   (0U)
#define CM_CLKSEL_HDMI_MCASP_AUX_CLKSEL_MASK                    (0x00000007U)
#define CM_CLKSEL_HDMI_MCASP_AUX_CLKSEL_CLK_DIV_1                (0U)
#define CM_CLKSEL_HDMI_MCASP_AUX_CLKSEL_CLK_DIV_2                (1U)
#define CM_CLKSEL_HDMI_MCASP_AUX_CLKSEL_CLK_DIV_4                (2U)
#define CM_CLKSEL_HDMI_MCASP_AUX_CLKSEL_CLK_DIV_8                (3U)
#define CM_CLKSEL_HDMI_MCASP_AUX_CLKSEL_CLK_DIV_16               (4U)
#define CM_CLKSEL_HDMI_MCASP_AUX_CLKSEL_RESERVED                 (5U)
#define CM_CLKSEL_HDMI_MCASP_AUX_CLKSEL_RESERVED1                (6U)
#define CM_CLKSEL_HDMI_MCASP_AUX_CLKSEL_RESERVED2                (7U)

#define CM_CLKSEL_HDMI_TIMER_CLKSEL_SHIFT                       (0U)
#define CM_CLKSEL_HDMI_TIMER_CLKSEL_MASK                        (0x00000007U)
#define CM_CLKSEL_HDMI_TIMER_CLKSEL_CLK_DIV_1                    (0U)
#define CM_CLKSEL_HDMI_TIMER_CLKSEL_CLK_DIV_2                    (1U)
#define CM_CLKSEL_HDMI_TIMER_CLKSEL_CLK_DIV_4                    (2U)
#define CM_CLKSEL_HDMI_TIMER_CLKSEL_CLK_DIV_8                    (3U)
#define CM_CLKSEL_HDMI_TIMER_CLKSEL_CLK_DIV_16                   (4U)
#define CM_CLKSEL_HDMI_TIMER_CLKSEL_CLK_DIV_22                   (5U)
#define CM_CLKSEL_HDMI_TIMER_CLKSEL_CLK_DIV_32                   (6U)
#define CM_CLKSEL_HDMI_TIMER_CLKSEL_RESERVED                     (7U)

#define CM_CLKSEL_MCASP_SYS_CLKSEL_SHIFT                        (0U)
#define CM_CLKSEL_MCASP_SYS_CLKSEL_MASK                         (0x00000001U)
#define CM_CLKSEL_MCASP_SYS_CLKSEL_SYSCLK_DIV_8                  (0U)
#define CM_CLKSEL_MCASP_SYS_CLKSEL_SYSCLK_DIV_16                 (1U)

#define CM_CLKSEL_MLBP_MCASP_CLKSEL_SHIFT                       (0U)
#define CM_CLKSEL_MLBP_MCASP_CLKSEL_MASK                        (0x00000007U)
#define CM_CLKSEL_MLBP_MCASP_CLKSEL_CLK_DIV_1                    (0U)
#define CM_CLKSEL_MLBP_MCASP_CLKSEL_CLK_DIV_2                    (1U)
#define CM_CLKSEL_MLBP_MCASP_CLKSEL_CLK_DIV_4                    (2U)
#define CM_CLKSEL_MLBP_MCASP_CLKSEL_CLK_DIV_8                    (3U)
#define CM_CLKSEL_MLBP_MCASP_CLKSEL_CLK_DIV_16                   (4U)
#define CM_CLKSEL_MLBP_MCASP_CLKSEL_RESERVED                     (5U)
#define CM_CLKSEL_MLBP_MCASP_CLKSEL_RESERVED1                    (6U)
#define CM_CLKSEL_MLBP_MCASP_CLKSEL_RESERVED2                    (7U)

#define CM_CLKSEL_MLB_MCASP_CLKSEL_SHIFT                        (0U)
#define CM_CLKSEL_MLB_MCASP_CLKSEL_MASK                         (0x00000007U)
#define CM_CLKSEL_MLB_MCASP_CLKSEL_CLK_DIV_1                     (0U)
#define CM_CLKSEL_MLB_MCASP_CLKSEL_CLK_DIV_2                     (1U)
#define CM_CLKSEL_MLB_MCASP_CLKSEL_CLK_DIV_4                     (2U)
#define CM_CLKSEL_MLB_MCASP_CLKSEL_CLK_DIV_8                     (3U)
#define CM_CLKSEL_MLB_MCASP_CLKSEL_CLK_DIV_16                    (4U)
#define CM_CLKSEL_MLB_MCASP_CLKSEL_RESERVED                      (5U)
#define CM_CLKSEL_MLB_MCASP_CLKSEL_RESEREVD1                     (6U)
#define CM_CLKSEL_MLB_MCASP_CLKSEL_RESERVED2                     (7U)

#define CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_CLKSEL_SHIFT       (0U)
#define CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_CLKSEL_MASK        (0x00000007U)
#define CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_CLKSEL_CLK_DIV_1    (0U)
#define CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_CLKSEL_CLK_DIV_2    (1U)
#define CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_CLKSEL_CLK_DIV_4    (2U)
#define CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_CLKSEL_CLK_DIV_8    (3U)
#define CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_CLKSEL_CLK_DIV_16   (4U)
#define CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_CLKSEL_RESERVED     (5U)
#define CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_CLKSEL_RESERVED1    (6U)
#define CM_CLKSEL_PER_ABE_X1_GFCLK_MCASP_AUX_CLKSEL_RESERVED2    (7U)

#define CM_CLKSEL_SYS_CLK1_32K_CLKSEL_SHIFT                     (0U)
#define CM_CLKSEL_SYS_CLK1_32K_CLKSEL_MASK                      (0x00000001U)
#define CM_CLKSEL_SYS_CLK1_32K_CLKSEL_SEL_SYS_CLK1               (0U)
#define CM_CLKSEL_SYS_CLK1_32K_CLKSEL_SEL_SYS_CLK32K             (1U)

#define CM_CLKSEL_TIMER_SYS_CLKSEL_SHIFT                        (0U)
#define CM_CLKSEL_TIMER_SYS_CLKSEL_MASK                         (0x00000001U)
#define CM_CLKSEL_TIMER_SYS_CLKSEL_SYSCLK_DIV_1                  (0U)
#define CM_CLKSEL_TIMER_SYS_CLKSEL_SYSCLK_DIV_2                  (1U)

#define CM_CLKSEL_VIDEO1_MCASP_AUX_CLKSEL_SHIFT                 (0U)
#define CM_CLKSEL_VIDEO1_MCASP_AUX_CLKSEL_MASK                  (0x00000007U)
#define CM_CLKSEL_VIDEO1_MCASP_AUX_CLKSEL_CLK_DIV_1              (0U)
#define CM_CLKSEL_VIDEO1_MCASP_AUX_CLKSEL_CLK_DIV_2              (1U)
#define CM_CLKSEL_VIDEO1_MCASP_AUX_CLKSEL_CLK_DIV_4              (2U)
#define CM_CLKSEL_VIDEO1_MCASP_AUX_CLKSEL_CLK_DIV_8              (3U)
#define CM_CLKSEL_VIDEO1_MCASP_AUX_CLKSEL_CLK_DIV_16             (4U)
#define CM_CLKSEL_VIDEO1_MCASP_AUX_CLKSEL_RESERVED               (5U)
#define CM_CLKSEL_VIDEO1_MCASP_AUX_CLKSEL_RESERVED1              (6U)
#define CM_CLKSEL_VIDEO1_MCASP_AUX_CLKSEL_RESERVED2              (7U)

#define CM_CLKSEL_VIDEO1_TIMER_CLKSEL_SHIFT                     (0U)
#define CM_CLKSEL_VIDEO1_TIMER_CLKSEL_MASK                      (0x00000007U)
#define CM_CLKSEL_VIDEO1_TIMER_CLKSEL_CLK_DIV_1                  (0U)
#define CM_CLKSEL_VIDEO1_TIMER_CLKSEL_CLK_DIV_2                  (1U)
#define CM_CLKSEL_VIDEO1_TIMER_CLKSEL_CLK_DIV_4                  (2U)
#define CM_CLKSEL_VIDEO1_TIMER_CLKSEL_CLK_DIV_8                  (3U)
#define CM_CLKSEL_VIDEO1_TIMER_CLKSEL_CLK_DIV_16                 (4U)
#define CM_CLKSEL_VIDEO1_TIMER_CLKSEL_CLK_DIV_22                 (5U)
#define CM_CLKSEL_VIDEO1_TIMER_CLKSEL_CLK_DIV_32                 (6U)
#define CM_CLKSEL_VIDEO1_TIMER_CLKSEL_RESERVED                   (7U)

#define CM_CLKSEL_VIDEO2_MCASP_AUX_CLKSEL_SHIFT                 (0U)
#define CM_CLKSEL_VIDEO2_MCASP_AUX_CLKSEL_MASK                  (0x00000007U)
#define CM_CLKSEL_VIDEO2_MCASP_AUX_CLKSEL_CLK_DIV_1              (0U)
#define CM_CLKSEL_VIDEO2_MCASP_AUX_CLKSEL_CLK_DIV_2              (1U)
#define CM_CLKSEL_VIDEO2_MCASP_AUX_CLKSEL_CLK_DIV_4              (2U)
#define CM_CLKSEL_VIDEO2_MCASP_AUX_CLKSEL_CLK_DIV_8              (3U)
#define CM_CLKSEL_VIDEO2_MCASP_AUX_CLKSEL_CLK_DIV_16             (4U)
#define CM_CLKSEL_VIDEO2_MCASP_AUX_CLKSEL_RESERVED               (5U)
#define CM_CLKSEL_VIDEO2_MCASP_AUX_CLKSEL_RESERVED1              (6U)
#define CM_CLKSEL_VIDEO2_MCASP_AUX_CLKSEL_RESERVED2              (7U)

#define CM_CLKSEL_VIDEO2_TIMER_CLKSEL_SHIFT                     (0U)
#define CM_CLKSEL_VIDEO2_TIMER_CLKSEL_MASK                      (0x00000007U)
#define CM_CLKSEL_VIDEO2_TIMER_CLKSEL_CLK_DIV_1                  (0U)
#define CM_CLKSEL_VIDEO2_TIMER_CLKSEL_CLK_DIV_2                  (1U)
#define CM_CLKSEL_VIDEO2_TIMER_CLKSEL_CLK_DIV_4                  (2U)
#define CM_CLKSEL_VIDEO2_TIMER_CLKSEL_CLK_DIV_8                  (3U)
#define CM_CLKSEL_VIDEO2_TIMER_CLKSEL_CLK_DIV_16                 (4U)
#define CM_CLKSEL_VIDEO2_TIMER_CLKSEL_CLK_DIV_22                 (5U)
#define CM_CLKSEL_VIDEO2_TIMER_CLKSEL_CLK_DIV_32                 (6U)
#define CM_CLKSEL_VIDEO2_TIMER_CLKSEL_RESERVED                   (7U)

#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SHIFT                       (0U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_MASK                        (0x0000001fU)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_SYS_CLK1                 (0U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_SYS_CLK2                 (1U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_ABE_CLKOUT          (2U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_MPU_CLKOUT          (3U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_DSP_CLKOUT          (4U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_IVA_CLKOUT          (5U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_GPU_CLKOUT          (6U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_CORE_CLKOUT         (7U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_DDR_CLKOUT          (8U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_GMAC_CLKOUT         (9U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_VIDEO2_CLKOUT            (10U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_VIDEO1_CLKOUT            (11U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_HDMI_CLKOUT              (12U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_PER_CLKOUT          (13U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_USB_CLKOUT          (14U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_USB_OTG_CLKOUT      (15U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_SATA_CLKOUT         (16U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_PCIE2_CLKOUT        (17U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_PCIE1_CLKOUT        (18U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_DEBUG_CLKOUT        (19U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_RC_CLK                   (20U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_SEL_DPLL_EVE_CLKOUT          (21U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_RESERVED                     (22U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_RESERVED1                    (23U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_RESERVED2                    (24U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_RESERVED3                    (25U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_RESERVED4                    (26U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_RESERVED5                    (27U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_RESERVED6                    (28U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_RESERVED7                    (29U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_RESERVED8                    (30U)
#define CM_CLKSEL_CLKOUTMUX0_CLKSEL_RESERVED9                    (31U)

#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SHIFT                       (0U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_MASK                        (0x0000001fU)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_SYS_CLK1                 (0U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_SYS_CLK2                 (1U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_ABE_CLKOUT          (2U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_MPU_CLKOUT          (3U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_DSP_CLKOUT          (4U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_IVA_CLKOUT          (5U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_GPU_CLKOUT          (6U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_CORE_CLKOUT         (7U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_DDR_CLKOUT          (8U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_GMAC_CLKOUT         (9U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_VIDEO2_CLKOUT            (10U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_VIDEO1_CLKOUT            (11U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_HDMI_CLKOUT              (12U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_PER_CLKOUT          (13U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_USB_CLKOUT          (14U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_USB_OTG_CLKOUT      (15U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_SATA_CLKOUT         (16U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_PCIE2_CLKOUT        (17U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_PCIE1_CLKOUT        (18U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_DEBUG_CLKOUT        (19U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_RC_CLK                   (20U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_SEL_DPLL_EVE_CLKOUT          (21U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_RESERVED                     (22U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_RESERVED1                    (23U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_RESERVED2                    (24U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_RESERVED3                    (25U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_RESERVED4                    (26U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_RESERVED5                    (27U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_RESERVED6                    (28U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_RESERVED7                    (29U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_RESERVED8                    (30U)
#define CM_CLKSEL_CLKOUTMUX1_CLKSEL_RESERVED9                    (31U)

#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SHIFT                       (0U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_MASK                        (0x0000001fU)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_SYS_CLK1                 (0U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_SYS_CLK2                 (1U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_ABE_CLKOUT          (2U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_MPU_CLKOUT          (3U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_DSP_CLKOUT          (4U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_IVA_CLKOUT          (5U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_GPU_CLKOUT          (6U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_CORE_CLKOUT         (7U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_DDR_CLKOUT          (8U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_GMAC_CLKOUT         (9U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_VIDEO2_CLKOUT            (10U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_VIDEO1_CLKOUT            (11U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_HDMI_CLKOUT              (12U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_PER_CLKOUT          (13U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_USB_CLKOUT          (14U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_USB_OTG_CLKOUT      (15U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_SATA_CLKOUT         (16U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_PCIE2_CLKOUT        (17U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_PCIE1_CLKOUT        (18U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_DEBUG_CLKOUT        (19U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_RC_CLK                   (20U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_SEL_DPLL_EVE_CLKOUT          (21U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_RESERVED                     (22U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_RESERVED1                    (23U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_RESERVED2                    (24U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_RESERVED3                    (25U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_RESERVED4                    (26U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_RESERVED5                    (27U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_RESERVED6                    (28U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_RESERVED7                    (29U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_RESERVED8                    (30U)
#define CM_CLKSEL_CLKOUTMUX2_CLKSEL_RESERVED9                    (31U)

#define CM_CLKSEL_HDMI_PLL_SYS_CLKSEL_SHIFT                     (0U)
#define CM_CLKSEL_HDMI_PLL_SYS_CLKSEL_MASK                      (0x00000001U)
#define CM_CLKSEL_HDMI_PLL_SYS_CLKSEL_SEL_SYS_CLK1               (0U)
#define CM_CLKSEL_HDMI_PLL_SYS_CLKSEL_SEL_SYS_CLK2               (1U)

#define CM_CLKSEL_VIDEO1_PLL_SYS_CLKSEL_SHIFT                   (0U)
#define CM_CLKSEL_VIDEO1_PLL_SYS_CLKSEL_MASK                    (0x00000001U)
#define CM_CLKSEL_VIDEO1_PLL_SYS_CLKSEL_SEL_SYS_CLK1             (0U)
#define CM_CLKSEL_VIDEO1_PLL_SYS_CLKSEL_SEL_SYS_CLK2             (1U)

#define CM_CLKSEL_VIDEO2_PLL_SYS_CLKSEL_SHIFT                   (0U)
#define CM_CLKSEL_VIDEO2_PLL_SYS_CLKSEL_MASK                    (0x00000001U)
#define CM_CLKSEL_VIDEO2_PLL_SYS_CLKSEL_SEL_SYS_CLK1             (0U)
#define CM_CLKSEL_VIDEO2_PLL_SYS_CLKSEL_SEL_SYS_CLK2             (1U)

#define CM_CLKSEL_ABE_CLK_DIV_CLKSEL_SHIFT                      (0U)
#define CM_CLKSEL_ABE_CLK_DIV_CLKSEL_MASK                       (0x00000007U)
#define CM_CLKSEL_ABE_CLK_DIV_CLKSEL_CLK_DIV_1                   (0U)
#define CM_CLKSEL_ABE_CLK_DIV_CLKSEL_CLK_DIV_2                   (1U)
#define CM_CLKSEL_ABE_CLK_DIV_CLKSEL_CLK_DIV_4                   (2U)
#define CM_CLKSEL_ABE_CLK_DIV_CLKSEL_CLK_DIV_8                   (3U)
#define CM_CLKSEL_ABE_CLK_DIV_CLKSEL_CLK_DIV_16                  (4U)
#define CM_CLKSEL_ABE_CLK_DIV_CLKSEL_RESERVED                    (5U)
#define CM_CLKSEL_ABE_CLK_DIV_CLKSEL_RESERVED1                   (6U)
#define CM_CLKSEL_ABE_CLK_DIV_CLKSEL_RESERVED2                   (7U)

#define CM_CLKSEL_ABE_GICLK_DIV_CLKSEL_SHIFT                    (0U)
#define CM_CLKSEL_ABE_GICLK_DIV_CLKSEL_MASK                     (0x00000001U)
#define CM_CLKSEL_ABE_GICLK_DIV_CLKSEL_CLK_DIV_1                 (0U)
#define CM_CLKSEL_ABE_GICLK_DIV_CLKSEL_CLK_DIV_2                 (1U)

#define CM_CLKSEL_AESS_FCLK_DIV_CLKSEL_SHIFT                    (0U)
#define CM_CLKSEL_AESS_FCLK_DIV_CLKSEL_MASK                     (0x00000001U)
#define CM_CLKSEL_AESS_FCLK_DIV_CLKSEL_CLK_DIV_1                 (0U)
#define CM_CLKSEL_AESS_FCLK_DIV_CLKSEL_CLK_DIV_2                 (1U)

#define CM_CLKSEL_EVE_CLK_CLKSEL_SHIFT                          (0U)
#define CM_CLKSEL_EVE_CLK_CLKSEL_MASK                           (0x00000001U)
#define CM_CLKSEL_EVE_CLK_CLKSEL_SEL_EVE_GFCLK                   (0U)
#define CM_CLKSEL_EVE_CLK_CLKSEL_SEL_EVE_GCLK                    (1U)

#define CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX_CLKSEL_SHIFT            (0U)
#define CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX_CLKSEL_MASK             (0x00000007U)
#define CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1         (0U)
#define CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2         (1U)
#define CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4         (2U)
#define CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8         (3U)
#define CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16        (4U)
#define CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32        (5U)
#define CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX_CLKSEL_RESERVED          (6U)
#define CM_CLKSEL_USB_OTG_CLK_CLKOUTMUX_CLKSEL_RESERVED1         (7U)

#define CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX_CLKSEL_SHIFT      (0U)
#define CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX_CLKSEL_MASK       (0x00000007U)
#define CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1   (0U)
#define CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2   (1U)
#define CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4   (2U)
#define CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8   (3U)
#define CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16  (4U)
#define CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32  (5U)
#define CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX_CLKSEL_RESERVED    (6U)
#define CM_CLKSEL_CORE_DPLL_OUT_CLK_CLKOUTMUX_CLKSEL_RESERVED1   (7U)

#define CM_CLKSEL_DSP_GFCLK_CLKOUTMUX_CLKSEL_SHIFT              (0U)
#define CM_CLKSEL_DSP_GFCLK_CLKOUTMUX_CLKSEL_MASK               (0x00000007U)
#define CM_CLKSEL_DSP_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_1           (0U)
#define CM_CLKSEL_DSP_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_2           (1U)
#define CM_CLKSEL_DSP_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_4           (2U)
#define CM_CLKSEL_DSP_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_8           (3U)
#define CM_CLKSEL_DSP_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_16          (4U)
#define CM_CLKSEL_DSP_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_32          (5U)
#define CM_CLKSEL_DSP_GFCLK_CLKOUTMUX_CLKSEL_RESERVED            (6U)
#define CM_CLKSEL_DSP_GFCLK_CLKOUTMUX_CLKSEL_RESERVED1           (7U)

#define CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX_CLKSEL_SHIFT          (0U)
#define CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX_CLKSEL_MASK           (0x00000007U)
#define CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_1       (0U)
#define CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_2       (1U)
#define CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_4       (2U)
#define CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_8       (3U)
#define CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_16      (4U)
#define CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_32      (5U)
#define CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX_CLKSEL_RESERVED        (6U)
#define CM_CLKSEL_EMIF_PHY_GCLK_CLKOUTMUX_CLKSEL_RESERVED1       (7U)

#define CM_CLKSEL_EMU_CLK_CLKOUTMUX_CLKSEL_SHIFT                (0U)
#define CM_CLKSEL_EMU_CLK_CLKOUTMUX_CLKSEL_MASK                 (0x00000007U)
#define CM_CLKSEL_EMU_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1             (0U)
#define CM_CLKSEL_EMU_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2             (1U)
#define CM_CLKSEL_EMU_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4             (2U)
#define CM_CLKSEL_EMU_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8             (3U)
#define CM_CLKSEL_EMU_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16            (4U)
#define CM_CLKSEL_EMU_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32            (5U)
#define CM_CLKSEL_EMU_CLK_CLKOUTMUX_CLKSEL_RESERVED              (6U)
#define CM_CLKSEL_EMU_CLK_CLKOUTMUX_CLKSEL_RESERVED1             (7U)

#define CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX_CLKSEL_SHIFT       (0U)
#define CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX_CLKSEL_MASK        (0x00000007U)
#define CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1    (0U)
#define CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2    (1U)
#define CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4    (2U)
#define CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8    (3U)
#define CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16   (4U)
#define CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32   (5U)
#define CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX_CLKSEL_RESERVED     (6U)
#define CM_CLKSEL_FUNC_96M_AON_CLK_CLKOUTMUX_CLKSEL_RESERVED1    (7U)

#define CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX_CLKSEL_SHIFT          (0U)
#define CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX_CLKSEL_MASK           (0x00000007U)
#define CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1       (0U)
#define CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2       (1U)
#define CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4       (2U)
#define CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8       (3U)
#define CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16      (4U)
#define CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32      (5U)
#define CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX_CLKSEL_RESERVED        (6U)
#define CM_CLKSEL_GMAC_250M_CLK_CLKOUTMUX_CLKSEL_RESERVED1       (7U)

#define CM_CLKSEL_GPU_GCLK_CLKOUTMUX_CLKSEL_SHIFT               (0U)
#define CM_CLKSEL_GPU_GCLK_CLKOUTMUX_CLKSEL_MASK                (0x00000007U)
#define CM_CLKSEL_GPU_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_1            (0U)
#define CM_CLKSEL_GPU_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_2            (1U)
#define CM_CLKSEL_GPU_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_4            (2U)
#define CM_CLKSEL_GPU_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_8            (3U)
#define CM_CLKSEL_GPU_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_16           (4U)
#define CM_CLKSEL_GPU_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_32           (5U)
#define CM_CLKSEL_GPU_GCLK_CLKOUTMUX_CLKSEL_RESERVED             (6U)
#define CM_CLKSEL_GPU_GCLK_CLKOUTMUX_CLKSEL_RESERVED1            (7U)

#define CM_CLKSEL_HDMI_CLK_CLKOUTMUX_CLKSEL_SHIFT               (0U)
#define CM_CLKSEL_HDMI_CLK_CLKOUTMUX_CLKSEL_MASK                (0x00000007U)
#define CM_CLKSEL_HDMI_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1            (0U)
#define CM_CLKSEL_HDMI_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2            (1U)
#define CM_CLKSEL_HDMI_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4            (2U)
#define CM_CLKSEL_HDMI_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8            (3U)
#define CM_CLKSEL_HDMI_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16           (4U)
#define CM_CLKSEL_HDMI_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32           (5U)
#define CM_CLKSEL_HDMI_CLK_CLKOUTMUX_CLKSEL_RESERVED             (6U)
#define CM_CLKSEL_HDMI_CLK_CLKOUTMUX_CLKSEL_RESERVED1            (7U)

#define CM_CLKSEL_IVA_GCLK_CLKOUTMUX_CLKSEL_SHIFT               (0U)
#define CM_CLKSEL_IVA_GCLK_CLKOUTMUX_CLKSEL_MASK                (0x00000007U)
#define CM_CLKSEL_IVA_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_1            (0U)
#define CM_CLKSEL_IVA_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_2            (1U)
#define CM_CLKSEL_IVA_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_4            (2U)
#define CM_CLKSEL_IVA_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_8            (3U)
#define CM_CLKSEL_IVA_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_16           (4U)
#define CM_CLKSEL_IVA_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_32           (5U)
#define CM_CLKSEL_IVA_GCLK_CLKOUTMUX_CLKSEL_RESERVED             (6U)
#define CM_CLKSEL_IVA_GCLK_CLKOUTMUX_CLKSEL_RESERVED1            (7U)

#define CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX_CLKSEL_SHIFT      (0U)
#define CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX_CLKSEL_MASK       (0x00000007U)
#define CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_1   (0U)
#define CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_2   (1U)
#define CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_4   (2U)
#define CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_8   (3U)
#define CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_16  (4U)
#define CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_32  (5U)
#define CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX_CLKSEL_RESERVED    (6U)
#define CM_CLKSEL_L3INIT_480M_GFCLK_CLKOUTMUX_CLKSEL_RESERVED1   (7U)

#define CM_CLKSEL_MPU_GCLK_CLKOUTMUX_CLKSEL_SHIFT               (0U)
#define CM_CLKSEL_MPU_GCLK_CLKOUTMUX_CLKSEL_MASK                (0x00000007U)
#define CM_CLKSEL_MPU_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_1            (0U)
#define CM_CLKSEL_MPU_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_2            (1U)
#define CM_CLKSEL_MPU_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_4            (2U)
#define CM_CLKSEL_MPU_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_8            (3U)
#define CM_CLKSEL_MPU_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_16           (4U)
#define CM_CLKSEL_MPU_GCLK_CLKOUTMUX_CLKSEL_CLK_DIV_32           (5U)
#define CM_CLKSEL_MPU_GCLK_CLKOUTMUX_CLKSEL_RESERVED             (6U)
#define CM_CLKSEL_MPU_GCLK_CLKOUTMUX_CLKSEL_RESERVED1            (7U)

#define CM_CLKSEL_PCIE1_CLK_CLKOUTMUX_CLKSEL_SHIFT              (0U)
#define CM_CLKSEL_PCIE1_CLK_CLKOUTMUX_CLKSEL_MASK               (0x00000007U)
#define CM_CLKSEL_PCIE1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1           (0U)
#define CM_CLKSEL_PCIE1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2           (1U)
#define CM_CLKSEL_PCIE1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4           (2U)
#define CM_CLKSEL_PCIE1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8           (3U)
#define CM_CLKSEL_PCIE1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16          (4U)
#define CM_CLKSEL_PCIE1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32          (5U)
#define CM_CLKSEL_PCIE1_CLK_CLKOUTMUX_CLKSEL_RESERVED            (6U)
#define CM_CLKSEL_PCIE1_CLK_CLKOUTMUX_CLKSEL_RESERVED1           (7U)

#define CM_CLKSEL_PCIE2_CLK_CLKOUTMUX_CLKSEL_SHIFT              (0U)
#define CM_CLKSEL_PCIE2_CLK_CLKOUTMUX_CLKSEL_MASK               (0x00000007U)
#define CM_CLKSEL_PCIE2_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1           (0U)
#define CM_CLKSEL_PCIE2_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2           (1U)
#define CM_CLKSEL_PCIE2_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4           (2U)
#define CM_CLKSEL_PCIE2_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8           (3U)
#define CM_CLKSEL_PCIE2_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16          (4U)
#define CM_CLKSEL_PCIE2_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32          (5U)
#define CM_CLKSEL_PCIE2_CLK_CLKOUTMUX_CLKSEL_RESERVED            (6U)
#define CM_CLKSEL_PCIE2_CLK_CLKOUTMUX_CLKSEL_RESERVED1           (7U)

#define CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX_CLKSEL_SHIFT         (0U)
#define CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX_CLKSEL_MASK          (0x00000007U)
#define CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1      (0U)
#define CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2      (1U)
#define CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4      (2U)
#define CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8      (3U)
#define CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16     (4U)
#define CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32     (5U)
#define CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX_CLKSEL_RESERVED       (6U)
#define CM_CLKSEL_PER_ABE_X1_CLK_CLKOUTMUX_CLKSEL_RESERVED1      (7U)

#define CM_CLKSEL_SATA_CLK_CLKOUTMUX_CLKSEL_SHIFT               (0U)
#define CM_CLKSEL_SATA_CLK_CLKOUTMUX_CLKSEL_MASK                (0x00000007U)
#define CM_CLKSEL_SATA_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1            (0U)
#define CM_CLKSEL_SATA_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2            (1U)
#define CM_CLKSEL_SATA_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4            (2U)
#define CM_CLKSEL_SATA_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8            (3U)
#define CM_CLKSEL_SATA_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16           (4U)
#define CM_CLKSEL_SATA_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32           (5U)
#define CM_CLKSEL_SATA_CLK_CLKOUTMUX_CLKSEL_RESERVED             (6U)
#define CM_CLKSEL_SATA_CLK_CLKOUTMUX_CLKSEL_RESERVED1            (7U)

#define CM_CLKSEL_SECURE_32K_CLK_CLKOUTMUX_CLKSEL_SHIFT         (0U)
#define CM_CLKSEL_SECURE_32K_CLK_CLKOUTMUX_CLKSEL_MASK          (0x00000007U)
#define CM_CLKSEL_SECURE_32K_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1      (0U)
#define CM_CLKSEL_SECURE_32K_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2      (1U)
#define CM_CLKSEL_SECURE_32K_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4      (2U)
#define CM_CLKSEL_SECURE_32K_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8      (3U)
#define CM_CLKSEL_SECURE_32K_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16     (4U)
#define CM_CLKSEL_SECURE_32K_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32     (5U)
#define CM_CLKSEL_SECURE_32K_CLK_CLKOUTMUX_CLKSEL_RESERVED       (6U)
#define CM_CLKSEL_SECURE_32K_CLK_CLKOUTMUX_CLKSEL_RESERVED1      (7U)

#define CM_CLKSEL_SYS_CLK1_CLKOUTMUX_CLKSEL_SHIFT               (0U)
#define CM_CLKSEL_SYS_CLK1_CLKOUTMUX_CLKSEL_MASK                (0x00000007U)
#define CM_CLKSEL_SYS_CLK1_CLKOUTMUX_CLKSEL_CLK_DIV_1            (0U)
#define CM_CLKSEL_SYS_CLK1_CLKOUTMUX_CLKSEL_CLK_DIV_2            (1U)
#define CM_CLKSEL_SYS_CLK1_CLKOUTMUX_CLKSEL_CLK_DIV_4            (2U)
#define CM_CLKSEL_SYS_CLK1_CLKOUTMUX_CLKSEL_CLK_DIV_8            (3U)
#define CM_CLKSEL_SYS_CLK1_CLKOUTMUX_CLKSEL_CLK_DIV_16           (4U)
#define CM_CLKSEL_SYS_CLK1_CLKOUTMUX_CLKSEL_CLK_DIV_32           (5U)
#define CM_CLKSEL_SYS_CLK1_CLKOUTMUX_CLKSEL_RESERVED             (6U)
#define CM_CLKSEL_SYS_CLK1_CLKOUTMUX_CLKSEL_RESERVED1            (7U)

#define CM_CLKSEL_SYS_CLK2_CLKOUTMUX_CLKSEL_SHIFT               (0U)
#define CM_CLKSEL_SYS_CLK2_CLKOUTMUX_CLKSEL_MASK                (0x00000007U)
#define CM_CLKSEL_SYS_CLK2_CLKOUTMUX_CLKSEL_CLK_DIV_1            (0U)
#define CM_CLKSEL_SYS_CLK2_CLKOUTMUX_CLKSEL_CLK_DIV_2            (1U)
#define CM_CLKSEL_SYS_CLK2_CLKOUTMUX_CLKSEL_CLK_DIV_4            (2U)
#define CM_CLKSEL_SYS_CLK2_CLKOUTMUX_CLKSEL_CLK_DIV_8            (3U)
#define CM_CLKSEL_SYS_CLK2_CLKOUTMUX_CLKSEL_CLK_DIV_16           (4U)
#define CM_CLKSEL_SYS_CLK2_CLKOUTMUX_CLKSEL_CLK_DIV_32           (5U)
#define CM_CLKSEL_SYS_CLK2_CLKOUTMUX_CLKSEL_RESERVED             (6U)
#define CM_CLKSEL_SYS_CLK2_CLKOUTMUX_CLKSEL_RESERVED1            (7U)

#define CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX_CLKSEL_SHIFT             (0U)
#define CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX_CLKSEL_MASK              (0x00000007U)
#define CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1          (0U)
#define CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2          (1U)
#define CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4          (2U)
#define CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8          (3U)
#define CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16         (4U)
#define CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32         (5U)
#define CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX_CLKSEL_RESERVED           (6U)
#define CM_CLKSEL_VIDEO1_CLK_CLKOUTMUX_CLKSEL_RESERVED1          (7U)

#define CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX_CLKSEL_SHIFT             (0U)
#define CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX_CLKSEL_MASK              (0x00000007U)
#define CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_1          (0U)
#define CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_2          (1U)
#define CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_4          (2U)
#define CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_8          (3U)
#define CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_16         (4U)
#define CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX_CLKSEL_CLK_DIV_32         (5U)
#define CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX_CLKSEL_RESERVED           (6U)
#define CM_CLKSEL_VIDEO2_CLK_CLKOUTMUX_CLKSEL_RESERVED1          (7U)

#define CM_CLKSEL_ABE_LP_CLK_CLKSEL_SHIFT                       (0U)
#define CM_CLKSEL_ABE_LP_CLK_CLKSEL_MASK                        (0x00000001U)
#define CM_CLKSEL_ABE_LP_CLK_CLKSEL_CLK_DIV_16                   (0U)
#define CM_CLKSEL_ABE_LP_CLK_CLKSEL_CLK_DIV_32                   (1U)

#define CM_CLKSEL_ADC_GFCLK_CLKSEL_SHIFT                        (0U)
#define CM_CLKSEL_ADC_GFCLK_CLKSEL_MASK                         (0x00000003U)
#define CM_CLKSEL_ADC_GFCLK_CLKSEL_SEL_SYS_CLK1                  (0U)
#define CM_CLKSEL_ADC_GFCLK_CLKSEL_SEL_SYS_CLK2                  (1U)
#define CM_CLKSEL_ADC_GFCLK_CLKSEL_SEL_SYS_CLK1_32K_CLK          (2U)
#define CM_CLKSEL_ADC_GFCLK_CLKSEL_RESERVED                      (3U)

#define CM_CLKSEL_EVE_GFCLK_CLKOUTMUX_CLKSEL_SHIFT              (0U)
#define CM_CLKSEL_EVE_GFCLK_CLKOUTMUX_CLKSEL_MASK               (0x00000007U)
#define CM_CLKSEL_EVE_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_1           (0U)
#define CM_CLKSEL_EVE_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_2           (1U)
#define CM_CLKSEL_EVE_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_4           (2U)
#define CM_CLKSEL_EVE_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_8           (3U)
#define CM_CLKSEL_EVE_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_16          (4U)
#define CM_CLKSEL_EVE_GFCLK_CLKOUTMUX_CLKSEL_CLK_DIV_32          (5U)
#define CM_CLKSEL_EVE_GFCLK_CLKOUTMUX_CLKSEL_RESERVED            (6U)
#define CM_CLKSEL_EVE_GFCLK_CLKOUTMUX_CLKSEL_RESERVED1           (7U)

#ifdef __cplusplus
}
#endif

#endif /* HW_CKGEN_PRM_H_ */

