# Tool-specific files (may vary based on your simulator or synthesis tool)
**/work/
sim/                 # Simulation outputs
*.vcd                # Value Change Dump files
*.wlf                # Waveform files
*.log                # Log files

# Compiler-specific files
*.vstf               # Verilog Simulation Test Files
*.vho                # Verilog Hierarchical Output Files
*.db                 # Database files
*.drc                # Design Rule Check files

# Temporary or generated files
*~                   # Backup files (emacs, vim, etc.)
*.bak                # Backup files
*.swp                # Swap files
*.tmp                # Temporary files

# IDE and editor files
.vscode/             # Visual Studio Code project settings
.idea/               # IntelliJ IDEA or WebStorm project settings
*.log                # Log files from IDEs

# Generated by EDA tools
*.xmsg               # Xilinx Vivado messages
*.xpr                # Vivado project files
*.prj                # Project files (some tools like Quartus)