/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [5:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [15:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[164] & in_data[172]);
  assign celloutsig_0_0z = ~((in_data[22] | in_data[31]) & in_data[22]);
  assign celloutsig_0_5z = ~((celloutsig_0_2z[3] | celloutsig_0_0z) & in_data[9]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z[2] | celloutsig_1_4z[8]) & celloutsig_1_3z);
  assign celloutsig_1_3z = ~((celloutsig_1_2z | celloutsig_1_0z) & (in_data[174] | in_data[147]));
  assign celloutsig_1_10z = ~((celloutsig_1_8z | celloutsig_1_2z) & (celloutsig_1_3z | celloutsig_1_3z));
  assign celloutsig_1_5z = in_data[110] ^ celloutsig_1_4z[6];
  assign celloutsig_1_2z = in_data[138:136] == { celloutsig_1_1z[2:1], celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z[11:10], celloutsig_0_0z } >= celloutsig_0_2z[7:5];
  assign celloutsig_0_16z = { in_data[26:11], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_14z } > { celloutsig_0_8z[13:6], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_12z };
  assign celloutsig_0_3z = celloutsig_0_2z[7:4] % { 1'h1, in_data[34:32] };
  assign celloutsig_0_8z = { celloutsig_0_2z[9:6], celloutsig_0_2z } % { 1'h1, in_data[70:55] };
  assign celloutsig_0_2z = celloutsig_0_1z[14:2] % { 1'h1, in_data[52:41] };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_1z[12:0], celloutsig_0_0z } * { celloutsig_0_1z[13:5], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[180:178] * in_data[167:165];
  assign celloutsig_0_15z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_9z } != { celloutsig_0_7z[6:3], celloutsig_0_4z };
  assign celloutsig_0_12z = celloutsig_0_3z !== celloutsig_0_7z[13:10];
  assign celloutsig_1_19z = ~ { in_data[143:133], celloutsig_1_3z, celloutsig_1_15z };
  assign celloutsig_0_1z = ~ { in_data[65:51], celloutsig_0_0z };
  assign celloutsig_1_15z = | { celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_9z = | { celloutsig_0_6z, in_data[32:29] };
  assign celloutsig_1_18z = ~^ { celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_15z };
  assign celloutsig_0_13z = ~^ in_data[14:5];
  assign celloutsig_1_13z = ~^ { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_1_14z = ~^ celloutsig_1_6z[7:4];
  assign celloutsig_0_11z = ^ { celloutsig_0_1z[12:7], celloutsig_0_10z };
  assign celloutsig_0_14z = celloutsig_0_10z[5:3] - { celloutsig_0_2z[5:4], celloutsig_0_9z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_6z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_6z = { celloutsig_0_1z[7:6], celloutsig_0_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_10z = 6'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_10z = celloutsig_0_2z[8:3];
  assign { celloutsig_1_4z[7], celloutsig_1_4z[0], celloutsig_1_4z[6], celloutsig_1_4z[9:8] } = ~ { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_4z[5:1] = { celloutsig_1_4z[9:8], celloutsig_1_4z[6], celloutsig_1_4z[9:8] };
  assign { out_data[128], out_data[108:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
