;...............................................................................
;Constraints File
;   Device  :
;   Board   :
;   Project :
;
;   Created 30/03/2010
;...............................................................................

;...............................................................................
Record=FileHeader | Id=DXP Constraints v1.0
;...............................................................................


Record=Constraint | TargetKind=Port | TargetId=CLK_BRD        | FPGA_CLOCK_PIN=True | FPGA_CLOCK_FREQUENCY=40 MHz
Record=Constraint | TargetKind=Port | TargetId=JTAG_NEXUS_TCK | FPGA_CLOCK=True     | FPGA_CLOCK_FREQUENCY=5 MHz
Record=Constraint | TargetKind=Port | TargetId=BUS_SDRAM_FEEDBACK  | FPGA_INHIBIT_BUFFER=True | FPGA_CLOCK_FREQUENCY=80 MHz

