Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Windows_Unpacked_2022_2/Xilinx_Windows_Unpacked_2022_2/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'addr_r_a' [D:/schemotechnika/3k_prac3/3k_prac3.srcs/sources_1/new/cpu.v:58]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'addr_r_b' [D:/schemotechnika/3k_prac3/3k_prac3.srcs/sources_1/new/cpu.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_data' [D:/schemotechnika/3k_prac3/3k_prac3.srcs/sources_1/new/cpu.v:60]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'w_addr' [D:/schemotechnika/3k_prac3/3k_prac3.srcs/sources_1/new/cpu.v:61]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.cpu_default
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
