

================================================================
== Vitis HLS Report for 'systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2'
================================================================
* Date:           Wed Jun 14 16:04:34 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.447 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  19.998 ns|  19.998 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_633_1_VITIS_LOOP_634_2  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 4 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 5 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %row"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i2 0, i2 %col"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%col_2 = load i2 %col" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634]   --->   Operation 11 'load' 'col_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:633]   --->   Operation 12 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%l_Tb_m_Sreg_Array_1_addr = getelementptr i32 %l_Tb_m_Sreg_Array_1, i64 0, i64 0"   --->   Operation 13 'getelementptr' 'l_Tb_m_Sreg_Array_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%l_Tb_m_Sreg_Array_addr = getelementptr i32 %l_Tb_m_Sreg_Array, i64 0, i64 0"   --->   Operation 14 'getelementptr' 'l_Tb_m_Sreg_Array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.49ns)   --->   "%icmp_ln633 = icmp_eq  i3 %indvar_flatten_load, i3 4" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:633]   --->   Operation 15 'icmp' 'icmp_ln633' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.57ns)   --->   "%add_ln633_1 = add i3 %indvar_flatten_load, i3 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:633]   --->   Operation 16 'add' 'add_ln633_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln633 = br i1 %icmp_ln633, void %for.cond.cleanup4.i, void %VITIS_LOOP_247_1.exitStub" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:633]   --->   Operation 17 'br' 'br_ln633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_load = load i2 %row" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:633]   --->   Operation 18 'load' 'row_load' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.43ns)   --->   "%add_ln633 = add i2 %row_load, i2 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:633]   --->   Operation 19 'add' 'add_ln633' <Predicate = (!icmp_ln633)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_633_1_VITIS_LOOP_634_2_str"   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.34ns)   --->   "%icmp_ln634 = icmp_eq  i2 %col_2, i2 2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634]   --->   Operation 22 'icmp' 'icmp_ln634' <Predicate = (!icmp_ln633)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.27ns)   --->   "%select_ln633 = select i1 %icmp_ln634, i2 %add_ln633, i2 %row_load" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:633]   --->   Operation 23 'select' 'select_ln633' <Predicate = (!icmp_ln633)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln633 = trunc i2 %select_ln633" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:633]   --->   Operation 24 'trunc' 'trunc_ln633' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln635 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_33" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:635]   --->   Operation 25 'specpipeline' 'specpipeline_ln635' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25"   --->   Operation 26 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %trunc_ln633, void %arrayidx2.i.i43.case.0, void %arrayidx2.i.i43.case.1"   --->   Operation 27 'br' 'br_ln85' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.61ns)   --->   "%p_05 = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x float]P0A, i1 %l_Tb_m_Sreg_Array_addr, i32 0, i1 1"   --->   Operation 28 'memshiftread' 'p_05' <Predicate = (!icmp_ln633 & !trunc_ln633)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 2> <ShiftMem>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx2.i.i43.exit"   --->   Operation 29 'br' 'br_ln85' <Predicate = (!icmp_ln633 & !trunc_ln633)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%p_04 = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x float]P0A, i1 %l_Tb_m_Sreg_Array_1_addr, i32 0, i1 1"   --->   Operation 30 'memshiftread' 'p_04' <Predicate = (!icmp_ln633 & trunc_ln633)> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 2> <ShiftMem>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln85 = br void %arrayidx2.i.i43.exit"   --->   Operation 31 'br' 'br_ln85' <Predicate = (!icmp_ln633 & trunc_ln633)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.43ns)   --->   "%add_ln634 = add i2 %col_2, i2 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634]   --->   Operation 32 'add' 'add_ln634' <Predicate = (!icmp_ln633)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.27ns)   --->   "%col_3 = select i1 %icmp_ln634, i2 1, i2 %add_ln634" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634]   --->   Operation 33 'select' 'col_3' <Predicate = (!icmp_ln633)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln634 = store i3 %add_ln633_1, i3 %indvar_flatten" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634]   --->   Operation 34 'store' 'store_ln634' <Predicate = (!icmp_ln633)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln634 = store i2 %select_ln633, i2 %row" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634]   --->   Operation 35 'store' 'store_ln634' <Predicate = (!icmp_ln633)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln634 = store i2 %col_3, i2 %col" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634]   --->   Operation 36 'store' 'store_ln634' <Predicate = (!icmp_ln633)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln634 = br void %for.body5.i" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:634]   --->   Operation 37 'br' 'br_ln634' <Predicate = (!icmp_ln633)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln633)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_Tb_m_Sreg_Array_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ l_Tb_m_Sreg_Array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                      (alloca           ) [ 01]
row                      (alloca           ) [ 01]
indvar_flatten           (alloca           ) [ 01]
store_ln0                (store            ) [ 00]
store_ln0                (store            ) [ 00]
store_ln0                (store            ) [ 00]
br_ln0                   (br               ) [ 00]
col_2                    (load             ) [ 00]
indvar_flatten_load      (load             ) [ 00]
l_Tb_m_Sreg_Array_1_addr (getelementptr    ) [ 00]
l_Tb_m_Sreg_Array_addr   (getelementptr    ) [ 00]
icmp_ln633               (icmp             ) [ 01]
add_ln633_1              (add              ) [ 00]
br_ln633                 (br               ) [ 00]
row_load                 (load             ) [ 00]
add_ln633                (add              ) [ 00]
specloopname_ln0         (specloopname     ) [ 00]
empty                    (speclooptripcount) [ 00]
icmp_ln634               (icmp             ) [ 00]
select_ln633             (select           ) [ 00]
trunc_ln633              (trunc            ) [ 01]
specpipeline_ln635       (specpipeline     ) [ 00]
specloopname_ln76        (specloopname     ) [ 00]
br_ln85                  (br               ) [ 00]
p_05                     (memshiftread     ) [ 00]
br_ln85                  (br               ) [ 00]
p_04                     (memshiftread     ) [ 00]
br_ln85                  (br               ) [ 00]
add_ln634                (add              ) [ 00]
col_3                    (select           ) [ 00]
store_ln634              (store            ) [ 00]
store_ln634              (store            ) [ 00]
store_ln634              (store            ) [ 00]
br_ln634                 (br               ) [ 00]
ret_ln0                  (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_Tb_m_Sreg_Array_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_Tb_m_Sreg_Array_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_Tb_m_Sreg_Array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_Tb_m_Sreg_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_633_1_VITIS_LOOP_634_2_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[2 x float]P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="col_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="row_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="indvar_flatten_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="l_Tb_m_Sreg_Array_1_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_Tb_m_Sreg_Array_1_addr/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="l_Tb_m_Sreg_Array_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_Tb_m_Sreg_Array_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln0_store_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="3" slack="0"/>
<pin id="75" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="0"/>
<pin id="79" dir="0" index="1" bw="2" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="2" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="col_2_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="2" slack="0"/>
<pin id="89" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten_load_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln633_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln633/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln633_1_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln633_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="row_load_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_load/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln633_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="2" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln633/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln634_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="0" index="1" bw="2" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln634/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="select_ln633_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="2" slack="0"/>
<pin id="123" dir="0" index="2" bw="2" slack="0"/>
<pin id="124" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln633/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="trunc_ln633_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln633/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_05_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="0" index="3" bw="1" slack="0"/>
<pin id="137" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_05/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_04_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="0" index="3" bw="1" slack="0"/>
<pin id="147" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_04/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln634_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln634/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="col_3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="2" slack="0"/>
<pin id="162" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="col_3/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln634_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="3" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln634/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln634_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="2" slack="0"/>
<pin id="173" dir="0" index="1" bw="2" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln634/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln634_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="2" slack="0"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln634/1 "/>
</bind>
</comp>

<comp id="181" class="1005" name="col_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="2" slack="0"/>
<pin id="183" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="188" class="1005" name="row_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="2" slack="0"/>
<pin id="190" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="195" class="1005" name="indvar_flatten_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="87" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="114" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="108" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="105" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="120" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="64" pin="3"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="148"><net_src comp="38" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="56" pin="3"/><net_sink comp="142" pin=1"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="156"><net_src comp="87" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="16" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="114" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="152" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="170"><net_src comp="99" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="120" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="180"><net_src comp="158" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="44" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="186"><net_src comp="181" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="187"><net_src comp="181" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="191"><net_src comp="48" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="198"><net_src comp="52" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="201"><net_src comp="195" pin="1"/><net_sink comp="166" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_Tb_m_Sreg_Array_1 | {1 }
	Port: l_Tb_m_Sreg_Array | {1 }
 - Input state : 
	Port: systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 : l_Tb_m_Sreg_Array_1 | {1 }
	Port: systolicArray_Pipeline_VITIS_LOOP_633_1_VITIS_LOOP_634_2 : l_Tb_m_Sreg_Array | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		col_2 : 1
		indvar_flatten_load : 1
		icmp_ln633 : 2
		add_ln633_1 : 2
		br_ln633 : 3
		row_load : 1
		add_ln633 : 2
		icmp_ln634 : 2
		select_ln633 : 3
		trunc_ln633 : 4
		br_ln85 : 5
		p_05 : 1
		p_04 : 1
		add_ln634 : 2
		col_3 : 3
		store_ln634 : 3
		store_ln634 : 4
		store_ln634 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |  add_ln633_1_fu_99  |    0    |    10   |
|    add   |   add_ln633_fu_108  |    0    |    9    |
|          |   add_ln634_fu_152  |    0    |    9    |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln633_fu_93  |    0    |    8    |
|          |  icmp_ln634_fu_114  |    0    |    8    |
|----------|---------------------|---------|---------|
|  select  | select_ln633_fu_120 |    0    |    2    |
|          |     col_3_fu_158    |    0    |    2    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln633_fu_128 |    0    |    0    |
|----------|---------------------|---------|---------|
|memshiftread|     p_05_fu_132     |    0    |    0    |
|          |     p_04_fu_142     |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    48   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      col_reg_181     |    2   |
|indvar_flatten_reg_195|    3   |
|      row_reg_188     |    2   |
+----------------------+--------+
|         Total        |    7   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   48   |
+-----------+--------+--------+
