$date
  Thu Dec 11 13:20:31 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_full_adder $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var reg 1 $ s $end
$var reg 1 % c $end
$scope module uut $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( cin $end
$var reg 1 ) s $end
$var reg 1 * c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#100
1"
1$
1'
1)
#200
1!
0"
1&
0'
#300
1"
0$
1%
1'
0)
1*
#400
0!
0"
1#
1$
0%
0&
0'
1(
1)
0*
#500
1"
0$
1%
1'
0)
1*
#600
1!
0"
1&
0'
#700
1"
1$
1'
1)
#800
