/*
  automatically created from data available on https://chipselect.org/
*/
#ifndef HW_PADS_BANK0_H
#define HW_PADS_BANK0_H
/** Memory Block starting at 0x4001C000 + 0x0 is 0x1000 bytes in size. It is used for registers. Protection: n */

#include <stdint.h>


#define PADS_BANK0_VOLTAGE_SELECT_VOLTAGE_SELECT_OFFSET    0u
#define PADS_BANK0_VOLTAGE_SELECT_VOLTAGE_SELECT_MASK      1u
#define PADS_BANK0_VOLTAGE_SELECT_VOLTAGE_SELECT_3V3       0u
#define PADS_BANK0_VOLTAGE_SELECT_VOLTAGE_SELECT_1V8       1u

#define PADS_BANK0_GPIO0_OD_OFFSET                         7u
#define PADS_BANK0_GPIO0_OD_MASK                           0x80u

#define PADS_BANK0_GPIO0_IE_OFFSET                         6u
#define PADS_BANK0_GPIO0_IE_MASK                           0x40u

#define PADS_BANK0_GPIO0_DRIVE_OFFSET                      4u
#define PADS_BANK0_GPIO0_DRIVE_MASK                        0x30u
#define PADS_BANK0_GPIO0_DRIVE_2MA                         0u
#define PADS_BANK0_GPIO0_DRIVE_4MA                         1u
#define PADS_BANK0_GPIO0_DRIVE_8MA                         2u
#define PADS_BANK0_GPIO0_DRIVE_12MA                        3u

#define PADS_BANK0_GPIO0_PUE_OFFSET                        3u
#define PADS_BANK0_GPIO0_PUE_MASK                          8u

#define PADS_BANK0_GPIO0_PDE_OFFSET                        2u
#define PADS_BANK0_GPIO0_PDE_MASK                          4u

#define PADS_BANK0_GPIO0_SCHMITT_OFFSET                    1u
#define PADS_BANK0_GPIO0_SCHMITT_MASK                      2u

#define PADS_BANK0_GPIO0_SLEWFAST_OFFSET                   0u
#define PADS_BANK0_GPIO0_SLEWFAST_MASK                     1u

#define PADS_BANK0_GPIO1_OD_OFFSET                         7u
#define PADS_BANK0_GPIO1_OD_MASK                           0x80u

#define PADS_BANK0_GPIO1_IE_OFFSET                         6u
#define PADS_BANK0_GPIO1_IE_MASK                           0x40u

#define PADS_BANK0_GPIO1_DRIVE_OFFSET                      4u
#define PADS_BANK0_GPIO1_DRIVE_MASK                        0x30u
#define PADS_BANK0_GPIO1_DRIVE_2MA                         0u
#define PADS_BANK0_GPIO1_DRIVE_4MA                         1u
#define PADS_BANK0_GPIO1_DRIVE_8MA                         2u
#define PADS_BANK0_GPIO1_DRIVE_12MA                        3u

#define PADS_BANK0_GPIO1_PUE_OFFSET                        3u
#define PADS_BANK0_GPIO1_PUE_MASK                          8u

#define PADS_BANK0_GPIO1_PDE_OFFSET                        2u
#define PADS_BANK0_GPIO1_PDE_MASK                          4u

#define PADS_BANK0_GPIO1_SCHMITT_OFFSET                    1u
#define PADS_BANK0_GPIO1_SCHMITT_MASK                      2u

#define PADS_BANK0_GPIO1_SLEWFAST_OFFSET                   0u
#define PADS_BANK0_GPIO1_SLEWFAST_MASK                     1u

#define PADS_BANK0_GPIO2_OD_OFFSET                         7u
#define PADS_BANK0_GPIO2_OD_MASK                           0x80u

#define PADS_BANK0_GPIO2_IE_OFFSET                         6u
#define PADS_BANK0_GPIO2_IE_MASK                           0x40u

#define PADS_BANK0_GPIO2_DRIVE_OFFSET                      4u
#define PADS_BANK0_GPIO2_DRIVE_MASK                        0x30u
#define PADS_BANK0_GPIO2_DRIVE_2MA                         0u
#define PADS_BANK0_GPIO2_DRIVE_4MA                         1u
#define PADS_BANK0_GPIO2_DRIVE_8MA                         2u
#define PADS_BANK0_GPIO2_DRIVE_12MA                        3u

#define PADS_BANK0_GPIO2_PUE_OFFSET                        3u
#define PADS_BANK0_GPIO2_PUE_MASK                          8u

#define PADS_BANK0_GPIO2_PDE_OFFSET                        2u
#define PADS_BANK0_GPIO2_PDE_MASK                          4u

#define PADS_BANK0_GPIO2_SCHMITT_OFFSET                    1u
#define PADS_BANK0_GPIO2_SCHMITT_MASK                      2u

#define PADS_BANK0_GPIO2_SLEWFAST_OFFSET                   0u
#define PADS_BANK0_GPIO2_SLEWFAST_MASK                     1u

#define PADS_BANK0_GPIO3_OD_OFFSET                         7u
#define PADS_BANK0_GPIO3_OD_MASK                           0x80u

#define PADS_BANK0_GPIO3_IE_OFFSET                         6u
#define PADS_BANK0_GPIO3_IE_MASK                           0x40u

#define PADS_BANK0_GPIO3_DRIVE_OFFSET                      4u
#define PADS_BANK0_GPIO3_DRIVE_MASK                        0x30u
#define PADS_BANK0_GPIO3_DRIVE_2MA                         0u
#define PADS_BANK0_GPIO3_DRIVE_4MA                         1u
#define PADS_BANK0_GPIO3_DRIVE_8MA                         2u
#define PADS_BANK0_GPIO3_DRIVE_12MA                        3u

#define PADS_BANK0_GPIO3_PUE_OFFSET                        3u
#define PADS_BANK0_GPIO3_PUE_MASK                          8u

#define PADS_BANK0_GPIO3_PDE_OFFSET                        2u
#define PADS_BANK0_GPIO3_PDE_MASK                          4u

#define PADS_BANK0_GPIO3_SCHMITT_OFFSET                    1u
#define PADS_BANK0_GPIO3_SCHMITT_MASK                      2u

#define PADS_BANK0_GPIO3_SLEWFAST_OFFSET                   0u
#define PADS_BANK0_GPIO3_SLEWFAST_MASK                     1u

#define PADS_BANK0_GPIO4_OD_OFFSET                         7u
#define PADS_BANK0_GPIO4_OD_MASK                           0x80u

#define PADS_BANK0_GPIO4_IE_OFFSET                         6u
#define PADS_BANK0_GPIO4_IE_MASK                           0x40u

#define PADS_BANK0_GPIO4_DRIVE_OFFSET                      4u
#define PADS_BANK0_GPIO4_DRIVE_MASK                        0x30u
#define PADS_BANK0_GPIO4_DRIVE_2MA                         0u
#define PADS_BANK0_GPIO4_DRIVE_4MA                         1u
#define PADS_BANK0_GPIO4_DRIVE_8MA                         2u
#define PADS_BANK0_GPIO4_DRIVE_12MA                        3u

#define PADS_BANK0_GPIO4_PUE_OFFSET                        3u
#define PADS_BANK0_GPIO4_PUE_MASK                          8u

#define PADS_BANK0_GPIO4_PDE_OFFSET                        2u
#define PADS_BANK0_GPIO4_PDE_MASK                          4u

#define PADS_BANK0_GPIO4_SCHMITT_OFFSET                    1u
#define PADS_BANK0_GPIO4_SCHMITT_MASK                      2u

#define PADS_BANK0_GPIO4_SLEWFAST_OFFSET                   0u
#define PADS_BANK0_GPIO4_SLEWFAST_MASK                     1u

#define PADS_BANK0_GPIO5_OD_OFFSET                         7u
#define PADS_BANK0_GPIO5_OD_MASK                           0x80u

#define PADS_BANK0_GPIO5_IE_OFFSET                         6u
#define PADS_BANK0_GPIO5_IE_MASK                           0x40u

#define PADS_BANK0_GPIO5_DRIVE_OFFSET                      4u
#define PADS_BANK0_GPIO5_DRIVE_MASK                        0x30u
#define PADS_BANK0_GPIO5_DRIVE_2MA                         0u
#define PADS_BANK0_GPIO5_DRIVE_4MA                         1u
#define PADS_BANK0_GPIO5_DRIVE_8MA                         2u
#define PADS_BANK0_GPIO5_DRIVE_12MA                        3u

#define PADS_BANK0_GPIO5_PUE_OFFSET                        3u
#define PADS_BANK0_GPIO5_PUE_MASK                          8u

#define PADS_BANK0_GPIO5_PDE_OFFSET                        2u
#define PADS_BANK0_GPIO5_PDE_MASK                          4u

#define PADS_BANK0_GPIO5_SCHMITT_OFFSET                    1u
#define PADS_BANK0_GPIO5_SCHMITT_MASK                      2u

#define PADS_BANK0_GPIO5_SLEWFAST_OFFSET                   0u
#define PADS_BANK0_GPIO5_SLEWFAST_MASK                     1u

#define PADS_BANK0_GPIO6_OD_OFFSET                         7u
#define PADS_BANK0_GPIO6_OD_MASK                           0x80u

#define PADS_BANK0_GPIO6_IE_OFFSET                         6u
#define PADS_BANK0_GPIO6_IE_MASK                           0x40u

#define PADS_BANK0_GPIO6_DRIVE_OFFSET                      4u
#define PADS_BANK0_GPIO6_DRIVE_MASK                        0x30u
#define PADS_BANK0_GPIO6_DRIVE_2MA                         0u
#define PADS_BANK0_GPIO6_DRIVE_4MA                         1u
#define PADS_BANK0_GPIO6_DRIVE_8MA                         2u
#define PADS_BANK0_GPIO6_DRIVE_12MA                        3u

#define PADS_BANK0_GPIO6_PUE_OFFSET                        3u
#define PADS_BANK0_GPIO6_PUE_MASK                          8u

#define PADS_BANK0_GPIO6_PDE_OFFSET                        2u
#define PADS_BANK0_GPIO6_PDE_MASK                          4u

#define PADS_BANK0_GPIO6_SCHMITT_OFFSET                    1u
#define PADS_BANK0_GPIO6_SCHMITT_MASK                      2u

#define PADS_BANK0_GPIO6_SLEWFAST_OFFSET                   0u
#define PADS_BANK0_GPIO6_SLEWFAST_MASK                     1u

#define PADS_BANK0_GPIO7_OD_OFFSET                         7u
#define PADS_BANK0_GPIO7_OD_MASK                           0x80u

#define PADS_BANK0_GPIO7_IE_OFFSET                         6u
#define PADS_BANK0_GPIO7_IE_MASK                           0x40u

#define PADS_BANK0_GPIO7_DRIVE_OFFSET                      4u
#define PADS_BANK0_GPIO7_DRIVE_MASK                        0x30u
#define PADS_BANK0_GPIO7_DRIVE_2MA                         0u
#define PADS_BANK0_GPIO7_DRIVE_4MA                         1u
#define PADS_BANK0_GPIO7_DRIVE_8MA                         2u
#define PADS_BANK0_GPIO7_DRIVE_12MA                        3u

#define PADS_BANK0_GPIO7_PUE_OFFSET                        3u
#define PADS_BANK0_GPIO7_PUE_MASK                          8u

#define PADS_BANK0_GPIO7_PDE_OFFSET                        2u
#define PADS_BANK0_GPIO7_PDE_MASK                          4u

#define PADS_BANK0_GPIO7_SCHMITT_OFFSET                    1u
#define PADS_BANK0_GPIO7_SCHMITT_MASK                      2u

#define PADS_BANK0_GPIO7_SLEWFAST_OFFSET                   0u
#define PADS_BANK0_GPIO7_SLEWFAST_MASK                     1u

#define PADS_BANK0_GPIO8_OD_OFFSET                         7u
#define PADS_BANK0_GPIO8_OD_MASK                           0x80u

#define PADS_BANK0_GPIO8_IE_OFFSET                         6u
#define PADS_BANK0_GPIO8_IE_MASK                           0x40u

#define PADS_BANK0_GPIO8_DRIVE_OFFSET                      4u
#define PADS_BANK0_GPIO8_DRIVE_MASK                        0x30u
#define PADS_BANK0_GPIO8_DRIVE_2MA                         0u
#define PADS_BANK0_GPIO8_DRIVE_4MA                         1u
#define PADS_BANK0_GPIO8_DRIVE_8MA                         2u
#define PADS_BANK0_GPIO8_DRIVE_12MA                        3u

#define PADS_BANK0_GPIO8_PUE_OFFSET                        3u
#define PADS_BANK0_GPIO8_PUE_MASK                          8u

#define PADS_BANK0_GPIO8_PDE_OFFSET                        2u
#define PADS_BANK0_GPIO8_PDE_MASK                          4u

#define PADS_BANK0_GPIO8_SCHMITT_OFFSET                    1u
#define PADS_BANK0_GPIO8_SCHMITT_MASK                      2u

#define PADS_BANK0_GPIO8_SLEWFAST_OFFSET                   0u
#define PADS_BANK0_GPIO8_SLEWFAST_MASK                     1u

#define PADS_BANK0_GPIO9_OD_OFFSET                         7u
#define PADS_BANK0_GPIO9_OD_MASK                           0x80u

#define PADS_BANK0_GPIO9_IE_OFFSET                         6u
#define PADS_BANK0_GPIO9_IE_MASK                           0x40u

#define PADS_BANK0_GPIO9_DRIVE_OFFSET                      4u
#define PADS_BANK0_GPIO9_DRIVE_MASK                        0x30u
#define PADS_BANK0_GPIO9_DRIVE_2MA                         0u
#define PADS_BANK0_GPIO9_DRIVE_4MA                         1u
#define PADS_BANK0_GPIO9_DRIVE_8MA                         2u
#define PADS_BANK0_GPIO9_DRIVE_12MA                        3u

#define PADS_BANK0_GPIO9_PUE_OFFSET                        3u
#define PADS_BANK0_GPIO9_PUE_MASK                          8u

#define PADS_BANK0_GPIO9_PDE_OFFSET                        2u
#define PADS_BANK0_GPIO9_PDE_MASK                          4u

#define PADS_BANK0_GPIO9_SCHMITT_OFFSET                    1u
#define PADS_BANK0_GPIO9_SCHMITT_MASK                      2u

#define PADS_BANK0_GPIO9_SLEWFAST_OFFSET                   0u
#define PADS_BANK0_GPIO9_SLEWFAST_MASK                     1u

#define PADS_BANK0_GPIO10_OD_OFFSET                        7u
#define PADS_BANK0_GPIO10_OD_MASK                          0x80u

#define PADS_BANK0_GPIO10_IE_OFFSET                        6u
#define PADS_BANK0_GPIO10_IE_MASK                          0x40u

#define PADS_BANK0_GPIO10_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO10_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO10_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO10_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO10_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO10_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO10_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO10_PUE_MASK                         8u

#define PADS_BANK0_GPIO10_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO10_PDE_MASK                         4u

#define PADS_BANK0_GPIO10_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO10_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO10_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO10_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO11_OD_OFFSET                        7u
#define PADS_BANK0_GPIO11_OD_MASK                          0x80u

#define PADS_BANK0_GPIO11_IE_OFFSET                        6u
#define PADS_BANK0_GPIO11_IE_MASK                          0x40u

#define PADS_BANK0_GPIO11_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO11_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO11_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO11_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO11_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO11_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO11_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO11_PUE_MASK                         8u

#define PADS_BANK0_GPIO11_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO11_PDE_MASK                         4u

#define PADS_BANK0_GPIO11_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO11_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO11_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO11_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO12_OD_OFFSET                        7u
#define PADS_BANK0_GPIO12_OD_MASK                          0x80u

#define PADS_BANK0_GPIO12_IE_OFFSET                        6u
#define PADS_BANK0_GPIO12_IE_MASK                          0x40u

#define PADS_BANK0_GPIO12_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO12_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO12_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO12_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO12_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO12_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO12_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO12_PUE_MASK                         8u

#define PADS_BANK0_GPIO12_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO12_PDE_MASK                         4u

#define PADS_BANK0_GPIO12_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO12_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO12_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO12_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO13_OD_OFFSET                        7u
#define PADS_BANK0_GPIO13_OD_MASK                          0x80u

#define PADS_BANK0_GPIO13_IE_OFFSET                        6u
#define PADS_BANK0_GPIO13_IE_MASK                          0x40u

#define PADS_BANK0_GPIO13_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO13_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO13_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO13_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO13_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO13_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO13_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO13_PUE_MASK                         8u

#define PADS_BANK0_GPIO13_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO13_PDE_MASK                         4u

#define PADS_BANK0_GPIO13_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO13_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO13_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO13_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO14_OD_OFFSET                        7u
#define PADS_BANK0_GPIO14_OD_MASK                          0x80u

#define PADS_BANK0_GPIO14_IE_OFFSET                        6u
#define PADS_BANK0_GPIO14_IE_MASK                          0x40u

#define PADS_BANK0_GPIO14_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO14_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO14_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO14_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO14_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO14_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO14_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO14_PUE_MASK                         8u

#define PADS_BANK0_GPIO14_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO14_PDE_MASK                         4u

#define PADS_BANK0_GPIO14_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO14_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO14_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO14_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO15_OD_OFFSET                        7u
#define PADS_BANK0_GPIO15_OD_MASK                          0x80u

#define PADS_BANK0_GPIO15_IE_OFFSET                        6u
#define PADS_BANK0_GPIO15_IE_MASK                          0x40u

#define PADS_BANK0_GPIO15_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO15_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO15_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO15_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO15_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO15_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO15_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO15_PUE_MASK                         8u

#define PADS_BANK0_GPIO15_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO15_PDE_MASK                         4u

#define PADS_BANK0_GPIO15_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO15_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO15_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO15_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO16_OD_OFFSET                        7u
#define PADS_BANK0_GPIO16_OD_MASK                          0x80u

#define PADS_BANK0_GPIO16_IE_OFFSET                        6u
#define PADS_BANK0_GPIO16_IE_MASK                          0x40u

#define PADS_BANK0_GPIO16_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO16_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO16_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO16_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO16_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO16_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO16_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO16_PUE_MASK                         8u

#define PADS_BANK0_GPIO16_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO16_PDE_MASK                         4u

#define PADS_BANK0_GPIO16_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO16_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO16_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO16_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO17_OD_OFFSET                        7u
#define PADS_BANK0_GPIO17_OD_MASK                          0x80u

#define PADS_BANK0_GPIO17_IE_OFFSET                        6u
#define PADS_BANK0_GPIO17_IE_MASK                          0x40u

#define PADS_BANK0_GPIO17_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO17_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO17_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO17_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO17_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO17_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO17_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO17_PUE_MASK                         8u

#define PADS_BANK0_GPIO17_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO17_PDE_MASK                         4u

#define PADS_BANK0_GPIO17_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO17_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO17_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO17_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO18_OD_OFFSET                        7u
#define PADS_BANK0_GPIO18_OD_MASK                          0x80u

#define PADS_BANK0_GPIO18_IE_OFFSET                        6u
#define PADS_BANK0_GPIO18_IE_MASK                          0x40u

#define PADS_BANK0_GPIO18_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO18_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO18_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO18_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO18_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO18_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO18_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO18_PUE_MASK                         8u

#define PADS_BANK0_GPIO18_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO18_PDE_MASK                         4u

#define PADS_BANK0_GPIO18_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO18_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO18_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO18_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO19_OD_OFFSET                        7u
#define PADS_BANK0_GPIO19_OD_MASK                          0x80u

#define PADS_BANK0_GPIO19_IE_OFFSET                        6u
#define PADS_BANK0_GPIO19_IE_MASK                          0x40u

#define PADS_BANK0_GPIO19_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO19_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO19_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO19_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO19_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO19_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO19_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO19_PUE_MASK                         8u

#define PADS_BANK0_GPIO19_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO19_PDE_MASK                         4u

#define PADS_BANK0_GPIO19_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO19_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO19_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO19_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO20_OD_OFFSET                        7u
#define PADS_BANK0_GPIO20_OD_MASK                          0x80u

#define PADS_BANK0_GPIO20_IE_OFFSET                        6u
#define PADS_BANK0_GPIO20_IE_MASK                          0x40u

#define PADS_BANK0_GPIO20_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO20_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO20_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO20_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO20_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO20_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO20_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO20_PUE_MASK                         8u

#define PADS_BANK0_GPIO20_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO20_PDE_MASK                         4u

#define PADS_BANK0_GPIO20_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO20_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO20_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO20_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO21_OD_OFFSET                        7u
#define PADS_BANK0_GPIO21_OD_MASK                          0x80u

#define PADS_BANK0_GPIO21_IE_OFFSET                        6u
#define PADS_BANK0_GPIO21_IE_MASK                          0x40u

#define PADS_BANK0_GPIO21_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO21_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO21_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO21_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO21_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO21_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO21_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO21_PUE_MASK                         8u

#define PADS_BANK0_GPIO21_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO21_PDE_MASK                         4u

#define PADS_BANK0_GPIO21_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO21_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO21_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO21_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO22_OD_OFFSET                        7u
#define PADS_BANK0_GPIO22_OD_MASK                          0x80u

#define PADS_BANK0_GPIO22_IE_OFFSET                        6u
#define PADS_BANK0_GPIO22_IE_MASK                          0x40u

#define PADS_BANK0_GPIO22_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO22_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO22_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO22_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO22_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO22_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO22_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO22_PUE_MASK                         8u

#define PADS_BANK0_GPIO22_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO22_PDE_MASK                         4u

#define PADS_BANK0_GPIO22_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO22_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO22_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO22_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO23_OD_OFFSET                        7u
#define PADS_BANK0_GPIO23_OD_MASK                          0x80u

#define PADS_BANK0_GPIO23_IE_OFFSET                        6u
#define PADS_BANK0_GPIO23_IE_MASK                          0x40u

#define PADS_BANK0_GPIO23_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO23_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO23_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO23_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO23_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO23_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO23_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO23_PUE_MASK                         8u

#define PADS_BANK0_GPIO23_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO23_PDE_MASK                         4u

#define PADS_BANK0_GPIO23_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO23_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO23_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO23_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO24_OD_OFFSET                        7u
#define PADS_BANK0_GPIO24_OD_MASK                          0x80u

#define PADS_BANK0_GPIO24_IE_OFFSET                        6u
#define PADS_BANK0_GPIO24_IE_MASK                          0x40u

#define PADS_BANK0_GPIO24_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO24_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO24_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO24_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO24_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO24_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO24_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO24_PUE_MASK                         8u

#define PADS_BANK0_GPIO24_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO24_PDE_MASK                         4u

#define PADS_BANK0_GPIO24_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO24_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO24_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO24_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO25_OD_OFFSET                        7u
#define PADS_BANK0_GPIO25_OD_MASK                          0x80u

#define PADS_BANK0_GPIO25_IE_OFFSET                        6u
#define PADS_BANK0_GPIO25_IE_MASK                          0x40u

#define PADS_BANK0_GPIO25_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO25_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO25_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO25_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO25_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO25_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO25_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO25_PUE_MASK                         8u

#define PADS_BANK0_GPIO25_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO25_PDE_MASK                         4u

#define PADS_BANK0_GPIO25_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO25_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO25_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO25_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO26_OD_OFFSET                        7u
#define PADS_BANK0_GPIO26_OD_MASK                          0x80u

#define PADS_BANK0_GPIO26_IE_OFFSET                        6u
#define PADS_BANK0_GPIO26_IE_MASK                          0x40u

#define PADS_BANK0_GPIO26_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO26_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO26_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO26_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO26_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO26_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO26_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO26_PUE_MASK                         8u

#define PADS_BANK0_GPIO26_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO26_PDE_MASK                         4u

#define PADS_BANK0_GPIO26_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO26_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO26_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO26_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO27_OD_OFFSET                        7u
#define PADS_BANK0_GPIO27_OD_MASK                          0x80u

#define PADS_BANK0_GPIO27_IE_OFFSET                        6u
#define PADS_BANK0_GPIO27_IE_MASK                          0x40u

#define PADS_BANK0_GPIO27_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO27_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO27_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO27_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO27_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO27_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO27_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO27_PUE_MASK                         8u

#define PADS_BANK0_GPIO27_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO27_PDE_MASK                         4u

#define PADS_BANK0_GPIO27_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO27_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO27_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO27_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO28_OD_OFFSET                        7u
#define PADS_BANK0_GPIO28_OD_MASK                          0x80u

#define PADS_BANK0_GPIO28_IE_OFFSET                        6u
#define PADS_BANK0_GPIO28_IE_MASK                          0x40u

#define PADS_BANK0_GPIO28_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO28_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO28_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO28_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO28_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO28_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO28_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO28_PUE_MASK                         8u

#define PADS_BANK0_GPIO28_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO28_PDE_MASK                         4u

#define PADS_BANK0_GPIO28_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO28_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO28_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO28_SLEWFAST_MASK                    1u

#define PADS_BANK0_GPIO29_OD_OFFSET                        7u
#define PADS_BANK0_GPIO29_OD_MASK                          0x80u

#define PADS_BANK0_GPIO29_IE_OFFSET                        6u
#define PADS_BANK0_GPIO29_IE_MASK                          0x40u

#define PADS_BANK0_GPIO29_DRIVE_OFFSET                     4u
#define PADS_BANK0_GPIO29_DRIVE_MASK                       0x30u
#define PADS_BANK0_GPIO29_DRIVE_2MA                        0u
#define PADS_BANK0_GPIO29_DRIVE_4MA                        1u
#define PADS_BANK0_GPIO29_DRIVE_8MA                        2u
#define PADS_BANK0_GPIO29_DRIVE_12MA                       3u

#define PADS_BANK0_GPIO29_PUE_OFFSET                       3u
#define PADS_BANK0_GPIO29_PUE_MASK                         8u

#define PADS_BANK0_GPIO29_PDE_OFFSET                       2u
#define PADS_BANK0_GPIO29_PDE_MASK                         4u

#define PADS_BANK0_GPIO29_SCHMITT_OFFSET                   1u
#define PADS_BANK0_GPIO29_SCHMITT_MASK                     2u

#define PADS_BANK0_GPIO29_SLEWFAST_OFFSET                  0u
#define PADS_BANK0_GPIO29_SLEWFAST_MASK                    1u

#define PADS_BANK0_SWCLK_OD_OFFSET                         7u
#define PADS_BANK0_SWCLK_OD_MASK                           0x80u

#define PADS_BANK0_SWCLK_IE_OFFSET                         6u
#define PADS_BANK0_SWCLK_IE_MASK                           0x40u

#define PADS_BANK0_SWCLK_DRIVE_OFFSET                      4u
#define PADS_BANK0_SWCLK_DRIVE_MASK                        0x30u
#define PADS_BANK0_SWCLK_DRIVE_2MA                         0u
#define PADS_BANK0_SWCLK_DRIVE_4MA                         1u
#define PADS_BANK0_SWCLK_DRIVE_8MA                         2u
#define PADS_BANK0_SWCLK_DRIVE_12MA                        3u

#define PADS_BANK0_SWCLK_PUE_OFFSET                        3u
#define PADS_BANK0_SWCLK_PUE_MASK                          8u

#define PADS_BANK0_SWCLK_PDE_OFFSET                        2u
#define PADS_BANK0_SWCLK_PDE_MASK                          4u

#define PADS_BANK0_SWCLK_SCHMITT_OFFSET                    1u
#define PADS_BANK0_SWCLK_SCHMITT_MASK                      2u

#define PADS_BANK0_SWCLK_SLEWFAST_OFFSET                   0u
#define PADS_BANK0_SWCLK_SLEWFAST_MASK                     1u

#define PADS_BANK0_SWD_OD_OFFSET                           7u
#define PADS_BANK0_SWD_OD_MASK                             0x80u

#define PADS_BANK0_SWD_IE_OFFSET                           6u
#define PADS_BANK0_SWD_IE_MASK                             0x40u

#define PADS_BANK0_SWD_DRIVE_OFFSET                        4u
#define PADS_BANK0_SWD_DRIVE_MASK                          0x30u
#define PADS_BANK0_SWD_DRIVE_2MA                           0u
#define PADS_BANK0_SWD_DRIVE_4MA                           1u
#define PADS_BANK0_SWD_DRIVE_8MA                           2u
#define PADS_BANK0_SWD_DRIVE_12MA                          3u

#define PADS_BANK0_SWD_PUE_OFFSET                          3u
#define PADS_BANK0_SWD_PUE_MASK                            8u

#define PADS_BANK0_SWD_PDE_OFFSET                          2u
#define PADS_BANK0_SWD_PDE_MASK                            4u

#define PADS_BANK0_SWD_SCHMITT_OFFSET                      1u
#define PADS_BANK0_SWD_SCHMITT_MASK                        2u

#define PADS_BANK0_SWD_SLEWFAST_OFFSET                     0u
#define PADS_BANK0_SWD_SLEWFAST_MASK                       1u


typedef struct
{

/** VOLTAGE_SELECT (offset: 0x0)
  Voltage select. Per bank control
  access : read-write
  reset value : 0x0
  reset mask : 0x0
  Field: VOLTAGE_SELECT
  offset: 0, size: 1, access: read-write
  Enum:
  Value: 0 - 3v3 : Set voltage to 3.3V (DVDD &gt;= 2V5)
  Value: 1 - 1v8 : Set voltage to 1.8V (DVDD &lt;= 1V8)
*/
volatile uint32_t VOLTAGE_SELECT;

/** GPIO0 (offset: 0x4)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO0;

/** GPIO1 (offset: 0x8)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO1;

/** GPIO2 (offset: 0xc)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO2;

/** GPIO3 (offset: 0x10)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO3;

/** GPIO4 (offset: 0x14)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO4;

/** GPIO5 (offset: 0x18)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO5;

/** GPIO6 (offset: 0x1c)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO6;

/** GPIO7 (offset: 0x20)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO7;

/** GPIO8 (offset: 0x24)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO8;

/** GPIO9 (offset: 0x28)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO9;

/** GPIO10 (offset: 0x2c)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO10;

/** GPIO11 (offset: 0x30)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO11;

/** GPIO12 (offset: 0x34)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO12;

/** GPIO13 (offset: 0x38)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO13;

/** GPIO14 (offset: 0x3c)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO14;

/** GPIO15 (offset: 0x40)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO15;

/** GPIO16 (offset: 0x44)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO16;

/** GPIO17 (offset: 0x48)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO17;

/** GPIO18 (offset: 0x4c)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO18;

/** GPIO19 (offset: 0x50)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO19;

/** GPIO20 (offset: 0x54)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO20;

/** GPIO21 (offset: 0x58)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO21;

/** GPIO22 (offset: 0x5c)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO22;

/** GPIO23 (offset: 0x60)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO23;

/** GPIO24 (offset: 0x64)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO24;

/** GPIO25 (offset: 0x68)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO25;

/** GPIO26 (offset: 0x6c)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO26;

/** GPIO27 (offset: 0x70)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO27;

/** GPIO28 (offset: 0x74)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO28;

/** GPIO29 (offset: 0x78)
  Pad control register
  access : read-write
  reset value : 0x56
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t GPIO29;

/** SWCLK (offset: 0x7c)
  Pad control register
  access : read-write
  reset value : 0xDA
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t SWCLK;

/** SWD (offset: 0x80)
  Pad control register
  access : read-write
  reset value : 0x5A
  reset mask : 0x0
  Field: OD
  offset: 7, size: 1, access: read-write
  Output disable. Has priority over output enable from peripherals
  Field: IE
  offset: 6, size: 1, access: read-write
  Input enable
  Field: DRIVE
  offset: 4, size: 2, access: read-write
  Drive strength.
  Enum:
  Value: 0 - 2mA
  Value: 1 - 4mA
  Value: 2 - 8mA
  Value: 3 - 12mA
  Field: PUE
  offset: 3, size: 1, access: read-write
  Pull up enable
  Field: PDE
  offset: 2, size: 1, access: read-write
  Pull down enable
  Field: SCHMITT
  offset: 1, size: 1, access: read-write
  Enable schmitt trigger
  Field: SLEWFAST
  offset: 0, size: 1, access: read-write
  Slew rate control. 1 = Fast, 0 = Slow
*/
volatile uint32_t SWD;
} PADS_BANK0_type;

#define PADS_BANK0 ((PADS_BANK0_type *) 0x4001C000)

#endif // HW_PADS_BANK0_H
