RADIX hex
CDEBUG 0
DEBUGVARS {data_in_data IN transactor_data_in_data 0 hist_out_data OUT transactor_hist_out_data 0 }
WAVELIST {{DUT data_in:rsc data_in_rsc_AWID {scverify_top rtl data_in_rsc_AWID} {}} {DUT data_in:rsc data_in_rsc_AWADDR {scverify_top rtl data_in_rsc_AWADDR} {}} {DUT data_in:rsc data_in_rsc_AWLEN {scverify_top rtl data_in_rsc_AWLEN} {}} {DUT data_in:rsc data_in_rsc_AWSIZE {scverify_top rtl data_in_rsc_AWSIZE} {}} {DUT data_in:rsc data_in_rsc_AWBURST {scverify_top rtl data_in_rsc_AWBURST} {}} {DUT data_in:rsc data_in_rsc_AWLOCK {scverify_top rtl data_in_rsc_AWLOCK} {}} {DUT data_in:rsc data_in_rsc_AWCACHE {scverify_top rtl data_in_rsc_AWCACHE} {}} {DUT data_in:rsc data_in_rsc_AWPROT {scverify_top rtl data_in_rsc_AWPROT} {}} {DUT data_in:rsc data_in_rsc_AWQOS {scverify_top rtl data_in_rsc_AWQOS} {}} {DUT data_in:rsc data_in_rsc_AWREGION {scverify_top rtl data_in_rsc_AWREGION} {}} {DUT data_in:rsc data_in_rsc_AWUSER {scverify_top rtl data_in_rsc_AWUSER} {}} {DUT data_in:rsc data_in_rsc_AWVALID {scverify_top rtl data_in_rsc_AWVALID} {}} {DUT data_in:rsc data_in_rsc_AWREADY {scverify_top rtl data_in_rsc_AWREADY} {}} {DUT data_in:rsc data_in_rsc_WDATA {scverify_top rtl data_in_rsc_WDATA} {}} {DUT data_in:rsc data_in_rsc_WSTRB {scverify_top rtl data_in_rsc_WSTRB} {}} {DUT data_in:rsc data_in_rsc_WLAST {scverify_top rtl data_in_rsc_WLAST} {}} {DUT data_in:rsc data_in_rsc_WUSER {scverify_top rtl data_in_rsc_WUSER} {}} {DUT data_in:rsc data_in_rsc_WVALID {scverify_top rtl data_in_rsc_WVALID} {}} {DUT data_in:rsc data_in_rsc_WREADY {scverify_top rtl data_in_rsc_WREADY} {}} {DUT data_in:rsc data_in_rsc_BID {scverify_top rtl data_in_rsc_BID} {}} {DUT data_in:rsc data_in_rsc_BRESP {scverify_top rtl data_in_rsc_BRESP} {}} {DUT data_in:rsc data_in_rsc_BUSER {scverify_top rtl data_in_rsc_BUSER} {}} {DUT data_in:rsc data_in_rsc_BVALID {scverify_top rtl data_in_rsc_BVALID} {}} {DUT data_in:rsc data_in_rsc_BREADY {scverify_top rtl data_in_rsc_BREADY} {}} {DUT data_in:rsc data_in_rsc_ARID {scverify_top rtl data_in_rsc_ARID} {}} {DUT data_in:rsc data_in_rsc_ARADDR {scverify_top rtl data_in_rsc_ARADDR} {}} {DUT data_in:rsc data_in_rsc_ARLEN {scverify_top rtl data_in_rsc_ARLEN} {}} {DUT data_in:rsc data_in_rsc_ARSIZE {scverify_top rtl data_in_rsc_ARSIZE} {}} {DUT data_in:rsc data_in_rsc_ARBURST {scverify_top rtl data_in_rsc_ARBURST} {}} {DUT data_in:rsc data_in_rsc_ARLOCK {scverify_top rtl data_in_rsc_ARLOCK} {}} {DUT data_in:rsc data_in_rsc_ARCACHE {scverify_top rtl data_in_rsc_ARCACHE} {}} {DUT data_in:rsc data_in_rsc_ARPROT {scverify_top rtl data_in_rsc_ARPROT} {}} {DUT data_in:rsc data_in_rsc_ARQOS {scverify_top rtl data_in_rsc_ARQOS} {}} {DUT data_in:rsc data_in_rsc_ARREGION {scverify_top rtl data_in_rsc_ARREGION} {}} {DUT data_in:rsc data_in_rsc_ARUSER {scverify_top rtl data_in_rsc_ARUSER} {}} {DUT data_in:rsc data_in_rsc_ARVALID {scverify_top rtl data_in_rsc_ARVALID} {}} {DUT data_in:rsc data_in_rsc_ARREADY {scverify_top rtl data_in_rsc_ARREADY} {}} {DUT data_in:rsc data_in_rsc_RID {scverify_top rtl data_in_rsc_RID} {}} {DUT data_in:rsc data_in_rsc_RDATA {scverify_top rtl data_in_rsc_RDATA} {}} {DUT data_in:rsc data_in_rsc_RRESP {scverify_top rtl data_in_rsc_RRESP} {}} {DUT data_in:rsc data_in_rsc_RLAST {scverify_top rtl data_in_rsc_RLAST} {}} {DUT data_in:rsc data_in_rsc_RUSER {scverify_top rtl data_in_rsc_RUSER} {}} {DUT data_in:rsc data_in_rsc_RVALID {scverify_top rtl data_in_rsc_RVALID} {}} {DUT data_in:rsc data_in_rsc_RREADY {scverify_top rtl data_in_rsc_RREADY} {}} {DUT data_in:rsc data_in_rsc_tr_write_done {scverify_top rtl data_in_rsc_tr_write_done} {}} {DUT data_in:rsc data_in_rsc_s_tdone {scverify_top rtl data_in_rsc_s_tdone} {}} {DUT hist_out:rsc hist_out_rsc_AWID {scverify_top rtl hist_out_rsc_AWID} {}} {DUT hist_out:rsc hist_out_rsc_AWADDR {scverify_top rtl hist_out_rsc_AWADDR} {}} {DUT hist_out:rsc hist_out_rsc_AWLEN {scverify_top rtl hist_out_rsc_AWLEN} {}} {DUT hist_out:rsc hist_out_rsc_AWSIZE {scverify_top rtl hist_out_rsc_AWSIZE} {}} {DUT hist_out:rsc hist_out_rsc_AWBURST {scverify_top rtl hist_out_rsc_AWBURST} {}} {DUT hist_out:rsc hist_out_rsc_AWLOCK {scverify_top rtl hist_out_rsc_AWLOCK} {}} {DUT hist_out:rsc hist_out_rsc_AWCACHE {scverify_top rtl hist_out_rsc_AWCACHE} {}} {DUT hist_out:rsc hist_out_rsc_AWPROT {scverify_top rtl hist_out_rsc_AWPROT} {}} {DUT hist_out:rsc hist_out_rsc_AWQOS {scverify_top rtl hist_out_rsc_AWQOS} {}} {DUT hist_out:rsc hist_out_rsc_AWREGION {scverify_top rtl hist_out_rsc_AWREGION} {}} {DUT hist_out:rsc hist_out_rsc_AWUSER {scverify_top rtl hist_out_rsc_AWUSER} {}} {DUT hist_out:rsc hist_out_rsc_AWVALID {scverify_top rtl hist_out_rsc_AWVALID} {}} {DUT hist_out:rsc hist_out_rsc_AWREADY {scverify_top rtl hist_out_rsc_AWREADY} {}} {DUT hist_out:rsc hist_out_rsc_WDATA {scverify_top rtl hist_out_rsc_WDATA} {}} {DUT hist_out:rsc hist_out_rsc_WSTRB {scverify_top rtl hist_out_rsc_WSTRB} {}} {DUT hist_out:rsc hist_out_rsc_WLAST {scverify_top rtl hist_out_rsc_WLAST} {}} {DUT hist_out:rsc hist_out_rsc_WUSER {scverify_top rtl hist_out_rsc_WUSER} {}} {DUT hist_out:rsc hist_out_rsc_WVALID {scverify_top rtl hist_out_rsc_WVALID} {}} {DUT hist_out:rsc hist_out_rsc_WREADY {scverify_top rtl hist_out_rsc_WREADY} {}} {DUT hist_out:rsc hist_out_rsc_BID {scverify_top rtl hist_out_rsc_BID} {}} {DUT hist_out:rsc hist_out_rsc_BRESP {scverify_top rtl hist_out_rsc_BRESP} {}} {DUT hist_out:rsc hist_out_rsc_BUSER {scverify_top rtl hist_out_rsc_BUSER} {}} {DUT hist_out:rsc hist_out_rsc_BVALID {scverify_top rtl hist_out_rsc_BVALID} {}} {DUT hist_out:rsc hist_out_rsc_BREADY {scverify_top rtl hist_out_rsc_BREADY} {}} {DUT hist_out:rsc hist_out_rsc_ARID {scverify_top rtl hist_out_rsc_ARID} {}} {DUT hist_out:rsc hist_out_rsc_ARADDR {scverify_top rtl hist_out_rsc_ARADDR} {}} {DUT hist_out:rsc hist_out_rsc_ARLEN {scverify_top rtl hist_out_rsc_ARLEN} {}} {DUT hist_out:rsc hist_out_rsc_ARSIZE {scverify_top rtl hist_out_rsc_ARSIZE} {}} {DUT hist_out:rsc hist_out_rsc_ARBURST {scverify_top rtl hist_out_rsc_ARBURST} {}} {DUT hist_out:rsc hist_out_rsc_ARLOCK {scverify_top rtl hist_out_rsc_ARLOCK} {}} {DUT hist_out:rsc hist_out_rsc_ARCACHE {scverify_top rtl hist_out_rsc_ARCACHE} {}} {DUT hist_out:rsc hist_out_rsc_ARPROT {scverify_top rtl hist_out_rsc_ARPROT} {}} {DUT hist_out:rsc hist_out_rsc_ARQOS {scverify_top rtl hist_out_rsc_ARQOS} {}} {DUT hist_out:rsc hist_out_rsc_ARREGION {scverify_top rtl hist_out_rsc_ARREGION} {}} {DUT hist_out:rsc hist_out_rsc_ARUSER {scverify_top rtl hist_out_rsc_ARUSER} {}} {DUT hist_out:rsc hist_out_rsc_ARVALID {scverify_top rtl hist_out_rsc_ARVALID} {}} {DUT hist_out:rsc hist_out_rsc_ARREADY {scverify_top rtl hist_out_rsc_ARREADY} {}} {DUT hist_out:rsc hist_out_rsc_RID {scverify_top rtl hist_out_rsc_RID} {}} {DUT hist_out:rsc hist_out_rsc_RDATA {scverify_top rtl hist_out_rsc_RDATA} {}} {DUT hist_out:rsc hist_out_rsc_RRESP {scverify_top rtl hist_out_rsc_RRESP} {}} {DUT hist_out:rsc hist_out_rsc_RLAST {scverify_top rtl hist_out_rsc_RLAST} {}} {DUT hist_out:rsc hist_out_rsc_RUSER {scverify_top rtl hist_out_rsc_RUSER} {}} {DUT hist_out:rsc hist_out_rsc_RVALID {scverify_top rtl hist_out_rsc_RVALID} {}} {DUT hist_out:rsc hist_out_rsc_RREADY {scverify_top rtl hist_out_rsc_RREADY} {}} {DUT hist_out:rsc hist_out_rsc_tr_write_done {scverify_top rtl hist_out_rsc_tr_write_done} {}} {DUT hist_out:rsc hist_out_rsc_s_tdone {scverify_top rtl hist_out_rsc_s_tdone} {}} {DUT {} data_in_rsc_req_vz {scverify_top rtl data_in_rsc_req_vz} {}} {DUT {} data_in_rsc_rls_lz {scverify_top rtl data_in_rsc_rls_lz} {}} {DUT {} hist_out_rsc_req_vz {scverify_top rtl hist_out_rsc_req_vz} {}} {DUT {} hist_out_rsc_rls_lz {scverify_top rtl hist_out_rsc_rls_lz} {}} {OutputCompare hist_out_data hist_out_data-TRANS# {scverify_top user_tb hist_out_data_comp _compare_cnt_sig} blue} {OutputCompare hist_out_data hist_out_data-GOLDEN {scverify_top user_tb hist_out_data_comp _golden_sig} {}} {OutputCompare hist_out_data hist_out_data-DUT {scverify_top user_tb hist_out_data_comp _dut_sig} {}} {OutputCompare hist_out_data hist_out_data-ERR# {scverify_top user_tb hist_out_data_comp _error_cnt_sig} red} {Sync_Signals testbench clk {scverify_top rtl clk} {}} {Sync_Signals testbench Master_rst {scverify_top rst} {}} {Sync_Signals testbench cpp_testbench_active {scverify_top user_tb cpp_testbench_active} {}} {Sync_Signals testbench rst {scverify_top rtl rst} {}} {Active_Processes {} histogram_hls_struct_inst/histogram_hls_core_inst {scverify_top rtl histogram_hls_struct_inst histogram_hls_core_inst histogram_hls_core_staller_inst core_wen} {}} {Active_Processes {} deadlock {scverify_top deadlocked} {}} }
