{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618446525032 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618446525032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 03:28:44 2021 " "Processing started: Thu Apr 15 03:28:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618446525032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1618446525032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off kd_tree -c kd_tree --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1618446525033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1618446525284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1618446525284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kd_tree.v 1 1 " "Found 1 design units, including 1 entities, in source file kd_tree.v" { { "Info" "ISGN_ENTITY_NAME" "1 kd_tree " "Found entity 1: kd_tree" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618446531154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618446531154 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node.v(239) " "Verilog HDL information at node.v(239): always construct contains both blocking and non-blocking assignments" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 239 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1618446531155 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "node.v(260) " "Verilog HDL information at node.v(260): always construct contains both blocking and non-blocking assignments" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 260 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1618446531155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.v 1 1 " "Found 1 design units, including 1 entities, in source file node.v" { { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618446531156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618446531156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_PE " "Found entity 1: cluster_PE" {  } { { "cluster_PE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618446531157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618446531157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "manhattan.v 1 1 " "Found 1 design units, including 1 entities, in source file manhattan.v" { { "Info" "ISGN_ENTITY_NAME" "1 manhattan " "Found entity 1: manhattan" {  } { { "manhattan.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/manhattan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618446531158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618446531158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_CE " "Found entity 1: cluster_CE" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618446531159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618446531159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_ce_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_ce_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_ce_tb " "Found entity 1: cluster_ce_tb" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618446531161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618446531161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster_pe_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cluster_pe_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cluster_pe_tb " "Found entity 1: cluster_pe_tb" {  } { { "cluster_pe_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_pe_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618446531162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1618446531162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc node.v(65) " "Verilog HDL Implicit Net warning at node.v(65): created implicit net for \"distance_calc\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_dne node.v(139) " "Verilog HDL Implicit Net warning at node.v(139): created implicit net for \"left_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 139 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_dne node.v(140) " "Verilog HDL Implicit Net warning at node.v(140): created implicit net for \"right_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "both_dne node.v(141) " "Verilog HDL Implicit Net warning at node.v(141): created implicit net for \"both_dne\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_en node.v(142) " "Verilog HDL Implicit Net warning at node.v(142): created implicit net for \"left_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_en node.v(143) " "Verilog HDL Implicit Net warning at node.v(143): created implicit net for \"right_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ce_en node.v(144) " "Verilog HDL Implicit Net warning at node.v(144): created implicit net for \"ce_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pe_en node.v(145) " "Verilog HDL Implicit Net warning at node.v(145): created implicit net for \"pe_en\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "returned node.v(179) " "Verilog HDL Implicit Net warning at node.v(179): created implicit net for \"returned\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sort_stable node.v(224) " "Verilog HDL Implicit Net warning at node.v(224): created implicit net for \"sort_stable\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 224 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "left_switch node.v(225) " "Verilog HDL Implicit Net warning at node.v(225): created implicit net for \"left_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 225 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "self_switch node.v(226) " "Verilog HDL Implicit Net warning at node.v(226): created implicit net for \"self_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 226 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "right_switch node.v(227) " "Verilog HDL Implicit Net warning at node.v(227): created implicit net for \"right_switch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "other_branch node.v(229) " "Verilog HDL Implicit Net warning at node.v(229): created implicit net for \"other_branch\"" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 229 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "distance_calc cluster_PE.v(35) " "Verilog HDL Implicit Net warning at cluster_PE.v(35): created implicit net for \"distance_calc\"" {  } { { "cluster_PE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_PE.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A cluster_CE.v(30) " "Verilog HDL Implicit Net warning at cluster_CE.v(30): created implicit net for \"A\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B cluster_CE.v(31) " "Verilog HDL Implicit Net warning at cluster_CE.v(31): created implicit net for \"B\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C cluster_CE.v(32) " "Verilog HDL Implicit Net warning at cluster_CE.v(32): created implicit net for \"C\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_done cluster_CE.v(59) " "Verilog HDL Implicit Net warning at cluster_CE.v(59): created implicit net for \"dst_done\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "change_best cluster_CE.v(67) " "Verilog HDL Implicit Net warning at cluster_CE.v(67): created implicit net for \"change_best\"" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_left cluster_ce_tb.v(18) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(18): created implicit net for \"send_left\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "send_right cluster_ce_tb.v(18) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(18): created implicit net for \"send_right\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "parent_switch cluster_ce_tb.v(18) " "Verilog HDL Implicit Net warning at cluster_ce_tb.v(18): created implicit net for \"parent_switch\"" {  } { { "cluster_ce_tb.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_ce_tb.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1618446531163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kd_tree " "Elaborating entity \"kd_tree\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1618446531193 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading image.\\n kd_tree.v(219) " "Verilog HDL Display System Task info at kd_tree.v(219): Loading image.\\n" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 219 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1618446531196 "|kd_tree"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "116 0 19 kd_tree.v(220) " "Verilog HDL warning at kd_tree.v(220): number of words (116) in memory file does not match the number of elements in the address range \[0:19\]" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 220 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1618446531196 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(233) " "Verilog HDL assignment warning at kd_tree.v(233): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531196 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 kd_tree.v(262) " "Verilog HDL assignment warning at kd_tree.v(262): truncated value with size 32 to match size of target (27)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531197 "|kd_tree"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 kd_tree.v(294) " "Verilog HDL assignment warning at kd_tree.v(294): truncated value with size 32 to match size of target (4)" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531197 "|kd_tree"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "kd_tree.v(298) " "Verilog HDL warning at kd_tree.v(298): ignoring unsupported system task" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 298 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1618446531197 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.data_a 0 kd_tree.v(84) " "Net \"in_im.data_a\" at kd_tree.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1618446531197 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.waddr_a 0 kd_tree.v(84) " "Net \"in_im.waddr_a\" at kd_tree.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1618446531197 "|kd_tree"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_im.we_a 0 kd_tree.v(84) " "Net \"in_im.we_a\" at kd_tree.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "kd_tree.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1618446531197 "|kd_tree"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:root " "Elaborating entity \"node\" for hierarchy \"node:root\"" {  } { { "kd_tree.v" "root" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531197 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531198 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(145) " "Verilog HDL or VHDL warning at node.v(145): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531198 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531199 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531199 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531199 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(56) " "Verilog HDL or VHDL warning at node.v(56): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531199 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531199 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531199 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531199 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531199 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531199 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531199 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(178) " "Verilog HDL assignment warning at node.v(178): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531200 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(201) " "Verilog HDL assignment warning at node.v(201): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531200 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(276) " "Verilog HDL assignment warning at node.v(276): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531201 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(300) " "Verilog HDL assignment warning at node.v(300): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531202 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(301) " "Verilog HDL assignment warning at node.v(301): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531202 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(325) " "Verilog HDL assignment warning at node.v(325): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531202 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(328) " "Verilog HDL assignment warning at node.v(328): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531202 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(348) " "Verilog HDL assignment warning at node.v(348): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531203 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(374) " "Verilog HDL assignment warning at node.v(374): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531203 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(397) " "Verilog HDL assignment warning at node.v(397): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531204 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(415) " "Verilog HDL assignment warning at node.v(415): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531204 "|kd_tree|node:root"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(585) " "Verilog HDL Case Statement information at node.v(585): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 585 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618446531211 "|kd_tree|node:root"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(672) " "Verilog HDL assignment warning at node.v(672): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531212 "|kd_tree|node:root"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:root\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:root\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531328 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531329 "|kd_tree|node:root|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "manhattan node:root\|cluster_CE:c_ce\|manhattan:m_current " "Elaborating entity \"manhattan\" for hierarchy \"node:root\|cluster_CE:c_ce\|manhattan:m_current\"" {  } { { "cluster_CE.v" "m_current" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:left " "Elaborating entity \"node\" for hierarchy \"node:left\"" {  } { { "kd_tree.v" "left" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531332 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(145) " "Verilog HDL or VHDL warning at node.v(145): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531332 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531332 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531332 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531332 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(56) " "Verilog HDL or VHDL warning at node.v(56): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531333 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531333 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531333 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531333 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531333 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531333 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531333 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(178) " "Verilog HDL assignment warning at node.v(178): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531333 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(201) " "Verilog HDL assignment warning at node.v(201): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531334 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(276) " "Verilog HDL assignment warning at node.v(276): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531335 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(300) " "Verilog HDL assignment warning at node.v(300): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531335 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(301) " "Verilog HDL assignment warning at node.v(301): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531335 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(325) " "Verilog HDL assignment warning at node.v(325): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531336 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(328) " "Verilog HDL assignment warning at node.v(328): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531336 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(348) " "Verilog HDL assignment warning at node.v(348): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531336 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(374) " "Verilog HDL assignment warning at node.v(374): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531337 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(397) " "Verilog HDL assignment warning at node.v(397): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531337 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(415) " "Verilog HDL assignment warning at node.v(415): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531338 "|kd_tree|node:left"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(585) " "Verilog HDL Case Statement information at node.v(585): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 585 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618446531344 "|kd_tree|node:left"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(672) " "Verilog HDL assignment warning at node.v(672): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531345 "|kd_tree|node:left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:left\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:left\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531462 "|kd_tree|node:left|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:right " "Elaborating entity \"node\" for hierarchy \"node:right\"" {  } { { "kd_tree.v" "right" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531463 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531464 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(145) " "Verilog HDL or VHDL warning at node.v(145): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531464 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531464 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531464 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531464 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(56) " "Verilog HDL or VHDL warning at node.v(56): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531464 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531464 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531464 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531464 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531464 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531465 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531465 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(178) " "Verilog HDL assignment warning at node.v(178): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531465 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(201) " "Verilog HDL assignment warning at node.v(201): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531466 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(276) " "Verilog HDL assignment warning at node.v(276): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531467 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(300) " "Verilog HDL assignment warning at node.v(300): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531467 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(301) " "Verilog HDL assignment warning at node.v(301): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531467 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(325) " "Verilog HDL assignment warning at node.v(325): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531468 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(328) " "Verilog HDL assignment warning at node.v(328): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531468 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(348) " "Verilog HDL assignment warning at node.v(348): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531468 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(374) " "Verilog HDL assignment warning at node.v(374): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531469 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(397) " "Verilog HDL assignment warning at node.v(397): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531469 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(415) " "Verilog HDL assignment warning at node.v(415): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531469 "|kd_tree|node:right"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(585) " "Verilog HDL Case Statement information at node.v(585): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 585 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618446531476 "|kd_tree|node:right"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(672) " "Verilog HDL assignment warning at node.v(672): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531477 "|kd_tree|node:right"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:right\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:right\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531590 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531591 "|kd_tree|node:right|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n1 " "Elaborating entity \"node\" for hierarchy \"node:n1\"" {  } { { "kd_tree.v" "n1" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531592 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531593 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(145) " "Verilog HDL or VHDL warning at node.v(145): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531593 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531593 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531594 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531594 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(56) " "Verilog HDL or VHDL warning at node.v(56): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531594 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531594 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531594 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531594 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531594 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531594 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531594 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(178) " "Verilog HDL assignment warning at node.v(178): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531595 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(201) " "Verilog HDL assignment warning at node.v(201): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531595 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(276) " "Verilog HDL assignment warning at node.v(276): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531596 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(300) " "Verilog HDL assignment warning at node.v(300): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531596 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(301) " "Verilog HDL assignment warning at node.v(301): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531597 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(325) " "Verilog HDL assignment warning at node.v(325): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531597 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(328) " "Verilog HDL assignment warning at node.v(328): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531597 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(348) " "Verilog HDL assignment warning at node.v(348): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531598 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(374) " "Verilog HDL assignment warning at node.v(374): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531598 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(397) " "Verilog HDL assignment warning at node.v(397): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531599 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(415) " "Verilog HDL assignment warning at node.v(415): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531599 "|kd_tree|node:n1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(585) " "Verilog HDL Case Statement information at node.v(585): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 585 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618446531605 "|kd_tree|node:n1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(672) " "Verilog HDL assignment warning at node.v(672): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531606 "|kd_tree|node:n1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n1\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n1\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531723 "|kd_tree|node:n1|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n2 " "Elaborating entity \"node\" for hierarchy \"node:n2\"" {  } { { "kd_tree.v" "n2" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531724 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531725 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(145) " "Verilog HDL or VHDL warning at node.v(145): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531725 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531725 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531725 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531725 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(56) " "Verilog HDL or VHDL warning at node.v(56): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531725 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531725 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531725 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531725 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531725 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531726 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531726 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(178) " "Verilog HDL assignment warning at node.v(178): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531726 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(201) " "Verilog HDL assignment warning at node.v(201): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531727 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(276) " "Verilog HDL assignment warning at node.v(276): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531728 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(300) " "Verilog HDL assignment warning at node.v(300): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531728 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(301) " "Verilog HDL assignment warning at node.v(301): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531728 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(325) " "Verilog HDL assignment warning at node.v(325): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531729 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(328) " "Verilog HDL assignment warning at node.v(328): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531729 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(348) " "Verilog HDL assignment warning at node.v(348): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531729 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(374) " "Verilog HDL assignment warning at node.v(374): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531730 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(397) " "Verilog HDL assignment warning at node.v(397): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531730 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(415) " "Verilog HDL assignment warning at node.v(415): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531730 "|kd_tree|node:n2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(585) " "Verilog HDL Case Statement information at node.v(585): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 585 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618446531737 "|kd_tree|node:n2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(672) " "Verilog HDL assignment warning at node.v(672): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531738 "|kd_tree|node:n2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n2\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n2\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531854 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531856 "|kd_tree|node:n2|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n3 " "Elaborating entity \"node\" for hierarchy \"node:n3\"" {  } { { "kd_tree.v" "n3" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531857 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531858 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(145) " "Verilog HDL or VHDL warning at node.v(145): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531858 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531858 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531858 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531858 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(56) " "Verilog HDL or VHDL warning at node.v(56): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531858 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531858 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531858 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531858 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531858 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531858 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531858 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(178) " "Verilog HDL assignment warning at node.v(178): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531859 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(201) " "Verilog HDL assignment warning at node.v(201): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531860 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(276) " "Verilog HDL assignment warning at node.v(276): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531861 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(300) " "Verilog HDL assignment warning at node.v(300): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531861 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(301) " "Verilog HDL assignment warning at node.v(301): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531861 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(325) " "Verilog HDL assignment warning at node.v(325): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531862 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(328) " "Verilog HDL assignment warning at node.v(328): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531862 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(348) " "Verilog HDL assignment warning at node.v(348): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531862 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(374) " "Verilog HDL assignment warning at node.v(374): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531863 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(397) " "Verilog HDL assignment warning at node.v(397): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531863 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(415) " "Verilog HDL assignment warning at node.v(415): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531864 "|kd_tree|node:n3"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(585) " "Verilog HDL Case Statement information at node.v(585): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 585 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618446531870 "|kd_tree|node:n3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(672) " "Verilog HDL assignment warning at node.v(672): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531871 "|kd_tree|node:n3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n3\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n3\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531989 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531991 "|kd_tree|node:n3|cluster_CE:c_ce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n4 " "Elaborating entity \"node\" for hierarchy \"node:n4\"" {  } { { "kd_tree.v" "n4" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446531992 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "distance_calc node.v(65) " "Verilog HDL or VHDL warning at node.v(65): object \"distance_calc\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531993 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_en node.v(145) " "Verilog HDL or VHDL warning at node.v(145): object \"pe_en\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531993 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "time_to_live node.v(53) " "Verilog HDL or VHDL warning at node.v(53): object \"time_to_live\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531993 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "center node.v(54) " "Verilog HDL or VHDL warning at node.v(54): object \"center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531993 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "command_pipe node.v(55) " "Verilog HDL or VHDL warning at node.v(55): object \"command_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531993 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_pipe node.v(56) " "Verilog HDL or VHDL warning at node.v(56): object \"data_pipe\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531993 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accX node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accX\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531993 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accY node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accY\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531993 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "accZ node.v(61) " "Verilog HDL or VHDL warning at node.v(61): object \"accZ\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531993 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter node.v(62) " "Verilog HDL or VHDL warning at node.v(62): object \"counter\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531993 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "new_center node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"new_center\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531994 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "point node.v(63) " "Verilog HDL or VHDL warning at node.v(63): object \"point\" assigned a value but never read" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1618446531994 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(178) " "Verilog HDL assignment warning at node.v(178): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531994 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(201) " "Verilog HDL assignment warning at node.v(201): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531995 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(276) " "Verilog HDL assignment warning at node.v(276): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531996 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 2 node.v(300) " "Verilog HDL assignment warning at node.v(300): truncated value with size 24 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531996 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 node.v(301) " "Verilog HDL assignment warning at node.v(301): truncated value with size 24 to match size of target (4)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531996 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(325) " "Verilog HDL assignment warning at node.v(325): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531997 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(328) " "Verilog HDL assignment warning at node.v(328): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531997 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(348) " "Verilog HDL assignment warning at node.v(348): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531997 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(374) " "Verilog HDL assignment warning at node.v(374): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531998 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(397) " "Verilog HDL assignment warning at node.v(397): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531998 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 2 node.v(415) " "Verilog HDL assignment warning at node.v(415): truncated value with size 48 to match size of target (2)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446531998 "|kd_tree|node:n4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "node.v(585) " "Verilog HDL Case Statement information at node.v(585): all case item expressions in this case statement are onehot" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 585 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1618446532005 "|kd_tree|node:n4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 node.v(672) " "Verilog HDL assignment warning at node.v(672): truncated value with size 48 to match size of target (24)" {  } { { "node.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446532006 "|kd_tree|node:n4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster_CE node:n4\|cluster_CE:c_ce " "Elaborating entity \"cluster_CE\" for hierarchy \"node:n4\|cluster_CE:c_ce\"" {  } { { "node.v" "c_ce" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/node.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1618446532124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cluster_CE.v(34) " "Verilog HDL assignment warning at cluster_CE.v(34): truncated value with size 32 to match size of target (1)" {  } { { "cluster_CE.v" "" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/cluster_CE.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1618446532126 "|kd_tree|node:n4|cluster_CE:c_ce"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "kd_tree.v" "clk" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree.v" 88 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1618446532469 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1618446532469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg " "Generated suppressed messages file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/output_files/kd_tree.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1618446532719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 209 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 209 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618446532743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 03:28:52 2021 " "Processing ended: Thu Apr 15 03:28:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618446532743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618446532743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618446532743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618446532743 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 209 s " "Quartus Prime Flow was successful. 0 errors, 209 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1618446533360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618446533729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618446533729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 03:28:53 2021 " "Processing started: Thu Apr 15 03:28:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618446533729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1618446533729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree " "Command: quartus_sh -t e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1618446533730 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim kd_tree kd_tree " "Quartus(args): --rtl_sim kd_tree kd_tree" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1618446533730 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1618446533828 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1618446533917 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1618446533918 ""}
{ "Warning" "0" "" "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File kd_tree_run_msim_rtl_verilog.do already exists - backing up current file as kd_tree_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1618446533980 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" {  } { { "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" "0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/simulation/modelsim/kd_tree_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1618446534003 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1618446534004 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1618446534005 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1618446534006 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" {  } { { "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" "0" { Text "C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/oxygen/Documents/GitHub/KMeansClusteringSW/verilog/kd_tree/kd_tree_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1618446534006 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script e:/intel20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1618446534006 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618446534006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 15 03:28:54 2021 " "Processing ended: Thu Apr 15 03:28:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618446534006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618446534006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618446534006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1618446534006 ""}
