
---------- Begin Simulation Statistics ----------
final_tick                               163025076000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 182615                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719564                       # Number of bytes of host memory used
host_op_rate                                   182980                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   547.60                       # Real time elapsed on the host
host_tick_rate                              297708936                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.163025                       # Number of seconds simulated
sim_ticks                                163025076000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568614                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104072                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113188                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635501                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              495                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389789                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66026                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.630251                       # CPI: cycles per instruction
system.cpu.discardedOps                        196896                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628088                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485120                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033504                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        30175768                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.613403                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        163025076                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132849308                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       210504                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        437822                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       712564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          655                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1426589                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            655                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82055                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140600                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69898                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145269                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145269                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82055                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       665146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 665146                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23547136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23547136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            227324                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  227324    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              227324                       # Request fanout histogram
system.membus.respLayer1.occupancy         1231583750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1000222000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            427262                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       768062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          316                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          155317                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286765                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286765                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       426505                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2138786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2140616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     85806848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               85875520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          211133                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8998400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           925160                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000933                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030528                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 924297     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    863      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             925160                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2682145000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2139814995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2271000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               486608                       # number of demand (read+write) hits
system.l2.demand_hits::total                   486698                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data              486608                       # number of overall hits
system.l2.overall_hits::total                  486698                       # number of overall hits
system.l2.demand_misses::.cpu.inst                667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226662                       # number of demand (read+write) misses
system.l2.demand_misses::total                 227329                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               667                       # number of overall misses
system.l2.overall_misses::.cpu.data            226662                       # number of overall misses
system.l2.overall_misses::total                227329                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66138000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23798553000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23864691000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66138000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23798553000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23864691000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              757                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           713270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               714027                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             757                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          713270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              714027                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.881110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.317779                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.318376                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.881110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.317779                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.318376                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99157.421289                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104995.777854                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104978.647687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99157.421289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104995.777854                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104978.647687                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140600                       # number of writebacks
system.l2.writebacks::total                    140600                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            227324                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           227324                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52798000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19265002000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19317800000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52798000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19265002000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19317800000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.317772                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.318369                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.317772                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.318369                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79157.421289                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84996.280724                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84979.148704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79157.421289                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84996.280724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84979.148704                       # average overall mshr miss latency
system.l2.replacements                         211133                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       627462                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           627462                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       627462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       627462                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          313                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              313                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          313                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          313                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            141496                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                141496                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145269                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145269                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15559638000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15559638000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286765                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.506579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107109.142350                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107109.142350                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145269                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12654258000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12654258000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.506579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.506579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87109.142350                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87109.142350                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66138000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66138000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.881110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.881110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99157.421289                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99157.421289                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52798000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52798000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79157.421289                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79157.421289                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        345112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            345112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8238915000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8238915000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       426505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        426505                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.190837                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.190837                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101223.876746                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101223.876746                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81388                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81388                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6610744000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6610744000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.190825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.190825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81225.045461                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81225.045461                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16137.439292                       # Cycle average of tags in use
system.l2.tags.total_refs                     1426358                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227517                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.269237                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.415191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        52.716079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16052.308022                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001978                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984951                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5634                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11638581                       # Number of tag accesses
system.l2.tags.data_accesses                 11638581                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14506048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14548736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8998400                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8998400                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          226657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              227324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       140600                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             140600                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            261849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          88980471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              89242320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       261849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           261849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       55196417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55196417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       55196417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           261849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         88980471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            144438737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    140600.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020963824500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              626737                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132503                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      227324                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140600                       # Number of write requests accepted
system.mem_ctrls.readBursts                    227324                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    176                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14329                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8583                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8732                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3366549000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1135740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7625574000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14820.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33570.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   136754                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84273                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                227324                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140600                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  177768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     174                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       146693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.429523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.091727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.936580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       105754     72.09%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17526     11.95%     84.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5050      3.44%     87.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1493      1.02%     88.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9346      6.37%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          604      0.41%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          422      0.29%     95.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          440      0.30%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6058      4.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       146693                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.305362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.222882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.038715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8221     98.83%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           22      0.26%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           67      0.81%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.899976                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.868716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.035778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4628     55.64%     55.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              152      1.83%     57.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3311     39.81%     97.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              198      2.38%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               27      0.32%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14537472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8996736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14548736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8998400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        89.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        55.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     89.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     55.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  163024942000                       # Total gap between requests
system.mem_ctrls.avgGap                     443094.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14494784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8996736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 261849.287529238762                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 88911377.044841870666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 55186209.512946344912                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       226657                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       140600                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18557750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7607016250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3853643913250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27822.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33561.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  27408562.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            519749160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            276245640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           808690680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          365165100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12868717680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      36584620080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      31793528160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        83216716500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        510.453475                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  82262936250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5443620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  75318519750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            527653140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            280454295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           813146040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          368631180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12868717680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36627494340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31757423520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        83243520195                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        510.617889                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  82178957750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5443620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  75402498250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    163025076000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10198049                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10198049                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10198049                       # number of overall hits
system.cpu.icache.overall_hits::total        10198049                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          757                       # number of overall misses
system.cpu.icache.overall_misses::total           757                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71852000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71852000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71852000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71852000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198806                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198806                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198806                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198806                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94916.776750                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94916.776750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94916.776750                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94916.776750                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          316                       # number of writebacks
system.cpu.icache.writebacks::total               316                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70338000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70338000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70338000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70338000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92916.776750                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92916.776750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92916.776750                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92916.776750                       # average overall mshr miss latency
system.cpu.icache.replacements                    316                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10198049                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10198049                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           757                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71852000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71852000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198806                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198806                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94916.776750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94916.776750                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70338000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70338000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92916.776750                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92916.776750                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.321448                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198806                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13472.663144                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.321448                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.711565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.711565                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20398369                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20398369                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51396702                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51396702                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51397206                       # number of overall hits
system.cpu.dcache.overall_hits::total        51397206                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       758038                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         758038                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       765953                       # number of overall misses
system.cpu.dcache.overall_misses::total        765953                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  38425828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  38425828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  38425828000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  38425828000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52154740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52154740                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52163159                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52163159                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014534                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014534                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014684                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014684                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50691.163240                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50691.163240                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50167.344472                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50167.344472                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        92903                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3531                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.310677                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       627462                       # number of writebacks
system.cpu.dcache.writebacks::total            627462                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52682                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52682                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52682                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705356                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       713266                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       713266                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35382139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35382139000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  36172910999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36172910999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013524                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013524                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013674                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013674                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50162.101123                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50162.101123                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50714.475384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50714.475384                       # average overall mshr miss latency
system.cpu.dcache.replacements                 712246                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40757681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40757681                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418880                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  16828212000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  16828212000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41176561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41176561                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40174.302903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40174.302903                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          289                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          289                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       418591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       418591                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15981284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15981284000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38178.756829                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38178.756829                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10639021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10639021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       339158                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       339158                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21597616000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21597616000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030894                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63680.101899                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63680.101899                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52393                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52393                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286765                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19400855000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19400855000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026121                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67654.194201                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67654.194201                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    790771999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    790771999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99971.175601                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99971.175601                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.922558                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52110548                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            713270                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.058657                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.922558                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          527                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105039740                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105039740                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163025076000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
