/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_ARM_H
#define TRACE_TRACE_HW_ARM_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_BCM2838_GIC_SET_IRQ 0
#define TRACE_BCM2838_GIC_SET_IRQ_ENABLED 0
#define TRACE_BCM2838_GIC_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_bcm2838_gic_set_irq(int irq, int level) {
    (void)irq;
    (void)level;
}
#define TRACE_OMAP1_LPG_LED 0
#define TRACE_OMAP1_LPG_LED_ENABLED 0
#define TRACE_OMAP1_LPG_LED_BACKEND_DSTATE() (0)
static inline void trace_omap1_lpg_led(const char *onoff) {
    (void)onoff;
}
#define TRACE_OMAP1_PWL_BACKLIGHT 0
#define TRACE_OMAP1_PWL_BACKLIGHT_ENABLED 0
#define TRACE_OMAP1_PWL_BACKLIGHT_BACKEND_DSTATE() (0)
static inline void trace_omap1_pwl_backlight(int output) {
    (void)output;
}
#define TRACE_OMAP1_PWL_CLOCKING_SCHEME 0
#define TRACE_OMAP1_PWL_CLOCKING_SCHEME_ENABLED 0
#define TRACE_OMAP1_PWL_CLOCKING_SCHEME_BACKEND_DSTATE() (0)
static inline void trace_omap1_pwl_clocking_scheme(const char *scheme) {
    (void)scheme;
}
#define TRACE_OMAP1_PWT_BUZZ 0
#define TRACE_OMAP1_PWT_BUZZ_ENABLED 0
#define TRACE_OMAP1_PWT_BUZZ_BACKEND_DSTATE() (0)
static inline void trace_omap1_pwt_buzz(int freq) {
    (void)freq;
}
#define TRACE_OMAP1_PWT_SILENCE 0
#define TRACE_OMAP1_PWT_SILENCE_ENABLED 0
#define TRACE_OMAP1_PWT_SILENCE_BACKEND_DSTATE() (0)
static inline void trace_omap1_pwt_silence(void) {
}
#define TRACE_SMMU_ADD_MR 0
#define TRACE_SMMU_ADD_MR_ENABLED 0
#define TRACE_SMMU_ADD_MR_BACKEND_DSTATE() (0)
static inline void trace_smmu_add_mr(const char *name) {
    (void)name;
}
#define TRACE_SMMU_CONFIG_CACHE_INV 0
#define TRACE_SMMU_CONFIG_CACHE_INV_ENABLED 0
#define TRACE_SMMU_CONFIG_CACHE_INV_BACKEND_DSTATE() (0)
static inline void trace_smmu_config_cache_inv(uint32_t sid) {
    (void)sid;
}
#define TRACE_SMMU_CONFIGS_INV_SID_RANGE 0
#define TRACE_SMMU_CONFIGS_INV_SID_RANGE_ENABLED 0
#define TRACE_SMMU_CONFIGS_INV_SID_RANGE_BACKEND_DSTATE() (0)
static inline void trace_smmu_configs_inv_sid_range(uint32_t start, uint32_t end) {
    (void)start;
    (void)end;
}
#define TRACE_SMMU_GET_PTE 0
#define TRACE_SMMU_GET_PTE_ENABLED 0
#define TRACE_SMMU_GET_PTE_BACKEND_DSTATE() (0)
static inline void trace_smmu_get_pte(uint64_t baseaddr, int index, uint64_t pteaddr, uint64_t pte) {
    (void)baseaddr;
    (void)index;
    (void)pteaddr;
    (void)pte;
}
#define TRACE_SMMU_INV_NOTIFIERS_MR 0
#define TRACE_SMMU_INV_NOTIFIERS_MR_ENABLED 0
#define TRACE_SMMU_INV_NOTIFIERS_MR_BACKEND_DSTATE() (0)
static inline void trace_smmu_inv_notifiers_mr(const char *name) {
    (void)name;
}
#define TRACE_SMMU_IOTLB_INSERT 0
#define TRACE_SMMU_IOTLB_INSERT_ENABLED 0
#define TRACE_SMMU_IOTLB_INSERT_BACKEND_DSTATE() (0)
static inline void trace_smmu_iotlb_insert(int asid, int vmid, uint64_t addr, uint8_t tg, uint8_t level) {
    (void)asid;
    (void)vmid;
    (void)addr;
    (void)tg;
    (void)level;
}
#define TRACE_SMMU_IOTLB_INV_ALL 0
#define TRACE_SMMU_IOTLB_INV_ALL_ENABLED 0
#define TRACE_SMMU_IOTLB_INV_ALL_BACKEND_DSTATE() (0)
static inline void trace_smmu_iotlb_inv_all(void) {
}
#define TRACE_SMMU_IOTLB_INV_ASID_VMID 0
#define TRACE_SMMU_IOTLB_INV_ASID_VMID_ENABLED 0
#define TRACE_SMMU_IOTLB_INV_ASID_VMID_BACKEND_DSTATE() (0)
static inline void trace_smmu_iotlb_inv_asid_vmid(int asid, int vmid) {
    (void)asid;
    (void)vmid;
}
#define TRACE_SMMU_IOTLB_INV_IOVA 0
#define TRACE_SMMU_IOTLB_INV_IOVA_ENABLED 0
#define TRACE_SMMU_IOTLB_INV_IOVA_BACKEND_DSTATE() (0)
static inline void trace_smmu_iotlb_inv_iova(int asid, uint64_t addr) {
    (void)asid;
    (void)addr;
}
#define TRACE_SMMU_IOTLB_INV_VMID 0
#define TRACE_SMMU_IOTLB_INV_VMID_ENABLED 0
#define TRACE_SMMU_IOTLB_INV_VMID_BACKEND_DSTATE() (0)
static inline void trace_smmu_iotlb_inv_vmid(int vmid) {
    (void)vmid;
}
#define TRACE_SMMU_IOTLB_INV_VMID_S1 0
#define TRACE_SMMU_IOTLB_INV_VMID_S1_ENABLED 0
#define TRACE_SMMU_IOTLB_INV_VMID_S1_BACKEND_DSTATE() (0)
static inline void trace_smmu_iotlb_inv_vmid_s1(int vmid) {
    (void)vmid;
}
#define TRACE_SMMU_IOTLB_LOOKUP_HIT 0
#define TRACE_SMMU_IOTLB_LOOKUP_HIT_ENABLED 0
#define TRACE_SMMU_IOTLB_LOOKUP_HIT_BACKEND_DSTATE() (0)
static inline void trace_smmu_iotlb_lookup_hit(int asid, int vmid, uint64_t addr, uint32_t hit, uint32_t miss, uint32_t p) {
    (void)asid;
    (void)vmid;
    (void)addr;
    (void)hit;
    (void)miss;
    (void)p;
}
#define TRACE_SMMU_IOTLB_LOOKUP_MISS 0
#define TRACE_SMMU_IOTLB_LOOKUP_MISS_ENABLED 0
#define TRACE_SMMU_IOTLB_LOOKUP_MISS_BACKEND_DSTATE() (0)
static inline void trace_smmu_iotlb_lookup_miss(int asid, int vmid, uint64_t addr, uint32_t hit, uint32_t miss, uint32_t p) {
    (void)asid;
    (void)vmid;
    (void)addr;
    (void)hit;
    (void)miss;
    (void)p;
}
#define TRACE_SMMU_PTW_BLOCK_PTE 0
#define TRACE_SMMU_PTW_BLOCK_PTE_ENABLED 0
#define TRACE_SMMU_PTW_BLOCK_PTE_BACKEND_DSTATE() (0)
static inline void trace_smmu_ptw_block_pte(int stage, int level, uint64_t baseaddr, uint64_t pteaddr, uint64_t pte, uint64_t iova, uint64_t gpa, int bsize_mb) {
    (void)stage;
    (void)level;
    (void)baseaddr;
    (void)pteaddr;
    (void)pte;
    (void)iova;
    (void)gpa;
    (void)bsize_mb;
}
#define TRACE_SMMU_PTW_INVALID_PTE 0
#define TRACE_SMMU_PTW_INVALID_PTE_ENABLED 0
#define TRACE_SMMU_PTW_INVALID_PTE_BACKEND_DSTATE() (0)
static inline void trace_smmu_ptw_invalid_pte(int stage, int level, uint64_t baseaddr, uint64_t pteaddr, uint32_t offset, uint64_t pte) {
    (void)stage;
    (void)level;
    (void)baseaddr;
    (void)pteaddr;
    (void)offset;
    (void)pte;
}
#define TRACE_SMMU_PTW_LEVEL 0
#define TRACE_SMMU_PTW_LEVEL_ENABLED 0
#define TRACE_SMMU_PTW_LEVEL_BACKEND_DSTATE() (0)
static inline void trace_smmu_ptw_level(int stage, int level, uint64_t iova, size_t subpage_size, uint64_t baseaddr, uint32_t offset, uint64_t pte) {
    (void)stage;
    (void)level;
    (void)iova;
    (void)subpage_size;
    (void)baseaddr;
    (void)offset;
    (void)pte;
}
#define TRACE_SMMU_PTW_PAGE_PTE 0
#define TRACE_SMMU_PTW_PAGE_PTE_ENABLED 0
#define TRACE_SMMU_PTW_PAGE_PTE_BACKEND_DSTATE() (0)
static inline void trace_smmu_ptw_page_pte(int stage, int level,  uint64_t iova, uint64_t baseaddr, uint64_t pteaddr, uint64_t pte, uint64_t address) {
    (void)stage;
    (void)level;
    (void)iova;
    (void)baseaddr;
    (void)pteaddr;
    (void)pte;
    (void)address;
}
#define TRACE_SMMU_RESET_EXIT 0
#define TRACE_SMMU_RESET_EXIT_ENABLED 0
#define TRACE_SMMU_RESET_EXIT_BACKEND_DSTATE() (0)
static inline void trace_smmu_reset_exit(void) {
}
#define TRACE_SMMUV3_CMDQ_CFGI_CD 0
#define TRACE_SMMUV3_CMDQ_CFGI_CD_ENABLED 0
#define TRACE_SMMUV3_CMDQ_CFGI_CD_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_cmdq_cfgi_cd(uint32_t sid) {
    (void)sid;
}
#define TRACE_SMMUV3_CMDQ_CFGI_STE 0
#define TRACE_SMMUV3_CMDQ_CFGI_STE_ENABLED 0
#define TRACE_SMMUV3_CMDQ_CFGI_STE_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_cmdq_cfgi_ste(int streamid) {
    (void)streamid;
}
#define TRACE_SMMUV3_CMDQ_CFGI_STE_RANGE 0
#define TRACE_SMMUV3_CMDQ_CFGI_STE_RANGE_ENABLED 0
#define TRACE_SMMUV3_CMDQ_CFGI_STE_RANGE_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_cmdq_cfgi_ste_range(int start, int end) {
    (void)start;
    (void)end;
}
#define TRACE_SMMUV3_CMDQ_CONSUME 0
#define TRACE_SMMUV3_CMDQ_CONSUME_ENABLED 0
#define TRACE_SMMUV3_CMDQ_CONSUME_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_cmdq_consume(uint32_t prod, uint32_t cons, uint8_t prod_wrap, uint8_t cons_wrap) {
    (void)prod;
    (void)cons;
    (void)prod_wrap;
    (void)cons_wrap;
}
#define TRACE_SMMUV3_CMDQ_CONSUME_ERROR 0
#define TRACE_SMMUV3_CMDQ_CONSUME_ERROR_ENABLED 0
#define TRACE_SMMUV3_CMDQ_CONSUME_ERROR_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_cmdq_consume_error(const char *cmd_name, uint8_t cmd_error) {
    (void)cmd_name;
    (void)cmd_error;
}
#define TRACE_SMMUV3_CMDQ_CONSUME_OUT 0
#define TRACE_SMMUV3_CMDQ_CONSUME_OUT_ENABLED 0
#define TRACE_SMMUV3_CMDQ_CONSUME_OUT_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_cmdq_consume_out(uint32_t prod, uint32_t cons, uint8_t prod_wrap, uint8_t cons_wrap) {
    (void)prod;
    (void)cons;
    (void)prod_wrap;
    (void)cons_wrap;
}
#define TRACE_SMMUV3_CMDQ_OPCODE 0
#define TRACE_SMMUV3_CMDQ_OPCODE_ENABLED 0
#define TRACE_SMMUV3_CMDQ_OPCODE_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_cmdq_opcode(const char *opcode) {
    (void)opcode;
}
#define TRACE_SMMUV3_CMDQ_TLBI_NH 0
#define TRACE_SMMUV3_CMDQ_TLBI_NH_ENABLED 0
#define TRACE_SMMUV3_CMDQ_TLBI_NH_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_cmdq_tlbi_nh(int vmid) {
    (void)vmid;
}
#define TRACE_SMMUV3_CMDQ_TLBI_NH_ASID 0
#define TRACE_SMMUV3_CMDQ_TLBI_NH_ASID_ENABLED 0
#define TRACE_SMMUV3_CMDQ_TLBI_NH_ASID_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_cmdq_tlbi_nh_asid(int asid) {
    (void)asid;
}
#define TRACE_SMMUV3_CMDQ_TLBI_NSNH 0
#define TRACE_SMMUV3_CMDQ_TLBI_NSNH_ENABLED 0
#define TRACE_SMMUV3_CMDQ_TLBI_NSNH_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_cmdq_tlbi_nsnh(void) {
}
#define TRACE_SMMUV3_CMDQ_TLBI_S12_VMID 0
#define TRACE_SMMUV3_CMDQ_TLBI_S12_VMID_ENABLED 0
#define TRACE_SMMUV3_CMDQ_TLBI_S12_VMID_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_cmdq_tlbi_s12_vmid(int vmid) {
    (void)vmid;
}
#define TRACE_SMMUV3_CONFIG_CACHE_HIT 0
#define TRACE_SMMUV3_CONFIG_CACHE_HIT_ENABLED 0
#define TRACE_SMMUV3_CONFIG_CACHE_HIT_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_config_cache_hit(uint32_t sid, uint32_t hits, uint32_t misses, uint32_t perc) {
    (void)sid;
    (void)hits;
    (void)misses;
    (void)perc;
}
#define TRACE_SMMUV3_CONFIG_CACHE_MISS 0
#define TRACE_SMMUV3_CONFIG_CACHE_MISS_ENABLED 0
#define TRACE_SMMUV3_CONFIG_CACHE_MISS_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_config_cache_miss(uint32_t sid, uint32_t hits, uint32_t misses, uint32_t perc) {
    (void)sid;
    (void)hits;
    (void)misses;
    (void)perc;
}
#define TRACE_SMMUV3_DECODE_CD 0
#define TRACE_SMMUV3_DECODE_CD_ENABLED 0
#define TRACE_SMMUV3_DECODE_CD_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_decode_cd(uint32_t oas) {
    (void)oas;
}
#define TRACE_SMMUV3_DECODE_CD_TT 0
#define TRACE_SMMUV3_DECODE_CD_TT_ENABLED 0
#define TRACE_SMMUV3_DECODE_CD_TT_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_decode_cd_tt(int i, uint32_t tsz, uint64_t ttb, uint32_t granule_sz, bool had) {
    (void)i;
    (void)tsz;
    (void)ttb;
    (void)granule_sz;
    (void)had;
}
#define TRACE_SMMUV3_FIND_STE 0
#define TRACE_SMMUV3_FIND_STE_ENABLED 0
#define TRACE_SMMUV3_FIND_STE_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_find_ste(uint16_t sid, uint32_t features, uint16_t sid_split) {
    (void)sid;
    (void)features;
    (void)sid_split;
}
#define TRACE_SMMUV3_FIND_STE_2LVL 0
#define TRACE_SMMUV3_FIND_STE_2LVL_ENABLED 0
#define TRACE_SMMUV3_FIND_STE_2LVL_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_find_ste_2lvl(uint64_t strtab_base, uint64_t l1ptr, int l1_ste_offset, uint64_t l2ptr, int l2_ste_offset, int max_l2_ste) {
    (void)strtab_base;
    (void)l1ptr;
    (void)l1_ste_offset;
    (void)l2ptr;
    (void)l2_ste_offset;
    (void)max_l2_ste;
}
#define TRACE_SMMUV3_GET_CD 0
#define TRACE_SMMUV3_GET_CD_ENABLED 0
#define TRACE_SMMUV3_GET_CD_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_get_cd(uint64_t addr) {
    (void)addr;
}
#define TRACE_SMMUV3_GET_STE 0
#define TRACE_SMMUV3_GET_STE_ENABLED 0
#define TRACE_SMMUV3_GET_STE_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_get_ste(uint64_t addr) {
    (void)addr;
}
#define TRACE_SMMUV3_INV_NOTIFIERS_IOVA 0
#define TRACE_SMMUV3_INV_NOTIFIERS_IOVA_ENABLED 0
#define TRACE_SMMUV3_INV_NOTIFIERS_IOVA_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_inv_notifiers_iova(const char *name, int asid, int vmid, uint64_t iova, uint8_t tg, uint64_t num_pages, int stage) {
    (void)name;
    (void)asid;
    (void)vmid;
    (void)iova;
    (void)tg;
    (void)num_pages;
    (void)stage;
}
#define TRACE_SMMUV3_NOTIFY_FLAG_ADD 0
#define TRACE_SMMUV3_NOTIFY_FLAG_ADD_ENABLED 0
#define TRACE_SMMUV3_NOTIFY_FLAG_ADD_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_notify_flag_add(const char *iommu) {
    (void)iommu;
}
#define TRACE_SMMUV3_NOTIFY_FLAG_DEL 0
#define TRACE_SMMUV3_NOTIFY_FLAG_DEL_ENABLED 0
#define TRACE_SMMUV3_NOTIFY_FLAG_DEL_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_notify_flag_del(const char *iommu) {
    (void)iommu;
}
#define TRACE_SMMUV3_RANGE_INVAL 0
#define TRACE_SMMUV3_RANGE_INVAL_ENABLED 0
#define TRACE_SMMUV3_RANGE_INVAL_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_range_inval(int vmid, int asid, uint64_t addr, uint8_t tg, uint64_t num_pages, uint8_t ttl, bool leaf, int stage) {
    (void)vmid;
    (void)asid;
    (void)addr;
    (void)tg;
    (void)num_pages;
    (void)ttl;
    (void)leaf;
    (void)stage;
}
#define TRACE_SMMUV3_READ_MMIO 0
#define TRACE_SMMUV3_READ_MMIO_ENABLED 0
#define TRACE_SMMUV3_READ_MMIO_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_read_mmio(uint64_t addr, uint64_t val, unsigned size, uint32_t r) {
    (void)addr;
    (void)val;
    (void)size;
    (void)r;
}
#define TRACE_SMMUV3_RECORD_EVENT 0
#define TRACE_SMMUV3_RECORD_EVENT_ENABLED 0
#define TRACE_SMMUV3_RECORD_EVENT_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_record_event(const char *type, uint32_t sid) {
    (void)type;
    (void)sid;
}
#define TRACE_SMMUV3_TRANSLATE_ABORT 0
#define TRACE_SMMUV3_TRANSLATE_ABORT_ENABLED 0
#define TRACE_SMMUV3_TRANSLATE_ABORT_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_translate_abort(const char *n, uint16_t sid, uint64_t addr, bool is_write) {
    (void)n;
    (void)sid;
    (void)addr;
    (void)is_write;
}
#define TRACE_SMMUV3_TRANSLATE_BYPASS 0
#define TRACE_SMMUV3_TRANSLATE_BYPASS_ENABLED 0
#define TRACE_SMMUV3_TRANSLATE_BYPASS_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_translate_bypass(const char *n, uint16_t sid, uint64_t addr, bool is_write) {
    (void)n;
    (void)sid;
    (void)addr;
    (void)is_write;
}
#define TRACE_SMMUV3_TRANSLATE_DISABLE 0
#define TRACE_SMMUV3_TRANSLATE_DISABLE_ENABLED 0
#define TRACE_SMMUV3_TRANSLATE_DISABLE_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_translate_disable(const char *n, uint16_t sid, uint64_t addr, bool is_write) {
    (void)n;
    (void)sid;
    (void)addr;
    (void)is_write;
}
#define TRACE_SMMUV3_TRANSLATE_SUCCESS 0
#define TRACE_SMMUV3_TRANSLATE_SUCCESS_ENABLED 0
#define TRACE_SMMUV3_TRANSLATE_SUCCESS_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_translate_success(const char *n, uint16_t sid, uint64_t iova, uint64_t translated, int perm, int stage) {
    (void)n;
    (void)sid;
    (void)iova;
    (void)translated;
    (void)perm;
    (void)stage;
}
#define TRACE_SMMUV3_TRIGGER_IRQ 0
#define TRACE_SMMUV3_TRIGGER_IRQ_ENABLED 0
#define TRACE_SMMUV3_TRIGGER_IRQ_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_trigger_irq(int irq) {
    (void)irq;
}
#define TRACE_SMMUV3_UNHANDLED_CMD 0
#define TRACE_SMMUV3_UNHANDLED_CMD_ENABLED 0
#define TRACE_SMMUV3_UNHANDLED_CMD_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_unhandled_cmd(uint32_t type) {
    (void)type;
}
#define TRACE_SMMUV3_WRITE_GERROR 0
#define TRACE_SMMUV3_WRITE_GERROR_ENABLED 0
#define TRACE_SMMUV3_WRITE_GERROR_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_write_gerror(uint32_t toggled, uint32_t gerror) {
    (void)toggled;
    (void)gerror;
}
#define TRACE_SMMUV3_WRITE_GERRORN 0
#define TRACE_SMMUV3_WRITE_GERRORN_ENABLED 0
#define TRACE_SMMUV3_WRITE_GERRORN_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_write_gerrorn(uint32_t acked, uint32_t gerrorn) {
    (void)acked;
    (void)gerrorn;
}
#define TRACE_SMMUV3_WRITE_MMIO 0
#define TRACE_SMMUV3_WRITE_MMIO_ENABLED 0
#define TRACE_SMMUV3_WRITE_MMIO_BACKEND_DSTATE() (0)
static inline void trace_smmuv3_write_mmio(uint64_t addr, uint64_t val, unsigned size, uint32_t r) {
    (void)addr;
    (void)val;
    (void)size;
    (void)r;
}
#define TRACE_STRONGARM_SSP_READ_UNDERRUN 0
#define TRACE_STRONGARM_SSP_READ_UNDERRUN_ENABLED 0
#define TRACE_STRONGARM_SSP_READ_UNDERRUN_BACKEND_DSTATE() (0)
static inline void trace_strongarm_ssp_read_underrun(void) {
}
#define TRACE_STRONGARM_UART_UPDATE_PARAMETERS 0
#define TRACE_STRONGARM_UART_UPDATE_PARAMETERS_ENABLED 0
#define TRACE_STRONGARM_UART_UPDATE_PARAMETERS_BACKEND_DSTATE() (0)
static inline void trace_strongarm_uart_update_parameters(const char *label, int speed, char parity, int data_bits, int stop_bits) {
    (void)label;
    (void)speed;
    (void)parity;
    (void)data_bits;
    (void)stop_bits;
}
#define TRACE_VIRT_ACPI_SETUP 0
#define TRACE_VIRT_ACPI_SETUP_ENABLED 0
#define TRACE_VIRT_ACPI_SETUP_BACKEND_DSTATE() (0)
static inline void trace_virt_acpi_setup(void) {
}
#define TRACE_Z2_AER915_EVENT 0
#define TRACE_Z2_AER915_EVENT_ENABLED 0
#define TRACE_Z2_AER915_EVENT_BACKEND_DSTATE() (0)
static inline void trace_z2_aer915_event(int8_t event, int8_t len) {
    (void)event;
    (void)len;
}
#define TRACE_Z2_AER915_SEND 0
#define TRACE_Z2_AER915_SEND_ENABLED 0
#define TRACE_Z2_AER915_SEND_BACKEND_DSTATE() (0)
static inline void trace_z2_aer915_send(uint8_t reg, uint8_t value) {
    (void)reg;
    (void)value;
}
#define TRACE_Z2_AER915_SEND_TOO_LONG 0
#define TRACE_Z2_AER915_SEND_TOO_LONG_ENABLED 0
#define TRACE_Z2_AER915_SEND_TOO_LONG_BACKEND_DSTATE() (0)
static inline void trace_z2_aer915_send_too_long(int8_t msg) {
    (void)msg;
}
#define TRACE_Z2_LCD_ENABLE_DISABLE_RESULT 0
#define TRACE_Z2_LCD_ENABLE_DISABLE_RESULT_ENABLED 0
#define TRACE_Z2_LCD_ENABLE_DISABLE_RESULT_BACKEND_DSTATE() (0)
static inline void trace_z2_lcd_enable_disable_result(const char *result) {
    (void)result;
}
#define TRACE_Z2_LCD_REG_UPDATE 0
#define TRACE_Z2_LCD_REG_UPDATE_ENABLED 0
#define TRACE_Z2_LCD_REG_UPDATE_BACKEND_DSTATE() (0)
static inline void trace_z2_lcd_reg_update(uint8_t cur, uint8_t i_0, uint8_t i_1, uint8_t i_2, uint32_t value) {
    (void)cur;
    (void)i_0;
    (void)i_1;
    (void)i_2;
    (void)value;
}

#endif