Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Mon Sep 13 00:36:56 2021
| Host              : rios-cad1 running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -file pygmy_es1y_fpga_vcu118_timing_summary_routed.rpt -pb pygmy_es1y_fpga_vcu118_timing_summary_routed.pb -rpx pygmy_es1y_fpga_vcu118_timing_summary_routed.rpx -warn_on_violation
| Design            : pygmy_es1y_fpga_vcu118
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.189        0.000                      0               615139        0.010        0.000                      0               614339        0.039        0.000                       0                248209  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                ------------           ----------      --------------
c0_sys_clk_p                                                                                         {0.000 2.000}          4.000           250.000         
  mmcm_clkout0                                                                                       {0.000 1.667}          3.333           300.000         
    pll_clk[0]                                                                                       {0.000 0.208}          0.417           2400.000        
      pll_clk[0]_DIV                                                                                 {0.000 1.667}          3.333           300.000         
    pll_clk[1]                                                                                       {0.000 0.208}          0.417           2400.000        
      pll_clk[1]_DIV                                                                                 {0.000 1.667}          3.333           300.000         
    pll_clk[2]                                                                                       {0.000 0.208}          0.417           2400.000        
      pll_clk[2]_DIV                                                                                 {0.000 1.667}          3.333           300.000         
  mmcm_clkout1                                                                                       {0.000 41.667}         83.333          12.000          
  mmcm_clkout5                                                                                       {0.000 6.667}          13.333          75.000          
  mmcm_clkout6                                                                                       {0.000 3.333}          6.667           150.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}         50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c0_sys_clk_p                                                                                               2.474        0.000                      0                   23        0.046        0.000                      0                   23        1.550        0.000                       0                    19  
  mmcm_clkout0                                                                                             0.189        0.000                      0                44920        0.010        0.000                      0                44920        0.905        0.000                       0                 20379  
    pll_clk[0]                                                                                                                                                                                                                                         0.039        0.000                       0                     9  
      pll_clk[0]_DIV                                                                                                                                                                                                                                   0.467        0.000                       0                    35  
    pll_clk[1]                                                                                                                                                                                                                                         0.039        0.000                       0                     7  
      pll_clk[1]_DIV                                                                                                                                                                                                                                   0.467        0.000                       0                    30  
    pll_clk[2]                                                                                                                                                                                                                                         0.039        0.000                       0                     9  
      pll_clk[2]_DIV                                                                                                                                                                                                                                   0.467        0.000                       0                    40  
  mmcm_clkout1                                                                                             2.091        0.000                      0               554658        0.010        0.000                      0               554658       41.125        0.000                       0                223336  
  mmcm_clkout5                                                                                             8.965        0.000                      0                 6028        0.014        0.000                      0                 6028        6.125        0.000                       0                  2118  
  mmcm_clkout6                                                                                             1.911        0.000                      0                 5615        0.012        0.000                      0                 5131        1.095        0.000                       0                  1732  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       14.317        0.000                      0                 1055        0.014        0.000                      0                 1055       24.468        0.000                       0                   495  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mmcm_clkout1                                                                                         mmcm_clkout0                                                                                              82.288        0.000                      0                   25                                                                        
mmcm_clkout5                                                                                         mmcm_clkout0                                                                                               2.344        0.000                      0                   28                                                                        
mmcm_clkout6                                                                                         mmcm_clkout0                                                                                               1.966        0.000                      0                  129                                                                        
mmcm_clkout0                                                                                         pll_clk[0]_DIV                                                                                             0.523        0.000                      0                  304        0.666        0.000                      0                  304  
mmcm_clkout0                                                                                         pll_clk[1]_DIV                                                                                             0.692        0.000                      0                  264        0.678        0.000                      0                  264  
mmcm_clkout0                                                                                         pll_clk[2]_DIV                                                                                             0.494        0.000                      0                  352        0.607        0.000                      0                  352  
mmcm_clkout0                                                                                         mmcm_clkout1                                                                                               2.461        0.000                      0                  681        0.235        0.000                      0                  656  
mmcm_clkout5                                                                                         mmcm_clkout1                                                                                             999.466        0.000                      0                   24                                                                        
mmcm_clkout0                                                                                         mmcm_clkout5                                                                                              11.613        0.000                      0                   10                                                                        
mmcm_clkout1                                                                                         mmcm_clkout5                                                                                              82.975        0.000                      0                   24                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  mmcm_clkout5                                                                                              48.491        0.000                      0                    8                                                                        
mmcm_clkout0                                                                                         mmcm_clkout6                                                                                               1.861        0.000                      0                   36        0.112        0.000                      0                    1  
mmcm_clkout5                                                                                         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       12.320        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.167        0.000                      0                  100        0.146        0.000                      0                  100  
**async_default**                                                                                    mmcm_clkout0                                                                                         mmcm_clkout0                                                                                               1.771        0.000                      0                  121        0.097        0.000                      0                  121  
**async_default**                                                                                    mmcm_clkout1                                                                                         mmcm_clkout1                                                                                              79.466        0.000                      0                 1043        0.097        0.000                      0                 1043  
**async_default**                                                                                    mmcm_clkout5                                                                                         mmcm_clkout5                                                                                              11.970        0.000                      0                   97        0.122        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c0_sys_clk_p
  To Clock:  c0_sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (c0_sys_clk_p rise@4.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.117ns (8.891%)  route 1.199ns (91.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 6.034 - 4.000 ) 
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.540ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.491ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.390     2.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y863       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.414 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.017     3.431    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X128Y786       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.467 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.182     3.649    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     4.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.240     6.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
                         clock pessimism              0.197     6.232    
                         clock uncertainty           -0.035     6.196    
    SLICE_X128Y786       FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074     6.122    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]
  -------------------------------------------------------------------
                         required time                          6.122    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (c0_sys_clk_p rise@4.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.117ns (8.891%)  route 1.199ns (91.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 6.034 - 4.000 ) 
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.540ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.491ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.390     2.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y863       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.414 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.017     3.431    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X128Y786       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.467 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.182     3.649    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     4.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.240     6.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism              0.197     6.232    
                         clock uncertainty           -0.035     6.196    
    SLICE_X128Y786       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     6.122    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                          6.122    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.474ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (c0_sys_clk_p rise@4.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.316ns  (logic 0.117ns (8.891%)  route 1.199ns (91.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 6.034 - 4.000 ) 
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.540ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.491ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.390     2.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y863       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.414 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.017     3.431    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X128Y786       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.467 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.182     3.649    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     4.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.240     6.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism              0.197     6.232    
                         clock uncertainty           -0.035     6.196    
    SLICE_X128Y786       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     6.122    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                          6.122    
                         arrival time                          -3.649    
  -------------------------------------------------------------------
                         slack                                  2.474    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (c0_sys_clk_p rise@4.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.117ns (8.897%)  route 1.198ns (91.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 6.036 - 4.000 ) 
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.540ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.491ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.390     2.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y863       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.414 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.017     3.431    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X128Y786       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.467 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1/O
                         net (fo=4, routed)           0.181     3.648    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     4.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.242     6.036    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.197     6.234    
                         clock uncertainty           -0.035     6.198    
    SLICE_X128Y786       FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074     6.124    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          6.124    
                         arrival time                          -3.648    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (c0_sys_clk_p rise@4.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.081ns (6.824%)  route 1.106ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 6.034 - 4.000 ) 
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.540ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.491ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.390     2.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y863       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.414 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.106     3.520    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     4.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.240     6.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism              0.197     6.232    
                         clock uncertainty           -0.035     6.196    
    SLICE_X128Y785       FDSE (Setup_CFF_SLICEL_C_S)
                                                     -0.074     6.122    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                          6.122    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (c0_sys_clk_p rise@4.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.081ns (6.824%)  route 1.106ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 6.034 - 4.000 ) 
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.540ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.491ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.390     2.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y863       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.414 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.106     3.520    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     4.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.240     6.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism              0.197     6.232    
                         clock uncertainty           -0.035     6.196    
    SLICE_X128Y785       FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.074     6.122    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                          6.122    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (c0_sys_clk_p rise@4.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.081ns (6.824%)  route 1.106ns (93.176%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns = ( 6.034 - 4.000 ) 
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.390ns (routing 0.540ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.491ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.390     2.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y863       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.414 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/Q
                         net (fo=4, routed)           1.106     3.520    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r[3]
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     4.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.240     6.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism              0.197     6.232    
                         clock uncertainty           -0.035     6.196    
    SLICE_X128Y785       FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074     6.122    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                          6.122    
                         arrival time                          -3.520    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (c0_sys_clk_p rise@4.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.353ns (40.715%)  route 0.514ns (59.285%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 6.036 - 4.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.540ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.491ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.409     2.352    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y785       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.431 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.106     2.537    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X128Y786       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     2.695 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2/O
                         net (fo=1, routed)           0.206     2.901    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_i_2_n_0
    SLICE_X128Y786       LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.116     3.017 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1/O
                         net (fo=1, routed)           0.202     3.219    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_i_1_n_0
    SLICE_X128Y785       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     4.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.242     6.036    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
                         clock pessimism              0.296     6.332    
                         clock uncertainty           -0.035     6.297    
    SLICE_X128Y785       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.322    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg
  -------------------------------------------------------------------
                         required time                          6.322    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (c0_sys_clk_p rise@4.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.352ns (41.412%)  route 0.498ns (58.588%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 6.036 - 4.000 ) 
    Source Clock Delay      (SCD):    2.352ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.409ns (routing 0.540ns, distribution 0.869ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.491ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.409     2.352    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y786       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/Q
                         net (fo=3, routed)           0.168     2.601    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[3]
    SLICE_X128Y786       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     2.749 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3/O
                         net (fo=6, routed)           0.108     2.857    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_3_n_0
    SLICE_X128Y786       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     2.980 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_2/O
                         net (fo=1, routed)           0.222     3.202    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst0[6]
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     4.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.242     6.036    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                         clock pessimism              0.296     6.332    
                         clock uncertainty           -0.035     6.297    
    SLICE_X128Y786       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     6.322    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]
  -------------------------------------------------------------------
                         required time                          6.322    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.223ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (c0_sys_clk_p rise@4.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.203ns (29.722%)  route 0.480ns (70.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 6.040 - 4.000 ) 
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.540ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.491ns, distribution 0.755ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.414     2.357    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_design_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y785       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     2.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_design_reg/Q
                         net (fo=2, routed)           0.150     2.587    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_design
    SLICE_X128Y785       LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     2.710 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_async_riu_div_i_1/O
                         net (fo=1, routed)           0.330     3.040    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_async_riu_div_reg0
    SLICE_X131Y783       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      4.000     4.000 r  
    E12                                               0.000     4.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     4.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     4.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          1.246     6.040    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X131Y783       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
                         clock pessimism              0.232     6.273    
                         clock uncertainty           -0.035     6.237    
    SLICE_X131Y783       FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     6.262    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_async_riu_div_reg
  -------------------------------------------------------------------
                         required time                          6.262    
                         arrival time                          -3.040    
  -------------------------------------------------------------------
                         slack                                  3.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.783ns (routing 0.301ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.335ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.783     1.278    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y785       FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.317 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/Q
                         net (fo=5, routed)           0.028     1.345    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[1]
    SLICE_X128Y785       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     1.359 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1/O
                         net (fo=1, routed)           0.017     1.376    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[1]_i_1_n_0
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.887     1.526    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
                         clock pessimism             -0.241     1.284    
    SLICE_X128Y785       FDSE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.330    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.783ns (routing 0.301ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.335ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.783     1.278    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y786       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.317 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.025     1.342    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X128Y786       LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.375 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[3]_i_1/O
                         net (fo=1, routed)           0.006     1.381    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst0[3]
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.887     1.526    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
                         clock pessimism             -0.241     1.284    
    SLICE_X128Y786       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.331    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.290%)  route 0.035ns (32.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.783ns (routing 0.301ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.335ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.783     1.278    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y785       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.317 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.029     1.346    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X128Y785       LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.379 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1/O
                         net (fo=1, routed)           0.006     1.385    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[5]_i_1_n_0
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.887     1.526    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
                         clock pessimism             -0.241     1.284    
    SLICE_X128Y785       FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.331    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_design_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.167%)  route 0.061ns (50.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      0.786ns (routing 0.301ns, distribution 0.485ns)
  Clock Net Delay (Destination): 0.891ns (routing 0.335ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.786     1.281    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y786       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.320 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/Q
                         net (fo=7, routed)           0.055     1.375    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[6]
    SLICE_X128Y785       LUT4 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     1.395 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_design_i_1/O
                         net (fo=1, routed)           0.006     1.401    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_design_i_1_n_0
    SLICE_X128Y785       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_design_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.891     1.530    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_design_reg/C
                         clock pessimism             -0.230     1.300    
    SLICE_X128Y785       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.347    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_design_reg
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Net Delay (Source):      0.775ns (routing 0.301ns, distribution 0.474ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.335ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.775     1.270    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y862       FDPE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y862       FDPE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.310 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/Q
                         net (fo=1, routed)           0.079     1.389    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_async[1]
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.879     1.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                         clock pessimism             -0.232     1.286    
    SLICE_X112Y863       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.333    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.074ns (64.348%)  route 0.041ns (35.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.783ns (routing 0.301ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.335ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.783     1.278    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y786       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.317 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/Q
                         net (fo=4, routed)           0.025     1.342    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[2]
    SLICE_X128Y786       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     1.377 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[2]_i_1/O
                         net (fo=1, routed)           0.016     1.393    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst0[2]
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.887     1.526    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
                         clock pessimism             -0.241     1.284    
    SLICE_X128Y786       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.330    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.074ns (62.185%)  route 0.045ns (37.815%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.526ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Net Delay (Source):      0.783ns (routing 0.301ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.335ns, distribution 0.552ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.783     1.278    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y785       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.317 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/Q
                         net (fo=7, routed)           0.029     1.346    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[4]
    SLICE_X128Y785       LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.035     1.381 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1/O
                         net (fo=1, routed)           0.016     1.397    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst[4]_i_1_n_0
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.887     1.526    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X128Y785       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
                         clock pessimism             -0.241     1.284    
    SLICE_X128Y785       FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.330    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.121ns  (logic 0.040ns (33.058%)  route 0.081ns (66.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      0.774ns (routing 0.301ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.335ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.774     1.269    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y863       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.309 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/Q
                         net (fo=1, routed)           0.081     1.390    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r[0]
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.879     1.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                         clock pessimism             -0.242     1.275    
    SLICE_X112Y863       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.322    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      0.774ns (routing 0.301ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.335ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.774     1.269    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y863       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.309 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/Q
                         net (fo=1, routed)           0.082     1.391    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r[2]
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.879     1.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]/C
                         clock pessimism             -0.242     1.275    
    SLICE_X112Y863       FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.322    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c0_sys_clk_p  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             c0_sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_sys_clk_p rise@0.000ns - c0_sys_clk_p rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.040ns (28.777%)  route 0.099ns (71.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.518ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Net Delay (Source):      0.774ns (routing 0.301ns, distribution 0.473ns)
  Clock Net Delay (Destination): 0.879ns (routing 0.335ns, distribution 0.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.774     1.269    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y863       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.309 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[1]/Q
                         net (fo=1, routed)           0.099     1.408    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r[1]
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_sys_clk_p rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
    X4Y13 (CLOCK_ROOT)   net (fo=18, routed)          0.879     1.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/lopt
    SLICE_X112Y863       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]/C
                         clock pessimism             -0.242     1.275    
    SLICE_X112Y863       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.322    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_sys_clk_p
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { c0_sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         4.000       2.710      BUFGCE_X1Y288   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCM_X1Y13      xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X128Y786  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Min Period        n/a     FDSE/C             n/a            0.550         4.000       3.450      SLICE_X128Y785  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X128Y786  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X128Y786  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Min Period        n/a     FDSE/C             n/a            0.550         4.000       3.450      SLICE_X128Y785  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Min Period        n/a     FDSE/C             n/a            0.550         4.000       3.450      SLICE_X128Y785  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X128Y786  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
Min Period        n/a     FDRE/C             n/a            0.550         4.000       3.450      SLICE_X128Y785  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_design_reg/C
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y13      xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y13      xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X128Y786  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.275         2.000       1.725      SLICE_X128Y785  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X128Y786  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X128Y786  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[3]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.275         2.000       1.725      SLICE_X128Y785  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[4]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.275         2.000       1.725      SLICE_X128Y785  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X128Y786  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.275         2.000       1.725      SLICE_X128Y785  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[1]/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y13      xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         2.000       1.550      MMCM_X1Y13      xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X128Y786  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/counter_input_rst_reg[6]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X128Y785  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_design_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X128Y785  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/input_rst_mmcm_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X130Y785  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_async_mb_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X131Y783  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_async_riu_div_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.275         2.000       1.725      SLICE_X112Y862  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_async_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.275         2.000       1.725      SLICE_X112Y862  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_async_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.000       1.725      SLICE_X112Y863  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/rst_input_sync_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.905ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][225]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.079ns (2.784%)  route 2.759ns (97.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.649ns = ( 7.983 - 3.333 ) 
    Source Clock Delay      (SCD):    4.356ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.081ns (routing 0.854ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.777ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.081     4.356    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X124Y764       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y764       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.435 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/Q
                         net (fo=522, routed)         2.759     7.194    xilinx_ddr_u/ddr4_0_u/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/app_rd_data_valid
    SLICE_X123Y858       SRLC32E                                      r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][225]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.930     7.983    xilinx_ddr_u/ddr4_0_u/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_0
    SLICE_X123Y858       SRLC32E                                      r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][225]_srl32/CLK
                         clock pessimism             -0.368     7.615    
                         clock uncertainty           -0.052     7.563    
    SLICE_X123Y858       SRLC32E (Setup_H6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.383    xilinx_ddr_u/ddr4_0_u/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][225]_srl32
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][226]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.838ns  (logic 0.079ns (2.784%)  route 2.759ns (97.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.649ns = ( 7.983 - 3.333 ) 
    Source Clock Delay      (SCD):    4.356ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.081ns (routing 0.854ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.777ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.081     4.356    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.status_ram_0.status_ram_wr_data_cpy_r_reg[2][1]_0
    SLICE_X124Y764       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y764       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.435 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.app_rd_data_valid_reg/Q
                         net (fo=522, routed)         2.759     7.194    xilinx_ddr_u/ddr4_0_u/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/app_rd_data_valid
    SLICE_X123Y858       SRLC32E                                      r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][226]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.930     7.983    xilinx_ddr_u/ddr4_0_u/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_0
    SLICE_X123Y858       SRLC32E                                      r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][226]_srl32/CLK
                         clock pessimism             -0.368     7.615    
                         clock uncertainty           -0.052     7.563    
    SLICE_X123Y858       SRLC32E (Setup_G6LUT_SLICEM_CLK_CE)
                                                     -0.180     7.383    xilinx_ddr_u/ddr4_0_u/inst/u_ddr_axi/axi_r_channel_0/rd_data_fifo_0/memory_reg[31][226]_srl32
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -7.194    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.079ns (2.783%)  route 2.760ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 8.011 - 3.333 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 0.854ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.777ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.164     4.439    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X112Y808       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y808       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.518 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=610, routed)         2.760     7.278    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/ADDRH3
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.958     8.011    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/WCLK
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMA/CLK
                         clock pessimism             -0.360     7.651    
                         clock uncertainty           -0.052     7.599    
    SLICE_X116Y864       RAMD32 (Setup_A5LUT_SLICEM_CLK_WADR3)
                                                     -0.112     7.487    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMA
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.079ns (2.783%)  route 2.760ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 8.011 - 3.333 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 0.854ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.777ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.164     4.439    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X112Y808       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y808       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.518 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=610, routed)         2.760     7.278    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/ADDRH3
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.958     8.011    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/WCLK
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMA_D1/CLK
                         clock pessimism             -0.360     7.651    
                         clock uncertainty           -0.052     7.599    
    SLICE_X116Y864       RAMD32 (Setup_A6LUT_SLICEM_CLK_WADR3)
                                                     -0.112     7.487    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMA_D1
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.079ns (2.783%)  route 2.760ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 8.011 - 3.333 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 0.854ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.777ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.164     4.439    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X112Y808       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y808       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.518 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=610, routed)         2.760     7.278    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/ADDRH3
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.958     8.011    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/WCLK
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMB/CLK
                         clock pessimism             -0.360     7.651    
                         clock uncertainty           -0.052     7.599    
    SLICE_X116Y864       RAMD32 (Setup_B5LUT_SLICEM_CLK_WADR3)
                                                     -0.112     7.487    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMB
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.079ns (2.783%)  route 2.760ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 8.011 - 3.333 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 0.854ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.777ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.164     4.439    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X112Y808       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y808       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.518 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=610, routed)         2.760     7.278    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/ADDRH3
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.958     8.011    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/WCLK
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMB_D1/CLK
                         clock pessimism             -0.360     7.651    
                         clock uncertainty           -0.052     7.599    
    SLICE_X116Y864       RAMD32 (Setup_B6LUT_SLICEM_CLK_WADR3)
                                                     -0.112     7.487    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.079ns (2.783%)  route 2.760ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 8.011 - 3.333 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 0.854ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.777ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.164     4.439    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X112Y808       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y808       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.518 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=610, routed)         2.760     7.278    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/ADDRH3
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.958     8.011    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/WCLK
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMC/CLK
                         clock pessimism             -0.360     7.651    
                         clock uncertainty           -0.052     7.599    
    SLICE_X116Y864       RAMD32 (Setup_C5LUT_SLICEM_CLK_WADR3)
                                                     -0.112     7.487    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMC
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.079ns (2.783%)  route 2.760ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 8.011 - 3.333 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 0.854ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.777ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.164     4.439    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X112Y808       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y808       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.518 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=610, routed)         2.760     7.278    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/ADDRH3
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.958     8.011    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/WCLK
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMC_D1/CLK
                         clock pessimism             -0.360     7.651    
                         clock uncertainty           -0.052     7.599    
    SLICE_X116Y864       RAMD32 (Setup_C6LUT_SLICEM_CLK_WADR3)
                                                     -0.112     7.487    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMD/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.079ns (2.783%)  route 2.760ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 8.011 - 3.333 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 0.854ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.777ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.164     4.439    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X112Y808       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y808       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.518 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=610, routed)         2.760     7.278    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/ADDRH3
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.958     8.011    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/WCLK
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMD/CLK
                         clock pessimism             -0.360     7.651    
                         clock uncertainty           -0.052     7.599    
    SLICE_X116Y864       RAMD32 (Setup_D5LUT_SLICEM_CLK_WADR3)
                                                     -0.112     7.487    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMD
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMD_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.839ns  (logic 0.079ns (2.783%)  route 2.760ns (97.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.677ns = ( 8.011 - 3.333 ) 
    Source Clock Delay      (SCD):    4.439ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.164ns (routing 0.854ns, distribution 1.310ns)
  Clock Net Delay (Destination): 1.958ns (routing 0.777ns, distribution 1.181ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.164     4.439    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X112Y808       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y808       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.518 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=610, routed)         2.760     7.278    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/ADDRH3
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMD_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.958     8.011    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/WCLK
    SLICE_X116Y864       RAMD32                                       r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMD_D1/CLK
                         clock pessimism             -0.360     7.651    
                         clock uncertainty           -0.052     7.599    
    SLICE_X116Y864       RAMD32 (Setup_D6LUT_SLICEM_CLK_WADR3)
                                                     -0.112     7.487    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_252_265/RAMD_D1
  -------------------------------------------------------------------
                         required time                          7.487    
                         arrival time                          -7.278    
  -------------------------------------------------------------------
                         slack                                  0.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DMOut_n_A_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk10[5].cal_DMOut_n_A_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.058ns (33.721%)  route 0.114ns (66.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.366ns
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    -0.307ns
  Clock Net Delay (Source):      1.851ns (routing 0.777ns, distribution 1.074ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.854ns, distribution 1.237ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.851     4.570    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X127Y772       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DMOut_n_A_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y772       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.628 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DMOut_n_A_reg[15]/Q
                         net (fo=2, routed)           0.114     4.742    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DMOut_n_A_reg_n_0_[15]
    SLICE_X126Y771       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk10[5].cal_DMOut_n_A_r_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.091     4.366    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X126Y771       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk10[5].cal_DMOut_n_A_r_reg[47]/C
                         clock pessimism              0.307     4.672    
    SLICE_X126Y771       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.732    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk10[5].cal_DMOut_n_A_r_reg[47]
  -------------------------------------------------------------------
                         required time                         -4.732    
                         arrival time                           4.742    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_dbuf_fifo_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBuf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.080ns (48.485%)  route 0.085ns (51.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.341ns
    Source Clock Delay      (SCD):    4.552ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Net Delay (Source):      1.833ns (routing 0.777ns, distribution 1.056ns)
  Clock Net Delay (Destination): 2.066ns (routing 0.854ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.833     4.552    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X131Y744       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_dbuf_fifo_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y744       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.610 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_dbuf_fifo_reg[3][3]/Q
                         net (fo=1, routed)           0.063     4.673    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cas_dbuf_fifo_reg_n_0_[3][3]
    SLICE_X130Y744       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     4.695 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBuf[3]_i_1__1/O
                         net (fo=1, routed)           0.022     4.717    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBuf[3]_i_1__1_n_0
    SLICE_X130Y744       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBuf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.066     4.341    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/rst_r1_reg_0
    SLICE_X130Y744       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBuf_reg[3]/C
                         clock pessimism              0.306     4.647    
    SLICE_X130Y744       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.707    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_mc/bgr[2].u_ddr_mc_group/cmdBuf_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.707    
                         arrival time                           4.717    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[400]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.058ns (29.897%)  route 0.136ns (70.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.435ns
    Source Clock Delay      (SCD):    4.631ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Net Delay (Source):      1.912ns (routing 0.777ns, distribution 1.135ns)
  Clock Net Delay (Destination): 2.160ns (routing 0.854ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.912     4.631    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X120Y806       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[400]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y806       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.689 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[400]/Q
                         net (fo=3, routed)           0.136     4.825    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0/DIA0
    SLICE_X121Y806       RAMD32                                       r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.160     4.435    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0/WCLK
    SLICE_X121Y806       RAMD32                                       r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0/RAMA/CLK
                         clock pessimism              0.303     4.737    
    SLICE_X121Y806       RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     4.814    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[66].RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -4.814    
                         arrival time                           4.825    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_EN
                            (rising edge-triggered cell RXTX_BITSLICE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.039ns (18.660%)  route 0.170ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.714ns
    Clock Pessimism Removal (CPR):    -0.157ns
  Clock Net Delay (Source):      1.168ns (routing 0.468ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.439ns (routing 0.521ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.168     2.714    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X112Y728       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y728       FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.753 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[5]/Q
                         net (fo=1, routed)           0.170     2.923    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_clb2phy_fifo_rden[0]
    BITSLICE_RX_TX_X1Y629
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.439     2.705    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/div_clk
    BITSLICE_RX_TX_X1Y629
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
                         clock pessimism              0.157     2.861    
    BITSLICE_RX_TX_X1Y629
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_FIFO_RD_CLK_FIFO_RD_EN)
                                                      0.050     2.911    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.911    
                         arrival time                           2.923    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.059ns (34.302%)  route 0.113ns (65.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.430ns
    Source Clock Delay      (SCD):    4.629ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Net Delay (Source):      1.910ns (routing 0.777ns, distribution 1.133ns)
  Clock Net Delay (Destination): 2.155ns (routing 0.854ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.910     4.629    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X128Y848       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y848       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.688 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/uppCL1_reg[31]/Q
                         net (fo=2, routed)           0.113     4.801    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/ub_uppCL1[31]
    SLICE_X129Y849       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.155     4.430    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/SYNC[0].sync_reg_reg[1]_24
    SLICE_X129Y849       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[31]/C
                         clock pessimism              0.298     4.727    
    SLICE_X129Y849       FDSE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     4.789    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.789    
                         arrival time                           4.801    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.082ns (47.399%)  route 0.091ns (52.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.411ns
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    -0.297ns
  Clock Net Delay (Source):      1.888ns (routing 0.777ns, distribution 1.111ns)
  Clock Net Delay (Destination): 2.136ns (routing 0.854ns, distribution 1.282ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.888     4.607    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/SYNC[0].sync_reg_reg[1]_24
    SLICE_X129Y866       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y866       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     4.667 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[27]/Q
                         net (fo=10, routed)          0.067     4.734    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/lowCL1[27]
    SLICE_X128Y866       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     4.756 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/rsMask[3][10]_i_1__8/O
                         net (fo=1, routed)           0.024     4.780    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rs2mask2_58[2]
    SLICE_X128Y866       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.136     4.411    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_0
    SLICE_X128Y866       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[3][10]/C
                         clock pessimism              0.297     4.708    
    SLICE_X128Y866       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.768    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -4.768    
                         arrival time                           4.780    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[382]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.058ns (24.473%)  route 0.179ns (75.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.472ns
    Source Clock Delay      (SCD):    4.627ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Net Delay (Source):      1.908ns (routing 0.777ns, distribution 1.131ns)
  Clock Net Delay (Destination): 2.197ns (routing 0.854ns, distribution 1.343ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.908     4.627    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X116Y808       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[382]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y808       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.685 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/rdData_reg[382]/Q
                         net (fo=3, routed)           0.179     4.864    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0/DIA0
    SLICE_X117Y809       RAMD32                                       r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.197     4.472    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0/WCLK
    SLICE_X117Y809       RAMD32                                       r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0/RAMA/CLK
                         clock pessimism              0.303     4.775    
    SLICE_X117Y809       RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     4.852    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_ui/u_ddr_ui_rd_data/not_strict_mode.rd_buf.rd_buffer_ram[63].RAM32M0/RAMA
  -------------------------------------------------------------------
                         required time                         -4.852    
                         arrival time                           4.864    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[390]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[390]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.095ns (31.457%)  route 0.207ns (68.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.464ns
    Source Clock Delay      (SCD):    4.602ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Net Delay (Source):      1.883ns (routing 0.777ns, distribution 1.106ns)
  Clock Net Delay (Destination): 2.189ns (routing 0.854ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.883     4.602    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/rd_addr_101_reg[7]
    SLICE_X119Y778       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[390]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y778       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     4.662 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut_reg[390]/Q
                         net (fo=1, routed)           0.183     4.845    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_DQOut[390]
    SLICE_X118Y784       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     4.880 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_DQOut[390]_i_1/O
                         net (fo=1, routed)           0.024     4.904    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_nxt[390]
    SLICE_X118Y784       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[390]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.189     4.464    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/odt_shift_reg[0][17]
    SLICE_X118Y784       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[390]/C
                         clock pessimism              0.368     4.831    
    SLICE_X118Y784       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.891    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_DQOut_reg[390]
  -------------------------------------------------------------------
                         required time                         -4.891    
                         arrival time                           4.904    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[37]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_EN
                            (rising edge-triggered cell RXTX_BITSLICE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.039ns (20.313%)  route 0.153ns (79.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    2.744ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Net Delay (Source):      1.198ns (routing 0.468ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.521ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.198     2.744    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X112Y866       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y866       FDSE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.783 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_clb2phy_fifo_rden_reg[37]/Q
                         net (fo=1, routed)           0.153     2.936    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_clb2phy_fifo_rden[0]
    BITSLICE_RX_TX_X1Y752
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_EN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.464     2.730    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/div_clk
    BITSLICE_RX_TX_X1Y752
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
                         clock pessimism              0.149     2.879    
    BITSLICE_RX_TX_X1Y752
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_FIFO_RD_CLK_FIFO_RD_EN)
                                                      0.044     2.923    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -2.923    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.541ns
    Source Clock Delay      (SCD):    4.725ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Net Delay (Source):      2.006ns (routing 0.777ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.266ns (routing 0.854ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.006     4.725    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/m_aclk
    SLICE_X111Y733       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y733       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.783 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[77]/Q
                         net (fo=1, routed)           0.072     4.855    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_4
    SLICE_X111Y735       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.266     4.541    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X111Y735       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[77]/C
                         clock pessimism              0.239     4.780    
    SLICE_X111Y735       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.842    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[77]
  -------------------------------------------------------------------
                         required time                         -4.842    
                         arrival time                           4.855    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y624  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y626  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y627  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y628  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y629  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y630  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y632  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y633  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y634  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Min Period        n/a     RXTX_BITSLICE/FIFO_RD_CLK  n/a            1.694         3.333       1.639      BITSLICE_RX_TX_X1Y635  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y624  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y754  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y758  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y764  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y773  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y662  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y663  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y665  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y680  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
Low Pulse Width   Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y681  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y626  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y627  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y627  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y628  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y629  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y629  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y630  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y632  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Slow    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y633  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK
High Pulse Width  Fast    RXTX_BITSLICE/FIFO_RD_CLK  n/a            0.762         1.667       0.905      BITSLICE_RX_TX_X1Y633  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/FIFO_RD_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]
  To Clock:  pll_clk[0]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y96   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y97   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y98   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y99   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y100  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y101  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y102  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y103  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a                       0.333         0.417       0.084      PLL_X1Y24                xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y100  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y103  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y96   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y96   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y97   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y97   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y98   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y98   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y99   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y99   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y96   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y96   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y97   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y97   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y98   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y98   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y99   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y99   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y100  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y100  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.376      1.076      BITSLICE_CONTROL_X1Y96   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.378      1.078      BITSLICE_CONTROL_X1Y97   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.491      1.191      BITSLICE_CONTROL_X1Y96   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.492      1.192      BITSLICE_CONTROL_X1Y97   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[0]_DIV
  To Clock:  pll_clk[0]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[0]_DIV
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y624  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y626  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y627  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y628  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y629  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y630  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y632  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y633  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y634  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y635  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y653  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y672  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y634  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y635  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y649  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y652  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y660  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y661  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y672  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y673  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y632  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y658  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y624  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y626  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y628  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y629  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y630  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y634  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y635  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y656  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]
  To Clock:  pll_clk[1]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y104  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y105  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y106  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y107  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y108  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y109  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a                       0.333         0.417       0.084      PLL_X1Y27                xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y108  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y104  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y104  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y105  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y105  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y106  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y106  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y107  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y107  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y108  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y104  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y104  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y105  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y105  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y106  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y106  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y107  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y107  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y108  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y108  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.370      1.070      BITSLICE_CONTROL_X1Y108  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.376      1.076      BITSLICE_CONTROL_X1Y109  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.377      1.077      BITSLICE_CONTROL_X1Y106  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.378      1.078      BITSLICE_CONTROL_X1Y104  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.380      1.080      BITSLICE_CONTROL_X1Y105  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.384      1.084      BITSLICE_CONTROL_X1Y107  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.480      1.180      BITSLICE_CONTROL_X1Y108  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.489      1.189      BITSLICE_CONTROL_X1Y109  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.492      1.192      BITSLICE_CONTROL_X1Y106  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.495      1.195      BITSLICE_CONTROL_X1Y104  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[1]_DIV
  To Clock:  pll_clk[1]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[1]_DIV
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y676  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y678  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y679  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y680  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y681  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y682  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y684  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y685  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y686  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y687  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y682  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y686  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y687  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y708  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y712  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y713  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y705  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y689  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y694  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y704  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y697  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y684  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y695  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y700  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y702  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y704  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y705  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y706  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y707  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y710  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]
  To Clock:  pll_clk[2]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]
Waveform(ns):       { 0.000 0.208 }
Period(ns):         0.417
Sources:            { xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y116  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y117  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y118  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y119  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y112  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y113  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y114  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     BITSLICE_CONTROL/PLL_CLK  n/a                       0.375         0.417       0.042      BITSLICE_CONTROL_X1Y115  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Min Period        n/a     PLLE4_ADV/CLKOUTPHY       n/a                       0.333         0.417       0.084      PLL_X1Y28                xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y116  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y119  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y116  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y117  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y117  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y118  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y118  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y119  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y112  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y112  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y116  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y116  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y117  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y117  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y118  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y118  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y119  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y119  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y112  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
High Pulse Width  Fast    BITSLICE_CONTROL/PLL_CLK  n/a                       0.169         0.208       0.039      BITSLICE_CONTROL_X1Y112  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.359      1.059      BITSLICE_CONTROL_X1Y116  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.363      1.063      BITSLICE_CONTROL_X1Y118  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.365      1.065      BITSLICE_CONTROL_X1Y117  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.366      1.066      BITSLICE_CONTROL_X1Y114  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.366      1.066      BITSLICE_CONTROL_X1Y115  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.367      1.067      BITSLICE_CONTROL_X1Y119  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.367      1.067      BITSLICE_CONTROL_X1Y112  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Fast    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.373      1.073      BITSLICE_CONTROL_X1Y113  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.466      1.166      BITSLICE_CONTROL_X1Y116  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK
Max Skew          Slow    BITSLICE_CONTROL/PLL_CLK  BITSLICE_CONTROL/RIU_CLK  -0.300        -1.474      1.174      BITSLICE_CONTROL_X1Y118  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PLL_CLK



---------------------------------------------------------------------------------------------------
From Clock:  pll_clk[2]_DIV
  To Clock:  pll_clk[2]_DIV

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll_clk[2]_DIV
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q }

Check Type        Corner  Lib Pin                           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y754  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y756  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y757  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y758  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y759  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y760  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y762  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y763  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y764  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Min Period        n/a     RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            2.667         3.333       0.666      BITSLICE_RX_TX_X1Y765  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y744  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y758  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y775  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y743  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y757  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y767  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y776  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y728  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y750  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
Low Pulse Width   Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y754  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y760  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y762  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y763  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y764  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y764  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y765  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Fast    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y765  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y767  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y769  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
High Pulse Width  Slow    RXTX_BITSLICE/TX_BIT_CTRL_IN[26]  n/a            1.200         1.667       0.467      BITSLICE_RX_TX_X1Y770  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.091ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        80.669ns  (logic 19.496ns (24.168%)  route 61.173ns (75.832%))
  Logic Levels:           282  (CARRY8=181 LUT3=8 LUT4=7 LUT5=45 LUT6=40 MUXF7=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.804ns = ( 90.138 - 83.333 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.714ns (routing 2.290ns, distribution 2.424ns)
  Clock Net Delay (Destination): 4.080ns (routing 2.080ns, distribution 2.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.714     6.995    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X14Y361        FDSE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y361        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     7.074 f  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/Q
                         net (fo=8, routed)           0.297     7.371    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/id2fp_sqrt_d_ff[rs1][39]
    SLICE_X15Y359        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     7.495 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_3/O
                         net (fo=5, routed)           0.303     7.798    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/I0
    SLICE_X16Y361        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.943 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/LUT6/O
                         net (fo=3, routed)           0.099     8.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/N_71
    SLICE_X16Y363        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_11/O
                         net (fo=5, routed)           0.092     8.222    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_76
    SLICE_X16Y364        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     8.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sa_zero_0_a2/O
                         net (fo=3, routed)           0.098     8.410    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_83
    SLICE_X16Y362        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     8.461 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/zero_a_lut6_2/O
                         net (fo=69, routed)          0.289     8.750    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/sa_zero
    SLICE_X14Y359        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     8.839 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/z_0/O
                         net (fo=2, routed)           0.227     9.066    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/z_0
    SLICE_X16Y360        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.105 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1_cZ/O
                         net (fo=1, routed)           0.130     9.235    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1
    SLICE_X17Y361        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.387 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z/O
                         net (fo=11, routed)          0.226     9.613    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/un2_z_1z
    SLICE_X16Y360        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     9.761 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z/O
                         net (fo=50, routed)          0.429    10.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_join_kb_183[1]
    SLICE_X14Y361        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    10.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95_cZ/O
                         net (fo=4, routed)           0.443    10.756    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95
    SLICE_X11Y362        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.879 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211_cZ/O
                         net (fo=1, routed)           0.197    11.076    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211
    SLICE_X10Y366        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.173 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_319/O
                         net (fo=4, routed)           0.157    11.330    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_1[6]
    SLICE_X9Y366         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    11.452 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51[2]/O
                         net (fo=48, routed)          0.364    11.816    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CO0_1
    SLICE_X5Y368         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    11.949 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51_RNIN17I1_o6[2]/O
                         net (fo=20, routed)          0.241    12.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X8Y367         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    12.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3/O
                         net (fo=2, routed)           0.271    12.584    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3_1z
    SLICE_X4Y371         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    12.621 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c5/O
                         net (fo=64, routed)          0.365    12.986    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_axb_7_cZ
    SLICE_X8Y367         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    13.086 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m_m[1]/O
                         net (fo=3, routed)           0.198    13.284    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_41[2]
    SLICE_X6Y370         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    13.382 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4/O
                         net (fo=57, routed)          0.135    13.517    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4_1z
    SLICE_X6Y368         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    13.640 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c6/O
                         net (fo=10, routed)          0.221    13.861    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X5Y373         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    13.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=4, routed)           0.146    14.097    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_17[3]
    SLICE_X6Y373         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[6])
                                                      0.160    14.257 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[6]
                         net (fo=64, routed)          0.166    14.423    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X6Y374         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    14.546 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.142    14.688    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/dsp_join_kb_11[4]
    SLICE_X5Y375         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090    14.778 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_RNO_2/O
                         net (fo=1, routed)           0.007    14.785    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_axb_4
    SLICE_X5Y375         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160    14.945 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=66, routed)          0.404    15.349    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X4Y378         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    15.437 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=4, routed)           0.208    15.645    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/dsp_join_kb_33[2]
    SLICE_X5Y378         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    15.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    15.776    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X5Y379         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    15.828 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_8/CO[0]
                         net (fo=68, routed)          0.276    16.104    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[1]
    SLICE_X6Y375         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    16.192 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m_m[5]/O
                         net (fo=3, routed)           0.208    16.400    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/dsp_join_kb_45[5]
    SLICE_X4Y379         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    16.453 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_RNO_5/O
                         net (fo=1, routed)           0.015    16.468    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_axb_7
    SLICE_X4Y379         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    16.585 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    16.611    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X4Y380         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.653 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_9/CO[1]
                         net (fo=70, routed)          0.350    17.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[0]
    SLICE_X3Y378         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    17.151 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=4, routed)           0.168    17.319    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/dsp_join_kb_23[4]
    SLICE_X3Y381         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    17.410 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    17.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y382         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    17.493 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_10/CO[2]
                         net (fo=72, routed)          0.267    17.760    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[1]
    SLICE_X3Y379         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    17.811 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m_m[7]/O
                         net (fo=3, routed)           0.267    18.078    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/dsp_join_kb_39[7]
    SLICE_X2Y382         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    18.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    18.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X2Y382         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184    18.330 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11/CO[3]
                         net (fo=74, routed)          0.232    18.562    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y380         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    18.685 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.335    19.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/dsp_join_kb_37[9]
    SLICE_X1Y385         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037    19.057 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    19.073    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X1Y385         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213    19.286 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[4]
                         net (fo=76, routed)          0.427    19.713    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y379         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    19.835 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.319    20.154    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/z__0[0]
    SLICE_X0Y383         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    20.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    20.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y384         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    20.374 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[5]
                         net (fo=78, routed)          0.362    20.736    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y379         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.326    21.151    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/dsp_join_kb_21[2]
    SLICE_X1Y380         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    21.261 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    21.287    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y381         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    21.379 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[6]
                         net (fo=80, routed)          0.396    21.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X0Y375         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    21.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.217    22.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/dsp_join_kb_5[1]
    SLICE_X0Y379         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    22.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    22.185    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y380         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=82, routed)          0.489    22.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y374         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    22.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.296    23.044    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/normed_ma_242[0]
    SLICE_X1Y377         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    23.164 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y378         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.205 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.231    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y379         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    23.283 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_16/CO[0]
                         net (fo=84, routed)          0.397    23.680    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X2Y373         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    23.768 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.338    24.106    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/dsp_join_kb_27[3]
    SLICE_X0Y376         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    24.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.233    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y377         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.248 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.274    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y378         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.316 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_17/CO[1]
                         net (fo=86, routed)          0.522    24.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[1]
    SLICE_X3Y371         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    24.889 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.374    25.263    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/dsp_join_kb_35[0]
    SLICE_X1Y374         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    25.373 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.399    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y375         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.414 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.440    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y376         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    25.497 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_18/CO[2]
                         net (fo=88, routed)          0.435    25.932    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X3Y371         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    26.028 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.293    26.321    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/dsp_join_kb_15[5]
    SLICE_X0Y372         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    26.404 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y373         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.445 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.471    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y374         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    26.531 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_19/CO[3]
                         net (fo=90, routed)          0.409    26.940    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[1]
    SLICE_X2Y367         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    26.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.350    27.341    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/dsp_join_kb_49[0]
    SLICE_X1Y371         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    27.451 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.477    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y372         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.492 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.518    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y373         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    27.610 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[4]
                         net (fo=92, routed)          0.393    28.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X2Y367         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099    28.102 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.320    28.422    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/dsp_join_kb_29[2]
    SLICE_X0Y369         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    28.527 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.553    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y370         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.568 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.594    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y371         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    28.671 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[5]
                         net (fo=94, routed)          0.475    29.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X1Y354         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    29.298 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.330    29.628    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/z__0[0]
    SLICE_X1Y366         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    29.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.789 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.815    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y368         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    29.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[6]
                         net (fo=96, routed)          0.394    30.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X0Y354         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    30.390 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.291    30.681    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/dsp_join_kb_47[1]
    SLICE_X1Y361         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    30.801 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.827    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.842 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.868    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    30.890 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=98, routed)          0.412    31.302    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X0Y353         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    31.426 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.240    31.666    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/dsp_join_kb_9[2]
    SLICE_X0Y358         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    31.771 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.797    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.812 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.853 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.879    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X0Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    31.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_24/CO[0]
                         net (fo=100, routed)         0.470    32.401    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X3Y353         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    32.524 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.377    32.901    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/dsp_join_kb_7[4]
    SLICE_X1Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093    32.994 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.035 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.061    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.076 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X1Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    33.144 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_25/CO[1]
                         net (fo=102, routed)         0.432    33.576    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X5Y355         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    33.626 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.287    33.913    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/id2fp_sqrt_d_ff_reg[rs1][0][0]
    SLICE_X2Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    34.033 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X2Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.074 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.100    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X2Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.115 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.141    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X2Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    34.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_26/CO[2]
                         net (fo=104, routed)         0.322    34.520    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X4Y354         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    34.557 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.249    34.806    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/dsp_join_kb_3[3]
    SLICE_X3Y355         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    34.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.933    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y356         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.948 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.974    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X3Y357         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.989 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.015    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X3Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    35.075 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_27/CO[3]
                         net (fo=112, routed)         0.355    35.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/sqrt_out[0]
    SLICE_X6Y359         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052    35.482 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.329    35.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/dsp_join_kb_64[0]
    SLICE_X4Y355         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    35.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_4_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.957    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_8
    SLICE_X4Y356         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    35.972 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_12_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.998    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_16
    SLICE_X4Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.013 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_20_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.039    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_24
    SLICE_X4Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    36.099 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_28/CO[3]
                         net (fo=118, routed)         0.266    36.365    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73_0
    SLICE_X4Y354         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    36.455 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.356    36.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73[4]
    SLICE_X4Y359         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    36.899 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.925    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y360         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.940 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.966    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.981 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.007    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    37.067 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_29/CO[3]
                         net (fo=123, routed)         0.296    37.363    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59_0
    SLICE_X5Y359         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    37.486 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.345    37.831    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59[1]
    SLICE_X2Y362         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    37.937 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.963    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X2Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    37.978 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.004    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X2Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    38.019 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.045    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X2Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    38.137 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[4]
                         net (fo=125, routed)         0.371    38.508    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58_0
    SLICE_X5Y361         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    38.657 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.251    38.908    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58[3]
    SLICE_X3Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    38.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.017    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X3Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.032 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.058    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X3Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.073 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.099    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X3Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    39.176 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[5]
                         net (fo=127, routed)         0.392    39.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76_0
    SLICE_X7Y359         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    39.691 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.368    40.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76[1]
    SLICE_X4Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    40.165 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.191    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.206 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.232    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    40.365 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[6]
                         net (fo=129, routed)         0.438    40.803    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66_0
    SLICE_X6Y362         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125    40.928 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.228    41.156    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66[2]
    SLICE_X5Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    41.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X5Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.288 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.314    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X5Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.329 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.355    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X5Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    41.377 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=131, routed)         0.464    41.841    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63_0
    SLICE_X7Y357         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147    41.988 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.257    42.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63[1]
    SLICE_X6Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    42.351 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.377    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X6Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X6Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.433 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.459    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X6Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.474 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.500    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X6Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    42.552 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_34/CO[0]
                         net (fo=133, routed)         0.428    42.980    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65_0
    SLICE_X7Y355         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    43.104 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.272    43.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65[0]
    SLICE_X7Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    43.481 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.507    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X7Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.522 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.548    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X7Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.563 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.589    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X7Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.604 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X7Y367         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    43.672 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_35/CO[1]
                         net (fo=135, routed)         0.772    44.444    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77_0
    SLICE_X12Y356        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099    44.543 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.618    45.161    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77[0]
    SLICE_X8Y360         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    45.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X8Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.338    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X8Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.353 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.379    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X8Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.394 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.420    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X8Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    45.477 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_36/CO[2]
                         net (fo=137, routed)         0.876    46.353    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69_0
    SLICE_X12Y356        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    46.388 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.630    47.018    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69[2]
    SLICE_X9Y357         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    47.109 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.135    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X9Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.150 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.176    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.191 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.217    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.232 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.258    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    47.318 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_37/CO[3]
                         net (fo=139, routed)         0.718    48.036    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79_0
    SLICE_X12Y354        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    48.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.365    48.524    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79[0]
    SLICE_X10Y355        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    48.629 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.655    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X10Y356        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.670 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X10Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.711 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.737    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.778    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y359        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    48.870 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[4]
                         net (fo=141, routed)         0.593    49.463    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70_0
    SLICE_X12Y355        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    49.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.562    50.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70[6]
    SLICE_X11Y353        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133    50.208 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.234    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X11Y354        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.275    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y355        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.290 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.316    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y356        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    50.393 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[5]
                         net (fo=143, routed)         0.543    50.936    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67_0
    SLICE_X12Y353        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    51.026 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_m[14]/O
                         net (fo=3, routed)           0.505    51.531    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67[13]
    SLICE_X9Y352         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051    51.582 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.608    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y353         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y354         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y355         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    51.782 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[6]
                         net (fo=145, routed)         0.634    52.416    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60_0
    SLICE_X12Y353        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    52.562 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_m[17]/O
                         net (fo=3, routed)           0.642    53.204    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60[16]
    SLICE_X9Y348         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    53.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y349         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    53.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y350         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    53.398 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=147, routed)         0.722    54.120    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72_0
    SLICE_X13Y353        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145    54.265 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_m[16]/O
                         net (fo=3, routed)           0.498    54.763    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72[15]
    SLICE_X10Y348        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    54.880 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.906    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.921 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.947    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.962 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.988    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X10Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    55.040 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_42/CO[0]
                         net (fo=149, routed)         0.607    55.647    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56_0
    SLICE_X13Y353        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    55.769 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_m[18]/O
                         net (fo=3, routed)           0.638    56.407    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56[17]
    SLICE_X11Y345        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    56.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.539    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.554 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.580    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y347        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.595 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.621    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X11Y348        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    56.663 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_43/CO[1]
                         net (fo=151, routed)         0.411    57.074    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68_0
    SLICE_X11Y337        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    57.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.540    57.738    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68[0]
    SLICE_X12Y346        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    57.843 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.869    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X12Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.884 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.910    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X12Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.925 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.951    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X12Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.966 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.992    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X12Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    58.007 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    58.033    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X12Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    58.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_44/CO[2]
                         net (fo=153, routed)         0.717    58.807    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62_0
    SLICE_X11Y339        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    58.955 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.577    59.532    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62[2]
    SLICE_X15Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    59.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X15Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X15Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.705 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.731    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X15Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.746 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.772    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X15Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.787 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.813    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X15Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    59.873 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_45/CO[3]
                         net (fo=154, routed)         0.677    60.550    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61_0
    SLICE_X10Y340        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    60.698 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_m[10]/O
                         net (fo=3, routed)           0.547    61.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61[9]
    SLICE_X14Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    61.346 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.372    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X14Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.387 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.413    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X14Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.428 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.454    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X14Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.469 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.495    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X14Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    61.587 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[4]
                         net (fo=157, routed)         0.714    62.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54_0
    SLICE_X10Y340        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    62.397 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_m[12]/O
                         net (fo=3, routed)           0.574    62.971    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54[12]
    SLICE_X13Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    63.059 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.085    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X13Y343        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.100 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.126    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X13Y344        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.141 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.167    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X13Y345        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.182 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.208    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X13Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    63.285 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[5]
                         net (fo=156, routed)         0.575    63.860    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75_0
    SLICE_X10Y342        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036    63.896 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_m[15]/O
                         net (fo=3, routed)           0.631    64.527    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75[15]
    SLICE_X12Y342        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    64.658 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.684    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X12Y343        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.699 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.725    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X12Y344        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.740 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.766    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X12Y345        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    64.858 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=58, routed)          0.560    65.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ_0
    SLICE_X11Y338        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    65.541 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_m[9]/O
                         net (fo=2, routed)           0.581    66.122    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/dsp_join_kb_53[9]
    SLICE_X15Y338        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    66.227 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.253    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X15Y339        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.268 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.294    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X15Y340        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X15Y341        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y342        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    66.468 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=99, routed)          0.634    67.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X11Y331        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    67.203 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_1_ac0_1/O
                         net (fo=49, routed)          0.784    67.987    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_1_1z
    SLICE_X16Y340        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    68.038 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_m[25]/O
                         net (fo=4, routed)           0.446    68.484    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/dsp_join_kb_55[25]
    SLICE_X13Y338        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    68.594 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.620    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X13Y339        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    68.635 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.661    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X13Y340        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    68.753 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.461    69.214    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X15Y351        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    69.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=59, routed)          0.411    69.660    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1_1z
    SLICE_X17Y341        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    69.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_3/O
                         net (fo=46, routed)          0.462    70.212    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_3_1z
    SLICE_X11Y335        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    70.360 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_m[33]/O
                         net (fo=3, routed)           0.486    70.846    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/dsp_join_kb_71[33]
    SLICE_X14Y336        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    70.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    70.977    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X14Y337        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    71.069 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.170    71.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X14Y340        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    71.274 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=2, routed)           0.344    71.618    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1_0
    SLICE_X15Y351        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    71.669 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2/O
                         net (fo=62, routed)          0.512    72.181    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2_1z
    SLICE_X14Y330        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    72.279 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_5/O
                         net (fo=47, routed)          0.435    72.714    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_5_1z
    SLICE_X18Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    72.863 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_m[31]/O
                         net (fo=4, routed)           0.436    73.299    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/dsp_join_kb_74[31]
    SLICE_X15Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    73.430 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    73.456    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y336        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    73.548 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=5, routed)           0.227    73.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X16Y339        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066    73.841 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2_lut6_2_o6/O
                         net (fo=3, routed)           0.283    74.124    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2
    SLICE_X16Y341        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    74.163 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3/O
                         net (fo=6, routed)           0.106    74.269    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3_1z
    SLICE_X16Y342        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    74.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_7/O
                         net (fo=50, routed)          0.420    74.812    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_ac0_7_1z
    SLICE_X14Y331        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    74.935 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_RNO_2/O
                         net (fo=1, routed)           0.501    75.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/dsp_join_kb_57_1[20]
    SLICE_X16Y334        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    75.542 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X16Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.583 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.609    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X16Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.624 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.650    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X16Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.665 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.691    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X16Y338        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    75.751 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_5/CO[3]
                         net (fo=104, routed)         0.521    76.272    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/sqrt_out_0
    SLICE_X17Y329        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    76.372 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m_cZ[9]/O
                         net (fo=2, routed)           0.220    76.592    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m[9]
    SLICE_X17Y332        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    76.702 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.728    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X17Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.743 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X17Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.784 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.810    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X17Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.851    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X17Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.866 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.892    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X17Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    76.984 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_5_cZ/CO[4]
                         net (fo=27, routed)          0.302    77.286    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_out[0]
    SLICE_X18Y332        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    77.376 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5_cZ/O
                         net (fo=1, routed)           0.192    77.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5
    SLICE_X18Y332        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    77.658 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0_cZ/O
                         net (fo=1, routed)           0.111    77.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0
    SLICE_X18Y330        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    77.917 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0_cZ/O
                         net (fo=1, routed)           0.254    78.171    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0
    SLICE_X20Y335        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    78.269 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0_cZ/O
                         net (fo=1, routed)           0.040    78.309    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0
    SLICE_X20Y335        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    78.344 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a/O
                         net (fo=2, routed)           0.430    78.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_195
    SLICE_X18Y366        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    78.809 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_RNO/O
                         net (fo=1, routed)           0.009    78.818    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_RND_eval0_RND_Inc_i
    SLICE_X18Y366        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    79.008 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.034    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_6
    SLICE_X18Y367        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.049 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_10_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_14
    SLICE_X18Y368        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_18_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.116    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_22
    SLICE_X18Y369        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.131 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_26_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.157    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_30
    SLICE_X18Y370        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.172 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_34_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.198    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_38
    SLICE_X18Y371        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.213 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_42_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_46
    SLICE_X18Y372        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    79.281 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_47_outext/CO[1]
                         net (fo=5, routed)           0.349    79.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_carry
    SLICE_X17Y363        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    79.683 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_1_ac0_5/O
                         net (fo=1, routed)           0.013    79.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_split_kb_79
    SLICE_X17Y363        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240    79.936 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust_cry_2_cZ/O[5]
                         net (fo=1, routed)           0.303    80.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust[4]
    SLICE_X25Y363        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    80.276 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un7_exp_result_f0[4]/O
                         net (fo=2, routed)           0.275    80.551    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/id2fp_sqrt_d_ff_reg[rs1][63][56]
    SLICE_X30Y363        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    80.675 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2/O
                         net (fo=1, routed)           0.040    80.715    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2_n_0
    SLICE_X30Y363        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037    80.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2/O
                         net (fo=1, routed)           0.373    81.125    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2_n_0
    SLICE_X28Y369        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    81.175 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_31__2/O
                         net (fo=64, routed)          0.458    81.633    soc_top_u/vp3_u/_uP_core/ID/func_fp_is_nan_return
    SLICE_X27Y383        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    81.670 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2/O
                         net (fo=1, routed)           0.286    81.956    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2_n_0
    SLICE_X28Y364        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    81.991 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2/O
                         net (fo=1, routed)           0.584    82.575    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    82.627 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2/O
                         net (fo=2, routed)           0.024    82.651    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2_n_0
    SLICE_X42Y356        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067    82.718 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2/O
                         net (fo=1, routed)           0.187    82.905    soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2_n_0
    SLICE_X42Y358        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    82.956 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff[rs1][48]_i_4__2/O
                         net (fo=3, routed)           1.063    84.019    soc_top_u/vp3_u/_uP_core/IF/id2mul_ff_reg[rs2][48]
    SLICE_X8Y389         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    84.070 f  soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2/O
                         net (fo=8, routed)           1.279    85.349    soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2_0
    SLICE_X37Y345        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    85.445 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2/O
                         net (fo=1, routed)           0.181    85.626    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2_n_0
    SLICE_X37Y345        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    85.776 f  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2/O
                         net (fo=12, routed)          0.365    86.141    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2_n_0
    SLICE_X29Y349        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    86.238 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_div_d_ff[rs2][31]_i_1__2/O
                         net (fo=32, routed)          1.426    87.664    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][31]_0
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.080    90.138    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][0]/C
                         clock pessimism             -0.230    89.908    
                         clock uncertainty           -0.080    89.828    
    SLICE_X43Y452        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    89.754    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][0]
  -------------------------------------------------------------------
                         required time                         89.754    
                         arrival time                         -87.663    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][14]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        80.669ns  (logic 19.496ns (24.168%)  route 61.173ns (75.832%))
  Logic Levels:           282  (CARRY8=181 LUT3=8 LUT4=7 LUT5=45 LUT6=40 MUXF7=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.804ns = ( 90.138 - 83.333 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.714ns (routing 2.290ns, distribution 2.424ns)
  Clock Net Delay (Destination): 4.080ns (routing 2.080ns, distribution 2.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.714     6.995    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X14Y361        FDSE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y361        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     7.074 f  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/Q
                         net (fo=8, routed)           0.297     7.371    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/id2fp_sqrt_d_ff[rs1][39]
    SLICE_X15Y359        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     7.495 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_3/O
                         net (fo=5, routed)           0.303     7.798    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/I0
    SLICE_X16Y361        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.943 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/LUT6/O
                         net (fo=3, routed)           0.099     8.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/N_71
    SLICE_X16Y363        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_11/O
                         net (fo=5, routed)           0.092     8.222    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_76
    SLICE_X16Y364        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     8.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sa_zero_0_a2/O
                         net (fo=3, routed)           0.098     8.410    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_83
    SLICE_X16Y362        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     8.461 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/zero_a_lut6_2/O
                         net (fo=69, routed)          0.289     8.750    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/sa_zero
    SLICE_X14Y359        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     8.839 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/z_0/O
                         net (fo=2, routed)           0.227     9.066    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/z_0
    SLICE_X16Y360        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.105 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1_cZ/O
                         net (fo=1, routed)           0.130     9.235    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1
    SLICE_X17Y361        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.387 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z/O
                         net (fo=11, routed)          0.226     9.613    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/un2_z_1z
    SLICE_X16Y360        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     9.761 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z/O
                         net (fo=50, routed)          0.429    10.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_join_kb_183[1]
    SLICE_X14Y361        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    10.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95_cZ/O
                         net (fo=4, routed)           0.443    10.756    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95
    SLICE_X11Y362        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.879 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211_cZ/O
                         net (fo=1, routed)           0.197    11.076    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211
    SLICE_X10Y366        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.173 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_319/O
                         net (fo=4, routed)           0.157    11.330    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_1[6]
    SLICE_X9Y366         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    11.452 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51[2]/O
                         net (fo=48, routed)          0.364    11.816    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CO0_1
    SLICE_X5Y368         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    11.949 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51_RNIN17I1_o6[2]/O
                         net (fo=20, routed)          0.241    12.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X8Y367         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    12.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3/O
                         net (fo=2, routed)           0.271    12.584    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3_1z
    SLICE_X4Y371         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    12.621 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c5/O
                         net (fo=64, routed)          0.365    12.986    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_axb_7_cZ
    SLICE_X8Y367         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    13.086 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m_m[1]/O
                         net (fo=3, routed)           0.198    13.284    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_41[2]
    SLICE_X6Y370         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    13.382 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4/O
                         net (fo=57, routed)          0.135    13.517    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4_1z
    SLICE_X6Y368         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    13.640 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c6/O
                         net (fo=10, routed)          0.221    13.861    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X5Y373         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    13.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=4, routed)           0.146    14.097    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_17[3]
    SLICE_X6Y373         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[6])
                                                      0.160    14.257 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[6]
                         net (fo=64, routed)          0.166    14.423    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X6Y374         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    14.546 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.142    14.688    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/dsp_join_kb_11[4]
    SLICE_X5Y375         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090    14.778 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_RNO_2/O
                         net (fo=1, routed)           0.007    14.785    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_axb_4
    SLICE_X5Y375         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160    14.945 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=66, routed)          0.404    15.349    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X4Y378         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    15.437 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=4, routed)           0.208    15.645    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/dsp_join_kb_33[2]
    SLICE_X5Y378         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    15.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    15.776    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X5Y379         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    15.828 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_8/CO[0]
                         net (fo=68, routed)          0.276    16.104    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[1]
    SLICE_X6Y375         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    16.192 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m_m[5]/O
                         net (fo=3, routed)           0.208    16.400    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/dsp_join_kb_45[5]
    SLICE_X4Y379         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    16.453 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_RNO_5/O
                         net (fo=1, routed)           0.015    16.468    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_axb_7
    SLICE_X4Y379         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    16.585 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    16.611    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X4Y380         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.653 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_9/CO[1]
                         net (fo=70, routed)          0.350    17.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[0]
    SLICE_X3Y378         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    17.151 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=4, routed)           0.168    17.319    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/dsp_join_kb_23[4]
    SLICE_X3Y381         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    17.410 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    17.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y382         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    17.493 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_10/CO[2]
                         net (fo=72, routed)          0.267    17.760    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[1]
    SLICE_X3Y379         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    17.811 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m_m[7]/O
                         net (fo=3, routed)           0.267    18.078    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/dsp_join_kb_39[7]
    SLICE_X2Y382         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    18.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    18.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X2Y382         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184    18.330 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11/CO[3]
                         net (fo=74, routed)          0.232    18.562    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y380         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    18.685 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.335    19.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/dsp_join_kb_37[9]
    SLICE_X1Y385         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037    19.057 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    19.073    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X1Y385         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213    19.286 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[4]
                         net (fo=76, routed)          0.427    19.713    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y379         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    19.835 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.319    20.154    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/z__0[0]
    SLICE_X0Y383         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    20.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    20.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y384         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    20.374 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[5]
                         net (fo=78, routed)          0.362    20.736    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y379         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.326    21.151    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/dsp_join_kb_21[2]
    SLICE_X1Y380         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    21.261 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    21.287    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y381         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    21.379 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[6]
                         net (fo=80, routed)          0.396    21.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X0Y375         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    21.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.217    22.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/dsp_join_kb_5[1]
    SLICE_X0Y379         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    22.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    22.185    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y380         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=82, routed)          0.489    22.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y374         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    22.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.296    23.044    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/normed_ma_242[0]
    SLICE_X1Y377         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    23.164 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y378         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.205 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.231    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y379         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    23.283 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_16/CO[0]
                         net (fo=84, routed)          0.397    23.680    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X2Y373         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    23.768 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.338    24.106    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/dsp_join_kb_27[3]
    SLICE_X0Y376         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    24.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.233    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y377         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.248 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.274    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y378         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.316 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_17/CO[1]
                         net (fo=86, routed)          0.522    24.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[1]
    SLICE_X3Y371         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    24.889 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.374    25.263    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/dsp_join_kb_35[0]
    SLICE_X1Y374         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    25.373 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.399    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y375         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.414 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.440    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y376         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    25.497 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_18/CO[2]
                         net (fo=88, routed)          0.435    25.932    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X3Y371         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    26.028 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.293    26.321    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/dsp_join_kb_15[5]
    SLICE_X0Y372         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    26.404 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y373         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.445 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.471    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y374         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    26.531 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_19/CO[3]
                         net (fo=90, routed)          0.409    26.940    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[1]
    SLICE_X2Y367         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    26.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.350    27.341    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/dsp_join_kb_49[0]
    SLICE_X1Y371         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    27.451 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.477    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y372         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.492 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.518    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y373         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    27.610 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[4]
                         net (fo=92, routed)          0.393    28.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X2Y367         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099    28.102 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.320    28.422    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/dsp_join_kb_29[2]
    SLICE_X0Y369         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    28.527 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.553    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y370         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.568 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.594    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y371         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    28.671 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[5]
                         net (fo=94, routed)          0.475    29.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X1Y354         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    29.298 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.330    29.628    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/z__0[0]
    SLICE_X1Y366         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    29.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.789 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.815    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y368         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    29.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[6]
                         net (fo=96, routed)          0.394    30.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X0Y354         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    30.390 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.291    30.681    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/dsp_join_kb_47[1]
    SLICE_X1Y361         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    30.801 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.827    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.842 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.868    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    30.890 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=98, routed)          0.412    31.302    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X0Y353         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    31.426 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.240    31.666    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/dsp_join_kb_9[2]
    SLICE_X0Y358         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    31.771 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.797    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.812 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.853 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.879    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X0Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    31.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_24/CO[0]
                         net (fo=100, routed)         0.470    32.401    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X3Y353         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    32.524 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.377    32.901    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/dsp_join_kb_7[4]
    SLICE_X1Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093    32.994 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.035 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.061    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.076 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X1Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    33.144 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_25/CO[1]
                         net (fo=102, routed)         0.432    33.576    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X5Y355         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    33.626 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.287    33.913    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/id2fp_sqrt_d_ff_reg[rs1][0][0]
    SLICE_X2Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    34.033 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X2Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.074 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.100    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X2Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.115 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.141    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X2Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    34.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_26/CO[2]
                         net (fo=104, routed)         0.322    34.520    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X4Y354         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    34.557 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.249    34.806    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/dsp_join_kb_3[3]
    SLICE_X3Y355         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    34.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.933    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y356         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.948 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.974    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X3Y357         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.989 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.015    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X3Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    35.075 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_27/CO[3]
                         net (fo=112, routed)         0.355    35.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/sqrt_out[0]
    SLICE_X6Y359         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052    35.482 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.329    35.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/dsp_join_kb_64[0]
    SLICE_X4Y355         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    35.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_4_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.957    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_8
    SLICE_X4Y356         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    35.972 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_12_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.998    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_16
    SLICE_X4Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.013 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_20_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.039    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_24
    SLICE_X4Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    36.099 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_28/CO[3]
                         net (fo=118, routed)         0.266    36.365    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73_0
    SLICE_X4Y354         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    36.455 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.356    36.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73[4]
    SLICE_X4Y359         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    36.899 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.925    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y360         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.940 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.966    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.981 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.007    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    37.067 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_29/CO[3]
                         net (fo=123, routed)         0.296    37.363    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59_0
    SLICE_X5Y359         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    37.486 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.345    37.831    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59[1]
    SLICE_X2Y362         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    37.937 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.963    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X2Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    37.978 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.004    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X2Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    38.019 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.045    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X2Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    38.137 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[4]
                         net (fo=125, routed)         0.371    38.508    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58_0
    SLICE_X5Y361         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    38.657 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.251    38.908    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58[3]
    SLICE_X3Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    38.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.017    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X3Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.032 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.058    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X3Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.073 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.099    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X3Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    39.176 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[5]
                         net (fo=127, routed)         0.392    39.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76_0
    SLICE_X7Y359         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    39.691 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.368    40.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76[1]
    SLICE_X4Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    40.165 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.191    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.206 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.232    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    40.365 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[6]
                         net (fo=129, routed)         0.438    40.803    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66_0
    SLICE_X6Y362         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125    40.928 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.228    41.156    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66[2]
    SLICE_X5Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    41.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X5Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.288 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.314    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X5Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.329 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.355    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X5Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    41.377 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=131, routed)         0.464    41.841    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63_0
    SLICE_X7Y357         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147    41.988 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.257    42.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63[1]
    SLICE_X6Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    42.351 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.377    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X6Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X6Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.433 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.459    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X6Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.474 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.500    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X6Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    42.552 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_34/CO[0]
                         net (fo=133, routed)         0.428    42.980    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65_0
    SLICE_X7Y355         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    43.104 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.272    43.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65[0]
    SLICE_X7Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    43.481 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.507    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X7Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.522 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.548    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X7Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.563 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.589    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X7Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.604 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X7Y367         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    43.672 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_35/CO[1]
                         net (fo=135, routed)         0.772    44.444    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77_0
    SLICE_X12Y356        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099    44.543 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.618    45.161    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77[0]
    SLICE_X8Y360         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    45.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X8Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.338    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X8Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.353 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.379    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X8Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.394 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.420    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X8Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    45.477 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_36/CO[2]
                         net (fo=137, routed)         0.876    46.353    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69_0
    SLICE_X12Y356        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    46.388 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.630    47.018    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69[2]
    SLICE_X9Y357         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    47.109 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.135    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X9Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.150 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.176    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.191 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.217    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.232 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.258    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    47.318 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_37/CO[3]
                         net (fo=139, routed)         0.718    48.036    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79_0
    SLICE_X12Y354        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    48.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.365    48.524    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79[0]
    SLICE_X10Y355        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    48.629 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.655    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X10Y356        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.670 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X10Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.711 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.737    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.778    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y359        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    48.870 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[4]
                         net (fo=141, routed)         0.593    49.463    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70_0
    SLICE_X12Y355        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    49.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.562    50.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70[6]
    SLICE_X11Y353        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133    50.208 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.234    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X11Y354        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.275    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y355        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.290 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.316    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y356        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    50.393 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[5]
                         net (fo=143, routed)         0.543    50.936    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67_0
    SLICE_X12Y353        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    51.026 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_m[14]/O
                         net (fo=3, routed)           0.505    51.531    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67[13]
    SLICE_X9Y352         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051    51.582 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.608    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y353         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y354         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y355         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    51.782 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[6]
                         net (fo=145, routed)         0.634    52.416    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60_0
    SLICE_X12Y353        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    52.562 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_m[17]/O
                         net (fo=3, routed)           0.642    53.204    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60[16]
    SLICE_X9Y348         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    53.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y349         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    53.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y350         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    53.398 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=147, routed)         0.722    54.120    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72_0
    SLICE_X13Y353        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145    54.265 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_m[16]/O
                         net (fo=3, routed)           0.498    54.763    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72[15]
    SLICE_X10Y348        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    54.880 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.906    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.921 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.947    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.962 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.988    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X10Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    55.040 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_42/CO[0]
                         net (fo=149, routed)         0.607    55.647    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56_0
    SLICE_X13Y353        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    55.769 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_m[18]/O
                         net (fo=3, routed)           0.638    56.407    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56[17]
    SLICE_X11Y345        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    56.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.539    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.554 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.580    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y347        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.595 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.621    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X11Y348        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    56.663 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_43/CO[1]
                         net (fo=151, routed)         0.411    57.074    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68_0
    SLICE_X11Y337        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    57.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.540    57.738    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68[0]
    SLICE_X12Y346        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    57.843 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.869    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X12Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.884 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.910    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X12Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.925 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.951    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X12Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.966 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.992    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X12Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    58.007 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    58.033    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X12Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    58.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_44/CO[2]
                         net (fo=153, routed)         0.717    58.807    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62_0
    SLICE_X11Y339        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    58.955 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.577    59.532    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62[2]
    SLICE_X15Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    59.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X15Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X15Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.705 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.731    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X15Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.746 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.772    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X15Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.787 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.813    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X15Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    59.873 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_45/CO[3]
                         net (fo=154, routed)         0.677    60.550    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61_0
    SLICE_X10Y340        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    60.698 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_m[10]/O
                         net (fo=3, routed)           0.547    61.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61[9]
    SLICE_X14Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    61.346 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.372    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X14Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.387 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.413    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X14Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.428 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.454    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X14Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.469 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.495    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X14Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    61.587 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[4]
                         net (fo=157, routed)         0.714    62.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54_0
    SLICE_X10Y340        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    62.397 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_m[12]/O
                         net (fo=3, routed)           0.574    62.971    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54[12]
    SLICE_X13Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    63.059 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.085    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X13Y343        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.100 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.126    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X13Y344        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.141 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.167    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X13Y345        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.182 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.208    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X13Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    63.285 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[5]
                         net (fo=156, routed)         0.575    63.860    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75_0
    SLICE_X10Y342        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036    63.896 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_m[15]/O
                         net (fo=3, routed)           0.631    64.527    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75[15]
    SLICE_X12Y342        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    64.658 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.684    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X12Y343        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.699 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.725    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X12Y344        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.740 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.766    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X12Y345        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    64.858 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=58, routed)          0.560    65.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ_0
    SLICE_X11Y338        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    65.541 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_m[9]/O
                         net (fo=2, routed)           0.581    66.122    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/dsp_join_kb_53[9]
    SLICE_X15Y338        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    66.227 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.253    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X15Y339        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.268 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.294    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X15Y340        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X15Y341        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y342        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    66.468 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=99, routed)          0.634    67.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X11Y331        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    67.203 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_1_ac0_1/O
                         net (fo=49, routed)          0.784    67.987    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_1_1z
    SLICE_X16Y340        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    68.038 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_m[25]/O
                         net (fo=4, routed)           0.446    68.484    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/dsp_join_kb_55[25]
    SLICE_X13Y338        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    68.594 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.620    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X13Y339        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    68.635 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.661    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X13Y340        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    68.753 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.461    69.214    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X15Y351        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    69.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=59, routed)          0.411    69.660    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1_1z
    SLICE_X17Y341        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    69.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_3/O
                         net (fo=46, routed)          0.462    70.212    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_3_1z
    SLICE_X11Y335        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    70.360 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_m[33]/O
                         net (fo=3, routed)           0.486    70.846    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/dsp_join_kb_71[33]
    SLICE_X14Y336        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    70.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    70.977    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X14Y337        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    71.069 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.170    71.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X14Y340        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    71.274 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=2, routed)           0.344    71.618    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1_0
    SLICE_X15Y351        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    71.669 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2/O
                         net (fo=62, routed)          0.512    72.181    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2_1z
    SLICE_X14Y330        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    72.279 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_5/O
                         net (fo=47, routed)          0.435    72.714    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_5_1z
    SLICE_X18Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    72.863 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_m[31]/O
                         net (fo=4, routed)           0.436    73.299    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/dsp_join_kb_74[31]
    SLICE_X15Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    73.430 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    73.456    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y336        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    73.548 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=5, routed)           0.227    73.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X16Y339        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066    73.841 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2_lut6_2_o6/O
                         net (fo=3, routed)           0.283    74.124    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2
    SLICE_X16Y341        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    74.163 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3/O
                         net (fo=6, routed)           0.106    74.269    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3_1z
    SLICE_X16Y342        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    74.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_7/O
                         net (fo=50, routed)          0.420    74.812    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_ac0_7_1z
    SLICE_X14Y331        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    74.935 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_RNO_2/O
                         net (fo=1, routed)           0.501    75.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/dsp_join_kb_57_1[20]
    SLICE_X16Y334        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    75.542 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X16Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.583 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.609    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X16Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.624 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.650    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X16Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.665 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.691    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X16Y338        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    75.751 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_5/CO[3]
                         net (fo=104, routed)         0.521    76.272    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/sqrt_out_0
    SLICE_X17Y329        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    76.372 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m_cZ[9]/O
                         net (fo=2, routed)           0.220    76.592    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m[9]
    SLICE_X17Y332        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    76.702 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.728    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X17Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.743 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X17Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.784 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.810    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X17Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.851    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X17Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.866 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.892    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X17Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    76.984 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_5_cZ/CO[4]
                         net (fo=27, routed)          0.302    77.286    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_out[0]
    SLICE_X18Y332        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    77.376 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5_cZ/O
                         net (fo=1, routed)           0.192    77.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5
    SLICE_X18Y332        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    77.658 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0_cZ/O
                         net (fo=1, routed)           0.111    77.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0
    SLICE_X18Y330        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    77.917 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0_cZ/O
                         net (fo=1, routed)           0.254    78.171    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0
    SLICE_X20Y335        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    78.269 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0_cZ/O
                         net (fo=1, routed)           0.040    78.309    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0
    SLICE_X20Y335        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    78.344 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a/O
                         net (fo=2, routed)           0.430    78.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_195
    SLICE_X18Y366        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    78.809 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_RNO/O
                         net (fo=1, routed)           0.009    78.818    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_RND_eval0_RND_Inc_i
    SLICE_X18Y366        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    79.008 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.034    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_6
    SLICE_X18Y367        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.049 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_10_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_14
    SLICE_X18Y368        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_18_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.116    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_22
    SLICE_X18Y369        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.131 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_26_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.157    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_30
    SLICE_X18Y370        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.172 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_34_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.198    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_38
    SLICE_X18Y371        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.213 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_42_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_46
    SLICE_X18Y372        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    79.281 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_47_outext/CO[1]
                         net (fo=5, routed)           0.349    79.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_carry
    SLICE_X17Y363        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    79.683 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_1_ac0_5/O
                         net (fo=1, routed)           0.013    79.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_split_kb_79
    SLICE_X17Y363        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240    79.936 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust_cry_2_cZ/O[5]
                         net (fo=1, routed)           0.303    80.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust[4]
    SLICE_X25Y363        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    80.276 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un7_exp_result_f0[4]/O
                         net (fo=2, routed)           0.275    80.551    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/id2fp_sqrt_d_ff_reg[rs1][63][56]
    SLICE_X30Y363        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    80.675 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2/O
                         net (fo=1, routed)           0.040    80.715    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2_n_0
    SLICE_X30Y363        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037    80.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2/O
                         net (fo=1, routed)           0.373    81.125    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2_n_0
    SLICE_X28Y369        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    81.175 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_31__2/O
                         net (fo=64, routed)          0.458    81.633    soc_top_u/vp3_u/_uP_core/ID/func_fp_is_nan_return
    SLICE_X27Y383        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    81.670 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2/O
                         net (fo=1, routed)           0.286    81.956    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2_n_0
    SLICE_X28Y364        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    81.991 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2/O
                         net (fo=1, routed)           0.584    82.575    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    82.627 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2/O
                         net (fo=2, routed)           0.024    82.651    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2_n_0
    SLICE_X42Y356        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067    82.718 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2/O
                         net (fo=1, routed)           0.187    82.905    soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2_n_0
    SLICE_X42Y358        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    82.956 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff[rs1][48]_i_4__2/O
                         net (fo=3, routed)           1.063    84.019    soc_top_u/vp3_u/_uP_core/IF/id2mul_ff_reg[rs2][48]
    SLICE_X8Y389         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    84.070 f  soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2/O
                         net (fo=8, routed)           1.279    85.349    soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2_0
    SLICE_X37Y345        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    85.445 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2/O
                         net (fo=1, routed)           0.181    85.626    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2_n_0
    SLICE_X37Y345        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    85.776 f  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2/O
                         net (fo=12, routed)          0.365    86.141    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2_n_0
    SLICE_X29Y349        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    86.238 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_div_d_ff[rs2][31]_i_1__2/O
                         net (fo=32, routed)          1.426    87.664    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][31]_0
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.080    90.138    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][14]/C
                         clock pessimism             -0.230    89.908    
                         clock uncertainty           -0.080    89.828    
    SLICE_X43Y452        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074    89.754    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][14]
  -------------------------------------------------------------------
                         required time                         89.754    
                         arrival time                         -87.663    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][16]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        80.669ns  (logic 19.496ns (24.168%)  route 61.173ns (75.832%))
  Logic Levels:           282  (CARRY8=181 LUT3=8 LUT4=7 LUT5=45 LUT6=40 MUXF7=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.804ns = ( 90.138 - 83.333 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.714ns (routing 2.290ns, distribution 2.424ns)
  Clock Net Delay (Destination): 4.080ns (routing 2.080ns, distribution 2.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.714     6.995    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X14Y361        FDSE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y361        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     7.074 f  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/Q
                         net (fo=8, routed)           0.297     7.371    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/id2fp_sqrt_d_ff[rs1][39]
    SLICE_X15Y359        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     7.495 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_3/O
                         net (fo=5, routed)           0.303     7.798    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/I0
    SLICE_X16Y361        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.943 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/LUT6/O
                         net (fo=3, routed)           0.099     8.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/N_71
    SLICE_X16Y363        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_11/O
                         net (fo=5, routed)           0.092     8.222    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_76
    SLICE_X16Y364        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     8.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sa_zero_0_a2/O
                         net (fo=3, routed)           0.098     8.410    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_83
    SLICE_X16Y362        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     8.461 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/zero_a_lut6_2/O
                         net (fo=69, routed)          0.289     8.750    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/sa_zero
    SLICE_X14Y359        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     8.839 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/z_0/O
                         net (fo=2, routed)           0.227     9.066    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/z_0
    SLICE_X16Y360        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.105 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1_cZ/O
                         net (fo=1, routed)           0.130     9.235    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1
    SLICE_X17Y361        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.387 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z/O
                         net (fo=11, routed)          0.226     9.613    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/un2_z_1z
    SLICE_X16Y360        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     9.761 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z/O
                         net (fo=50, routed)          0.429    10.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_join_kb_183[1]
    SLICE_X14Y361        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    10.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95_cZ/O
                         net (fo=4, routed)           0.443    10.756    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95
    SLICE_X11Y362        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.879 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211_cZ/O
                         net (fo=1, routed)           0.197    11.076    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211
    SLICE_X10Y366        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.173 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_319/O
                         net (fo=4, routed)           0.157    11.330    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_1[6]
    SLICE_X9Y366         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    11.452 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51[2]/O
                         net (fo=48, routed)          0.364    11.816    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CO0_1
    SLICE_X5Y368         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    11.949 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51_RNIN17I1_o6[2]/O
                         net (fo=20, routed)          0.241    12.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X8Y367         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    12.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3/O
                         net (fo=2, routed)           0.271    12.584    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3_1z
    SLICE_X4Y371         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    12.621 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c5/O
                         net (fo=64, routed)          0.365    12.986    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_axb_7_cZ
    SLICE_X8Y367         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    13.086 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m_m[1]/O
                         net (fo=3, routed)           0.198    13.284    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_41[2]
    SLICE_X6Y370         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    13.382 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4/O
                         net (fo=57, routed)          0.135    13.517    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4_1z
    SLICE_X6Y368         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    13.640 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c6/O
                         net (fo=10, routed)          0.221    13.861    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X5Y373         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    13.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=4, routed)           0.146    14.097    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_17[3]
    SLICE_X6Y373         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[6])
                                                      0.160    14.257 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[6]
                         net (fo=64, routed)          0.166    14.423    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X6Y374         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    14.546 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.142    14.688    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/dsp_join_kb_11[4]
    SLICE_X5Y375         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090    14.778 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_RNO_2/O
                         net (fo=1, routed)           0.007    14.785    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_axb_4
    SLICE_X5Y375         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160    14.945 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=66, routed)          0.404    15.349    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X4Y378         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    15.437 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=4, routed)           0.208    15.645    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/dsp_join_kb_33[2]
    SLICE_X5Y378         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    15.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    15.776    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X5Y379         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    15.828 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_8/CO[0]
                         net (fo=68, routed)          0.276    16.104    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[1]
    SLICE_X6Y375         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    16.192 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m_m[5]/O
                         net (fo=3, routed)           0.208    16.400    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/dsp_join_kb_45[5]
    SLICE_X4Y379         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    16.453 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_RNO_5/O
                         net (fo=1, routed)           0.015    16.468    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_axb_7
    SLICE_X4Y379         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    16.585 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    16.611    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X4Y380         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.653 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_9/CO[1]
                         net (fo=70, routed)          0.350    17.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[0]
    SLICE_X3Y378         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    17.151 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=4, routed)           0.168    17.319    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/dsp_join_kb_23[4]
    SLICE_X3Y381         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    17.410 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    17.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y382         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    17.493 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_10/CO[2]
                         net (fo=72, routed)          0.267    17.760    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[1]
    SLICE_X3Y379         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    17.811 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m_m[7]/O
                         net (fo=3, routed)           0.267    18.078    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/dsp_join_kb_39[7]
    SLICE_X2Y382         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    18.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    18.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X2Y382         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184    18.330 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11/CO[3]
                         net (fo=74, routed)          0.232    18.562    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y380         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    18.685 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.335    19.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/dsp_join_kb_37[9]
    SLICE_X1Y385         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037    19.057 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    19.073    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X1Y385         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213    19.286 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[4]
                         net (fo=76, routed)          0.427    19.713    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y379         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    19.835 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.319    20.154    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/z__0[0]
    SLICE_X0Y383         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    20.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    20.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y384         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    20.374 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[5]
                         net (fo=78, routed)          0.362    20.736    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y379         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.326    21.151    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/dsp_join_kb_21[2]
    SLICE_X1Y380         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    21.261 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    21.287    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y381         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    21.379 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[6]
                         net (fo=80, routed)          0.396    21.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X0Y375         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    21.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.217    22.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/dsp_join_kb_5[1]
    SLICE_X0Y379         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    22.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    22.185    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y380         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=82, routed)          0.489    22.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y374         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    22.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.296    23.044    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/normed_ma_242[0]
    SLICE_X1Y377         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    23.164 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y378         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.205 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.231    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y379         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    23.283 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_16/CO[0]
                         net (fo=84, routed)          0.397    23.680    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X2Y373         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    23.768 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.338    24.106    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/dsp_join_kb_27[3]
    SLICE_X0Y376         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    24.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.233    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y377         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.248 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.274    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y378         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.316 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_17/CO[1]
                         net (fo=86, routed)          0.522    24.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[1]
    SLICE_X3Y371         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    24.889 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.374    25.263    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/dsp_join_kb_35[0]
    SLICE_X1Y374         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    25.373 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.399    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y375         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.414 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.440    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y376         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    25.497 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_18/CO[2]
                         net (fo=88, routed)          0.435    25.932    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X3Y371         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    26.028 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.293    26.321    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/dsp_join_kb_15[5]
    SLICE_X0Y372         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    26.404 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y373         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.445 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.471    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y374         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    26.531 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_19/CO[3]
                         net (fo=90, routed)          0.409    26.940    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[1]
    SLICE_X2Y367         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    26.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.350    27.341    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/dsp_join_kb_49[0]
    SLICE_X1Y371         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    27.451 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.477    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y372         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.492 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.518    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y373         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    27.610 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[4]
                         net (fo=92, routed)          0.393    28.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X2Y367         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099    28.102 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.320    28.422    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/dsp_join_kb_29[2]
    SLICE_X0Y369         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    28.527 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.553    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y370         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.568 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.594    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y371         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    28.671 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[5]
                         net (fo=94, routed)          0.475    29.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X1Y354         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    29.298 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.330    29.628    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/z__0[0]
    SLICE_X1Y366         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    29.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.789 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.815    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y368         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    29.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[6]
                         net (fo=96, routed)          0.394    30.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X0Y354         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    30.390 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.291    30.681    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/dsp_join_kb_47[1]
    SLICE_X1Y361         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    30.801 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.827    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.842 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.868    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    30.890 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=98, routed)          0.412    31.302    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X0Y353         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    31.426 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.240    31.666    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/dsp_join_kb_9[2]
    SLICE_X0Y358         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    31.771 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.797    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.812 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.853 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.879    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X0Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    31.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_24/CO[0]
                         net (fo=100, routed)         0.470    32.401    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X3Y353         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    32.524 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.377    32.901    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/dsp_join_kb_7[4]
    SLICE_X1Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093    32.994 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.035 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.061    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.076 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X1Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    33.144 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_25/CO[1]
                         net (fo=102, routed)         0.432    33.576    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X5Y355         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    33.626 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.287    33.913    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/id2fp_sqrt_d_ff_reg[rs1][0][0]
    SLICE_X2Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    34.033 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X2Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.074 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.100    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X2Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.115 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.141    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X2Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    34.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_26/CO[2]
                         net (fo=104, routed)         0.322    34.520    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X4Y354         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    34.557 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.249    34.806    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/dsp_join_kb_3[3]
    SLICE_X3Y355         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    34.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.933    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y356         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.948 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.974    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X3Y357         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.989 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.015    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X3Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    35.075 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_27/CO[3]
                         net (fo=112, routed)         0.355    35.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/sqrt_out[0]
    SLICE_X6Y359         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052    35.482 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.329    35.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/dsp_join_kb_64[0]
    SLICE_X4Y355         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    35.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_4_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.957    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_8
    SLICE_X4Y356         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    35.972 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_12_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.998    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_16
    SLICE_X4Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.013 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_20_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.039    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_24
    SLICE_X4Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    36.099 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_28/CO[3]
                         net (fo=118, routed)         0.266    36.365    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73_0
    SLICE_X4Y354         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    36.455 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.356    36.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73[4]
    SLICE_X4Y359         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    36.899 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.925    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y360         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.940 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.966    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.981 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.007    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    37.067 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_29/CO[3]
                         net (fo=123, routed)         0.296    37.363    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59_0
    SLICE_X5Y359         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    37.486 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.345    37.831    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59[1]
    SLICE_X2Y362         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    37.937 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.963    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X2Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    37.978 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.004    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X2Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    38.019 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.045    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X2Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    38.137 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[4]
                         net (fo=125, routed)         0.371    38.508    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58_0
    SLICE_X5Y361         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    38.657 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.251    38.908    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58[3]
    SLICE_X3Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    38.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.017    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X3Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.032 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.058    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X3Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.073 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.099    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X3Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    39.176 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[5]
                         net (fo=127, routed)         0.392    39.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76_0
    SLICE_X7Y359         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    39.691 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.368    40.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76[1]
    SLICE_X4Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    40.165 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.191    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.206 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.232    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    40.365 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[6]
                         net (fo=129, routed)         0.438    40.803    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66_0
    SLICE_X6Y362         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125    40.928 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.228    41.156    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66[2]
    SLICE_X5Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    41.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X5Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.288 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.314    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X5Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.329 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.355    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X5Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    41.377 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=131, routed)         0.464    41.841    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63_0
    SLICE_X7Y357         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147    41.988 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.257    42.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63[1]
    SLICE_X6Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    42.351 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.377    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X6Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X6Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.433 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.459    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X6Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.474 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.500    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X6Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    42.552 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_34/CO[0]
                         net (fo=133, routed)         0.428    42.980    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65_0
    SLICE_X7Y355         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    43.104 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.272    43.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65[0]
    SLICE_X7Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    43.481 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.507    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X7Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.522 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.548    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X7Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.563 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.589    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X7Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.604 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X7Y367         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    43.672 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_35/CO[1]
                         net (fo=135, routed)         0.772    44.444    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77_0
    SLICE_X12Y356        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099    44.543 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.618    45.161    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77[0]
    SLICE_X8Y360         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    45.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X8Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.338    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X8Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.353 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.379    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X8Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.394 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.420    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X8Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    45.477 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_36/CO[2]
                         net (fo=137, routed)         0.876    46.353    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69_0
    SLICE_X12Y356        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    46.388 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.630    47.018    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69[2]
    SLICE_X9Y357         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    47.109 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.135    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X9Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.150 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.176    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.191 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.217    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.232 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.258    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    47.318 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_37/CO[3]
                         net (fo=139, routed)         0.718    48.036    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79_0
    SLICE_X12Y354        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    48.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.365    48.524    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79[0]
    SLICE_X10Y355        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    48.629 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.655    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X10Y356        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.670 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X10Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.711 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.737    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.778    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y359        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    48.870 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[4]
                         net (fo=141, routed)         0.593    49.463    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70_0
    SLICE_X12Y355        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    49.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.562    50.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70[6]
    SLICE_X11Y353        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133    50.208 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.234    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X11Y354        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.275    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y355        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.290 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.316    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y356        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    50.393 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[5]
                         net (fo=143, routed)         0.543    50.936    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67_0
    SLICE_X12Y353        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    51.026 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_m[14]/O
                         net (fo=3, routed)           0.505    51.531    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67[13]
    SLICE_X9Y352         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051    51.582 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.608    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y353         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y354         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y355         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    51.782 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[6]
                         net (fo=145, routed)         0.634    52.416    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60_0
    SLICE_X12Y353        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    52.562 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_m[17]/O
                         net (fo=3, routed)           0.642    53.204    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60[16]
    SLICE_X9Y348         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    53.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y349         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    53.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y350         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    53.398 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=147, routed)         0.722    54.120    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72_0
    SLICE_X13Y353        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145    54.265 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_m[16]/O
                         net (fo=3, routed)           0.498    54.763    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72[15]
    SLICE_X10Y348        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    54.880 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.906    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.921 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.947    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.962 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.988    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X10Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    55.040 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_42/CO[0]
                         net (fo=149, routed)         0.607    55.647    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56_0
    SLICE_X13Y353        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    55.769 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_m[18]/O
                         net (fo=3, routed)           0.638    56.407    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56[17]
    SLICE_X11Y345        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    56.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.539    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.554 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.580    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y347        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.595 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.621    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X11Y348        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    56.663 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_43/CO[1]
                         net (fo=151, routed)         0.411    57.074    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68_0
    SLICE_X11Y337        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    57.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.540    57.738    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68[0]
    SLICE_X12Y346        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    57.843 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.869    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X12Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.884 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.910    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X12Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.925 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.951    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X12Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.966 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.992    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X12Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    58.007 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    58.033    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X12Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    58.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_44/CO[2]
                         net (fo=153, routed)         0.717    58.807    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62_0
    SLICE_X11Y339        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    58.955 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.577    59.532    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62[2]
    SLICE_X15Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    59.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X15Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X15Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.705 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.731    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X15Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.746 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.772    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X15Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.787 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.813    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X15Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    59.873 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_45/CO[3]
                         net (fo=154, routed)         0.677    60.550    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61_0
    SLICE_X10Y340        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    60.698 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_m[10]/O
                         net (fo=3, routed)           0.547    61.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61[9]
    SLICE_X14Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    61.346 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.372    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X14Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.387 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.413    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X14Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.428 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.454    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X14Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.469 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.495    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X14Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    61.587 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[4]
                         net (fo=157, routed)         0.714    62.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54_0
    SLICE_X10Y340        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    62.397 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_m[12]/O
                         net (fo=3, routed)           0.574    62.971    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54[12]
    SLICE_X13Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    63.059 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.085    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X13Y343        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.100 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.126    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X13Y344        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.141 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.167    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X13Y345        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.182 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.208    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X13Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    63.285 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[5]
                         net (fo=156, routed)         0.575    63.860    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75_0
    SLICE_X10Y342        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036    63.896 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_m[15]/O
                         net (fo=3, routed)           0.631    64.527    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75[15]
    SLICE_X12Y342        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    64.658 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.684    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X12Y343        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.699 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.725    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X12Y344        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.740 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.766    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X12Y345        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    64.858 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=58, routed)          0.560    65.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ_0
    SLICE_X11Y338        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    65.541 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_m[9]/O
                         net (fo=2, routed)           0.581    66.122    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/dsp_join_kb_53[9]
    SLICE_X15Y338        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    66.227 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.253    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X15Y339        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.268 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.294    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X15Y340        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X15Y341        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y342        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    66.468 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=99, routed)          0.634    67.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X11Y331        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    67.203 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_1_ac0_1/O
                         net (fo=49, routed)          0.784    67.987    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_1_1z
    SLICE_X16Y340        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    68.038 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_m[25]/O
                         net (fo=4, routed)           0.446    68.484    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/dsp_join_kb_55[25]
    SLICE_X13Y338        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    68.594 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.620    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X13Y339        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    68.635 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.661    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X13Y340        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    68.753 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.461    69.214    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X15Y351        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    69.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=59, routed)          0.411    69.660    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1_1z
    SLICE_X17Y341        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    69.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_3/O
                         net (fo=46, routed)          0.462    70.212    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_3_1z
    SLICE_X11Y335        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    70.360 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_m[33]/O
                         net (fo=3, routed)           0.486    70.846    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/dsp_join_kb_71[33]
    SLICE_X14Y336        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    70.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    70.977    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X14Y337        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    71.069 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.170    71.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X14Y340        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    71.274 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=2, routed)           0.344    71.618    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1_0
    SLICE_X15Y351        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    71.669 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2/O
                         net (fo=62, routed)          0.512    72.181    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2_1z
    SLICE_X14Y330        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    72.279 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_5/O
                         net (fo=47, routed)          0.435    72.714    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_5_1z
    SLICE_X18Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    72.863 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_m[31]/O
                         net (fo=4, routed)           0.436    73.299    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/dsp_join_kb_74[31]
    SLICE_X15Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    73.430 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    73.456    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y336        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    73.548 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=5, routed)           0.227    73.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X16Y339        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066    73.841 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2_lut6_2_o6/O
                         net (fo=3, routed)           0.283    74.124    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2
    SLICE_X16Y341        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    74.163 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3/O
                         net (fo=6, routed)           0.106    74.269    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3_1z
    SLICE_X16Y342        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    74.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_7/O
                         net (fo=50, routed)          0.420    74.812    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_ac0_7_1z
    SLICE_X14Y331        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    74.935 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_RNO_2/O
                         net (fo=1, routed)           0.501    75.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/dsp_join_kb_57_1[20]
    SLICE_X16Y334        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    75.542 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X16Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.583 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.609    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X16Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.624 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.650    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X16Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.665 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.691    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X16Y338        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    75.751 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_5/CO[3]
                         net (fo=104, routed)         0.521    76.272    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/sqrt_out_0
    SLICE_X17Y329        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    76.372 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m_cZ[9]/O
                         net (fo=2, routed)           0.220    76.592    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m[9]
    SLICE_X17Y332        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    76.702 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.728    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X17Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.743 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X17Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.784 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.810    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X17Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.851    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X17Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.866 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.892    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X17Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    76.984 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_5_cZ/CO[4]
                         net (fo=27, routed)          0.302    77.286    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_out[0]
    SLICE_X18Y332        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    77.376 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5_cZ/O
                         net (fo=1, routed)           0.192    77.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5
    SLICE_X18Y332        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    77.658 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0_cZ/O
                         net (fo=1, routed)           0.111    77.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0
    SLICE_X18Y330        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    77.917 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0_cZ/O
                         net (fo=1, routed)           0.254    78.171    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0
    SLICE_X20Y335        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    78.269 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0_cZ/O
                         net (fo=1, routed)           0.040    78.309    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0
    SLICE_X20Y335        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    78.344 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a/O
                         net (fo=2, routed)           0.430    78.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_195
    SLICE_X18Y366        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    78.809 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_RNO/O
                         net (fo=1, routed)           0.009    78.818    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_RND_eval0_RND_Inc_i
    SLICE_X18Y366        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    79.008 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.034    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_6
    SLICE_X18Y367        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.049 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_10_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_14
    SLICE_X18Y368        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_18_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.116    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_22
    SLICE_X18Y369        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.131 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_26_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.157    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_30
    SLICE_X18Y370        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.172 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_34_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.198    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_38
    SLICE_X18Y371        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.213 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_42_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_46
    SLICE_X18Y372        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    79.281 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_47_outext/CO[1]
                         net (fo=5, routed)           0.349    79.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_carry
    SLICE_X17Y363        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    79.683 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_1_ac0_5/O
                         net (fo=1, routed)           0.013    79.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_split_kb_79
    SLICE_X17Y363        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240    79.936 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust_cry_2_cZ/O[5]
                         net (fo=1, routed)           0.303    80.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust[4]
    SLICE_X25Y363        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    80.276 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un7_exp_result_f0[4]/O
                         net (fo=2, routed)           0.275    80.551    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/id2fp_sqrt_d_ff_reg[rs1][63][56]
    SLICE_X30Y363        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    80.675 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2/O
                         net (fo=1, routed)           0.040    80.715    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2_n_0
    SLICE_X30Y363        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037    80.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2/O
                         net (fo=1, routed)           0.373    81.125    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2_n_0
    SLICE_X28Y369        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    81.175 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_31__2/O
                         net (fo=64, routed)          0.458    81.633    soc_top_u/vp3_u/_uP_core/ID/func_fp_is_nan_return
    SLICE_X27Y383        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    81.670 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2/O
                         net (fo=1, routed)           0.286    81.956    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2_n_0
    SLICE_X28Y364        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    81.991 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2/O
                         net (fo=1, routed)           0.584    82.575    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    82.627 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2/O
                         net (fo=2, routed)           0.024    82.651    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2_n_0
    SLICE_X42Y356        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067    82.718 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2/O
                         net (fo=1, routed)           0.187    82.905    soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2_n_0
    SLICE_X42Y358        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    82.956 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff[rs1][48]_i_4__2/O
                         net (fo=3, routed)           1.063    84.019    soc_top_u/vp3_u/_uP_core/IF/id2mul_ff_reg[rs2][48]
    SLICE_X8Y389         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    84.070 f  soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2/O
                         net (fo=8, routed)           1.279    85.349    soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2_0
    SLICE_X37Y345        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    85.445 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2/O
                         net (fo=1, routed)           0.181    85.626    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2_n_0
    SLICE_X37Y345        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    85.776 f  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2/O
                         net (fo=12, routed)          0.365    86.141    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2_n_0
    SLICE_X29Y349        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    86.238 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_div_d_ff[rs2][31]_i_1__2/O
                         net (fo=32, routed)          1.426    87.664    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][31]_0
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.080    90.138    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][16]/C
                         clock pessimism             -0.230    89.908    
                         clock uncertainty           -0.080    89.828    
    SLICE_X43Y452        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074    89.754    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][16]
  -------------------------------------------------------------------
                         required time                         89.754    
                         arrival time                         -87.663    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][17]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        80.669ns  (logic 19.496ns (24.168%)  route 61.173ns (75.832%))
  Logic Levels:           282  (CARRY8=181 LUT3=8 LUT4=7 LUT5=45 LUT6=40 MUXF7=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.804ns = ( 90.138 - 83.333 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.714ns (routing 2.290ns, distribution 2.424ns)
  Clock Net Delay (Destination): 4.080ns (routing 2.080ns, distribution 2.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.714     6.995    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X14Y361        FDSE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y361        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     7.074 f  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/Q
                         net (fo=8, routed)           0.297     7.371    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/id2fp_sqrt_d_ff[rs1][39]
    SLICE_X15Y359        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     7.495 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_3/O
                         net (fo=5, routed)           0.303     7.798    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/I0
    SLICE_X16Y361        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.943 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/LUT6/O
                         net (fo=3, routed)           0.099     8.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/N_71
    SLICE_X16Y363        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_11/O
                         net (fo=5, routed)           0.092     8.222    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_76
    SLICE_X16Y364        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     8.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sa_zero_0_a2/O
                         net (fo=3, routed)           0.098     8.410    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_83
    SLICE_X16Y362        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     8.461 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/zero_a_lut6_2/O
                         net (fo=69, routed)          0.289     8.750    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/sa_zero
    SLICE_X14Y359        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     8.839 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/z_0/O
                         net (fo=2, routed)           0.227     9.066    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/z_0
    SLICE_X16Y360        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.105 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1_cZ/O
                         net (fo=1, routed)           0.130     9.235    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1
    SLICE_X17Y361        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.387 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z/O
                         net (fo=11, routed)          0.226     9.613    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/un2_z_1z
    SLICE_X16Y360        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     9.761 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z/O
                         net (fo=50, routed)          0.429    10.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_join_kb_183[1]
    SLICE_X14Y361        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    10.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95_cZ/O
                         net (fo=4, routed)           0.443    10.756    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95
    SLICE_X11Y362        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.879 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211_cZ/O
                         net (fo=1, routed)           0.197    11.076    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211
    SLICE_X10Y366        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.173 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_319/O
                         net (fo=4, routed)           0.157    11.330    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_1[6]
    SLICE_X9Y366         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    11.452 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51[2]/O
                         net (fo=48, routed)          0.364    11.816    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CO0_1
    SLICE_X5Y368         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    11.949 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51_RNIN17I1_o6[2]/O
                         net (fo=20, routed)          0.241    12.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X8Y367         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    12.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3/O
                         net (fo=2, routed)           0.271    12.584    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3_1z
    SLICE_X4Y371         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    12.621 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c5/O
                         net (fo=64, routed)          0.365    12.986    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_axb_7_cZ
    SLICE_X8Y367         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    13.086 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m_m[1]/O
                         net (fo=3, routed)           0.198    13.284    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_41[2]
    SLICE_X6Y370         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    13.382 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4/O
                         net (fo=57, routed)          0.135    13.517    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4_1z
    SLICE_X6Y368         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    13.640 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c6/O
                         net (fo=10, routed)          0.221    13.861    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X5Y373         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    13.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=4, routed)           0.146    14.097    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_17[3]
    SLICE_X6Y373         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[6])
                                                      0.160    14.257 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[6]
                         net (fo=64, routed)          0.166    14.423    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X6Y374         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    14.546 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.142    14.688    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/dsp_join_kb_11[4]
    SLICE_X5Y375         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090    14.778 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_RNO_2/O
                         net (fo=1, routed)           0.007    14.785    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_axb_4
    SLICE_X5Y375         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160    14.945 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=66, routed)          0.404    15.349    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X4Y378         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    15.437 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=4, routed)           0.208    15.645    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/dsp_join_kb_33[2]
    SLICE_X5Y378         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    15.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    15.776    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X5Y379         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    15.828 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_8/CO[0]
                         net (fo=68, routed)          0.276    16.104    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[1]
    SLICE_X6Y375         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    16.192 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m_m[5]/O
                         net (fo=3, routed)           0.208    16.400    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/dsp_join_kb_45[5]
    SLICE_X4Y379         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    16.453 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_RNO_5/O
                         net (fo=1, routed)           0.015    16.468    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_axb_7
    SLICE_X4Y379         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    16.585 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    16.611    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X4Y380         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.653 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_9/CO[1]
                         net (fo=70, routed)          0.350    17.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[0]
    SLICE_X3Y378         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    17.151 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=4, routed)           0.168    17.319    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/dsp_join_kb_23[4]
    SLICE_X3Y381         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    17.410 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    17.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y382         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    17.493 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_10/CO[2]
                         net (fo=72, routed)          0.267    17.760    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[1]
    SLICE_X3Y379         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    17.811 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m_m[7]/O
                         net (fo=3, routed)           0.267    18.078    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/dsp_join_kb_39[7]
    SLICE_X2Y382         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    18.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    18.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X2Y382         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184    18.330 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11/CO[3]
                         net (fo=74, routed)          0.232    18.562    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y380         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    18.685 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.335    19.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/dsp_join_kb_37[9]
    SLICE_X1Y385         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037    19.057 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    19.073    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X1Y385         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213    19.286 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[4]
                         net (fo=76, routed)          0.427    19.713    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y379         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    19.835 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.319    20.154    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/z__0[0]
    SLICE_X0Y383         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    20.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    20.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y384         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    20.374 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[5]
                         net (fo=78, routed)          0.362    20.736    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y379         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.326    21.151    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/dsp_join_kb_21[2]
    SLICE_X1Y380         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    21.261 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    21.287    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y381         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    21.379 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[6]
                         net (fo=80, routed)          0.396    21.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X0Y375         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    21.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.217    22.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/dsp_join_kb_5[1]
    SLICE_X0Y379         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    22.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    22.185    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y380         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=82, routed)          0.489    22.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y374         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    22.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.296    23.044    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/normed_ma_242[0]
    SLICE_X1Y377         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    23.164 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y378         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.205 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.231    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y379         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    23.283 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_16/CO[0]
                         net (fo=84, routed)          0.397    23.680    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X2Y373         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    23.768 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.338    24.106    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/dsp_join_kb_27[3]
    SLICE_X0Y376         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    24.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.233    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y377         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.248 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.274    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y378         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.316 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_17/CO[1]
                         net (fo=86, routed)          0.522    24.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[1]
    SLICE_X3Y371         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    24.889 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.374    25.263    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/dsp_join_kb_35[0]
    SLICE_X1Y374         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    25.373 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.399    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y375         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.414 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.440    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y376         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    25.497 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_18/CO[2]
                         net (fo=88, routed)          0.435    25.932    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X3Y371         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    26.028 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.293    26.321    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/dsp_join_kb_15[5]
    SLICE_X0Y372         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    26.404 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y373         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.445 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.471    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y374         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    26.531 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_19/CO[3]
                         net (fo=90, routed)          0.409    26.940    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[1]
    SLICE_X2Y367         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    26.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.350    27.341    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/dsp_join_kb_49[0]
    SLICE_X1Y371         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    27.451 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.477    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y372         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.492 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.518    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y373         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    27.610 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[4]
                         net (fo=92, routed)          0.393    28.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X2Y367         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099    28.102 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.320    28.422    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/dsp_join_kb_29[2]
    SLICE_X0Y369         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    28.527 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.553    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y370         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.568 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.594    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y371         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    28.671 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[5]
                         net (fo=94, routed)          0.475    29.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X1Y354         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    29.298 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.330    29.628    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/z__0[0]
    SLICE_X1Y366         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    29.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.789 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.815    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y368         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    29.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[6]
                         net (fo=96, routed)          0.394    30.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X0Y354         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    30.390 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.291    30.681    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/dsp_join_kb_47[1]
    SLICE_X1Y361         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    30.801 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.827    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.842 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.868    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    30.890 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=98, routed)          0.412    31.302    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X0Y353         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    31.426 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.240    31.666    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/dsp_join_kb_9[2]
    SLICE_X0Y358         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    31.771 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.797    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.812 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.853 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.879    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X0Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    31.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_24/CO[0]
                         net (fo=100, routed)         0.470    32.401    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X3Y353         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    32.524 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.377    32.901    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/dsp_join_kb_7[4]
    SLICE_X1Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093    32.994 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.035 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.061    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.076 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X1Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    33.144 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_25/CO[1]
                         net (fo=102, routed)         0.432    33.576    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X5Y355         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    33.626 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.287    33.913    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/id2fp_sqrt_d_ff_reg[rs1][0][0]
    SLICE_X2Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    34.033 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X2Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.074 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.100    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X2Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.115 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.141    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X2Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    34.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_26/CO[2]
                         net (fo=104, routed)         0.322    34.520    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X4Y354         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    34.557 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.249    34.806    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/dsp_join_kb_3[3]
    SLICE_X3Y355         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    34.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.933    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y356         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.948 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.974    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X3Y357         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.989 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.015    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X3Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    35.075 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_27/CO[3]
                         net (fo=112, routed)         0.355    35.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/sqrt_out[0]
    SLICE_X6Y359         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052    35.482 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.329    35.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/dsp_join_kb_64[0]
    SLICE_X4Y355         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    35.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_4_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.957    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_8
    SLICE_X4Y356         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    35.972 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_12_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.998    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_16
    SLICE_X4Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.013 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_20_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.039    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_24
    SLICE_X4Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    36.099 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_28/CO[3]
                         net (fo=118, routed)         0.266    36.365    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73_0
    SLICE_X4Y354         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    36.455 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.356    36.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73[4]
    SLICE_X4Y359         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    36.899 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.925    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y360         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.940 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.966    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.981 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.007    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    37.067 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_29/CO[3]
                         net (fo=123, routed)         0.296    37.363    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59_0
    SLICE_X5Y359         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    37.486 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.345    37.831    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59[1]
    SLICE_X2Y362         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    37.937 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.963    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X2Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    37.978 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.004    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X2Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    38.019 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.045    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X2Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    38.137 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[4]
                         net (fo=125, routed)         0.371    38.508    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58_0
    SLICE_X5Y361         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    38.657 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.251    38.908    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58[3]
    SLICE_X3Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    38.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.017    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X3Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.032 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.058    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X3Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.073 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.099    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X3Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    39.176 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[5]
                         net (fo=127, routed)         0.392    39.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76_0
    SLICE_X7Y359         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    39.691 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.368    40.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76[1]
    SLICE_X4Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    40.165 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.191    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.206 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.232    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    40.365 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[6]
                         net (fo=129, routed)         0.438    40.803    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66_0
    SLICE_X6Y362         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125    40.928 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.228    41.156    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66[2]
    SLICE_X5Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    41.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X5Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.288 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.314    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X5Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.329 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.355    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X5Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    41.377 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=131, routed)         0.464    41.841    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63_0
    SLICE_X7Y357         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147    41.988 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.257    42.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63[1]
    SLICE_X6Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    42.351 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.377    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X6Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X6Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.433 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.459    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X6Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.474 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.500    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X6Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    42.552 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_34/CO[0]
                         net (fo=133, routed)         0.428    42.980    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65_0
    SLICE_X7Y355         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    43.104 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.272    43.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65[0]
    SLICE_X7Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    43.481 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.507    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X7Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.522 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.548    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X7Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.563 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.589    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X7Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.604 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X7Y367         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    43.672 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_35/CO[1]
                         net (fo=135, routed)         0.772    44.444    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77_0
    SLICE_X12Y356        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099    44.543 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.618    45.161    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77[0]
    SLICE_X8Y360         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    45.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X8Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.338    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X8Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.353 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.379    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X8Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.394 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.420    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X8Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    45.477 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_36/CO[2]
                         net (fo=137, routed)         0.876    46.353    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69_0
    SLICE_X12Y356        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    46.388 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.630    47.018    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69[2]
    SLICE_X9Y357         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    47.109 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.135    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X9Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.150 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.176    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.191 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.217    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.232 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.258    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    47.318 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_37/CO[3]
                         net (fo=139, routed)         0.718    48.036    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79_0
    SLICE_X12Y354        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    48.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.365    48.524    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79[0]
    SLICE_X10Y355        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    48.629 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.655    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X10Y356        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.670 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X10Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.711 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.737    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.778    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y359        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    48.870 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[4]
                         net (fo=141, routed)         0.593    49.463    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70_0
    SLICE_X12Y355        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    49.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.562    50.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70[6]
    SLICE_X11Y353        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133    50.208 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.234    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X11Y354        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.275    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y355        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.290 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.316    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y356        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    50.393 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[5]
                         net (fo=143, routed)         0.543    50.936    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67_0
    SLICE_X12Y353        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    51.026 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_m[14]/O
                         net (fo=3, routed)           0.505    51.531    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67[13]
    SLICE_X9Y352         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051    51.582 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.608    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y353         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y354         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y355         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    51.782 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[6]
                         net (fo=145, routed)         0.634    52.416    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60_0
    SLICE_X12Y353        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    52.562 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_m[17]/O
                         net (fo=3, routed)           0.642    53.204    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60[16]
    SLICE_X9Y348         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    53.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y349         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    53.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y350         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    53.398 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=147, routed)         0.722    54.120    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72_0
    SLICE_X13Y353        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145    54.265 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_m[16]/O
                         net (fo=3, routed)           0.498    54.763    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72[15]
    SLICE_X10Y348        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    54.880 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.906    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.921 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.947    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.962 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.988    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X10Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    55.040 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_42/CO[0]
                         net (fo=149, routed)         0.607    55.647    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56_0
    SLICE_X13Y353        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    55.769 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_m[18]/O
                         net (fo=3, routed)           0.638    56.407    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56[17]
    SLICE_X11Y345        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    56.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.539    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.554 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.580    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y347        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.595 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.621    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X11Y348        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    56.663 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_43/CO[1]
                         net (fo=151, routed)         0.411    57.074    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68_0
    SLICE_X11Y337        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    57.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.540    57.738    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68[0]
    SLICE_X12Y346        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    57.843 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.869    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X12Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.884 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.910    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X12Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.925 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.951    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X12Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.966 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.992    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X12Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    58.007 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    58.033    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X12Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    58.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_44/CO[2]
                         net (fo=153, routed)         0.717    58.807    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62_0
    SLICE_X11Y339        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    58.955 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.577    59.532    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62[2]
    SLICE_X15Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    59.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X15Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X15Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.705 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.731    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X15Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.746 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.772    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X15Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.787 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.813    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X15Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    59.873 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_45/CO[3]
                         net (fo=154, routed)         0.677    60.550    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61_0
    SLICE_X10Y340        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    60.698 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_m[10]/O
                         net (fo=3, routed)           0.547    61.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61[9]
    SLICE_X14Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    61.346 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.372    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X14Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.387 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.413    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X14Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.428 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.454    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X14Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.469 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.495    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X14Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    61.587 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[4]
                         net (fo=157, routed)         0.714    62.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54_0
    SLICE_X10Y340        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    62.397 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_m[12]/O
                         net (fo=3, routed)           0.574    62.971    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54[12]
    SLICE_X13Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    63.059 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.085    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X13Y343        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.100 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.126    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X13Y344        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.141 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.167    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X13Y345        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.182 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.208    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X13Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    63.285 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[5]
                         net (fo=156, routed)         0.575    63.860    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75_0
    SLICE_X10Y342        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036    63.896 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_m[15]/O
                         net (fo=3, routed)           0.631    64.527    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75[15]
    SLICE_X12Y342        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    64.658 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.684    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X12Y343        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.699 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.725    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X12Y344        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.740 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.766    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X12Y345        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    64.858 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=58, routed)          0.560    65.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ_0
    SLICE_X11Y338        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    65.541 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_m[9]/O
                         net (fo=2, routed)           0.581    66.122    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/dsp_join_kb_53[9]
    SLICE_X15Y338        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    66.227 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.253    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X15Y339        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.268 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.294    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X15Y340        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X15Y341        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y342        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    66.468 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=99, routed)          0.634    67.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X11Y331        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    67.203 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_1_ac0_1/O
                         net (fo=49, routed)          0.784    67.987    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_1_1z
    SLICE_X16Y340        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    68.038 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_m[25]/O
                         net (fo=4, routed)           0.446    68.484    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/dsp_join_kb_55[25]
    SLICE_X13Y338        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    68.594 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.620    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X13Y339        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    68.635 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.661    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X13Y340        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    68.753 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.461    69.214    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X15Y351        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    69.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=59, routed)          0.411    69.660    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1_1z
    SLICE_X17Y341        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    69.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_3/O
                         net (fo=46, routed)          0.462    70.212    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_3_1z
    SLICE_X11Y335        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    70.360 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_m[33]/O
                         net (fo=3, routed)           0.486    70.846    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/dsp_join_kb_71[33]
    SLICE_X14Y336        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    70.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    70.977    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X14Y337        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    71.069 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.170    71.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X14Y340        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    71.274 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=2, routed)           0.344    71.618    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1_0
    SLICE_X15Y351        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    71.669 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2/O
                         net (fo=62, routed)          0.512    72.181    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2_1z
    SLICE_X14Y330        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    72.279 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_5/O
                         net (fo=47, routed)          0.435    72.714    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_5_1z
    SLICE_X18Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    72.863 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_m[31]/O
                         net (fo=4, routed)           0.436    73.299    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/dsp_join_kb_74[31]
    SLICE_X15Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    73.430 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    73.456    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y336        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    73.548 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=5, routed)           0.227    73.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X16Y339        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066    73.841 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2_lut6_2_o6/O
                         net (fo=3, routed)           0.283    74.124    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2
    SLICE_X16Y341        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    74.163 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3/O
                         net (fo=6, routed)           0.106    74.269    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3_1z
    SLICE_X16Y342        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    74.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_7/O
                         net (fo=50, routed)          0.420    74.812    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_ac0_7_1z
    SLICE_X14Y331        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    74.935 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_RNO_2/O
                         net (fo=1, routed)           0.501    75.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/dsp_join_kb_57_1[20]
    SLICE_X16Y334        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    75.542 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X16Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.583 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.609    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X16Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.624 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.650    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X16Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.665 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.691    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X16Y338        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    75.751 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_5/CO[3]
                         net (fo=104, routed)         0.521    76.272    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/sqrt_out_0
    SLICE_X17Y329        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    76.372 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m_cZ[9]/O
                         net (fo=2, routed)           0.220    76.592    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m[9]
    SLICE_X17Y332        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    76.702 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.728    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X17Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.743 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X17Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.784 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.810    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X17Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.851    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X17Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.866 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.892    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X17Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    76.984 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_5_cZ/CO[4]
                         net (fo=27, routed)          0.302    77.286    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_out[0]
    SLICE_X18Y332        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    77.376 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5_cZ/O
                         net (fo=1, routed)           0.192    77.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5
    SLICE_X18Y332        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    77.658 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0_cZ/O
                         net (fo=1, routed)           0.111    77.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0
    SLICE_X18Y330        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    77.917 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0_cZ/O
                         net (fo=1, routed)           0.254    78.171    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0
    SLICE_X20Y335        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    78.269 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0_cZ/O
                         net (fo=1, routed)           0.040    78.309    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0
    SLICE_X20Y335        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    78.344 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a/O
                         net (fo=2, routed)           0.430    78.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_195
    SLICE_X18Y366        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    78.809 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_RNO/O
                         net (fo=1, routed)           0.009    78.818    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_RND_eval0_RND_Inc_i
    SLICE_X18Y366        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    79.008 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.034    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_6
    SLICE_X18Y367        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.049 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_10_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_14
    SLICE_X18Y368        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_18_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.116    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_22
    SLICE_X18Y369        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.131 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_26_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.157    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_30
    SLICE_X18Y370        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.172 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_34_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.198    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_38
    SLICE_X18Y371        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.213 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_42_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_46
    SLICE_X18Y372        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    79.281 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_47_outext/CO[1]
                         net (fo=5, routed)           0.349    79.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_carry
    SLICE_X17Y363        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    79.683 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_1_ac0_5/O
                         net (fo=1, routed)           0.013    79.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_split_kb_79
    SLICE_X17Y363        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240    79.936 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust_cry_2_cZ/O[5]
                         net (fo=1, routed)           0.303    80.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust[4]
    SLICE_X25Y363        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    80.276 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un7_exp_result_f0[4]/O
                         net (fo=2, routed)           0.275    80.551    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/id2fp_sqrt_d_ff_reg[rs1][63][56]
    SLICE_X30Y363        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    80.675 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2/O
                         net (fo=1, routed)           0.040    80.715    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2_n_0
    SLICE_X30Y363        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037    80.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2/O
                         net (fo=1, routed)           0.373    81.125    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2_n_0
    SLICE_X28Y369        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    81.175 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_31__2/O
                         net (fo=64, routed)          0.458    81.633    soc_top_u/vp3_u/_uP_core/ID/func_fp_is_nan_return
    SLICE_X27Y383        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    81.670 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2/O
                         net (fo=1, routed)           0.286    81.956    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2_n_0
    SLICE_X28Y364        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    81.991 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2/O
                         net (fo=1, routed)           0.584    82.575    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    82.627 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2/O
                         net (fo=2, routed)           0.024    82.651    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2_n_0
    SLICE_X42Y356        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067    82.718 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2/O
                         net (fo=1, routed)           0.187    82.905    soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2_n_0
    SLICE_X42Y358        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    82.956 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff[rs1][48]_i_4__2/O
                         net (fo=3, routed)           1.063    84.019    soc_top_u/vp3_u/_uP_core/IF/id2mul_ff_reg[rs2][48]
    SLICE_X8Y389         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    84.070 f  soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2/O
                         net (fo=8, routed)           1.279    85.349    soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2_0
    SLICE_X37Y345        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    85.445 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2/O
                         net (fo=1, routed)           0.181    85.626    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2_n_0
    SLICE_X37Y345        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    85.776 f  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2/O
                         net (fo=12, routed)          0.365    86.141    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2_n_0
    SLICE_X29Y349        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    86.238 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_div_d_ff[rs2][31]_i_1__2/O
                         net (fo=32, routed)          1.426    87.664    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][31]_0
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.080    90.138    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][17]/C
                         clock pessimism             -0.230    89.908    
                         clock uncertainty           -0.080    89.828    
    SLICE_X43Y452        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    89.754    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][17]
  -------------------------------------------------------------------
                         required time                         89.754    
                         arrival time                         -87.663    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][18]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        80.669ns  (logic 19.496ns (24.168%)  route 61.173ns (75.832%))
  Logic Levels:           282  (CARRY8=181 LUT3=8 LUT4=7 LUT5=45 LUT6=40 MUXF7=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.804ns = ( 90.138 - 83.333 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.714ns (routing 2.290ns, distribution 2.424ns)
  Clock Net Delay (Destination): 4.080ns (routing 2.080ns, distribution 2.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.714     6.995    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X14Y361        FDSE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y361        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     7.074 f  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/Q
                         net (fo=8, routed)           0.297     7.371    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/id2fp_sqrt_d_ff[rs1][39]
    SLICE_X15Y359        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     7.495 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_3/O
                         net (fo=5, routed)           0.303     7.798    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/I0
    SLICE_X16Y361        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.943 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/LUT6/O
                         net (fo=3, routed)           0.099     8.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/N_71
    SLICE_X16Y363        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_11/O
                         net (fo=5, routed)           0.092     8.222    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_76
    SLICE_X16Y364        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     8.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sa_zero_0_a2/O
                         net (fo=3, routed)           0.098     8.410    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_83
    SLICE_X16Y362        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     8.461 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/zero_a_lut6_2/O
                         net (fo=69, routed)          0.289     8.750    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/sa_zero
    SLICE_X14Y359        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     8.839 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/z_0/O
                         net (fo=2, routed)           0.227     9.066    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/z_0
    SLICE_X16Y360        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.105 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1_cZ/O
                         net (fo=1, routed)           0.130     9.235    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1
    SLICE_X17Y361        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.387 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z/O
                         net (fo=11, routed)          0.226     9.613    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/un2_z_1z
    SLICE_X16Y360        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     9.761 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z/O
                         net (fo=50, routed)          0.429    10.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_join_kb_183[1]
    SLICE_X14Y361        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    10.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95_cZ/O
                         net (fo=4, routed)           0.443    10.756    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95
    SLICE_X11Y362        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.879 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211_cZ/O
                         net (fo=1, routed)           0.197    11.076    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211
    SLICE_X10Y366        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.173 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_319/O
                         net (fo=4, routed)           0.157    11.330    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_1[6]
    SLICE_X9Y366         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    11.452 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51[2]/O
                         net (fo=48, routed)          0.364    11.816    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CO0_1
    SLICE_X5Y368         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    11.949 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51_RNIN17I1_o6[2]/O
                         net (fo=20, routed)          0.241    12.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X8Y367         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    12.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3/O
                         net (fo=2, routed)           0.271    12.584    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3_1z
    SLICE_X4Y371         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    12.621 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c5/O
                         net (fo=64, routed)          0.365    12.986    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_axb_7_cZ
    SLICE_X8Y367         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    13.086 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m_m[1]/O
                         net (fo=3, routed)           0.198    13.284    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_41[2]
    SLICE_X6Y370         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    13.382 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4/O
                         net (fo=57, routed)          0.135    13.517    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4_1z
    SLICE_X6Y368         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    13.640 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c6/O
                         net (fo=10, routed)          0.221    13.861    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X5Y373         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    13.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=4, routed)           0.146    14.097    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_17[3]
    SLICE_X6Y373         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[6])
                                                      0.160    14.257 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[6]
                         net (fo=64, routed)          0.166    14.423    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X6Y374         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    14.546 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.142    14.688    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/dsp_join_kb_11[4]
    SLICE_X5Y375         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090    14.778 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_RNO_2/O
                         net (fo=1, routed)           0.007    14.785    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_axb_4
    SLICE_X5Y375         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160    14.945 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=66, routed)          0.404    15.349    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X4Y378         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    15.437 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=4, routed)           0.208    15.645    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/dsp_join_kb_33[2]
    SLICE_X5Y378         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    15.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    15.776    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X5Y379         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    15.828 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_8/CO[0]
                         net (fo=68, routed)          0.276    16.104    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[1]
    SLICE_X6Y375         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    16.192 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m_m[5]/O
                         net (fo=3, routed)           0.208    16.400    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/dsp_join_kb_45[5]
    SLICE_X4Y379         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    16.453 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_RNO_5/O
                         net (fo=1, routed)           0.015    16.468    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_axb_7
    SLICE_X4Y379         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    16.585 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    16.611    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X4Y380         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.653 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_9/CO[1]
                         net (fo=70, routed)          0.350    17.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[0]
    SLICE_X3Y378         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    17.151 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=4, routed)           0.168    17.319    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/dsp_join_kb_23[4]
    SLICE_X3Y381         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    17.410 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    17.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y382         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    17.493 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_10/CO[2]
                         net (fo=72, routed)          0.267    17.760    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[1]
    SLICE_X3Y379         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    17.811 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m_m[7]/O
                         net (fo=3, routed)           0.267    18.078    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/dsp_join_kb_39[7]
    SLICE_X2Y382         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    18.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    18.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X2Y382         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184    18.330 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11/CO[3]
                         net (fo=74, routed)          0.232    18.562    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y380         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    18.685 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.335    19.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/dsp_join_kb_37[9]
    SLICE_X1Y385         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037    19.057 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    19.073    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X1Y385         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213    19.286 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[4]
                         net (fo=76, routed)          0.427    19.713    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y379         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    19.835 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.319    20.154    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/z__0[0]
    SLICE_X0Y383         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    20.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    20.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y384         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    20.374 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[5]
                         net (fo=78, routed)          0.362    20.736    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y379         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.326    21.151    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/dsp_join_kb_21[2]
    SLICE_X1Y380         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    21.261 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    21.287    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y381         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    21.379 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[6]
                         net (fo=80, routed)          0.396    21.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X0Y375         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    21.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.217    22.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/dsp_join_kb_5[1]
    SLICE_X0Y379         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    22.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    22.185    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y380         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=82, routed)          0.489    22.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y374         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    22.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.296    23.044    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/normed_ma_242[0]
    SLICE_X1Y377         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    23.164 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y378         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.205 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.231    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y379         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    23.283 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_16/CO[0]
                         net (fo=84, routed)          0.397    23.680    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X2Y373         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    23.768 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.338    24.106    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/dsp_join_kb_27[3]
    SLICE_X0Y376         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    24.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.233    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y377         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.248 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.274    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y378         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.316 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_17/CO[1]
                         net (fo=86, routed)          0.522    24.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[1]
    SLICE_X3Y371         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    24.889 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.374    25.263    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/dsp_join_kb_35[0]
    SLICE_X1Y374         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    25.373 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.399    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y375         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.414 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.440    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y376         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    25.497 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_18/CO[2]
                         net (fo=88, routed)          0.435    25.932    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X3Y371         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    26.028 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.293    26.321    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/dsp_join_kb_15[5]
    SLICE_X0Y372         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    26.404 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y373         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.445 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.471    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y374         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    26.531 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_19/CO[3]
                         net (fo=90, routed)          0.409    26.940    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[1]
    SLICE_X2Y367         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    26.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.350    27.341    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/dsp_join_kb_49[0]
    SLICE_X1Y371         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    27.451 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.477    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y372         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.492 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.518    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y373         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    27.610 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[4]
                         net (fo=92, routed)          0.393    28.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X2Y367         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099    28.102 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.320    28.422    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/dsp_join_kb_29[2]
    SLICE_X0Y369         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    28.527 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.553    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y370         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.568 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.594    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y371         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    28.671 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[5]
                         net (fo=94, routed)          0.475    29.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X1Y354         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    29.298 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.330    29.628    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/z__0[0]
    SLICE_X1Y366         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    29.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.789 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.815    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y368         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    29.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[6]
                         net (fo=96, routed)          0.394    30.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X0Y354         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    30.390 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.291    30.681    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/dsp_join_kb_47[1]
    SLICE_X1Y361         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    30.801 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.827    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.842 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.868    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    30.890 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=98, routed)          0.412    31.302    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X0Y353         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    31.426 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.240    31.666    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/dsp_join_kb_9[2]
    SLICE_X0Y358         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    31.771 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.797    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.812 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.853 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.879    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X0Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    31.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_24/CO[0]
                         net (fo=100, routed)         0.470    32.401    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X3Y353         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    32.524 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.377    32.901    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/dsp_join_kb_7[4]
    SLICE_X1Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093    32.994 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.035 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.061    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.076 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X1Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    33.144 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_25/CO[1]
                         net (fo=102, routed)         0.432    33.576    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X5Y355         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    33.626 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.287    33.913    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/id2fp_sqrt_d_ff_reg[rs1][0][0]
    SLICE_X2Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    34.033 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X2Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.074 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.100    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X2Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.115 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.141    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X2Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    34.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_26/CO[2]
                         net (fo=104, routed)         0.322    34.520    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X4Y354         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    34.557 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.249    34.806    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/dsp_join_kb_3[3]
    SLICE_X3Y355         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    34.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.933    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y356         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.948 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.974    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X3Y357         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.989 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.015    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X3Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    35.075 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_27/CO[3]
                         net (fo=112, routed)         0.355    35.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/sqrt_out[0]
    SLICE_X6Y359         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052    35.482 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.329    35.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/dsp_join_kb_64[0]
    SLICE_X4Y355         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    35.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_4_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.957    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_8
    SLICE_X4Y356         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    35.972 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_12_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.998    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_16
    SLICE_X4Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.013 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_20_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.039    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_24
    SLICE_X4Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    36.099 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_28/CO[3]
                         net (fo=118, routed)         0.266    36.365    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73_0
    SLICE_X4Y354         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    36.455 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.356    36.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73[4]
    SLICE_X4Y359         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    36.899 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.925    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y360         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.940 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.966    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.981 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.007    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    37.067 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_29/CO[3]
                         net (fo=123, routed)         0.296    37.363    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59_0
    SLICE_X5Y359         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    37.486 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.345    37.831    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59[1]
    SLICE_X2Y362         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    37.937 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.963    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X2Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    37.978 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.004    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X2Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    38.019 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.045    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X2Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    38.137 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[4]
                         net (fo=125, routed)         0.371    38.508    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58_0
    SLICE_X5Y361         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    38.657 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.251    38.908    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58[3]
    SLICE_X3Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    38.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.017    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X3Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.032 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.058    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X3Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.073 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.099    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X3Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    39.176 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[5]
                         net (fo=127, routed)         0.392    39.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76_0
    SLICE_X7Y359         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    39.691 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.368    40.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76[1]
    SLICE_X4Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    40.165 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.191    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.206 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.232    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    40.365 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[6]
                         net (fo=129, routed)         0.438    40.803    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66_0
    SLICE_X6Y362         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125    40.928 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.228    41.156    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66[2]
    SLICE_X5Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    41.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X5Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.288 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.314    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X5Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.329 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.355    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X5Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    41.377 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=131, routed)         0.464    41.841    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63_0
    SLICE_X7Y357         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147    41.988 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.257    42.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63[1]
    SLICE_X6Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    42.351 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.377    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X6Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X6Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.433 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.459    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X6Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.474 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.500    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X6Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    42.552 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_34/CO[0]
                         net (fo=133, routed)         0.428    42.980    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65_0
    SLICE_X7Y355         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    43.104 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.272    43.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65[0]
    SLICE_X7Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    43.481 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.507    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X7Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.522 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.548    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X7Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.563 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.589    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X7Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.604 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X7Y367         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    43.672 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_35/CO[1]
                         net (fo=135, routed)         0.772    44.444    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77_0
    SLICE_X12Y356        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099    44.543 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.618    45.161    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77[0]
    SLICE_X8Y360         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    45.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X8Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.338    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X8Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.353 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.379    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X8Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.394 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.420    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X8Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    45.477 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_36/CO[2]
                         net (fo=137, routed)         0.876    46.353    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69_0
    SLICE_X12Y356        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    46.388 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.630    47.018    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69[2]
    SLICE_X9Y357         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    47.109 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.135    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X9Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.150 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.176    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.191 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.217    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.232 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.258    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    47.318 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_37/CO[3]
                         net (fo=139, routed)         0.718    48.036    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79_0
    SLICE_X12Y354        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    48.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.365    48.524    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79[0]
    SLICE_X10Y355        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    48.629 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.655    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X10Y356        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.670 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X10Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.711 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.737    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.778    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y359        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    48.870 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[4]
                         net (fo=141, routed)         0.593    49.463    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70_0
    SLICE_X12Y355        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    49.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.562    50.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70[6]
    SLICE_X11Y353        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133    50.208 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.234    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X11Y354        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.275    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y355        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.290 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.316    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y356        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    50.393 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[5]
                         net (fo=143, routed)         0.543    50.936    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67_0
    SLICE_X12Y353        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    51.026 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_m[14]/O
                         net (fo=3, routed)           0.505    51.531    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67[13]
    SLICE_X9Y352         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051    51.582 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.608    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y353         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y354         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y355         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    51.782 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[6]
                         net (fo=145, routed)         0.634    52.416    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60_0
    SLICE_X12Y353        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    52.562 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_m[17]/O
                         net (fo=3, routed)           0.642    53.204    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60[16]
    SLICE_X9Y348         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    53.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y349         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    53.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y350         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    53.398 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=147, routed)         0.722    54.120    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72_0
    SLICE_X13Y353        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145    54.265 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_m[16]/O
                         net (fo=3, routed)           0.498    54.763    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72[15]
    SLICE_X10Y348        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    54.880 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.906    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.921 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.947    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.962 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.988    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X10Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    55.040 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_42/CO[0]
                         net (fo=149, routed)         0.607    55.647    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56_0
    SLICE_X13Y353        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    55.769 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_m[18]/O
                         net (fo=3, routed)           0.638    56.407    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56[17]
    SLICE_X11Y345        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    56.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.539    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.554 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.580    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y347        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.595 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.621    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X11Y348        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    56.663 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_43/CO[1]
                         net (fo=151, routed)         0.411    57.074    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68_0
    SLICE_X11Y337        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    57.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.540    57.738    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68[0]
    SLICE_X12Y346        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    57.843 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.869    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X12Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.884 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.910    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X12Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.925 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.951    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X12Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.966 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.992    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X12Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    58.007 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    58.033    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X12Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    58.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_44/CO[2]
                         net (fo=153, routed)         0.717    58.807    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62_0
    SLICE_X11Y339        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    58.955 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.577    59.532    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62[2]
    SLICE_X15Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    59.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X15Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X15Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.705 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.731    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X15Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.746 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.772    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X15Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.787 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.813    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X15Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    59.873 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_45/CO[3]
                         net (fo=154, routed)         0.677    60.550    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61_0
    SLICE_X10Y340        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    60.698 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_m[10]/O
                         net (fo=3, routed)           0.547    61.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61[9]
    SLICE_X14Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    61.346 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.372    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X14Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.387 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.413    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X14Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.428 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.454    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X14Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.469 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.495    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X14Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    61.587 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[4]
                         net (fo=157, routed)         0.714    62.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54_0
    SLICE_X10Y340        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    62.397 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_m[12]/O
                         net (fo=3, routed)           0.574    62.971    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54[12]
    SLICE_X13Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    63.059 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.085    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X13Y343        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.100 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.126    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X13Y344        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.141 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.167    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X13Y345        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.182 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.208    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X13Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    63.285 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[5]
                         net (fo=156, routed)         0.575    63.860    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75_0
    SLICE_X10Y342        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036    63.896 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_m[15]/O
                         net (fo=3, routed)           0.631    64.527    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75[15]
    SLICE_X12Y342        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    64.658 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.684    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X12Y343        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.699 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.725    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X12Y344        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.740 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.766    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X12Y345        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    64.858 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=58, routed)          0.560    65.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ_0
    SLICE_X11Y338        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    65.541 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_m[9]/O
                         net (fo=2, routed)           0.581    66.122    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/dsp_join_kb_53[9]
    SLICE_X15Y338        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    66.227 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.253    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X15Y339        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.268 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.294    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X15Y340        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X15Y341        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y342        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    66.468 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=99, routed)          0.634    67.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X11Y331        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    67.203 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_1_ac0_1/O
                         net (fo=49, routed)          0.784    67.987    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_1_1z
    SLICE_X16Y340        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    68.038 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_m[25]/O
                         net (fo=4, routed)           0.446    68.484    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/dsp_join_kb_55[25]
    SLICE_X13Y338        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    68.594 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.620    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X13Y339        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    68.635 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.661    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X13Y340        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    68.753 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.461    69.214    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X15Y351        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    69.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=59, routed)          0.411    69.660    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1_1z
    SLICE_X17Y341        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    69.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_3/O
                         net (fo=46, routed)          0.462    70.212    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_3_1z
    SLICE_X11Y335        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    70.360 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_m[33]/O
                         net (fo=3, routed)           0.486    70.846    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/dsp_join_kb_71[33]
    SLICE_X14Y336        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    70.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    70.977    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X14Y337        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    71.069 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.170    71.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X14Y340        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    71.274 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=2, routed)           0.344    71.618    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1_0
    SLICE_X15Y351        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    71.669 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2/O
                         net (fo=62, routed)          0.512    72.181    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2_1z
    SLICE_X14Y330        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    72.279 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_5/O
                         net (fo=47, routed)          0.435    72.714    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_5_1z
    SLICE_X18Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    72.863 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_m[31]/O
                         net (fo=4, routed)           0.436    73.299    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/dsp_join_kb_74[31]
    SLICE_X15Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    73.430 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    73.456    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y336        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    73.548 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=5, routed)           0.227    73.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X16Y339        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066    73.841 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2_lut6_2_o6/O
                         net (fo=3, routed)           0.283    74.124    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2
    SLICE_X16Y341        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    74.163 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3/O
                         net (fo=6, routed)           0.106    74.269    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3_1z
    SLICE_X16Y342        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    74.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_7/O
                         net (fo=50, routed)          0.420    74.812    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_ac0_7_1z
    SLICE_X14Y331        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    74.935 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_RNO_2/O
                         net (fo=1, routed)           0.501    75.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/dsp_join_kb_57_1[20]
    SLICE_X16Y334        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    75.542 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X16Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.583 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.609    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X16Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.624 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.650    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X16Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.665 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.691    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X16Y338        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    75.751 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_5/CO[3]
                         net (fo=104, routed)         0.521    76.272    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/sqrt_out_0
    SLICE_X17Y329        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    76.372 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m_cZ[9]/O
                         net (fo=2, routed)           0.220    76.592    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m[9]
    SLICE_X17Y332        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    76.702 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.728    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X17Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.743 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X17Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.784 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.810    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X17Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.851    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X17Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.866 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.892    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X17Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    76.984 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_5_cZ/CO[4]
                         net (fo=27, routed)          0.302    77.286    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_out[0]
    SLICE_X18Y332        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    77.376 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5_cZ/O
                         net (fo=1, routed)           0.192    77.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5
    SLICE_X18Y332        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    77.658 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0_cZ/O
                         net (fo=1, routed)           0.111    77.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0
    SLICE_X18Y330        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    77.917 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0_cZ/O
                         net (fo=1, routed)           0.254    78.171    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0
    SLICE_X20Y335        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    78.269 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0_cZ/O
                         net (fo=1, routed)           0.040    78.309    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0
    SLICE_X20Y335        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    78.344 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a/O
                         net (fo=2, routed)           0.430    78.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_195
    SLICE_X18Y366        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    78.809 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_RNO/O
                         net (fo=1, routed)           0.009    78.818    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_RND_eval0_RND_Inc_i
    SLICE_X18Y366        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    79.008 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.034    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_6
    SLICE_X18Y367        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.049 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_10_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_14
    SLICE_X18Y368        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_18_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.116    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_22
    SLICE_X18Y369        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.131 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_26_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.157    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_30
    SLICE_X18Y370        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.172 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_34_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.198    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_38
    SLICE_X18Y371        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.213 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_42_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_46
    SLICE_X18Y372        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    79.281 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_47_outext/CO[1]
                         net (fo=5, routed)           0.349    79.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_carry
    SLICE_X17Y363        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    79.683 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_1_ac0_5/O
                         net (fo=1, routed)           0.013    79.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_split_kb_79
    SLICE_X17Y363        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240    79.936 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust_cry_2_cZ/O[5]
                         net (fo=1, routed)           0.303    80.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust[4]
    SLICE_X25Y363        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    80.276 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un7_exp_result_f0[4]/O
                         net (fo=2, routed)           0.275    80.551    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/id2fp_sqrt_d_ff_reg[rs1][63][56]
    SLICE_X30Y363        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    80.675 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2/O
                         net (fo=1, routed)           0.040    80.715    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2_n_0
    SLICE_X30Y363        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037    80.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2/O
                         net (fo=1, routed)           0.373    81.125    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2_n_0
    SLICE_X28Y369        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    81.175 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_31__2/O
                         net (fo=64, routed)          0.458    81.633    soc_top_u/vp3_u/_uP_core/ID/func_fp_is_nan_return
    SLICE_X27Y383        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    81.670 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2/O
                         net (fo=1, routed)           0.286    81.956    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2_n_0
    SLICE_X28Y364        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    81.991 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2/O
                         net (fo=1, routed)           0.584    82.575    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    82.627 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2/O
                         net (fo=2, routed)           0.024    82.651    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2_n_0
    SLICE_X42Y356        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067    82.718 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2/O
                         net (fo=1, routed)           0.187    82.905    soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2_n_0
    SLICE_X42Y358        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    82.956 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff[rs1][48]_i_4__2/O
                         net (fo=3, routed)           1.063    84.019    soc_top_u/vp3_u/_uP_core/IF/id2mul_ff_reg[rs2][48]
    SLICE_X8Y389         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    84.070 f  soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2/O
                         net (fo=8, routed)           1.279    85.349    soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2_0
    SLICE_X37Y345        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    85.445 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2/O
                         net (fo=1, routed)           0.181    85.626    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2_n_0
    SLICE_X37Y345        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    85.776 f  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2/O
                         net (fo=12, routed)          0.365    86.141    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2_n_0
    SLICE_X29Y349        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    86.238 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_div_d_ff[rs2][31]_i_1__2/O
                         net (fo=32, routed)          1.426    87.664    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][31]_0
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.080    90.138    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][18]/C
                         clock pessimism             -0.230    89.908    
                         clock uncertainty           -0.080    89.828    
    SLICE_X43Y452        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    89.754    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][18]
  -------------------------------------------------------------------
                         required time                         89.754    
                         arrival time                         -87.663    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        80.669ns  (logic 19.496ns (24.168%)  route 61.173ns (75.832%))
  Logic Levels:           282  (CARRY8=181 LUT3=8 LUT4=7 LUT5=45 LUT6=40 MUXF7=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.804ns = ( 90.138 - 83.333 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.714ns (routing 2.290ns, distribution 2.424ns)
  Clock Net Delay (Destination): 4.080ns (routing 2.080ns, distribution 2.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.714     6.995    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X14Y361        FDSE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y361        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     7.074 f  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/Q
                         net (fo=8, routed)           0.297     7.371    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/id2fp_sqrt_d_ff[rs1][39]
    SLICE_X15Y359        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     7.495 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_3/O
                         net (fo=5, routed)           0.303     7.798    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/I0
    SLICE_X16Y361        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.943 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/LUT6/O
                         net (fo=3, routed)           0.099     8.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/N_71
    SLICE_X16Y363        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_11/O
                         net (fo=5, routed)           0.092     8.222    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_76
    SLICE_X16Y364        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     8.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sa_zero_0_a2/O
                         net (fo=3, routed)           0.098     8.410    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_83
    SLICE_X16Y362        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     8.461 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/zero_a_lut6_2/O
                         net (fo=69, routed)          0.289     8.750    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/sa_zero
    SLICE_X14Y359        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     8.839 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/z_0/O
                         net (fo=2, routed)           0.227     9.066    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/z_0
    SLICE_X16Y360        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.105 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1_cZ/O
                         net (fo=1, routed)           0.130     9.235    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1
    SLICE_X17Y361        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.387 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z/O
                         net (fo=11, routed)          0.226     9.613    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/un2_z_1z
    SLICE_X16Y360        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     9.761 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z/O
                         net (fo=50, routed)          0.429    10.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_join_kb_183[1]
    SLICE_X14Y361        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    10.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95_cZ/O
                         net (fo=4, routed)           0.443    10.756    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95
    SLICE_X11Y362        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.879 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211_cZ/O
                         net (fo=1, routed)           0.197    11.076    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211
    SLICE_X10Y366        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.173 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_319/O
                         net (fo=4, routed)           0.157    11.330    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_1[6]
    SLICE_X9Y366         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    11.452 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51[2]/O
                         net (fo=48, routed)          0.364    11.816    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CO0_1
    SLICE_X5Y368         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    11.949 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51_RNIN17I1_o6[2]/O
                         net (fo=20, routed)          0.241    12.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X8Y367         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    12.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3/O
                         net (fo=2, routed)           0.271    12.584    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3_1z
    SLICE_X4Y371         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    12.621 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c5/O
                         net (fo=64, routed)          0.365    12.986    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_axb_7_cZ
    SLICE_X8Y367         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    13.086 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m_m[1]/O
                         net (fo=3, routed)           0.198    13.284    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_41[2]
    SLICE_X6Y370         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    13.382 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4/O
                         net (fo=57, routed)          0.135    13.517    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4_1z
    SLICE_X6Y368         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    13.640 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c6/O
                         net (fo=10, routed)          0.221    13.861    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X5Y373         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    13.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=4, routed)           0.146    14.097    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_17[3]
    SLICE_X6Y373         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[6])
                                                      0.160    14.257 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[6]
                         net (fo=64, routed)          0.166    14.423    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X6Y374         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    14.546 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.142    14.688    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/dsp_join_kb_11[4]
    SLICE_X5Y375         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090    14.778 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_RNO_2/O
                         net (fo=1, routed)           0.007    14.785    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_axb_4
    SLICE_X5Y375         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160    14.945 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=66, routed)          0.404    15.349    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X4Y378         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    15.437 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=4, routed)           0.208    15.645    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/dsp_join_kb_33[2]
    SLICE_X5Y378         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    15.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    15.776    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X5Y379         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    15.828 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_8/CO[0]
                         net (fo=68, routed)          0.276    16.104    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[1]
    SLICE_X6Y375         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    16.192 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m_m[5]/O
                         net (fo=3, routed)           0.208    16.400    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/dsp_join_kb_45[5]
    SLICE_X4Y379         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    16.453 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_RNO_5/O
                         net (fo=1, routed)           0.015    16.468    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_axb_7
    SLICE_X4Y379         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    16.585 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    16.611    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X4Y380         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.653 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_9/CO[1]
                         net (fo=70, routed)          0.350    17.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[0]
    SLICE_X3Y378         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    17.151 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=4, routed)           0.168    17.319    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/dsp_join_kb_23[4]
    SLICE_X3Y381         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    17.410 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    17.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y382         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    17.493 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_10/CO[2]
                         net (fo=72, routed)          0.267    17.760    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[1]
    SLICE_X3Y379         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    17.811 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m_m[7]/O
                         net (fo=3, routed)           0.267    18.078    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/dsp_join_kb_39[7]
    SLICE_X2Y382         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    18.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    18.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X2Y382         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184    18.330 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11/CO[3]
                         net (fo=74, routed)          0.232    18.562    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y380         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    18.685 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.335    19.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/dsp_join_kb_37[9]
    SLICE_X1Y385         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037    19.057 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    19.073    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X1Y385         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213    19.286 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[4]
                         net (fo=76, routed)          0.427    19.713    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y379         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    19.835 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.319    20.154    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/z__0[0]
    SLICE_X0Y383         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    20.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    20.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y384         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    20.374 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[5]
                         net (fo=78, routed)          0.362    20.736    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y379         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.326    21.151    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/dsp_join_kb_21[2]
    SLICE_X1Y380         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    21.261 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    21.287    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y381         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    21.379 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[6]
                         net (fo=80, routed)          0.396    21.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X0Y375         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    21.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.217    22.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/dsp_join_kb_5[1]
    SLICE_X0Y379         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    22.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    22.185    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y380         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=82, routed)          0.489    22.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y374         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    22.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.296    23.044    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/normed_ma_242[0]
    SLICE_X1Y377         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    23.164 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y378         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.205 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.231    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y379         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    23.283 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_16/CO[0]
                         net (fo=84, routed)          0.397    23.680    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X2Y373         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    23.768 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.338    24.106    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/dsp_join_kb_27[3]
    SLICE_X0Y376         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    24.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.233    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y377         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.248 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.274    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y378         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.316 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_17/CO[1]
                         net (fo=86, routed)          0.522    24.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[1]
    SLICE_X3Y371         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    24.889 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.374    25.263    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/dsp_join_kb_35[0]
    SLICE_X1Y374         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    25.373 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.399    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y375         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.414 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.440    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y376         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    25.497 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_18/CO[2]
                         net (fo=88, routed)          0.435    25.932    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X3Y371         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    26.028 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.293    26.321    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/dsp_join_kb_15[5]
    SLICE_X0Y372         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    26.404 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y373         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.445 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.471    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y374         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    26.531 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_19/CO[3]
                         net (fo=90, routed)          0.409    26.940    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[1]
    SLICE_X2Y367         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    26.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.350    27.341    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/dsp_join_kb_49[0]
    SLICE_X1Y371         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    27.451 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.477    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y372         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.492 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.518    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y373         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    27.610 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[4]
                         net (fo=92, routed)          0.393    28.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X2Y367         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099    28.102 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.320    28.422    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/dsp_join_kb_29[2]
    SLICE_X0Y369         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    28.527 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.553    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y370         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.568 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.594    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y371         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    28.671 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[5]
                         net (fo=94, routed)          0.475    29.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X1Y354         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    29.298 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.330    29.628    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/z__0[0]
    SLICE_X1Y366         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    29.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.789 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.815    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y368         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    29.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[6]
                         net (fo=96, routed)          0.394    30.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X0Y354         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    30.390 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.291    30.681    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/dsp_join_kb_47[1]
    SLICE_X1Y361         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    30.801 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.827    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.842 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.868    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    30.890 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=98, routed)          0.412    31.302    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X0Y353         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    31.426 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.240    31.666    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/dsp_join_kb_9[2]
    SLICE_X0Y358         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    31.771 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.797    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.812 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.853 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.879    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X0Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    31.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_24/CO[0]
                         net (fo=100, routed)         0.470    32.401    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X3Y353         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    32.524 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.377    32.901    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/dsp_join_kb_7[4]
    SLICE_X1Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093    32.994 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.035 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.061    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.076 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X1Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    33.144 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_25/CO[1]
                         net (fo=102, routed)         0.432    33.576    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X5Y355         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    33.626 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.287    33.913    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/id2fp_sqrt_d_ff_reg[rs1][0][0]
    SLICE_X2Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    34.033 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X2Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.074 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.100    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X2Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.115 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.141    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X2Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    34.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_26/CO[2]
                         net (fo=104, routed)         0.322    34.520    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X4Y354         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    34.557 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.249    34.806    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/dsp_join_kb_3[3]
    SLICE_X3Y355         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    34.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.933    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y356         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.948 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.974    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X3Y357         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.989 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.015    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X3Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    35.075 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_27/CO[3]
                         net (fo=112, routed)         0.355    35.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/sqrt_out[0]
    SLICE_X6Y359         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052    35.482 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.329    35.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/dsp_join_kb_64[0]
    SLICE_X4Y355         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    35.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_4_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.957    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_8
    SLICE_X4Y356         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    35.972 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_12_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.998    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_16
    SLICE_X4Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.013 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_20_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.039    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_24
    SLICE_X4Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    36.099 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_28/CO[3]
                         net (fo=118, routed)         0.266    36.365    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73_0
    SLICE_X4Y354         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    36.455 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.356    36.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73[4]
    SLICE_X4Y359         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    36.899 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.925    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y360         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.940 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.966    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.981 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.007    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    37.067 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_29/CO[3]
                         net (fo=123, routed)         0.296    37.363    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59_0
    SLICE_X5Y359         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    37.486 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.345    37.831    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59[1]
    SLICE_X2Y362         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    37.937 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.963    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X2Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    37.978 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.004    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X2Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    38.019 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.045    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X2Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    38.137 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[4]
                         net (fo=125, routed)         0.371    38.508    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58_0
    SLICE_X5Y361         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    38.657 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.251    38.908    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58[3]
    SLICE_X3Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    38.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.017    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X3Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.032 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.058    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X3Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.073 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.099    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X3Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    39.176 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[5]
                         net (fo=127, routed)         0.392    39.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76_0
    SLICE_X7Y359         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    39.691 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.368    40.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76[1]
    SLICE_X4Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    40.165 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.191    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.206 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.232    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    40.365 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[6]
                         net (fo=129, routed)         0.438    40.803    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66_0
    SLICE_X6Y362         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125    40.928 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.228    41.156    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66[2]
    SLICE_X5Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    41.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X5Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.288 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.314    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X5Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.329 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.355    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X5Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    41.377 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=131, routed)         0.464    41.841    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63_0
    SLICE_X7Y357         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147    41.988 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.257    42.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63[1]
    SLICE_X6Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    42.351 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.377    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X6Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X6Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.433 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.459    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X6Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.474 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.500    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X6Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    42.552 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_34/CO[0]
                         net (fo=133, routed)         0.428    42.980    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65_0
    SLICE_X7Y355         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    43.104 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.272    43.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65[0]
    SLICE_X7Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    43.481 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.507    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X7Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.522 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.548    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X7Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.563 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.589    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X7Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.604 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X7Y367         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    43.672 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_35/CO[1]
                         net (fo=135, routed)         0.772    44.444    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77_0
    SLICE_X12Y356        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099    44.543 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.618    45.161    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77[0]
    SLICE_X8Y360         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    45.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X8Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.338    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X8Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.353 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.379    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X8Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.394 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.420    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X8Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    45.477 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_36/CO[2]
                         net (fo=137, routed)         0.876    46.353    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69_0
    SLICE_X12Y356        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    46.388 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.630    47.018    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69[2]
    SLICE_X9Y357         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    47.109 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.135    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X9Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.150 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.176    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.191 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.217    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.232 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.258    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    47.318 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_37/CO[3]
                         net (fo=139, routed)         0.718    48.036    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79_0
    SLICE_X12Y354        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    48.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.365    48.524    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79[0]
    SLICE_X10Y355        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    48.629 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.655    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X10Y356        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.670 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X10Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.711 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.737    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.778    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y359        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    48.870 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[4]
                         net (fo=141, routed)         0.593    49.463    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70_0
    SLICE_X12Y355        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    49.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.562    50.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70[6]
    SLICE_X11Y353        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133    50.208 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.234    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X11Y354        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.275    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y355        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.290 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.316    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y356        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    50.393 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[5]
                         net (fo=143, routed)         0.543    50.936    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67_0
    SLICE_X12Y353        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    51.026 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_m[14]/O
                         net (fo=3, routed)           0.505    51.531    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67[13]
    SLICE_X9Y352         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051    51.582 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.608    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y353         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y354         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y355         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    51.782 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[6]
                         net (fo=145, routed)         0.634    52.416    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60_0
    SLICE_X12Y353        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    52.562 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_m[17]/O
                         net (fo=3, routed)           0.642    53.204    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60[16]
    SLICE_X9Y348         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    53.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y349         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    53.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y350         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    53.398 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=147, routed)         0.722    54.120    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72_0
    SLICE_X13Y353        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145    54.265 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_m[16]/O
                         net (fo=3, routed)           0.498    54.763    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72[15]
    SLICE_X10Y348        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    54.880 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.906    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.921 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.947    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.962 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.988    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X10Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    55.040 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_42/CO[0]
                         net (fo=149, routed)         0.607    55.647    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56_0
    SLICE_X13Y353        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    55.769 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_m[18]/O
                         net (fo=3, routed)           0.638    56.407    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56[17]
    SLICE_X11Y345        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    56.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.539    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.554 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.580    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y347        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.595 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.621    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X11Y348        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    56.663 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_43/CO[1]
                         net (fo=151, routed)         0.411    57.074    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68_0
    SLICE_X11Y337        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    57.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.540    57.738    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68[0]
    SLICE_X12Y346        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    57.843 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.869    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X12Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.884 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.910    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X12Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.925 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.951    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X12Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.966 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.992    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X12Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    58.007 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    58.033    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X12Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    58.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_44/CO[2]
                         net (fo=153, routed)         0.717    58.807    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62_0
    SLICE_X11Y339        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    58.955 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.577    59.532    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62[2]
    SLICE_X15Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    59.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X15Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X15Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.705 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.731    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X15Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.746 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.772    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X15Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.787 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.813    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X15Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    59.873 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_45/CO[3]
                         net (fo=154, routed)         0.677    60.550    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61_0
    SLICE_X10Y340        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    60.698 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_m[10]/O
                         net (fo=3, routed)           0.547    61.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61[9]
    SLICE_X14Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    61.346 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.372    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X14Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.387 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.413    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X14Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.428 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.454    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X14Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.469 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.495    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X14Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    61.587 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[4]
                         net (fo=157, routed)         0.714    62.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54_0
    SLICE_X10Y340        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    62.397 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_m[12]/O
                         net (fo=3, routed)           0.574    62.971    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54[12]
    SLICE_X13Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    63.059 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.085    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X13Y343        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.100 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.126    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X13Y344        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.141 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.167    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X13Y345        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.182 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.208    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X13Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    63.285 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[5]
                         net (fo=156, routed)         0.575    63.860    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75_0
    SLICE_X10Y342        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036    63.896 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_m[15]/O
                         net (fo=3, routed)           0.631    64.527    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75[15]
    SLICE_X12Y342        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    64.658 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.684    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X12Y343        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.699 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.725    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X12Y344        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.740 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.766    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X12Y345        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    64.858 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=58, routed)          0.560    65.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ_0
    SLICE_X11Y338        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    65.541 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_m[9]/O
                         net (fo=2, routed)           0.581    66.122    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/dsp_join_kb_53[9]
    SLICE_X15Y338        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    66.227 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.253    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X15Y339        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.268 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.294    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X15Y340        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X15Y341        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y342        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    66.468 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=99, routed)          0.634    67.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X11Y331        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    67.203 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_1_ac0_1/O
                         net (fo=49, routed)          0.784    67.987    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_1_1z
    SLICE_X16Y340        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    68.038 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_m[25]/O
                         net (fo=4, routed)           0.446    68.484    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/dsp_join_kb_55[25]
    SLICE_X13Y338        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    68.594 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.620    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X13Y339        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    68.635 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.661    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X13Y340        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    68.753 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.461    69.214    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X15Y351        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    69.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=59, routed)          0.411    69.660    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1_1z
    SLICE_X17Y341        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    69.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_3/O
                         net (fo=46, routed)          0.462    70.212    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_3_1z
    SLICE_X11Y335        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    70.360 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_m[33]/O
                         net (fo=3, routed)           0.486    70.846    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/dsp_join_kb_71[33]
    SLICE_X14Y336        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    70.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    70.977    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X14Y337        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    71.069 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.170    71.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X14Y340        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    71.274 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=2, routed)           0.344    71.618    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1_0
    SLICE_X15Y351        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    71.669 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2/O
                         net (fo=62, routed)          0.512    72.181    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2_1z
    SLICE_X14Y330        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    72.279 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_5/O
                         net (fo=47, routed)          0.435    72.714    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_5_1z
    SLICE_X18Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    72.863 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_m[31]/O
                         net (fo=4, routed)           0.436    73.299    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/dsp_join_kb_74[31]
    SLICE_X15Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    73.430 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    73.456    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y336        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    73.548 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=5, routed)           0.227    73.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X16Y339        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066    73.841 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2_lut6_2_o6/O
                         net (fo=3, routed)           0.283    74.124    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2
    SLICE_X16Y341        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    74.163 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3/O
                         net (fo=6, routed)           0.106    74.269    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3_1z
    SLICE_X16Y342        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    74.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_7/O
                         net (fo=50, routed)          0.420    74.812    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_ac0_7_1z
    SLICE_X14Y331        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    74.935 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_RNO_2/O
                         net (fo=1, routed)           0.501    75.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/dsp_join_kb_57_1[20]
    SLICE_X16Y334        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    75.542 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X16Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.583 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.609    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X16Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.624 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.650    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X16Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.665 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.691    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X16Y338        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    75.751 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_5/CO[3]
                         net (fo=104, routed)         0.521    76.272    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/sqrt_out_0
    SLICE_X17Y329        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    76.372 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m_cZ[9]/O
                         net (fo=2, routed)           0.220    76.592    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m[9]
    SLICE_X17Y332        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    76.702 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.728    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X17Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.743 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X17Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.784 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.810    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X17Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.851    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X17Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.866 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.892    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X17Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    76.984 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_5_cZ/CO[4]
                         net (fo=27, routed)          0.302    77.286    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_out[0]
    SLICE_X18Y332        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    77.376 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5_cZ/O
                         net (fo=1, routed)           0.192    77.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5
    SLICE_X18Y332        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    77.658 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0_cZ/O
                         net (fo=1, routed)           0.111    77.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0
    SLICE_X18Y330        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    77.917 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0_cZ/O
                         net (fo=1, routed)           0.254    78.171    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0
    SLICE_X20Y335        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    78.269 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0_cZ/O
                         net (fo=1, routed)           0.040    78.309    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0
    SLICE_X20Y335        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    78.344 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a/O
                         net (fo=2, routed)           0.430    78.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_195
    SLICE_X18Y366        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    78.809 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_RNO/O
                         net (fo=1, routed)           0.009    78.818    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_RND_eval0_RND_Inc_i
    SLICE_X18Y366        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    79.008 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.034    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_6
    SLICE_X18Y367        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.049 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_10_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_14
    SLICE_X18Y368        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_18_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.116    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_22
    SLICE_X18Y369        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.131 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_26_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.157    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_30
    SLICE_X18Y370        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.172 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_34_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.198    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_38
    SLICE_X18Y371        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.213 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_42_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_46
    SLICE_X18Y372        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    79.281 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_47_outext/CO[1]
                         net (fo=5, routed)           0.349    79.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_carry
    SLICE_X17Y363        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    79.683 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_1_ac0_5/O
                         net (fo=1, routed)           0.013    79.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_split_kb_79
    SLICE_X17Y363        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240    79.936 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust_cry_2_cZ/O[5]
                         net (fo=1, routed)           0.303    80.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust[4]
    SLICE_X25Y363        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    80.276 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un7_exp_result_f0[4]/O
                         net (fo=2, routed)           0.275    80.551    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/id2fp_sqrt_d_ff_reg[rs1][63][56]
    SLICE_X30Y363        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    80.675 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2/O
                         net (fo=1, routed)           0.040    80.715    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2_n_0
    SLICE_X30Y363        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037    80.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2/O
                         net (fo=1, routed)           0.373    81.125    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2_n_0
    SLICE_X28Y369        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    81.175 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_31__2/O
                         net (fo=64, routed)          0.458    81.633    soc_top_u/vp3_u/_uP_core/ID/func_fp_is_nan_return
    SLICE_X27Y383        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    81.670 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2/O
                         net (fo=1, routed)           0.286    81.956    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2_n_0
    SLICE_X28Y364        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    81.991 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2/O
                         net (fo=1, routed)           0.584    82.575    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    82.627 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2/O
                         net (fo=2, routed)           0.024    82.651    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2_n_0
    SLICE_X42Y356        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067    82.718 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2/O
                         net (fo=1, routed)           0.187    82.905    soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2_n_0
    SLICE_X42Y358        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    82.956 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff[rs1][48]_i_4__2/O
                         net (fo=3, routed)           1.063    84.019    soc_top_u/vp3_u/_uP_core/IF/id2mul_ff_reg[rs2][48]
    SLICE_X8Y389         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    84.070 f  soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2/O
                         net (fo=8, routed)           1.279    85.349    soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2_0
    SLICE_X37Y345        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    85.445 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2/O
                         net (fo=1, routed)           0.181    85.626    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2_n_0
    SLICE_X37Y345        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    85.776 f  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2/O
                         net (fo=12, routed)          0.365    86.141    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2_n_0
    SLICE_X29Y349        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    86.238 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_div_d_ff[rs2][31]_i_1__2/O
                         net (fo=32, routed)          1.426    87.664    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][31]_0
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.080    90.138    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][1]/C
                         clock pessimism             -0.230    89.908    
                         clock uncertainty           -0.080    89.828    
    SLICE_X43Y452        FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    89.754    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][1]
  -------------------------------------------------------------------
                         required time                         89.754    
                         arrival time                         -87.663    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][20]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        80.669ns  (logic 19.496ns (24.168%)  route 61.173ns (75.832%))
  Logic Levels:           282  (CARRY8=181 LUT3=8 LUT4=7 LUT5=45 LUT6=40 MUXF7=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.804ns = ( 90.138 - 83.333 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.714ns (routing 2.290ns, distribution 2.424ns)
  Clock Net Delay (Destination): 4.080ns (routing 2.080ns, distribution 2.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.714     6.995    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X14Y361        FDSE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y361        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     7.074 f  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/Q
                         net (fo=8, routed)           0.297     7.371    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/id2fp_sqrt_d_ff[rs1][39]
    SLICE_X15Y359        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     7.495 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_3/O
                         net (fo=5, routed)           0.303     7.798    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/I0
    SLICE_X16Y361        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.943 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/LUT6/O
                         net (fo=3, routed)           0.099     8.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/N_71
    SLICE_X16Y363        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_11/O
                         net (fo=5, routed)           0.092     8.222    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_76
    SLICE_X16Y364        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     8.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sa_zero_0_a2/O
                         net (fo=3, routed)           0.098     8.410    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_83
    SLICE_X16Y362        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     8.461 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/zero_a_lut6_2/O
                         net (fo=69, routed)          0.289     8.750    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/sa_zero
    SLICE_X14Y359        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     8.839 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/z_0/O
                         net (fo=2, routed)           0.227     9.066    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/z_0
    SLICE_X16Y360        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.105 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1_cZ/O
                         net (fo=1, routed)           0.130     9.235    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1
    SLICE_X17Y361        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.387 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z/O
                         net (fo=11, routed)          0.226     9.613    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/un2_z_1z
    SLICE_X16Y360        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     9.761 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z/O
                         net (fo=50, routed)          0.429    10.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_join_kb_183[1]
    SLICE_X14Y361        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    10.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95_cZ/O
                         net (fo=4, routed)           0.443    10.756    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95
    SLICE_X11Y362        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.879 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211_cZ/O
                         net (fo=1, routed)           0.197    11.076    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211
    SLICE_X10Y366        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.173 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_319/O
                         net (fo=4, routed)           0.157    11.330    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_1[6]
    SLICE_X9Y366         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    11.452 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51[2]/O
                         net (fo=48, routed)          0.364    11.816    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CO0_1
    SLICE_X5Y368         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    11.949 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51_RNIN17I1_o6[2]/O
                         net (fo=20, routed)          0.241    12.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X8Y367         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    12.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3/O
                         net (fo=2, routed)           0.271    12.584    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3_1z
    SLICE_X4Y371         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    12.621 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c5/O
                         net (fo=64, routed)          0.365    12.986    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_axb_7_cZ
    SLICE_X8Y367         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    13.086 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m_m[1]/O
                         net (fo=3, routed)           0.198    13.284    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_41[2]
    SLICE_X6Y370         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    13.382 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4/O
                         net (fo=57, routed)          0.135    13.517    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4_1z
    SLICE_X6Y368         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    13.640 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c6/O
                         net (fo=10, routed)          0.221    13.861    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X5Y373         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    13.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=4, routed)           0.146    14.097    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_17[3]
    SLICE_X6Y373         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[6])
                                                      0.160    14.257 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[6]
                         net (fo=64, routed)          0.166    14.423    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X6Y374         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    14.546 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.142    14.688    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/dsp_join_kb_11[4]
    SLICE_X5Y375         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090    14.778 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_RNO_2/O
                         net (fo=1, routed)           0.007    14.785    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_axb_4
    SLICE_X5Y375         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160    14.945 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=66, routed)          0.404    15.349    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X4Y378         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    15.437 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=4, routed)           0.208    15.645    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/dsp_join_kb_33[2]
    SLICE_X5Y378         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    15.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    15.776    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X5Y379         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    15.828 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_8/CO[0]
                         net (fo=68, routed)          0.276    16.104    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[1]
    SLICE_X6Y375         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    16.192 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m_m[5]/O
                         net (fo=3, routed)           0.208    16.400    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/dsp_join_kb_45[5]
    SLICE_X4Y379         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    16.453 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_RNO_5/O
                         net (fo=1, routed)           0.015    16.468    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_axb_7
    SLICE_X4Y379         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    16.585 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    16.611    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X4Y380         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.653 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_9/CO[1]
                         net (fo=70, routed)          0.350    17.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[0]
    SLICE_X3Y378         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    17.151 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=4, routed)           0.168    17.319    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/dsp_join_kb_23[4]
    SLICE_X3Y381         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    17.410 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    17.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y382         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    17.493 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_10/CO[2]
                         net (fo=72, routed)          0.267    17.760    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[1]
    SLICE_X3Y379         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    17.811 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m_m[7]/O
                         net (fo=3, routed)           0.267    18.078    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/dsp_join_kb_39[7]
    SLICE_X2Y382         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    18.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    18.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X2Y382         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184    18.330 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11/CO[3]
                         net (fo=74, routed)          0.232    18.562    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y380         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    18.685 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.335    19.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/dsp_join_kb_37[9]
    SLICE_X1Y385         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037    19.057 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    19.073    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X1Y385         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213    19.286 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[4]
                         net (fo=76, routed)          0.427    19.713    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y379         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    19.835 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.319    20.154    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/z__0[0]
    SLICE_X0Y383         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    20.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    20.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y384         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    20.374 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[5]
                         net (fo=78, routed)          0.362    20.736    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y379         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.326    21.151    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/dsp_join_kb_21[2]
    SLICE_X1Y380         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    21.261 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    21.287    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y381         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    21.379 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[6]
                         net (fo=80, routed)          0.396    21.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X0Y375         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    21.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.217    22.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/dsp_join_kb_5[1]
    SLICE_X0Y379         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    22.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    22.185    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y380         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=82, routed)          0.489    22.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y374         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    22.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.296    23.044    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/normed_ma_242[0]
    SLICE_X1Y377         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    23.164 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y378         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.205 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.231    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y379         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    23.283 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_16/CO[0]
                         net (fo=84, routed)          0.397    23.680    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X2Y373         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    23.768 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.338    24.106    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/dsp_join_kb_27[3]
    SLICE_X0Y376         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    24.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.233    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y377         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.248 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.274    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y378         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.316 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_17/CO[1]
                         net (fo=86, routed)          0.522    24.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[1]
    SLICE_X3Y371         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    24.889 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.374    25.263    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/dsp_join_kb_35[0]
    SLICE_X1Y374         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    25.373 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.399    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y375         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.414 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.440    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y376         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    25.497 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_18/CO[2]
                         net (fo=88, routed)          0.435    25.932    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X3Y371         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    26.028 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.293    26.321    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/dsp_join_kb_15[5]
    SLICE_X0Y372         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    26.404 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y373         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.445 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.471    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y374         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    26.531 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_19/CO[3]
                         net (fo=90, routed)          0.409    26.940    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[1]
    SLICE_X2Y367         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    26.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.350    27.341    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/dsp_join_kb_49[0]
    SLICE_X1Y371         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    27.451 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.477    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y372         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.492 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.518    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y373         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    27.610 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[4]
                         net (fo=92, routed)          0.393    28.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X2Y367         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099    28.102 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.320    28.422    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/dsp_join_kb_29[2]
    SLICE_X0Y369         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    28.527 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.553    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y370         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.568 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.594    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y371         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    28.671 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[5]
                         net (fo=94, routed)          0.475    29.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X1Y354         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    29.298 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.330    29.628    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/z__0[0]
    SLICE_X1Y366         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    29.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.789 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.815    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y368         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    29.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[6]
                         net (fo=96, routed)          0.394    30.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X0Y354         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    30.390 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.291    30.681    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/dsp_join_kb_47[1]
    SLICE_X1Y361         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    30.801 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.827    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.842 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.868    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    30.890 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=98, routed)          0.412    31.302    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X0Y353         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    31.426 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.240    31.666    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/dsp_join_kb_9[2]
    SLICE_X0Y358         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    31.771 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.797    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.812 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.853 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.879    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X0Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    31.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_24/CO[0]
                         net (fo=100, routed)         0.470    32.401    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X3Y353         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    32.524 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.377    32.901    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/dsp_join_kb_7[4]
    SLICE_X1Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093    32.994 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.035 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.061    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.076 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X1Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    33.144 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_25/CO[1]
                         net (fo=102, routed)         0.432    33.576    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X5Y355         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    33.626 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.287    33.913    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/id2fp_sqrt_d_ff_reg[rs1][0][0]
    SLICE_X2Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    34.033 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X2Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.074 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.100    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X2Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.115 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.141    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X2Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    34.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_26/CO[2]
                         net (fo=104, routed)         0.322    34.520    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X4Y354         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    34.557 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.249    34.806    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/dsp_join_kb_3[3]
    SLICE_X3Y355         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    34.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.933    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y356         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.948 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.974    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X3Y357         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.989 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.015    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X3Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    35.075 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_27/CO[3]
                         net (fo=112, routed)         0.355    35.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/sqrt_out[0]
    SLICE_X6Y359         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052    35.482 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.329    35.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/dsp_join_kb_64[0]
    SLICE_X4Y355         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    35.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_4_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.957    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_8
    SLICE_X4Y356         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    35.972 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_12_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.998    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_16
    SLICE_X4Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.013 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_20_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.039    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_24
    SLICE_X4Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    36.099 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_28/CO[3]
                         net (fo=118, routed)         0.266    36.365    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73_0
    SLICE_X4Y354         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    36.455 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.356    36.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73[4]
    SLICE_X4Y359         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    36.899 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.925    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y360         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.940 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.966    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.981 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.007    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    37.067 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_29/CO[3]
                         net (fo=123, routed)         0.296    37.363    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59_0
    SLICE_X5Y359         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    37.486 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.345    37.831    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59[1]
    SLICE_X2Y362         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    37.937 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.963    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X2Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    37.978 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.004    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X2Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    38.019 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.045    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X2Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    38.137 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[4]
                         net (fo=125, routed)         0.371    38.508    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58_0
    SLICE_X5Y361         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    38.657 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.251    38.908    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58[3]
    SLICE_X3Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    38.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.017    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X3Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.032 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.058    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X3Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.073 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.099    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X3Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    39.176 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[5]
                         net (fo=127, routed)         0.392    39.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76_0
    SLICE_X7Y359         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    39.691 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.368    40.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76[1]
    SLICE_X4Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    40.165 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.191    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.206 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.232    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    40.365 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[6]
                         net (fo=129, routed)         0.438    40.803    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66_0
    SLICE_X6Y362         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125    40.928 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.228    41.156    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66[2]
    SLICE_X5Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    41.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X5Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.288 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.314    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X5Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.329 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.355    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X5Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    41.377 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=131, routed)         0.464    41.841    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63_0
    SLICE_X7Y357         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147    41.988 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.257    42.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63[1]
    SLICE_X6Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    42.351 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.377    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X6Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X6Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.433 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.459    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X6Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.474 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.500    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X6Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    42.552 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_34/CO[0]
                         net (fo=133, routed)         0.428    42.980    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65_0
    SLICE_X7Y355         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    43.104 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.272    43.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65[0]
    SLICE_X7Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    43.481 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.507    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X7Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.522 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.548    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X7Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.563 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.589    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X7Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.604 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X7Y367         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    43.672 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_35/CO[1]
                         net (fo=135, routed)         0.772    44.444    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77_0
    SLICE_X12Y356        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099    44.543 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.618    45.161    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77[0]
    SLICE_X8Y360         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    45.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X8Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.338    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X8Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.353 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.379    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X8Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.394 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.420    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X8Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    45.477 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_36/CO[2]
                         net (fo=137, routed)         0.876    46.353    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69_0
    SLICE_X12Y356        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    46.388 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.630    47.018    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69[2]
    SLICE_X9Y357         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    47.109 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.135    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X9Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.150 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.176    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.191 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.217    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.232 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.258    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    47.318 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_37/CO[3]
                         net (fo=139, routed)         0.718    48.036    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79_0
    SLICE_X12Y354        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    48.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.365    48.524    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79[0]
    SLICE_X10Y355        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    48.629 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.655    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X10Y356        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.670 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X10Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.711 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.737    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.778    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y359        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    48.870 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[4]
                         net (fo=141, routed)         0.593    49.463    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70_0
    SLICE_X12Y355        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    49.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.562    50.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70[6]
    SLICE_X11Y353        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133    50.208 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.234    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X11Y354        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.275    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y355        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.290 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.316    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y356        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    50.393 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[5]
                         net (fo=143, routed)         0.543    50.936    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67_0
    SLICE_X12Y353        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    51.026 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_m[14]/O
                         net (fo=3, routed)           0.505    51.531    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67[13]
    SLICE_X9Y352         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051    51.582 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.608    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y353         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y354         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y355         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    51.782 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[6]
                         net (fo=145, routed)         0.634    52.416    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60_0
    SLICE_X12Y353        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    52.562 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_m[17]/O
                         net (fo=3, routed)           0.642    53.204    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60[16]
    SLICE_X9Y348         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    53.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y349         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    53.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y350         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    53.398 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=147, routed)         0.722    54.120    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72_0
    SLICE_X13Y353        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145    54.265 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_m[16]/O
                         net (fo=3, routed)           0.498    54.763    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72[15]
    SLICE_X10Y348        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    54.880 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.906    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.921 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.947    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.962 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.988    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X10Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    55.040 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_42/CO[0]
                         net (fo=149, routed)         0.607    55.647    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56_0
    SLICE_X13Y353        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    55.769 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_m[18]/O
                         net (fo=3, routed)           0.638    56.407    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56[17]
    SLICE_X11Y345        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    56.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.539    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.554 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.580    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y347        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.595 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.621    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X11Y348        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    56.663 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_43/CO[1]
                         net (fo=151, routed)         0.411    57.074    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68_0
    SLICE_X11Y337        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    57.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.540    57.738    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68[0]
    SLICE_X12Y346        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    57.843 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.869    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X12Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.884 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.910    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X12Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.925 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.951    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X12Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.966 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.992    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X12Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    58.007 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    58.033    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X12Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    58.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_44/CO[2]
                         net (fo=153, routed)         0.717    58.807    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62_0
    SLICE_X11Y339        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    58.955 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.577    59.532    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62[2]
    SLICE_X15Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    59.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X15Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X15Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.705 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.731    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X15Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.746 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.772    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X15Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.787 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.813    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X15Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    59.873 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_45/CO[3]
                         net (fo=154, routed)         0.677    60.550    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61_0
    SLICE_X10Y340        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    60.698 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_m[10]/O
                         net (fo=3, routed)           0.547    61.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61[9]
    SLICE_X14Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    61.346 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.372    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X14Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.387 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.413    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X14Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.428 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.454    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X14Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.469 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.495    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X14Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    61.587 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[4]
                         net (fo=157, routed)         0.714    62.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54_0
    SLICE_X10Y340        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    62.397 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_m[12]/O
                         net (fo=3, routed)           0.574    62.971    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54[12]
    SLICE_X13Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    63.059 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.085    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X13Y343        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.100 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.126    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X13Y344        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.141 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.167    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X13Y345        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.182 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.208    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X13Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    63.285 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[5]
                         net (fo=156, routed)         0.575    63.860    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75_0
    SLICE_X10Y342        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036    63.896 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_m[15]/O
                         net (fo=3, routed)           0.631    64.527    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75[15]
    SLICE_X12Y342        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    64.658 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.684    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X12Y343        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.699 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.725    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X12Y344        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.740 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.766    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X12Y345        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    64.858 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=58, routed)          0.560    65.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ_0
    SLICE_X11Y338        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    65.541 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_m[9]/O
                         net (fo=2, routed)           0.581    66.122    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/dsp_join_kb_53[9]
    SLICE_X15Y338        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    66.227 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.253    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X15Y339        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.268 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.294    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X15Y340        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X15Y341        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y342        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    66.468 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=99, routed)          0.634    67.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X11Y331        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    67.203 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_1_ac0_1/O
                         net (fo=49, routed)          0.784    67.987    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_1_1z
    SLICE_X16Y340        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    68.038 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_m[25]/O
                         net (fo=4, routed)           0.446    68.484    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/dsp_join_kb_55[25]
    SLICE_X13Y338        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    68.594 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.620    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X13Y339        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    68.635 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.661    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X13Y340        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    68.753 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.461    69.214    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X15Y351        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    69.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=59, routed)          0.411    69.660    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1_1z
    SLICE_X17Y341        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    69.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_3/O
                         net (fo=46, routed)          0.462    70.212    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_3_1z
    SLICE_X11Y335        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    70.360 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_m[33]/O
                         net (fo=3, routed)           0.486    70.846    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/dsp_join_kb_71[33]
    SLICE_X14Y336        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    70.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    70.977    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X14Y337        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    71.069 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.170    71.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X14Y340        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    71.274 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=2, routed)           0.344    71.618    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1_0
    SLICE_X15Y351        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    71.669 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2/O
                         net (fo=62, routed)          0.512    72.181    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2_1z
    SLICE_X14Y330        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    72.279 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_5/O
                         net (fo=47, routed)          0.435    72.714    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_5_1z
    SLICE_X18Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    72.863 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_m[31]/O
                         net (fo=4, routed)           0.436    73.299    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/dsp_join_kb_74[31]
    SLICE_X15Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    73.430 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    73.456    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y336        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    73.548 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=5, routed)           0.227    73.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X16Y339        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066    73.841 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2_lut6_2_o6/O
                         net (fo=3, routed)           0.283    74.124    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2
    SLICE_X16Y341        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    74.163 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3/O
                         net (fo=6, routed)           0.106    74.269    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3_1z
    SLICE_X16Y342        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    74.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_7/O
                         net (fo=50, routed)          0.420    74.812    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_ac0_7_1z
    SLICE_X14Y331        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    74.935 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_RNO_2/O
                         net (fo=1, routed)           0.501    75.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/dsp_join_kb_57_1[20]
    SLICE_X16Y334        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    75.542 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X16Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.583 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.609    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X16Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.624 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.650    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X16Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.665 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.691    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X16Y338        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    75.751 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_5/CO[3]
                         net (fo=104, routed)         0.521    76.272    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/sqrt_out_0
    SLICE_X17Y329        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    76.372 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m_cZ[9]/O
                         net (fo=2, routed)           0.220    76.592    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m[9]
    SLICE_X17Y332        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    76.702 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.728    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X17Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.743 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X17Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.784 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.810    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X17Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.851    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X17Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.866 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.892    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X17Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    76.984 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_5_cZ/CO[4]
                         net (fo=27, routed)          0.302    77.286    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_out[0]
    SLICE_X18Y332        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    77.376 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5_cZ/O
                         net (fo=1, routed)           0.192    77.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5
    SLICE_X18Y332        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    77.658 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0_cZ/O
                         net (fo=1, routed)           0.111    77.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0
    SLICE_X18Y330        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    77.917 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0_cZ/O
                         net (fo=1, routed)           0.254    78.171    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0
    SLICE_X20Y335        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    78.269 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0_cZ/O
                         net (fo=1, routed)           0.040    78.309    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0
    SLICE_X20Y335        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    78.344 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a/O
                         net (fo=2, routed)           0.430    78.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_195
    SLICE_X18Y366        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    78.809 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_RNO/O
                         net (fo=1, routed)           0.009    78.818    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_RND_eval0_RND_Inc_i
    SLICE_X18Y366        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    79.008 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.034    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_6
    SLICE_X18Y367        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.049 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_10_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_14
    SLICE_X18Y368        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_18_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.116    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_22
    SLICE_X18Y369        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.131 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_26_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.157    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_30
    SLICE_X18Y370        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.172 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_34_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.198    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_38
    SLICE_X18Y371        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.213 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_42_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_46
    SLICE_X18Y372        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    79.281 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_47_outext/CO[1]
                         net (fo=5, routed)           0.349    79.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_carry
    SLICE_X17Y363        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    79.683 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_1_ac0_5/O
                         net (fo=1, routed)           0.013    79.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_split_kb_79
    SLICE_X17Y363        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240    79.936 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust_cry_2_cZ/O[5]
                         net (fo=1, routed)           0.303    80.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust[4]
    SLICE_X25Y363        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    80.276 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un7_exp_result_f0[4]/O
                         net (fo=2, routed)           0.275    80.551    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/id2fp_sqrt_d_ff_reg[rs1][63][56]
    SLICE_X30Y363        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    80.675 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2/O
                         net (fo=1, routed)           0.040    80.715    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2_n_0
    SLICE_X30Y363        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037    80.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2/O
                         net (fo=1, routed)           0.373    81.125    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2_n_0
    SLICE_X28Y369        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    81.175 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_31__2/O
                         net (fo=64, routed)          0.458    81.633    soc_top_u/vp3_u/_uP_core/ID/func_fp_is_nan_return
    SLICE_X27Y383        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    81.670 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2/O
                         net (fo=1, routed)           0.286    81.956    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2_n_0
    SLICE_X28Y364        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    81.991 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2/O
                         net (fo=1, routed)           0.584    82.575    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    82.627 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2/O
                         net (fo=2, routed)           0.024    82.651    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2_n_0
    SLICE_X42Y356        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067    82.718 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2/O
                         net (fo=1, routed)           0.187    82.905    soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2_n_0
    SLICE_X42Y358        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    82.956 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff[rs1][48]_i_4__2/O
                         net (fo=3, routed)           1.063    84.019    soc_top_u/vp3_u/_uP_core/IF/id2mul_ff_reg[rs2][48]
    SLICE_X8Y389         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    84.070 f  soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2/O
                         net (fo=8, routed)           1.279    85.349    soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2_0
    SLICE_X37Y345        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    85.445 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2/O
                         net (fo=1, routed)           0.181    85.626    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2_n_0
    SLICE_X37Y345        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    85.776 f  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2/O
                         net (fo=12, routed)          0.365    86.141    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2_n_0
    SLICE_X29Y349        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    86.238 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_div_d_ff[rs2][31]_i_1__2/O
                         net (fo=32, routed)          1.426    87.664    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][31]_0
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.080    90.138    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][20]/C
                         clock pessimism             -0.230    89.908    
                         clock uncertainty           -0.080    89.828    
    SLICE_X43Y452        FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    89.754    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][20]
  -------------------------------------------------------------------
                         required time                         89.754    
                         arrival time                         -87.663    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        80.669ns  (logic 19.496ns (24.168%)  route 61.173ns (75.832%))
  Logic Levels:           282  (CARRY8=181 LUT3=8 LUT4=7 LUT5=45 LUT6=40 MUXF7=1)
  Clock Path Skew:        -0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.804ns = ( 90.138 - 83.333 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.714ns (routing 2.290ns, distribution 2.424ns)
  Clock Net Delay (Destination): 4.080ns (routing 2.080ns, distribution 2.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.714     6.995    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X14Y361        FDSE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y361        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     7.074 f  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/Q
                         net (fo=8, routed)           0.297     7.371    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/id2fp_sqrt_d_ff[rs1][39]
    SLICE_X15Y359        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     7.495 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_3/O
                         net (fo=5, routed)           0.303     7.798    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/I0
    SLICE_X16Y361        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.943 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/LUT6/O
                         net (fo=3, routed)           0.099     8.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/N_71
    SLICE_X16Y363        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_11/O
                         net (fo=5, routed)           0.092     8.222    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_76
    SLICE_X16Y364        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     8.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sa_zero_0_a2/O
                         net (fo=3, routed)           0.098     8.410    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_83
    SLICE_X16Y362        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     8.461 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/zero_a_lut6_2/O
                         net (fo=69, routed)          0.289     8.750    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/sa_zero
    SLICE_X14Y359        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     8.839 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/z_0/O
                         net (fo=2, routed)           0.227     9.066    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/z_0
    SLICE_X16Y360        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.105 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1_cZ/O
                         net (fo=1, routed)           0.130     9.235    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1
    SLICE_X17Y361        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.387 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z/O
                         net (fo=11, routed)          0.226     9.613    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/un2_z_1z
    SLICE_X16Y360        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     9.761 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z/O
                         net (fo=50, routed)          0.429    10.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_join_kb_183[1]
    SLICE_X14Y361        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    10.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95_cZ/O
                         net (fo=4, routed)           0.443    10.756    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95
    SLICE_X11Y362        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.879 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211_cZ/O
                         net (fo=1, routed)           0.197    11.076    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211
    SLICE_X10Y366        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.173 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_319/O
                         net (fo=4, routed)           0.157    11.330    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_1[6]
    SLICE_X9Y366         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    11.452 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51[2]/O
                         net (fo=48, routed)          0.364    11.816    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CO0_1
    SLICE_X5Y368         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    11.949 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51_RNIN17I1_o6[2]/O
                         net (fo=20, routed)          0.241    12.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X8Y367         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    12.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3/O
                         net (fo=2, routed)           0.271    12.584    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3_1z
    SLICE_X4Y371         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    12.621 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c5/O
                         net (fo=64, routed)          0.365    12.986    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_axb_7_cZ
    SLICE_X8Y367         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    13.086 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m_m[1]/O
                         net (fo=3, routed)           0.198    13.284    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_41[2]
    SLICE_X6Y370         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    13.382 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4/O
                         net (fo=57, routed)          0.135    13.517    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4_1z
    SLICE_X6Y368         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    13.640 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c6/O
                         net (fo=10, routed)          0.221    13.861    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X5Y373         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    13.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=4, routed)           0.146    14.097    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_17[3]
    SLICE_X6Y373         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[6])
                                                      0.160    14.257 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[6]
                         net (fo=64, routed)          0.166    14.423    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X6Y374         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    14.546 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.142    14.688    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/dsp_join_kb_11[4]
    SLICE_X5Y375         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090    14.778 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_RNO_2/O
                         net (fo=1, routed)           0.007    14.785    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_axb_4
    SLICE_X5Y375         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160    14.945 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=66, routed)          0.404    15.349    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X4Y378         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    15.437 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=4, routed)           0.208    15.645    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/dsp_join_kb_33[2]
    SLICE_X5Y378         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    15.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    15.776    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X5Y379         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    15.828 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_8/CO[0]
                         net (fo=68, routed)          0.276    16.104    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[1]
    SLICE_X6Y375         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    16.192 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m_m[5]/O
                         net (fo=3, routed)           0.208    16.400    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/dsp_join_kb_45[5]
    SLICE_X4Y379         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    16.453 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_RNO_5/O
                         net (fo=1, routed)           0.015    16.468    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_axb_7
    SLICE_X4Y379         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    16.585 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    16.611    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X4Y380         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.653 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_9/CO[1]
                         net (fo=70, routed)          0.350    17.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[0]
    SLICE_X3Y378         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    17.151 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=4, routed)           0.168    17.319    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/dsp_join_kb_23[4]
    SLICE_X3Y381         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    17.410 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    17.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y382         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    17.493 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_10/CO[2]
                         net (fo=72, routed)          0.267    17.760    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[1]
    SLICE_X3Y379         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    17.811 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m_m[7]/O
                         net (fo=3, routed)           0.267    18.078    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/dsp_join_kb_39[7]
    SLICE_X2Y382         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    18.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    18.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X2Y382         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184    18.330 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11/CO[3]
                         net (fo=74, routed)          0.232    18.562    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y380         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    18.685 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.335    19.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/dsp_join_kb_37[9]
    SLICE_X1Y385         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037    19.057 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    19.073    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X1Y385         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213    19.286 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[4]
                         net (fo=76, routed)          0.427    19.713    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y379         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    19.835 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.319    20.154    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/z__0[0]
    SLICE_X0Y383         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    20.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    20.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y384         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    20.374 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[5]
                         net (fo=78, routed)          0.362    20.736    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y379         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.326    21.151    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/dsp_join_kb_21[2]
    SLICE_X1Y380         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    21.261 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    21.287    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y381         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    21.379 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[6]
                         net (fo=80, routed)          0.396    21.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X0Y375         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    21.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.217    22.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/dsp_join_kb_5[1]
    SLICE_X0Y379         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    22.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    22.185    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y380         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=82, routed)          0.489    22.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y374         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    22.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.296    23.044    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/normed_ma_242[0]
    SLICE_X1Y377         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    23.164 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y378         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.205 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.231    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y379         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    23.283 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_16/CO[0]
                         net (fo=84, routed)          0.397    23.680    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X2Y373         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    23.768 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.338    24.106    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/dsp_join_kb_27[3]
    SLICE_X0Y376         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    24.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.233    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y377         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.248 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.274    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y378         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.316 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_17/CO[1]
                         net (fo=86, routed)          0.522    24.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[1]
    SLICE_X3Y371         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    24.889 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.374    25.263    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/dsp_join_kb_35[0]
    SLICE_X1Y374         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    25.373 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.399    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y375         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.414 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.440    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y376         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    25.497 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_18/CO[2]
                         net (fo=88, routed)          0.435    25.932    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X3Y371         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    26.028 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.293    26.321    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/dsp_join_kb_15[5]
    SLICE_X0Y372         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    26.404 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y373         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.445 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.471    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y374         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    26.531 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_19/CO[3]
                         net (fo=90, routed)          0.409    26.940    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[1]
    SLICE_X2Y367         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    26.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.350    27.341    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/dsp_join_kb_49[0]
    SLICE_X1Y371         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    27.451 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.477    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y372         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.492 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.518    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y373         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    27.610 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[4]
                         net (fo=92, routed)          0.393    28.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X2Y367         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099    28.102 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.320    28.422    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/dsp_join_kb_29[2]
    SLICE_X0Y369         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    28.527 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.553    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y370         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.568 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.594    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y371         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    28.671 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[5]
                         net (fo=94, routed)          0.475    29.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X1Y354         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    29.298 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.330    29.628    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/z__0[0]
    SLICE_X1Y366         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    29.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.789 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.815    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y368         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    29.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[6]
                         net (fo=96, routed)          0.394    30.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X0Y354         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    30.390 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.291    30.681    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/dsp_join_kb_47[1]
    SLICE_X1Y361         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    30.801 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.827    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.842 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.868    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    30.890 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=98, routed)          0.412    31.302    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X0Y353         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    31.426 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.240    31.666    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/dsp_join_kb_9[2]
    SLICE_X0Y358         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    31.771 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.797    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.812 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.853 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.879    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X0Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    31.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_24/CO[0]
                         net (fo=100, routed)         0.470    32.401    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X3Y353         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    32.524 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.377    32.901    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/dsp_join_kb_7[4]
    SLICE_X1Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093    32.994 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.035 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.061    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.076 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X1Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    33.144 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_25/CO[1]
                         net (fo=102, routed)         0.432    33.576    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X5Y355         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    33.626 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.287    33.913    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/id2fp_sqrt_d_ff_reg[rs1][0][0]
    SLICE_X2Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    34.033 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X2Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.074 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.100    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X2Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.115 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.141    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X2Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    34.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_26/CO[2]
                         net (fo=104, routed)         0.322    34.520    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X4Y354         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    34.557 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.249    34.806    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/dsp_join_kb_3[3]
    SLICE_X3Y355         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    34.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.933    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y356         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.948 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.974    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X3Y357         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.989 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.015    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X3Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    35.075 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_27/CO[3]
                         net (fo=112, routed)         0.355    35.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/sqrt_out[0]
    SLICE_X6Y359         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052    35.482 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.329    35.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/dsp_join_kb_64[0]
    SLICE_X4Y355         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    35.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_4_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.957    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_8
    SLICE_X4Y356         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    35.972 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_12_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.998    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_16
    SLICE_X4Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.013 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_20_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.039    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_24
    SLICE_X4Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    36.099 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_28/CO[3]
                         net (fo=118, routed)         0.266    36.365    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73_0
    SLICE_X4Y354         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    36.455 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.356    36.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73[4]
    SLICE_X4Y359         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    36.899 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.925    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y360         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.940 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.966    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.981 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.007    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    37.067 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_29/CO[3]
                         net (fo=123, routed)         0.296    37.363    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59_0
    SLICE_X5Y359         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    37.486 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.345    37.831    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59[1]
    SLICE_X2Y362         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    37.937 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.963    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X2Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    37.978 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.004    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X2Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    38.019 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.045    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X2Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    38.137 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[4]
                         net (fo=125, routed)         0.371    38.508    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58_0
    SLICE_X5Y361         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    38.657 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.251    38.908    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58[3]
    SLICE_X3Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    38.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.017    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X3Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.032 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.058    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X3Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.073 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.099    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X3Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    39.176 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[5]
                         net (fo=127, routed)         0.392    39.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76_0
    SLICE_X7Y359         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    39.691 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.368    40.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76[1]
    SLICE_X4Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    40.165 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.191    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.206 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.232    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    40.365 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[6]
                         net (fo=129, routed)         0.438    40.803    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66_0
    SLICE_X6Y362         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125    40.928 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.228    41.156    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66[2]
    SLICE_X5Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    41.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X5Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.288 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.314    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X5Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.329 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.355    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X5Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    41.377 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=131, routed)         0.464    41.841    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63_0
    SLICE_X7Y357         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147    41.988 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.257    42.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63[1]
    SLICE_X6Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    42.351 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.377    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X6Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X6Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.433 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.459    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X6Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.474 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.500    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X6Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    42.552 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_34/CO[0]
                         net (fo=133, routed)         0.428    42.980    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65_0
    SLICE_X7Y355         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    43.104 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.272    43.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65[0]
    SLICE_X7Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    43.481 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.507    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X7Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.522 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.548    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X7Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.563 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.589    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X7Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.604 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X7Y367         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    43.672 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_35/CO[1]
                         net (fo=135, routed)         0.772    44.444    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77_0
    SLICE_X12Y356        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099    44.543 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.618    45.161    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77[0]
    SLICE_X8Y360         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    45.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X8Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.338    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X8Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.353 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.379    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X8Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.394 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.420    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X8Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    45.477 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_36/CO[2]
                         net (fo=137, routed)         0.876    46.353    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69_0
    SLICE_X12Y356        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    46.388 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.630    47.018    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69[2]
    SLICE_X9Y357         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    47.109 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.135    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X9Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.150 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.176    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.191 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.217    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.232 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.258    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    47.318 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_37/CO[3]
                         net (fo=139, routed)         0.718    48.036    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79_0
    SLICE_X12Y354        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    48.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.365    48.524    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79[0]
    SLICE_X10Y355        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    48.629 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.655    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X10Y356        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.670 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X10Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.711 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.737    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.778    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y359        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    48.870 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[4]
                         net (fo=141, routed)         0.593    49.463    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70_0
    SLICE_X12Y355        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    49.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.562    50.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70[6]
    SLICE_X11Y353        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133    50.208 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.234    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X11Y354        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.275    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y355        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.290 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.316    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y356        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    50.393 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[5]
                         net (fo=143, routed)         0.543    50.936    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67_0
    SLICE_X12Y353        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    51.026 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_m[14]/O
                         net (fo=3, routed)           0.505    51.531    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67[13]
    SLICE_X9Y352         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051    51.582 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.608    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y353         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y354         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y355         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    51.782 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[6]
                         net (fo=145, routed)         0.634    52.416    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60_0
    SLICE_X12Y353        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    52.562 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_m[17]/O
                         net (fo=3, routed)           0.642    53.204    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60[16]
    SLICE_X9Y348         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    53.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y349         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    53.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y350         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    53.398 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=147, routed)         0.722    54.120    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72_0
    SLICE_X13Y353        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145    54.265 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_m[16]/O
                         net (fo=3, routed)           0.498    54.763    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72[15]
    SLICE_X10Y348        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    54.880 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.906    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.921 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.947    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.962 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.988    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X10Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    55.040 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_42/CO[0]
                         net (fo=149, routed)         0.607    55.647    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56_0
    SLICE_X13Y353        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    55.769 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_m[18]/O
                         net (fo=3, routed)           0.638    56.407    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56[17]
    SLICE_X11Y345        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    56.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.539    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.554 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.580    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y347        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.595 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.621    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X11Y348        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    56.663 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_43/CO[1]
                         net (fo=151, routed)         0.411    57.074    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68_0
    SLICE_X11Y337        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    57.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.540    57.738    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68[0]
    SLICE_X12Y346        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    57.843 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.869    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X12Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.884 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.910    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X12Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.925 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.951    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X12Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.966 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.992    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X12Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    58.007 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    58.033    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X12Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    58.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_44/CO[2]
                         net (fo=153, routed)         0.717    58.807    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62_0
    SLICE_X11Y339        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    58.955 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.577    59.532    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62[2]
    SLICE_X15Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    59.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X15Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X15Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.705 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.731    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X15Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.746 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.772    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X15Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.787 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.813    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X15Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    59.873 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_45/CO[3]
                         net (fo=154, routed)         0.677    60.550    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61_0
    SLICE_X10Y340        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    60.698 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_m[10]/O
                         net (fo=3, routed)           0.547    61.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61[9]
    SLICE_X14Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    61.346 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.372    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X14Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.387 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.413    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X14Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.428 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.454    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X14Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.469 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.495    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X14Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    61.587 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[4]
                         net (fo=157, routed)         0.714    62.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54_0
    SLICE_X10Y340        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    62.397 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_m[12]/O
                         net (fo=3, routed)           0.574    62.971    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54[12]
    SLICE_X13Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    63.059 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.085    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X13Y343        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.100 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.126    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X13Y344        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.141 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.167    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X13Y345        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.182 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.208    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X13Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    63.285 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[5]
                         net (fo=156, routed)         0.575    63.860    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75_0
    SLICE_X10Y342        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036    63.896 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_m[15]/O
                         net (fo=3, routed)           0.631    64.527    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75[15]
    SLICE_X12Y342        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    64.658 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.684    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X12Y343        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.699 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.725    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X12Y344        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.740 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.766    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X12Y345        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    64.858 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=58, routed)          0.560    65.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ_0
    SLICE_X11Y338        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    65.541 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_m[9]/O
                         net (fo=2, routed)           0.581    66.122    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/dsp_join_kb_53[9]
    SLICE_X15Y338        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    66.227 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.253    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X15Y339        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.268 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.294    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X15Y340        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X15Y341        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y342        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    66.468 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=99, routed)          0.634    67.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X11Y331        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    67.203 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_1_ac0_1/O
                         net (fo=49, routed)          0.784    67.987    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_1_1z
    SLICE_X16Y340        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    68.038 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_m[25]/O
                         net (fo=4, routed)           0.446    68.484    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/dsp_join_kb_55[25]
    SLICE_X13Y338        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    68.594 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.620    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X13Y339        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    68.635 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.661    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X13Y340        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    68.753 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.461    69.214    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X15Y351        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    69.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=59, routed)          0.411    69.660    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1_1z
    SLICE_X17Y341        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    69.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_3/O
                         net (fo=46, routed)          0.462    70.212    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_3_1z
    SLICE_X11Y335        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    70.360 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_m[33]/O
                         net (fo=3, routed)           0.486    70.846    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/dsp_join_kb_71[33]
    SLICE_X14Y336        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    70.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    70.977    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X14Y337        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    71.069 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.170    71.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X14Y340        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    71.274 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=2, routed)           0.344    71.618    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1_0
    SLICE_X15Y351        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    71.669 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2/O
                         net (fo=62, routed)          0.512    72.181    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2_1z
    SLICE_X14Y330        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    72.279 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_5/O
                         net (fo=47, routed)          0.435    72.714    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_5_1z
    SLICE_X18Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    72.863 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_m[31]/O
                         net (fo=4, routed)           0.436    73.299    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/dsp_join_kb_74[31]
    SLICE_X15Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    73.430 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    73.456    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y336        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    73.548 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=5, routed)           0.227    73.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X16Y339        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066    73.841 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2_lut6_2_o6/O
                         net (fo=3, routed)           0.283    74.124    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2
    SLICE_X16Y341        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    74.163 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3/O
                         net (fo=6, routed)           0.106    74.269    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3_1z
    SLICE_X16Y342        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    74.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_7/O
                         net (fo=50, routed)          0.420    74.812    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_ac0_7_1z
    SLICE_X14Y331        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    74.935 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_RNO_2/O
                         net (fo=1, routed)           0.501    75.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/dsp_join_kb_57_1[20]
    SLICE_X16Y334        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    75.542 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X16Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.583 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.609    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X16Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.624 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.650    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X16Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.665 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.691    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X16Y338        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    75.751 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_5/CO[3]
                         net (fo=104, routed)         0.521    76.272    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/sqrt_out_0
    SLICE_X17Y329        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    76.372 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m_cZ[9]/O
                         net (fo=2, routed)           0.220    76.592    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m[9]
    SLICE_X17Y332        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    76.702 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.728    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X17Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.743 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X17Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.784 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.810    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X17Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.851    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X17Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.866 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.892    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X17Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    76.984 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_5_cZ/CO[4]
                         net (fo=27, routed)          0.302    77.286    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_out[0]
    SLICE_X18Y332        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    77.376 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5_cZ/O
                         net (fo=1, routed)           0.192    77.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5
    SLICE_X18Y332        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    77.658 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0_cZ/O
                         net (fo=1, routed)           0.111    77.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0
    SLICE_X18Y330        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    77.917 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0_cZ/O
                         net (fo=1, routed)           0.254    78.171    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0
    SLICE_X20Y335        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    78.269 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0_cZ/O
                         net (fo=1, routed)           0.040    78.309    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0
    SLICE_X20Y335        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    78.344 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a/O
                         net (fo=2, routed)           0.430    78.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_195
    SLICE_X18Y366        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    78.809 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_RNO/O
                         net (fo=1, routed)           0.009    78.818    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_RND_eval0_RND_Inc_i
    SLICE_X18Y366        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    79.008 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.034    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_6
    SLICE_X18Y367        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.049 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_10_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_14
    SLICE_X18Y368        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_18_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.116    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_22
    SLICE_X18Y369        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.131 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_26_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.157    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_30
    SLICE_X18Y370        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.172 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_34_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.198    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_38
    SLICE_X18Y371        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.213 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_42_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_46
    SLICE_X18Y372        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    79.281 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_47_outext/CO[1]
                         net (fo=5, routed)           0.349    79.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_carry
    SLICE_X17Y363        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    79.683 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_1_ac0_5/O
                         net (fo=1, routed)           0.013    79.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_split_kb_79
    SLICE_X17Y363        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240    79.936 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust_cry_2_cZ/O[5]
                         net (fo=1, routed)           0.303    80.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust[4]
    SLICE_X25Y363        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    80.276 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un7_exp_result_f0[4]/O
                         net (fo=2, routed)           0.275    80.551    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/id2fp_sqrt_d_ff_reg[rs1][63][56]
    SLICE_X30Y363        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    80.675 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2/O
                         net (fo=1, routed)           0.040    80.715    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2_n_0
    SLICE_X30Y363        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037    80.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2/O
                         net (fo=1, routed)           0.373    81.125    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2_n_0
    SLICE_X28Y369        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    81.175 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_31__2/O
                         net (fo=64, routed)          0.458    81.633    soc_top_u/vp3_u/_uP_core/ID/func_fp_is_nan_return
    SLICE_X27Y383        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    81.670 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2/O
                         net (fo=1, routed)           0.286    81.956    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2_n_0
    SLICE_X28Y364        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    81.991 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2/O
                         net (fo=1, routed)           0.584    82.575    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    82.627 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2/O
                         net (fo=2, routed)           0.024    82.651    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2_n_0
    SLICE_X42Y356        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067    82.718 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2/O
                         net (fo=1, routed)           0.187    82.905    soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2_n_0
    SLICE_X42Y358        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    82.956 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff[rs1][48]_i_4__2/O
                         net (fo=3, routed)           1.063    84.019    soc_top_u/vp3_u/_uP_core/IF/id2mul_ff_reg[rs2][48]
    SLICE_X8Y389         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    84.070 f  soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2/O
                         net (fo=8, routed)           1.279    85.349    soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2_0
    SLICE_X37Y345        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    85.445 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2/O
                         net (fo=1, routed)           0.181    85.626    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2_n_0
    SLICE_X37Y345        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    85.776 f  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2/O
                         net (fo=12, routed)          0.365    86.141    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2_n_0
    SLICE_X29Y349        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    86.238 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_div_d_ff[rs2][31]_i_1__2/O
                         net (fo=32, routed)          1.426    87.664    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][31]_0
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.080    90.138    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][5]/C
                         clock pessimism             -0.230    89.908    
                         clock uncertainty           -0.080    89.828    
    SLICE_X43Y452        FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    89.754    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][5]
  -------------------------------------------------------------------
                         required time                         89.754    
                         arrival time                         -87.663    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][19]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        80.666ns  (logic 19.496ns (24.169%)  route 61.170ns (75.831%))
  Logic Levels:           282  (CARRY8=181 LUT3=8 LUT4=7 LUT5=45 LUT6=40 MUXF7=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.803ns = ( 90.137 - 83.333 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.714ns (routing 2.290ns, distribution 2.424ns)
  Clock Net Delay (Destination): 4.079ns (routing 2.080ns, distribution 1.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.714     6.995    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X14Y361        FDSE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y361        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     7.074 f  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/Q
                         net (fo=8, routed)           0.297     7.371    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/id2fp_sqrt_d_ff[rs1][39]
    SLICE_X15Y359        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     7.495 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_3/O
                         net (fo=5, routed)           0.303     7.798    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/I0
    SLICE_X16Y361        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.943 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/LUT6/O
                         net (fo=3, routed)           0.099     8.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/N_71
    SLICE_X16Y363        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_11/O
                         net (fo=5, routed)           0.092     8.222    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_76
    SLICE_X16Y364        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     8.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sa_zero_0_a2/O
                         net (fo=3, routed)           0.098     8.410    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_83
    SLICE_X16Y362        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     8.461 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/zero_a_lut6_2/O
                         net (fo=69, routed)          0.289     8.750    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/sa_zero
    SLICE_X14Y359        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     8.839 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/z_0/O
                         net (fo=2, routed)           0.227     9.066    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/z_0
    SLICE_X16Y360        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.105 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1_cZ/O
                         net (fo=1, routed)           0.130     9.235    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1
    SLICE_X17Y361        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.387 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z/O
                         net (fo=11, routed)          0.226     9.613    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/un2_z_1z
    SLICE_X16Y360        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     9.761 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z/O
                         net (fo=50, routed)          0.429    10.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_join_kb_183[1]
    SLICE_X14Y361        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    10.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95_cZ/O
                         net (fo=4, routed)           0.443    10.756    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95
    SLICE_X11Y362        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.879 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211_cZ/O
                         net (fo=1, routed)           0.197    11.076    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211
    SLICE_X10Y366        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.173 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_319/O
                         net (fo=4, routed)           0.157    11.330    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_1[6]
    SLICE_X9Y366         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    11.452 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51[2]/O
                         net (fo=48, routed)          0.364    11.816    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CO0_1
    SLICE_X5Y368         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    11.949 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51_RNIN17I1_o6[2]/O
                         net (fo=20, routed)          0.241    12.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X8Y367         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    12.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3/O
                         net (fo=2, routed)           0.271    12.584    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3_1z
    SLICE_X4Y371         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    12.621 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c5/O
                         net (fo=64, routed)          0.365    12.986    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_axb_7_cZ
    SLICE_X8Y367         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    13.086 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m_m[1]/O
                         net (fo=3, routed)           0.198    13.284    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_41[2]
    SLICE_X6Y370         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    13.382 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4/O
                         net (fo=57, routed)          0.135    13.517    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4_1z
    SLICE_X6Y368         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    13.640 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c6/O
                         net (fo=10, routed)          0.221    13.861    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X5Y373         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    13.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=4, routed)           0.146    14.097    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_17[3]
    SLICE_X6Y373         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[6])
                                                      0.160    14.257 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[6]
                         net (fo=64, routed)          0.166    14.423    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X6Y374         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    14.546 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.142    14.688    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/dsp_join_kb_11[4]
    SLICE_X5Y375         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090    14.778 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_RNO_2/O
                         net (fo=1, routed)           0.007    14.785    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_axb_4
    SLICE_X5Y375         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160    14.945 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=66, routed)          0.404    15.349    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X4Y378         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    15.437 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=4, routed)           0.208    15.645    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/dsp_join_kb_33[2]
    SLICE_X5Y378         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    15.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    15.776    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X5Y379         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    15.828 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_8/CO[0]
                         net (fo=68, routed)          0.276    16.104    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[1]
    SLICE_X6Y375         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    16.192 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m_m[5]/O
                         net (fo=3, routed)           0.208    16.400    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/dsp_join_kb_45[5]
    SLICE_X4Y379         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    16.453 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_RNO_5/O
                         net (fo=1, routed)           0.015    16.468    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_axb_7
    SLICE_X4Y379         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    16.585 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    16.611    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X4Y380         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.653 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_9/CO[1]
                         net (fo=70, routed)          0.350    17.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[0]
    SLICE_X3Y378         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    17.151 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=4, routed)           0.168    17.319    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/dsp_join_kb_23[4]
    SLICE_X3Y381         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    17.410 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    17.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y382         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    17.493 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_10/CO[2]
                         net (fo=72, routed)          0.267    17.760    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[1]
    SLICE_X3Y379         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    17.811 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m_m[7]/O
                         net (fo=3, routed)           0.267    18.078    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/dsp_join_kb_39[7]
    SLICE_X2Y382         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    18.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    18.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X2Y382         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184    18.330 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11/CO[3]
                         net (fo=74, routed)          0.232    18.562    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y380         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    18.685 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.335    19.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/dsp_join_kb_37[9]
    SLICE_X1Y385         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037    19.057 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    19.073    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X1Y385         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213    19.286 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[4]
                         net (fo=76, routed)          0.427    19.713    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y379         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    19.835 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.319    20.154    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/z__0[0]
    SLICE_X0Y383         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    20.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    20.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y384         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    20.374 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[5]
                         net (fo=78, routed)          0.362    20.736    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y379         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.326    21.151    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/dsp_join_kb_21[2]
    SLICE_X1Y380         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    21.261 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    21.287    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y381         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    21.379 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[6]
                         net (fo=80, routed)          0.396    21.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X0Y375         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    21.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.217    22.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/dsp_join_kb_5[1]
    SLICE_X0Y379         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    22.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    22.185    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y380         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=82, routed)          0.489    22.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y374         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    22.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.296    23.044    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/normed_ma_242[0]
    SLICE_X1Y377         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    23.164 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y378         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.205 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.231    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y379         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    23.283 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_16/CO[0]
                         net (fo=84, routed)          0.397    23.680    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X2Y373         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    23.768 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.338    24.106    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/dsp_join_kb_27[3]
    SLICE_X0Y376         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    24.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.233    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y377         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.248 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.274    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y378         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.316 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_17/CO[1]
                         net (fo=86, routed)          0.522    24.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[1]
    SLICE_X3Y371         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    24.889 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.374    25.263    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/dsp_join_kb_35[0]
    SLICE_X1Y374         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    25.373 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.399    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y375         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.414 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.440    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y376         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    25.497 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_18/CO[2]
                         net (fo=88, routed)          0.435    25.932    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X3Y371         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    26.028 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.293    26.321    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/dsp_join_kb_15[5]
    SLICE_X0Y372         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    26.404 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y373         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.445 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.471    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y374         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    26.531 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_19/CO[3]
                         net (fo=90, routed)          0.409    26.940    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[1]
    SLICE_X2Y367         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    26.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.350    27.341    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/dsp_join_kb_49[0]
    SLICE_X1Y371         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    27.451 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.477    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y372         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.492 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.518    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y373         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    27.610 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[4]
                         net (fo=92, routed)          0.393    28.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X2Y367         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099    28.102 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.320    28.422    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/dsp_join_kb_29[2]
    SLICE_X0Y369         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    28.527 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.553    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y370         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.568 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.594    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y371         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    28.671 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[5]
                         net (fo=94, routed)          0.475    29.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X1Y354         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    29.298 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.330    29.628    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/z__0[0]
    SLICE_X1Y366         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    29.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.789 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.815    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y368         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    29.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[6]
                         net (fo=96, routed)          0.394    30.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X0Y354         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    30.390 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.291    30.681    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/dsp_join_kb_47[1]
    SLICE_X1Y361         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    30.801 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.827    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.842 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.868    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    30.890 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=98, routed)          0.412    31.302    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X0Y353         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    31.426 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.240    31.666    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/dsp_join_kb_9[2]
    SLICE_X0Y358         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    31.771 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.797    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.812 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.853 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.879    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X0Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    31.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_24/CO[0]
                         net (fo=100, routed)         0.470    32.401    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X3Y353         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    32.524 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.377    32.901    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/dsp_join_kb_7[4]
    SLICE_X1Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093    32.994 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.035 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.061    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.076 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X1Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    33.144 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_25/CO[1]
                         net (fo=102, routed)         0.432    33.576    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X5Y355         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    33.626 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.287    33.913    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/id2fp_sqrt_d_ff_reg[rs1][0][0]
    SLICE_X2Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    34.033 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X2Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.074 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.100    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X2Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.115 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.141    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X2Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    34.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_26/CO[2]
                         net (fo=104, routed)         0.322    34.520    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X4Y354         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    34.557 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.249    34.806    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/dsp_join_kb_3[3]
    SLICE_X3Y355         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    34.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.933    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y356         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.948 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.974    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X3Y357         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.989 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.015    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X3Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    35.075 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_27/CO[3]
                         net (fo=112, routed)         0.355    35.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/sqrt_out[0]
    SLICE_X6Y359         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052    35.482 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.329    35.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/dsp_join_kb_64[0]
    SLICE_X4Y355         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    35.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_4_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.957    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_8
    SLICE_X4Y356         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    35.972 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_12_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.998    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_16
    SLICE_X4Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.013 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_20_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.039    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_24
    SLICE_X4Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    36.099 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_28/CO[3]
                         net (fo=118, routed)         0.266    36.365    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73_0
    SLICE_X4Y354         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    36.455 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.356    36.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73[4]
    SLICE_X4Y359         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    36.899 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.925    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y360         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.940 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.966    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.981 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.007    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    37.067 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_29/CO[3]
                         net (fo=123, routed)         0.296    37.363    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59_0
    SLICE_X5Y359         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    37.486 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.345    37.831    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59[1]
    SLICE_X2Y362         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    37.937 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.963    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X2Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    37.978 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.004    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X2Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    38.019 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.045    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X2Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    38.137 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[4]
                         net (fo=125, routed)         0.371    38.508    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58_0
    SLICE_X5Y361         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    38.657 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.251    38.908    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58[3]
    SLICE_X3Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    38.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.017    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X3Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.032 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.058    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X3Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.073 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.099    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X3Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    39.176 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[5]
                         net (fo=127, routed)         0.392    39.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76_0
    SLICE_X7Y359         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    39.691 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.368    40.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76[1]
    SLICE_X4Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    40.165 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.191    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.206 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.232    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    40.365 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[6]
                         net (fo=129, routed)         0.438    40.803    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66_0
    SLICE_X6Y362         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125    40.928 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.228    41.156    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66[2]
    SLICE_X5Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    41.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X5Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.288 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.314    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X5Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.329 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.355    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X5Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    41.377 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=131, routed)         0.464    41.841    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63_0
    SLICE_X7Y357         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147    41.988 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.257    42.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63[1]
    SLICE_X6Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    42.351 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.377    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X6Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X6Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.433 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.459    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X6Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.474 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.500    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X6Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    42.552 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_34/CO[0]
                         net (fo=133, routed)         0.428    42.980    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65_0
    SLICE_X7Y355         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    43.104 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.272    43.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65[0]
    SLICE_X7Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    43.481 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.507    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X7Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.522 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.548    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X7Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.563 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.589    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X7Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.604 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X7Y367         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    43.672 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_35/CO[1]
                         net (fo=135, routed)         0.772    44.444    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77_0
    SLICE_X12Y356        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099    44.543 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.618    45.161    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77[0]
    SLICE_X8Y360         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    45.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X8Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.338    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X8Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.353 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.379    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X8Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.394 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.420    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X8Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    45.477 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_36/CO[2]
                         net (fo=137, routed)         0.876    46.353    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69_0
    SLICE_X12Y356        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    46.388 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.630    47.018    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69[2]
    SLICE_X9Y357         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    47.109 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.135    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X9Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.150 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.176    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.191 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.217    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.232 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.258    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    47.318 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_37/CO[3]
                         net (fo=139, routed)         0.718    48.036    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79_0
    SLICE_X12Y354        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    48.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.365    48.524    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79[0]
    SLICE_X10Y355        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    48.629 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.655    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X10Y356        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.670 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X10Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.711 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.737    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.778    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y359        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    48.870 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[4]
                         net (fo=141, routed)         0.593    49.463    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70_0
    SLICE_X12Y355        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    49.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.562    50.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70[6]
    SLICE_X11Y353        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133    50.208 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.234    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X11Y354        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.275    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y355        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.290 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.316    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y356        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    50.393 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[5]
                         net (fo=143, routed)         0.543    50.936    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67_0
    SLICE_X12Y353        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    51.026 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_m[14]/O
                         net (fo=3, routed)           0.505    51.531    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67[13]
    SLICE_X9Y352         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051    51.582 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.608    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y353         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y354         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y355         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    51.782 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[6]
                         net (fo=145, routed)         0.634    52.416    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60_0
    SLICE_X12Y353        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    52.562 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_m[17]/O
                         net (fo=3, routed)           0.642    53.204    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60[16]
    SLICE_X9Y348         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    53.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y349         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    53.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y350         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    53.398 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=147, routed)         0.722    54.120    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72_0
    SLICE_X13Y353        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145    54.265 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_m[16]/O
                         net (fo=3, routed)           0.498    54.763    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72[15]
    SLICE_X10Y348        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    54.880 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.906    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.921 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.947    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.962 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.988    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X10Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    55.040 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_42/CO[0]
                         net (fo=149, routed)         0.607    55.647    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56_0
    SLICE_X13Y353        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    55.769 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_m[18]/O
                         net (fo=3, routed)           0.638    56.407    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56[17]
    SLICE_X11Y345        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    56.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.539    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.554 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.580    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y347        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.595 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.621    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X11Y348        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    56.663 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_43/CO[1]
                         net (fo=151, routed)         0.411    57.074    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68_0
    SLICE_X11Y337        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    57.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.540    57.738    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68[0]
    SLICE_X12Y346        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    57.843 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.869    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X12Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.884 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.910    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X12Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.925 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.951    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X12Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.966 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.992    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X12Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    58.007 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    58.033    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X12Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    58.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_44/CO[2]
                         net (fo=153, routed)         0.717    58.807    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62_0
    SLICE_X11Y339        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    58.955 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.577    59.532    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62[2]
    SLICE_X15Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    59.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X15Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X15Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.705 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.731    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X15Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.746 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.772    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X15Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.787 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.813    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X15Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    59.873 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_45/CO[3]
                         net (fo=154, routed)         0.677    60.550    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61_0
    SLICE_X10Y340        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    60.698 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_m[10]/O
                         net (fo=3, routed)           0.547    61.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61[9]
    SLICE_X14Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    61.346 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.372    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X14Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.387 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.413    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X14Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.428 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.454    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X14Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.469 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.495    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X14Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    61.587 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[4]
                         net (fo=157, routed)         0.714    62.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54_0
    SLICE_X10Y340        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    62.397 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_m[12]/O
                         net (fo=3, routed)           0.574    62.971    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54[12]
    SLICE_X13Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    63.059 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.085    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X13Y343        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.100 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.126    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X13Y344        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.141 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.167    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X13Y345        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.182 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.208    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X13Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    63.285 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[5]
                         net (fo=156, routed)         0.575    63.860    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75_0
    SLICE_X10Y342        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036    63.896 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_m[15]/O
                         net (fo=3, routed)           0.631    64.527    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75[15]
    SLICE_X12Y342        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    64.658 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.684    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X12Y343        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.699 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.725    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X12Y344        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.740 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.766    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X12Y345        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    64.858 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=58, routed)          0.560    65.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ_0
    SLICE_X11Y338        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    65.541 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_m[9]/O
                         net (fo=2, routed)           0.581    66.122    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/dsp_join_kb_53[9]
    SLICE_X15Y338        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    66.227 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.253    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X15Y339        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.268 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.294    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X15Y340        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X15Y341        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y342        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    66.468 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=99, routed)          0.634    67.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X11Y331        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    67.203 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_1_ac0_1/O
                         net (fo=49, routed)          0.784    67.987    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_1_1z
    SLICE_X16Y340        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    68.038 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_m[25]/O
                         net (fo=4, routed)           0.446    68.484    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/dsp_join_kb_55[25]
    SLICE_X13Y338        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    68.594 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.620    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X13Y339        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    68.635 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.661    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X13Y340        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    68.753 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.461    69.214    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X15Y351        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    69.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=59, routed)          0.411    69.660    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1_1z
    SLICE_X17Y341        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    69.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_3/O
                         net (fo=46, routed)          0.462    70.212    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_3_1z
    SLICE_X11Y335        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    70.360 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_m[33]/O
                         net (fo=3, routed)           0.486    70.846    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/dsp_join_kb_71[33]
    SLICE_X14Y336        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    70.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    70.977    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X14Y337        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    71.069 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.170    71.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X14Y340        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    71.274 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=2, routed)           0.344    71.618    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1_0
    SLICE_X15Y351        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    71.669 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2/O
                         net (fo=62, routed)          0.512    72.181    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2_1z
    SLICE_X14Y330        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    72.279 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_5/O
                         net (fo=47, routed)          0.435    72.714    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_5_1z
    SLICE_X18Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    72.863 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_m[31]/O
                         net (fo=4, routed)           0.436    73.299    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/dsp_join_kb_74[31]
    SLICE_X15Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    73.430 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    73.456    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y336        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    73.548 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=5, routed)           0.227    73.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X16Y339        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066    73.841 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2_lut6_2_o6/O
                         net (fo=3, routed)           0.283    74.124    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2
    SLICE_X16Y341        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    74.163 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3/O
                         net (fo=6, routed)           0.106    74.269    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3_1z
    SLICE_X16Y342        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    74.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_7/O
                         net (fo=50, routed)          0.420    74.812    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_ac0_7_1z
    SLICE_X14Y331        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    74.935 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_RNO_2/O
                         net (fo=1, routed)           0.501    75.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/dsp_join_kb_57_1[20]
    SLICE_X16Y334        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    75.542 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X16Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.583 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.609    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X16Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.624 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.650    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X16Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.665 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.691    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X16Y338        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    75.751 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_5/CO[3]
                         net (fo=104, routed)         0.521    76.272    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/sqrt_out_0
    SLICE_X17Y329        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    76.372 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m_cZ[9]/O
                         net (fo=2, routed)           0.220    76.592    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m[9]
    SLICE_X17Y332        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    76.702 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.728    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X17Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.743 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X17Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.784 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.810    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X17Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.851    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X17Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.866 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.892    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X17Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    76.984 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_5_cZ/CO[4]
                         net (fo=27, routed)          0.302    77.286    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_out[0]
    SLICE_X18Y332        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    77.376 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5_cZ/O
                         net (fo=1, routed)           0.192    77.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5
    SLICE_X18Y332        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    77.658 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0_cZ/O
                         net (fo=1, routed)           0.111    77.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0
    SLICE_X18Y330        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    77.917 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0_cZ/O
                         net (fo=1, routed)           0.254    78.171    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0
    SLICE_X20Y335        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    78.269 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0_cZ/O
                         net (fo=1, routed)           0.040    78.309    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0
    SLICE_X20Y335        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    78.344 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a/O
                         net (fo=2, routed)           0.430    78.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_195
    SLICE_X18Y366        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    78.809 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_RNO/O
                         net (fo=1, routed)           0.009    78.818    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_RND_eval0_RND_Inc_i
    SLICE_X18Y366        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    79.008 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.034    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_6
    SLICE_X18Y367        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.049 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_10_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_14
    SLICE_X18Y368        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_18_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.116    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_22
    SLICE_X18Y369        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.131 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_26_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.157    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_30
    SLICE_X18Y370        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.172 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_34_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.198    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_38
    SLICE_X18Y371        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.213 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_42_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_46
    SLICE_X18Y372        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    79.281 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_47_outext/CO[1]
                         net (fo=5, routed)           0.349    79.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_carry
    SLICE_X17Y363        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    79.683 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_1_ac0_5/O
                         net (fo=1, routed)           0.013    79.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_split_kb_79
    SLICE_X17Y363        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240    79.936 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust_cry_2_cZ/O[5]
                         net (fo=1, routed)           0.303    80.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust[4]
    SLICE_X25Y363        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    80.276 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un7_exp_result_f0[4]/O
                         net (fo=2, routed)           0.275    80.551    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/id2fp_sqrt_d_ff_reg[rs1][63][56]
    SLICE_X30Y363        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    80.675 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2/O
                         net (fo=1, routed)           0.040    80.715    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2_n_0
    SLICE_X30Y363        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037    80.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2/O
                         net (fo=1, routed)           0.373    81.125    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2_n_0
    SLICE_X28Y369        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    81.175 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_31__2/O
                         net (fo=64, routed)          0.458    81.633    soc_top_u/vp3_u/_uP_core/ID/func_fp_is_nan_return
    SLICE_X27Y383        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    81.670 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2/O
                         net (fo=1, routed)           0.286    81.956    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2_n_0
    SLICE_X28Y364        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    81.991 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2/O
                         net (fo=1, routed)           0.584    82.575    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    82.627 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2/O
                         net (fo=2, routed)           0.024    82.651    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2_n_0
    SLICE_X42Y356        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067    82.718 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2/O
                         net (fo=1, routed)           0.187    82.905    soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2_n_0
    SLICE_X42Y358        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    82.956 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff[rs1][48]_i_4__2/O
                         net (fo=3, routed)           1.063    84.019    soc_top_u/vp3_u/_uP_core/IF/id2mul_ff_reg[rs2][48]
    SLICE_X8Y389         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    84.070 f  soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2/O
                         net (fo=8, routed)           1.279    85.349    soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2_0
    SLICE_X37Y345        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    85.445 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2/O
                         net (fo=1, routed)           0.181    85.626    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2_n_0
    SLICE_X37Y345        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    85.776 f  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2/O
                         net (fo=12, routed)          0.365    86.141    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2_n_0
    SLICE_X29Y349        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    86.238 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_div_d_ff[rs2][31]_i_1__2/O
                         net (fo=32, routed)          1.423    87.661    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][31]_0
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.079    90.137    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][19]/C
                         clock pessimism             -0.230    89.907    
                         clock uncertainty           -0.080    89.827    
    SLICE_X43Y452        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    89.753    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][19]
  -------------------------------------------------------------------
                         required time                         89.753    
                         arrival time                         -87.660    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][2]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        80.666ns  (logic 19.496ns (24.169%)  route 61.170ns (75.831%))
  Logic Levels:           282  (CARRY8=181 LUT3=8 LUT4=7 LUT5=45 LUT6=40 MUXF7=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.803ns = ( 90.137 - 83.333 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.714ns (routing 2.290ns, distribution 2.424ns)
  Clock Net Delay (Destination): 4.079ns (routing 2.080ns, distribution 1.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.714     6.995    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X14Y361        FDSE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y361        FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     7.074 f  soc_top_u/vp3_u/_uP_core/ID/id2fp_sqrt_d_ff_reg[rs1][41]/Q
                         net (fo=8, routed)           0.297     7.371    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/id2fp_sqrt_d_ff[rs1][39]
    SLICE_X15Y359        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     7.495 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_3/O
                         net (fo=5, routed)           0.303     7.798    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/I0
    SLICE_X16Y361        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.145     7.943 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_8_lut6_2/LUT6/O
                         net (fo=3, routed)           0.099     8.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/N_71
    SLICE_X16Y363        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     8.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.0.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z_0_a2_11/O
                         net (fo=5, routed)           0.092     8.222    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_76
    SLICE_X16Y364        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     8.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sa_zero_0_a2/O
                         net (fo=3, routed)           0.098     8.410    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_83
    SLICE_X16Y362        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     8.461 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/zero_a_lut6_2/O
                         net (fo=69, routed)          0.289     8.750    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/sa_zero
    SLICE_X14Y359        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     8.839 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.3.enc_bit.3.enc_odd_level.UEN0/z_0/O
                         net (fo=2, routed)           0.227     9.066    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/z_0
    SLICE_X16Y360        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     9.105 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1_cZ/O
                         net (fo=1, routed)           0.130     9.235    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z_1
    SLICE_X17Y361        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     9.387 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.4.enc_bit.1.enc_even_level.UEN1/un2_z/O
                         net (fo=11, routed)          0.226     9.613    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/un2_z_1z
    SLICE_X16Y360        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     9.761 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U1/U1/enc_output.1.enc_level.5.enc_bit.0.enc_odd_level.UEN0/z/O
                         net (fo=50, routed)          0.429    10.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_join_kb_183[1]
    SLICE_X14Y361        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.123    10.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95_cZ/O
                         net (fo=4, routed)           0.443    10.756    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_95
    SLICE_X11Y362        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123    10.879 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211_cZ/O
                         net (fo=1, routed)           0.197    11.076    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_211
    SLICE_X10Y366        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097    11.173 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/normed_ma_319/O
                         net (fo=4, routed)           0.157    11.330    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_1[6]
    SLICE_X9Y366         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122    11.452 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51[2]/O
                         net (fo=48, routed)          0.364    11.816    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CO0_1
    SLICE_X5Y368         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133    11.949 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/CryTmp_51_RNIN17I1_o6[2]/O
                         net (fo=20, routed)          0.241    12.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X8Y367         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123    12.313 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3/O
                         net (fo=2, routed)           0.271    12.584    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c3_1z
    SLICE_X4Y371         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037    12.621 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.50.u_add_PartRem/un8_sum_int_c5/O
                         net (fo=64, routed)          0.365    12.986    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_axb_7_cZ
    SLICE_X8Y367         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100    13.086 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m_m[1]/O
                         net (fo=3, routed)           0.198    13.284    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/dsp_join_kb_41[2]
    SLICE_X6Y370         LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098    13.382 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4/O
                         net (fo=57, routed)          0.135    13.517    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c4_1z
    SLICE_X6Y368         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    13.640 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.49.u_add_PartRem/un8_sum_int_c6/O
                         net (fo=10, routed)          0.221    13.861    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_78[0]
    SLICE_X5Y373         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    13.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=4, routed)           0.146    14.097    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/dsp_join_kb_17[3]
    SLICE_X6Y373         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[6])
                                                      0.160    14.257 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.48.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[6]
                         net (fo=64, routed)          0.166    14.423    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X6Y374         LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123    14.546 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.142    14.688    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/dsp_join_kb_11[4]
    SLICE_X5Y375         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.090    14.778 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_RNO_2/O
                         net (fo=1, routed)           0.007    14.785    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_axb_4
    SLICE_X5Y375         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.160    14.945 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.47.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=66, routed)          0.404    15.349    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ_0[0]
    SLICE_X4Y378         LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088    15.437 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=4, routed)           0.208    15.645    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/dsp_join_kb_33[2]
    SLICE_X5Y378         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    15.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    15.776    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X5Y379         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    15.828 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.46.u_add_PartRem/un8_sum_int_cry_8/CO[0]
                         net (fo=68, routed)          0.276    16.104    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[1]
    SLICE_X6Y375         LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    16.192 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m_m[5]/O
                         net (fo=3, routed)           0.208    16.400    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/dsp_join_kb_45[5]
    SLICE_X4Y379         LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    16.453 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_RNO_5/O
                         net (fo=1, routed)           0.015    16.468    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_axb_7
    SLICE_X4Y379         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117    16.585 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    16.611    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X4Y380         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    16.653 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.45.u_add_PartRem/un8_sum_int_cry_9/CO[1]
                         net (fo=70, routed)          0.350    17.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ_1[0]
    SLICE_X3Y378         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148    17.151 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=4, routed)           0.168    17.319    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/dsp_join_kb_23[4]
    SLICE_X3Y381         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    17.410 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    17.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y382         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    17.493 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.44.u_add_PartRem/un8_sum_int_cry_10/CO[2]
                         net (fo=72, routed)          0.267    17.760    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[1]
    SLICE_X3Y379         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051    17.811 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m_m[7]/O
                         net (fo=3, routed)           0.267    18.078    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/dsp_join_kb_39[7]
    SLICE_X2Y382         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    18.130 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    18.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X2Y382         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[3])
                                                      0.184    18.330 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.43.u_add_PartRem/un8_sum_int_cry_11/CO[3]
                         net (fo=74, routed)          0.232    18.562    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y380         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123    18.685 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.335    19.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/dsp_join_kb_37[9]
    SLICE_X1Y385         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037    19.057 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_RNO_0/O
                         net (fo=1, routed)           0.016    19.073    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_axb_9
    SLICE_X1Y385         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[4])
                                                      0.213    19.286 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.42.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[4]
                         net (fo=76, routed)          0.427    19.713    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X3Y379         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122    19.835 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.319    20.154    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/z__0[0]
    SLICE_X0Y383         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    20.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    20.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y384         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    20.374 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.41.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[5]
                         net (fo=78, routed)          0.362    20.736    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y379         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089    20.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.326    21.151    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/dsp_join_kb_21[2]
    SLICE_X1Y380         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    21.261 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    21.287    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y381         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    21.379 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.40.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[6]
                         net (fo=80, routed)          0.396    21.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X0Y375         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    21.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.217    22.042    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/dsp_join_kb_5[1]
    SLICE_X0Y379         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    22.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    22.185    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y380         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    22.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.39.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=82, routed)          0.489    22.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ_0[0]
    SLICE_X2Y374         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.052    22.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.296    23.044    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/normed_ma_242[0]
    SLICE_X1Y377         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    23.164 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.190    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y378         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    23.205 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    23.231    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y379         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    23.283 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.38.u_add_PartRem/un8_sum_int_cry_16/CO[0]
                         net (fo=84, routed)          0.397    23.680    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X2Y373         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088    23.768 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.338    24.106    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/dsp_join_kb_27[3]
    SLICE_X0Y376         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    24.207 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.233    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y377         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    24.248 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    24.274    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y378         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    24.316 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.37.u_add_PartRem/un8_sum_int_cry_17/CO[1]
                         net (fo=86, routed)          0.522    24.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[1]
    SLICE_X3Y371         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051    24.889 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.374    25.263    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/dsp_join_kb_35[0]
    SLICE_X1Y374         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    25.373 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.399    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y375         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    25.414 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    25.440    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y376         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    25.497 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.36.u_add_PartRem/un8_sum_int_cry_18/CO[2]
                         net (fo=88, routed)          0.435    25.932    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ_1[0]
    SLICE_X3Y371         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    26.028 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.293    26.321    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/dsp_join_kb_15[5]
    SLICE_X0Y372         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    26.404 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y373         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    26.445 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    26.471    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y374         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    26.531 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.35.u_add_PartRem/un8_sum_int_cry_19/CO[3]
                         net (fo=90, routed)          0.409    26.940    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[1]
    SLICE_X2Y367         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    26.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m_m[0]/O
                         net (fo=3, routed)           0.350    27.341    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/dsp_join_kb_49[0]
    SLICE_X1Y371         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    27.451 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.477    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y372         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    27.492 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    27.518    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y373         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    27.610 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.34.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[4]
                         net (fo=92, routed)          0.393    28.003    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X2Y367         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099    28.102 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.320    28.422    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/dsp_join_kb_29[2]
    SLICE_X0Y369         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    28.527 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.553    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y370         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    28.568 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    28.594    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y371         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    28.671 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.33.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[5]
                         net (fo=94, routed)          0.475    29.146    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X1Y354         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152    29.298 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.330    29.628    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/z__0[0]
    SLICE_X1Y366         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    29.748 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    29.789 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    29.815    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y368         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    29.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.32.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[6]
                         net (fo=96, routed)          0.394    30.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X0Y354         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089    30.390 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.291    30.681    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/dsp_join_kb_47[1]
    SLICE_X1Y361         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    30.801 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.827    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    30.842 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    30.868    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022    30.890 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.31.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=98, routed)          0.412    31.302    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X0Y353         LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124    31.426 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.240    31.666    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/dsp_join_kb_9[2]
    SLICE_X0Y358         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    31.771 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.797    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X0Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.812 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.838    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X0Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    31.853 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    31.879    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X0Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    31.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.30.u_add_PartRem/un8_sum_int_cry_24/CO[0]
                         net (fo=100, routed)         0.470    32.401    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X3Y353         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123    32.524 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.377    32.901    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/dsp_join_kb_7[4]
    SLICE_X1Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093    32.994 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.020    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X1Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.035 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.061    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X1Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    33.076 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    33.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X1Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    33.144 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.29.u_add_PartRem/un8_sum_int_cry_25/CO[1]
                         net (fo=102, routed)         0.432    33.576    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ_0[0]
    SLICE_X5Y355         LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050    33.626 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_v/O
                         net (fo=3, routed)           0.287    33.913    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/id2fp_sqrt_d_ff_reg[rs1][0][0]
    SLICE_X2Y356         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    34.033 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X2Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.074 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.100    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X2Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    34.115 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.141    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X2Y359         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    34.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.28.u_add_PartRem/un8_sum_int_cry_26/CO[2]
                         net (fo=104, routed)         0.322    34.520    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ_1[0]
    SLICE_X4Y354         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037    34.557 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=3, routed)           0.249    34.806    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/dsp_join_kb_3[3]
    SLICE_X3Y355         CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    34.907 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_3_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.933    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_7
    SLICE_X3Y356         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.948 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_11_cZ/CO[7]
                         net (fo=1, routed)           0.026    34.974    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_15
    SLICE_X3Y357         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    34.989 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_19_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.015    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_23
    SLICE_X3Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    35.075 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.27.u_add_PartRem/un8_sum_int_cry_27/CO[3]
                         net (fo=112, routed)         0.355    35.430    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/sqrt_out[0]
    SLICE_X6Y359         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052    35.482 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_m[0]/O
                         net (fo=3, routed)           0.329    35.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/dsp_join_kb_64[0]
    SLICE_X4Y355         CARRY8 (Prop_CARRY8_SLICEM_DI[1]_CO[7])
                                                      0.120    35.931 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_4_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.957    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_8
    SLICE_X4Y356         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    35.972 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_12_cZ/CO[7]
                         net (fo=1, routed)           0.026    35.998    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_16
    SLICE_X4Y357         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.013 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_20_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.039    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_24
    SLICE_X4Y358         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    36.099 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.26.u_add_PartRem/un8_sum_int_cry_28/CO[3]
                         net (fo=118, routed)         0.266    36.365    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73_0
    SLICE_X4Y354         LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090    36.455 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.356    36.811    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/dsp_join_kb_73[4]
    SLICE_X4Y359         CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    36.899 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.925    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y360         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.940 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    36.966    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    36.981 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.007    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    37.067 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.25.u_add_PartRem/un8_sum_int_cry_29/CO[3]
                         net (fo=123, routed)         0.296    37.363    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59_0
    SLICE_X5Y359         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    37.486 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.345    37.831    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/dsp_join_kb_59[1]
    SLICE_X2Y362         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    37.937 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    37.963    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X2Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    37.978 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.004    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X2Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    38.019 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    38.045    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X2Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    38.137 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.24.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[4]
                         net (fo=125, routed)         0.371    38.508    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58_0
    SLICE_X5Y361         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149    38.657 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_m[4]/O
                         net (fo=3, routed)           0.251    38.908    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/dsp_join_kb_58[3]
    SLICE_X3Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083    38.991 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.017    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X3Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.032 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.058    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X3Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    39.073 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    39.099    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X3Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077    39.176 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.23.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[5]
                         net (fo=127, routed)         0.392    39.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76_0
    SLICE_X7Y359         LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    39.691 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.368    40.059    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/dsp_join_kb_76[1]
    SLICE_X4Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    40.165 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.191    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X4Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.206 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.232    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X4Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    40.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    40.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X4Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    40.365 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.22.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[6]
                         net (fo=129, routed)         0.438    40.803    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66_0
    SLICE_X6Y362         LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.125    40.928 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.228    41.156    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/dsp_join_kb_66[2]
    SLICE_X5Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    41.247 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.273    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X5Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.288 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.314    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X5Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    41.329 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    41.355    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X5Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    41.377 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.21.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=131, routed)         0.464    41.841    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63_0
    SLICE_X7Y357         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147    41.988 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_m[2]/O
                         net (fo=3, routed)           0.257    42.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/dsp_join_kb_63[1]
    SLICE_X6Y363         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    42.351 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.377    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X6Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X6Y365         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.433 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.459    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X6Y366         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    42.474 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    42.500    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X6Y367         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052    42.552 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.20.u_add_PartRem/un8_sum_int_cry_34/CO[0]
                         net (fo=133, routed)         0.428    42.980    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65_0
    SLICE_X7Y355         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124    43.104 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.272    43.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/dsp_join_kb_65[0]
    SLICE_X7Y363         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    43.481 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.507    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X7Y364         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.522 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.548    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X7Y365         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.563 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.589    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X7Y366         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    43.604 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    43.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X7Y367         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    43.672 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.19.u_add_PartRem/un8_sum_int_cry_35/CO[1]
                         net (fo=135, routed)         0.772    44.444    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77_0
    SLICE_X12Y356        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099    44.543 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.618    45.161    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/dsp_join_kb_77[0]
    SLICE_X8Y360         CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    45.271 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.297    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X8Y361         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.312 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.338    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X8Y362         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.353 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.379    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X8Y363         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    45.394 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    45.420    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X8Y364         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[2])
                                                      0.057    45.477 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.18.u_add_PartRem/un8_sum_int_cry_36/CO[2]
                         net (fo=137, routed)         0.876    46.353    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69_0
    SLICE_X12Y356        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035    46.388 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.630    47.018    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/dsp_join_kb_69[2]
    SLICE_X9Y357         CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    47.109 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.135    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X9Y358         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.150 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.176    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y359         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.191 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.217    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y360         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    47.232 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    47.258    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y361         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    47.318 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.17.u_add_PartRem/un8_sum_int_cry_37/CO[3]
                         net (fo=139, routed)         0.718    48.036    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79_0
    SLICE_X12Y354        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123    48.159 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.365    48.524    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/dsp_join_kb_79[0]
    SLICE_X10Y355        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    48.629 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.655    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X10Y356        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.670 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X10Y357        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.711 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.737    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y358        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    48.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    48.778    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y359        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    48.870 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.16.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[4]
                         net (fo=141, routed)         0.593    49.463    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70_0
    SLICE_X12Y355        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050    49.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_m[7]/O
                         net (fo=3, routed)           0.562    50.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/dsp_join_kb_70[6]
    SLICE_X11Y353        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.133    50.208 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.234    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X11Y354        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.275    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y355        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    50.290 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    50.316    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y356        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    50.393 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.15.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[5]
                         net (fo=143, routed)         0.543    50.936    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67_0
    SLICE_X12Y353        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090    51.026 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_m[14]/O
                         net (fo=3, routed)           0.505    51.531    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/dsp_join_kb_67[13]
    SLICE_X9Y352         CARRY8 (Prop_CARRY8_SLICEL_DI[7]_CO[7])
                                                      0.051    51.582 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.608    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X9Y353         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y354         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    51.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    51.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y355         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    51.782 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.14.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[6]
                         net (fo=145, routed)         0.634    52.416    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60_0
    SLICE_X12Y353        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146    52.562 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_m[17]/O
                         net (fo=3, routed)           0.642    53.204    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/dsp_join_kb_60[16]
    SLICE_X9Y348         CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    53.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X9Y349         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    53.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    53.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X9Y350         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.022    53.398 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.13.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=147, routed)         0.722    54.120    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72_0
    SLICE_X13Y353        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145    54.265 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_m[16]/O
                         net (fo=3, routed)           0.498    54.763    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/dsp_join_kb_72[15]
    SLICE_X10Y348        CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.117    54.880 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.906    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X10Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.921 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.947    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X10Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    54.962 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    54.988    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X10Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052    55.040 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.12.u_add_PartRem/un8_sum_int_cry_42/CO[0]
                         net (fo=149, routed)         0.607    55.647    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56_0
    SLICE_X13Y353        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122    55.769 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_m[18]/O
                         net (fo=3, routed)           0.638    56.407    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/dsp_join_kb_56[17]
    SLICE_X11Y345        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    56.513 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.539    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X11Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.554 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.580    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X11Y347        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    56.595 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    56.621    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X11Y348        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.042    56.663 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.11.u_add_PartRem/un8_sum_int_cry_43/CO[1]
                         net (fo=151, routed)         0.411    57.074    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68_0
    SLICE_X11Y337        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.124    57.198 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_m[1]/O
                         net (fo=2, routed)           0.540    57.738    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/dsp_join_kb_68[0]
    SLICE_X12Y346        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    57.843 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.869    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X12Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.884 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.910    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X12Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.925 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.951    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X12Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    57.966 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    57.992    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X12Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    58.007 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    58.033    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X12Y351        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[2])
                                                      0.057    58.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.10.u_add_PartRem/un8_sum_int_cry_44/CO[2]
                         net (fo=153, routed)         0.717    58.807    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62_0
    SLICE_X11Y339        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148    58.955 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_m[3]/O
                         net (fo=3, routed)           0.577    59.532    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/dsp_join_kb_62[2]
    SLICE_X15Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[4]_CO[7])
                                                      0.091    59.623 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_5_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.649    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_9
    SLICE_X15Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.664 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.690    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X15Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.705 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.731    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X15Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.746 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.772    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X15Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    59.787 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    59.813    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X15Y350        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[3])
                                                      0.060    59.873 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.9.u_add_PartRem/un8_sum_int_cry_45/CO[3]
                         net (fo=154, routed)         0.677    60.550    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61_0
    SLICE_X10Y340        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148    60.698 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_m[10]/O
                         net (fo=3, routed)           0.547    61.245    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/dsp_join_kb_61[9]
    SLICE_X14Y345        CARRY8 (Prop_CARRY8_SLICEL_DI[3]_CO[7])
                                                      0.101    61.346 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.372    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X14Y346        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.387 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.413    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X14Y347        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.428 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.454    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X14Y348        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    61.469 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    61.495    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X14Y349        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.092    61.587 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.8.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[4]
                         net (fo=157, routed)         0.714    62.301    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54_0
    SLICE_X10Y340        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096    62.397 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_m[12]/O
                         net (fo=3, routed)           0.574    62.971    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/dsp_join_kb_54[12]
    SLICE_X13Y342        CARRY8 (Prop_CARRY8_SLICEM_DI[5]_CO[7])
                                                      0.088    63.059 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.085    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_17
    SLICE_X13Y343        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.100 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.126    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_25
    SLICE_X13Y344        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.141 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.167    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_33
    SLICE_X13Y345        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    63.182 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    63.208    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_41
    SLICE_X13Y346        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077    63.285 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.7.u_add_PartRem/un8_sum_int_cry_45_cZ/CO[5]
                         net (fo=156, routed)         0.575    63.860    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75_0
    SLICE_X10Y342        LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036    63.896 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_m[15]/O
                         net (fo=3, routed)           0.631    64.527    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/dsp_join_kb_75[15]
    SLICE_X12Y342        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    64.658 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.684    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X12Y343        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.699 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.725    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X12Y344        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    64.740 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    64.766    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X12Y345        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    64.858 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.6.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=58, routed)          0.560    65.418    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ_0
    SLICE_X11Y338        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    65.541 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_m[9]/O
                         net (fo=2, routed)           0.581    66.122    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/dsp_join_kb_53[9]
    SLICE_X15Y338        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    66.227 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.253    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X15Y339        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.268 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.294    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X15Y340        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.309 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.335    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X15Y341        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    66.350 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    66.376    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y342        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    66.468 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=99, routed)          0.634    67.102    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X11Y331        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101    67.203 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.5.u_add_PartRem/un8_sum_int_1_ac0_1/O
                         net (fo=49, routed)          0.784    67.987    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_1_1z
    SLICE_X16Y340        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051    68.038 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_m[25]/O
                         net (fo=4, routed)           0.446    68.484    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/dsp_join_kb_55[25]
    SLICE_X13Y338        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    68.594 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.620    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X13Y339        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    68.635 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    68.661    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X13Y340        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092    68.753 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.461    69.214    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X15Y351        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035    69.249 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=59, routed)          0.411    69.660    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_c1_1z
    SLICE_X17Y341        LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090    69.750 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.4.u_add_PartRem/un8_sum_int_1_ac0_3/O
                         net (fo=46, routed)          0.462    70.212    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_3_1z
    SLICE_X11Y335        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148    70.360 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_m[33]/O
                         net (fo=3, routed)           0.486    70.846    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/dsp_join_kb_71[33]
    SLICE_X14Y336        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_CO[7])
                                                      0.105    70.951 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    70.977    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X14Y337        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    71.069 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=2, routed)           0.170    71.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X14Y340        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035    71.274 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1/O
                         net (fo=2, routed)           0.344    71.618    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c1_0
    SLICE_X15Y351        LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.051    71.669 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2/O
                         net (fo=62, routed)          0.512    72.181    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_c2_1z
    SLICE_X14Y330        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098    72.279 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.3.u_add_PartRem/un8_sum_int_1_ac0_5/O
                         net (fo=47, routed)          0.435    72.714    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_5_1z
    SLICE_X18Y336        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149    72.863 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_m[31]/O
                         net (fo=4, routed)           0.436    73.299    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/dsp_join_kb_74[31]
    SLICE_X15Y335        CARRY8 (Prop_CARRY8_SLICEL_DI[0]_CO[7])
                                                      0.131    73.430 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    73.456    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X15Y336        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[6])
                                                      0.092    73.548 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[6]
                         net (fo=5, routed)           0.227    73.775    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_0_carry
    SLICE_X16Y339        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066    73.841 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2_lut6_2_o6/O
                         net (fo=3, routed)           0.283    74.124    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c2
    SLICE_X16Y341        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039    74.163 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3/O
                         net (fo=6, routed)           0.106    74.269    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_c3_1z
    SLICE_X16Y342        LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123    74.392 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.2.u_add_PartRem/un8_sum_int_1_ac0_7/O
                         net (fo=50, routed)          0.420    74.812    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_ac0_7_1z
    SLICE_X14Y331        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123    74.935 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_RNO_2/O
                         net (fo=1, routed)           0.501    75.436    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/dsp_join_kb_57_1[20]
    SLICE_X16Y334        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.106    75.542 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X16Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.583 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.609    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X16Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.624 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.650    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X16Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    75.665 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    75.691    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X16Y338        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060    75.751 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.1.u_add_PartRem/un8_sum_int_1_cry_5/CO[3]
                         net (fo=104, routed)         0.521    76.272    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/sqrt_out_0
    SLICE_X17Y329        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100    76.372 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m_cZ[9]/O
                         net (fo=2, routed)           0.220    76.592    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_m[9]
    SLICE_X17Y332        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.110    76.702 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_13_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.728    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_17
    SLICE_X17Y333        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.743 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_21_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_25
    SLICE_X17Y334        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.784 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_29_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.810    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_33
    SLICE_X17Y335        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.825 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_37_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.851    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_41
    SLICE_X17Y336        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015    76.866 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_0_cry_45_cZ/CO[7]
                         net (fo=1, routed)           0.026    76.892    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_1
    SLICE_X17Y337        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092    76.984 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/U2/g_row.0.u_add_PartRem/un8_sum_int_1_cry_5_cZ/CO[4]
                         net (fo=27, routed)          0.302    77.286    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_out[0]
    SLICE_X18Y332        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090    77.376 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5_cZ/O
                         net (fo=1, routed)           0.192    77.568    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_5
    SLICE_X18Y332        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090    77.658 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0_cZ/O
                         net (fo=1, routed)           0.111    77.769    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_26_0
    SLICE_X18Y330        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148    77.917 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0_cZ/O
                         net (fo=1, routed)           0.254    78.171    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_1_0
    SLICE_X20Y335        LUT5 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098    78.269 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0_cZ/O
                         net (fo=1, routed)           0.040    78.309    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a_3_0
    SLICE_X20Y335        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    78.344 f  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_stk_check_from_rem_a_a_a/O
                         net (fo=2, routed)           0.430    78.774    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/N_195
    SLICE_X18Y366        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    78.809 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_RNO/O
                         net (fo=1, routed)           0.009    78.818    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un2_RND_eval0_RND_Inc_i
    SLICE_X18Y366        CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190    79.008 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_2_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.034    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_6
    SLICE_X18Y367        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.049 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_10_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.075    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_14
    SLICE_X18Y368        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.090 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_18_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.116    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_22
    SLICE_X18Y369        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.131 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_26_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.157    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_30
    SLICE_X18Y370        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.172 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_34_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.198    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_38
    SLICE_X18Y371        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015    79.213 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_42_cZ/CO[7]
                         net (fo=1, routed)           0.026    79.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_46
    SLICE_X18Y372        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[1])
                                                      0.042    79.281 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_cry_47_outext/CO[1]
                         net (fo=5, routed)           0.349    79.630    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_0_carry
    SLICE_X17Y363        LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053    79.683 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/sqrt_rounded_1_ac0_5/O
                         net (fo=1, routed)           0.013    79.696    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/dsp_split_kb_79
    SLICE_X17Y363        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240    79.936 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust_cry_2_cZ/O[5]
                         net (fo=1, routed)           0.303    80.239    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ez_adjust[4]
    SLICE_X25Y363        LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037    80.276 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/un7_exp_result_f0[4]/O
                         net (fo=2, routed)           0.275    80.551    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/id2fp_sqrt_d_ff_reg[rs1][63][56]
    SLICE_X30Y363        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124    80.675 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2/O
                         net (fo=1, routed)           0.040    80.715    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_82__2_n_0
    SLICE_X30Y363        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037    80.752 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2/O
                         net (fo=1, routed)           0.373    81.125    soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_52__2_n_0
    SLICE_X28Y369        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050    81.175 r  soc_top_u/vp3_u/_uP_core/EX/FP_SQRT_D/DW_FP_SQRT/U1/ex2ma_ff[ex_out][63]_i_31__2/O
                         net (fo=64, routed)          0.458    81.633    soc_top_u/vp3_u/_uP_core/ID/func_fp_is_nan_return
    SLICE_X27Y383        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037    81.670 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2/O
                         net (fo=1, routed)           0.286    81.956    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_15__2_n_0
    SLICE_X28Y364        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035    81.991 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2/O
                         net (fo=1, routed)           0.584    82.575    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_8__2_n_0
    SLICE_X42Y356        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052    82.627 f  soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2/O
                         net (fo=2, routed)           0.024    82.651    soc_top_u/vp3_u/_uP_core/ID/ex2ma_ff[ex_out][48]_i_4__2_n_0
    SLICE_X42Y356        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.067    82.718 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2/O
                         net (fo=1, routed)           0.187    82.905    soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[rs1][48]_i_8__2_n_0
    SLICE_X42Y358        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051    82.956 f  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff[rs1][48]_i_4__2/O
                         net (fo=3, routed)           1.063    84.019    soc_top_u/vp3_u/_uP_core/IF/id2mul_ff_reg[rs2][48]
    SLICE_X8Y389         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051    84.070 f  soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2/O
                         net (fo=8, routed)           1.279    85.349    soc_top_u/vp3_u/_uP_core/IF/id2ex_ff[rs2][48]_i_2__2_0
    SLICE_X37Y345        LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096    85.445 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2/O
                         net (fo=1, routed)           0.181    85.626    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_7__2_n_0
    SLICE_X37Y345        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150    85.776 f  soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2/O
                         net (fo=12, routed)          0.365    86.141    soc_top_u/vp3_u/_uP_core/IF/id2fp_add_s_ff[rs2][63]_i_2__2_n_0
    SLICE_X29Y349        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097    86.238 r  soc_top_u/vp3_u/_uP_core/IF/id2fp_div_d_ff[rs2][31]_i_1__2/O
                         net (fo=32, routed)          1.423    87.661    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][31]_0
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.079    90.137    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X43Y452        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][2]/C
                         clock pessimism             -0.230    89.907    
                         clock uncertainty           -0.080    89.827    
    SLICE_X43Y452        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074    89.753    soc_top_u/vp3_u/_uP_core/ID/id2fp_div_d_ff_reg[rs2][2]
  -------------------------------------------------------------------
                         required time                         89.753    
                         arrival time                         -87.660    
  -------------------------------------------------------------------
                         slack                                  2.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[inst][24]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp3_u/_uP_core/EX/ex2ma_ff_reg[csr_addr][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.060ns (34.483%)  route 0.114ns (65.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.850ns
    Source Clock Delay      (SCD):    6.836ns
    Clock Pessimism Removal (CPR):    -0.091ns
  Clock Net Delay (Source):      4.112ns (routing 2.080ns, distribution 2.032ns)
  Clock Net Delay (Destination): 4.569ns (routing 2.290ns, distribution 2.279ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.700    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.724 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.112     6.836    soc_top_u/vp3_u/_uP_core/ID/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X44Y373        FDRE                                         r  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[inst][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y373        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     6.896 r  soc_top_u/vp3_u/_uP_core/ID/id2ex_ff_reg[inst][24]/Q
                         net (fo=4, routed)           0.114     7.010    soc_top_u/vp3_u/_uP_core/EX/Q[14]
    SLICE_X46Y373        FDRE                                         r  soc_top_u/vp3_u/_uP_core/EX/ex2ma_ff_reg[csr_addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.569     6.850    soc_top_u/vp3_u/_uP_core/EX/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X46Y373        FDRE                                         r  soc_top_u/vp3_u/_uP_core/EX/ex2ma_ff_reg[csr_addr][4]/C
                         clock pessimism              0.091     6.941    
    SLICE_X46Y373        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     7.001    soc_top_u/vp3_u/_uP_core/EX/ex2ma_ff_reg[csr_addr][4]
  -------------------------------------------------------------------
                         required time                         -7.001    
                         arrival time                           7.010    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 soc_top_u/vp3_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp3_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.867ns
    Source Clock Delay      (SCD):    6.856ns
    Clock Pessimism Removal (CPR):    -0.088ns
  Clock Net Delay (Source):      4.132ns (routing 2.080ns, distribution 2.052ns)
  Clock Net Delay (Destination): 4.586ns (routing 2.290ns, distribution 2.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.700    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.724 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.132     6.856    soc_top_u/vp3_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/aclk
    SLR Crossing[2->1]   
    SLICE_X46Y305        FDRE                                         r  soc_top_u/vp3_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y305        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     6.914 r  soc_top_u/vp3_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[16].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[20]/Q
                         net (fo=2, routed)           0.112     7.026    soc_top_u/vp3_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[63]_0[20]
    SLICE_X44Y304        FDRE                                         r  soc_top_u/vp3_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.586     6.867    soc_top_u/vp3_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/aclk
    SLR Crossing[2->1]   
    SLICE_X44Y304        FDRE                                         r  soc_top_u/vp3_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[20]/C
                         clock pessimism              0.088     6.955    
    SLICE_X44Y304        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     7.017    soc_top_u/vp3_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[24].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -7.017    
                         arrival time                           7.026    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 soc_top_u/vp0_u/_uP_core/EX/DIV/XDIV_U/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp0_u/_uP_core/EX/DIV/XDIV_U/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.060ns (34.091%)  route 0.116ns (65.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.226ns
    Source Clock Delay      (SCD):    7.184ns
    Clock Pessimism Removal (CPR):    -0.063ns
  Clock Net Delay (Source):      4.460ns (routing 2.080ns, distribution 2.380ns)
  Clock Net Delay (Destination): 4.945ns (routing 2.290ns, distribution 2.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.700    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.724 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.460     7.184    soc_top_u/vp0_u/_uP_core/EX/DIV/XDIV_U/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLR Crossing[2->1]   
    SLICE_X162Y536       FDRE                                         r  soc_top_u/vp0_u/_uP_core/EX/DIV/XDIV_U/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y536       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     7.244 r  soc_top_u/vp0_u/_uP_core/EX/DIV/XDIV_U/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, routed)           0.116     7.360    soc_top_u/vp0_u/_uP_core/EX/DIV/XDIV_U/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[63]_0[16]
    SLICE_X163Y537       FDRE                                         r  soc_top_u/vp0_u/_uP_core/EX/DIV/XDIV_U/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.945     7.226    soc_top_u/vp0_u/_uP_core/EX/DIV/XDIV_U/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/aclk
    SLR Crossing[2->1]   
    SLICE_X163Y537       FDRE                                         r  soc_top_u/vp0_u/_uP_core/EX/DIV/XDIV_U/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism              0.063     7.289    
    SLICE_X163Y537       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     7.351    soc_top_u/vp0_u/_uP_core/EX/DIV/XDIV_U/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -7.351    
                         arrival time                           7.360    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 soc_top_u/dma_station_u/rff_s2b_dma_flush_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/dma_u/dma_noc_u/REQ_IN_BUFFER[5].req_buf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.790ns
    Source Clock Delay      (SCD):    6.782ns
    Clock Pessimism Removal (CPR):    -0.095ns
  Clock Net Delay (Source):      4.058ns (routing 2.080ns, distribution 1.978ns)
  Clock Net Delay (Destination): 4.509ns (routing 2.290ns, distribution 2.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.700    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.724 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.058     6.782    soc_top_u/dma_station_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X74Y564        FDRE                                         r  soc_top_u/dma_station_u/rff_s2b_dma_flush_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y564        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     6.840 r  soc_top_u/dma_station_u/rff_s2b_dma_flush_addr_reg[30]/Q
                         net (fo=3, routed)           0.116     6.956    soc_top_u/dma_u/dma_noc_u/REQ_IN_BUFFER[5].req_buf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[112]_0[25]
    SLICE_X77Y563        FDRE                                         r  soc_top_u/dma_u/dma_noc_u/REQ_IN_BUFFER[5].req_buf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.509     6.790    soc_top_u/dma_u/dma_noc_u/REQ_IN_BUFFER[5].req_buf_u/DEPTH_GT_0.fifo_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X77Y563        FDRE                                         r  soc_top_u/dma_u/dma_noc_u/REQ_IN_BUFFER[5].req_buf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[102]/C
                         clock pessimism              0.095     6.884    
    SLICE_X77Y563        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     6.946    soc_top_u/dma_u/dma_noc_u/REQ_IN_BUFFER[5].req_buf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[102]
  -------------------------------------------------------------------
                         required time                         -6.946    
                         arrival time                           6.956    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 soc_top_u/dma_u/dma_noc_u/MULTI_LYR_REQ_ARBITOR[0].dma_noc_req_arb_u/LYR_CNT_2.lyr1_arb_0_u/master_buf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/dma_u/dmanoc2oursring_u/w_buf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[0][62]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.059ns (34.104%)  route 0.114ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.769ns
    Source Clock Delay      (SCD):    6.763ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Net Delay (Source):      4.039ns (routing 2.080ns, distribution 1.959ns)
  Clock Net Delay (Destination): 4.488ns (routing 2.290ns, distribution 2.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.700    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.724 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.039     6.763    soc_top_u/dma_u/dma_noc_u/MULTI_LYR_REQ_ARBITOR[0].dma_noc_req_arb_u/LYR_CNT_2.lyr1_arb_0_u/master_buf_u/DEPTH_GT_0.fifo_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X73Y523        FDRE                                         r  soc_top_u/dma_u/dma_noc_u/MULTI_LYR_REQ_ARBITOR[0].dma_noc_req_arb_u/LYR_CNT_2.lyr1_arb_0_u/master_buf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y523        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     6.822 r  soc_top_u/dma_u/dma_noc_u/MULTI_LYR_REQ_ARBITOR[0].dma_noc_req_arb_u/LYR_CNT_2.lyr1_arb_0_u/master_buf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[61]/Q
                         net (fo=2, routed)           0.114     6.936    soc_top_u/dma_u/dmanoc2oursring_u/w_buf_u/DEPTH_GT_0.fifo_u/D[61]
    SLICE_X75Y521        FDRE                                         r  soc_top_u/dma_u/dmanoc2oursring_u/w_buf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[0][62]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.488     6.769    soc_top_u/dma_u/dmanoc2oursring_u/w_buf_u/DEPTH_GT_0.fifo_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X75Y521        FDRE                                         r  soc_top_u/dma_u/dmanoc2oursring_u/w_buf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[0][62]/C
                         clock pessimism              0.098     6.866    
    SLICE_X75Y521        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     6.926    soc_top_u/dma_u/dmanoc2oursring_u/w_buf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[0][62]
  -------------------------------------------------------------------
                         required time                         -6.926    
                         arrival time                           6.936    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 soc_top_u/vp2_station_u/station_u/req_u/ARB_GEN[1].aw_w_arb_u/LYR_CNT_1.lyr0_aw_w_arb_0_u/w_obuf_u/DEPTH_GT_0.fifo_u/RFF_FIFO.dff_fifo_ram_reg[1][60]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp2_station_u/rff_s2b_bp_instret_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.081ns (45.252%)  route 0.098ns (54.749%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.798ns
    Source Clock Delay      (SCD):    6.778ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Net Delay (Source):      4.054ns (routing 2.080ns, distribution 1.974ns)
  Clock Net Delay (Destination): 4.517ns (routing 2.290ns, distribution 2.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.700    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.724 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.054     6.778    soc_top_u/vp2_station_u/station_u/req_u/ARB_GEN[1].aw_w_arb_u/LYR_CNT_1.lyr0_aw_w_arb_0_u/w_obuf_u/DEPTH_GT_0.fifo_u/addn_ui_clkout1
    SLR Crossing[2->0]   
    SLICE_X69Y269        FDRE                                         r  soc_top_u/vp2_station_u/station_u/req_u/ARB_GEN[1].aw_w_arb_u/LYR_CNT_1.lyr0_aw_w_arb_0_u/w_obuf_u/DEPTH_GT_0.fifo_u/RFF_FIFO.dff_fifo_ram_reg[1][60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y269        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     6.836 r  soc_top_u/vp2_station_u/station_u/req_u/ARB_GEN[1].aw_w_arb_u/LYR_CNT_1.lyr0_aw_w_arb_0_u/w_obuf_u/DEPTH_GT_0.fifo_u/RFF_FIFO.dff_fifo_ram_reg[1][60]/Q
                         net (fo=3, routed)           0.068     6.904    soc_top_u/vp2_station_u/station_u/req_u/ARB_GEN[1].aw_w_arb_u/LYR_CNT_1.lyr0_aw_w_arb_0_u/w_obuf_u/DEPTH_GT_0.fifo_u/RFF_FIFO.dff_fifo_ram_reg[1]_932[60]
    SLICE_X70Y269        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     6.927 r  soc_top_u/vp2_station_u/station_u/req_u/ARB_GEN[1].aw_w_arb_u/LYR_CNT_1.lyr0_aw_w_arb_0_u/w_obuf_u/DEPTH_GT_0.fifo_u/rff_s2b_bp_instret[51]_i_1__2/O
                         net (fo=1, routed)           0.030     6.957    soc_top_u/vp2_station_u/rff_s2b_bp_instret0[51]
    SLICE_X70Y269        FDRE                                         r  soc_top_u/vp2_station_u/rff_s2b_bp_instret_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.517     6.798    soc_top_u/vp2_station_u/addn_ui_clkout1
    SLR Crossing[2->0]   
    SLICE_X70Y269        FDRE                                         r  soc_top_u/vp2_station_u/rff_s2b_bp_instret_reg[51]/C
                         clock pessimism              0.090     6.887    
    SLICE_X70Y269        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     6.947    soc_top_u/vp2_station_u/rff_s2b_bp_instret_reg[51]
  -------------------------------------------------------------------
                         required time                         -6.947    
                         arrival time                           6.957    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 soc_top_u/bank0_u/cur_reg[s2][cpu_req][data][241]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/bank0_u/MSHR/mshr_bank_reg[3][data][241]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.060ns (13.363%)  route 0.389ns (86.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.862ns
    Source Clock Delay      (SCD):    6.717ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Net Delay (Source):      3.993ns (routing 2.080ns, distribution 1.913ns)
  Clock Net Delay (Destination): 4.581ns (routing 2.290ns, distribution 2.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.700    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.724 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      3.993     6.717    soc_top_u/bank0_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X82Y459        FDRE                                         r  soc_top_u/bank0_u/cur_reg[s2][cpu_req][data][241]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y459        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     6.777 r  soc_top_u/bank0_u/cur_reg[s2][cpu_req][data][241]/Q
                         net (fo=12, routed)          0.389     7.166    soc_top_u/bank0_u/MSHR/mshr_bank_reg[0][data][255]_1[241]
    SLICE_X90Y486        FDRE                                         r  soc_top_u/bank0_u/MSHR/mshr_bank_reg[3][data][241]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.581     6.862    soc_top_u/bank0_u/MSHR/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X90Y486        FDRE                                         r  soc_top_u/bank0_u/MSHR/mshr_bank_reg[3][data][241]/C
                         clock pessimism              0.234     7.095    
    SLICE_X90Y486        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     7.156    soc_top_u/bank0_u/MSHR/mshr_bank_reg[3][data][241]
  -------------------------------------------------------------------
                         required time                         -7.156    
                         arrival time                           7.166    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[63]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.061ns (35.672%)  route 0.110ns (64.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.968ns
    Source Clock Delay      (SCD):    6.937ns
    Clock Pessimism Removal (CPR):    -0.068ns
  Clock Net Delay (Source):      4.213ns (routing 2.080ns, distribution 2.133ns)
  Clock Net Delay (Destination): 4.687ns (routing 2.290ns, distribution 2.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.700    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.724 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.213     6.937    soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dcother.del_divisor/aclk
    SLR Crossing[2->0]   
    SLICE_X95Y66         FDRE                                         r  soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y66         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     6.998 r  soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[63]/Q
                         net (fo=2, routed)           0.110     7.108    soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[63]_0[63]
    SLICE_X94Y67         FDRE                                         r  soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.687     6.968    soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dcother.del_divisor/aclk
    SLR Crossing[2->0]   
    SLICE_X94Y67         FDRE                                         r  soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[63]/C
                         clock pessimism              0.068     7.036    
    SLICE_X94Y67         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     7.098    soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dcother.del_divisor/opt_has_pipe.first_q_reg[63]
  -------------------------------------------------------------------
                         required time                         -7.098    
                         arrival time                           7.108    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 soc_top_u/bank3_station_u/rff_s2b_ctrl_reg_reg[vls][pbase][13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/bank3_station_u/resp_u/ARB_GEN[0].r_arb_u/LYR_CNT_1.lyr0_r_arb_0_u/R_BUF_IN[0].r_ibuf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.059ns (36.646%)  route 0.102ns (63.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.671ns
    Source Clock Delay      (SCD):    6.678ns
    Clock Pessimism Removal (CPR):    -0.098ns
  Clock Net Delay (Source):      3.954ns (routing 2.080ns, distribution 1.874ns)
  Clock Net Delay (Destination): 4.390ns (routing 2.290ns, distribution 2.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.700    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.724 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      3.954     6.678    soc_top_u/bank3_station_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X55Y390        FDRE                                         r  soc_top_u/bank3_station_u/rff_s2b_ctrl_reg_reg[vls][pbase][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y390        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     6.737 r  soc_top_u/bank3_station_u/rff_s2b_ctrl_reg_reg[vls][pbase][13]/Q
                         net (fo=3, routed)           0.102     6.839    soc_top_u/bank3_station_u/resp_u/ARB_GEN[0].r_arb_u/LYR_CNT_1.lyr0_r_arb_0_u/R_BUF_IN[0].r_ibuf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[0][26]_0[12]
    SLICE_X55Y388        FDRE                                         r  soc_top_u/bank3_station_u/resp_u/ARB_GEN[0].r_arb_u/LYR_CNT_1.lyr0_r_arb_0_u/R_BUF_IN[0].r_ibuf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.390     6.671    soc_top_u/bank3_station_u/resp_u/ARB_GEN[0].r_arb_u/LYR_CNT_1.lyr0_r_arb_0_u/R_BUF_IN[0].r_ibuf_u/DEPTH_GT_0.fifo_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X55Y388        FDRE                                         r  soc_top_u/bank3_station_u/resp_u/ARB_GEN[0].r_arb_u/LYR_CNT_1.lyr0_r_arb_0_u/R_BUF_IN[0].r_ibuf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[1][16]/C
                         clock pessimism              0.098     6.769    
    SLICE_X55Y388        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     6.829    soc_top_u/bank3_station_u/resp_u/ARB_GEN[0].r_arb_u/LYR_CNT_1.lyr0_r_arb_0_u/R_BUF_IN[0].r_ibuf_u/DEPTH_GT_0.fifo_u/DFF_FIFO.dff_fifo_ram_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -6.829    
                         arrival time                           6.839    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.010ns
    Source Clock Delay      (SCD):    6.969ns
    Clock Pessimism Removal (CPR):    -0.069ns
  Clock Net Delay (Source):      4.245ns (routing 2.080ns, distribution 2.165ns)
  Clock Net Delay (Destination): 4.729ns (routing 2.290ns, distribution 2.439ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.700    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.724 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.245     6.969    soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/aclk
    SLR Crossing[2->0]   
    SLICE_X103Y65        FDRE                                         r  soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y65        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     7.027 r  soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sgned_input.cmp_divisor/twos_comp/i_reg_arch_simp.i_q.q_i_reg[55]/Q
                         net (fo=1, routed)           0.122     7.149    soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/Q[55]
    SLICE_X101Y67        FDRE                                         r  soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.729     7.010    soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/aclk
    SLR Crossing[2->0]   
    SLICE_X101Y67        FDRE                                         r  soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[55]/C
                         clock pessimism              0.069     7.078    
    SLICE_X101Y67        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.060     7.138    soc_top_u/vp2_u/_uP_core/EX/DIV/XDIV_S/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].stage_zero.div_start_other.del_divisor_init/opt_has_pipe.first_q_reg[55]
  -------------------------------------------------------------------
                         required time                         -7.138    
                         arrival time                           7.149    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         83.333      81.764     RAMB18_X4Y179  soc_top_u/bank3_u/TAG_RAM[3].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         83.333      81.764     RAMB18_X4Y179  soc_top_u/bank3_u/TAG_RAM[3].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         83.333      81.764     RAMB18_X4Y175  soc_top_u/bank3_u/TAG_RAM[4].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         83.333      81.764     RAMB18_X4Y175  soc_top_u/bank3_u/TAG_RAM[4].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         83.333      81.764     RAMB18_X4Y172  soc_top_u/bank3_u/TAG_RAM[5].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         83.333      81.764     RAMB18_X4Y172  soc_top_u/bank3_u/TAG_RAM[5].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         83.333      81.764     RAMB18_X4Y177  soc_top_u/bank3_u/TAG_RAM[6].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         83.333      81.764     RAMB18_X4Y177  soc_top_u/bank3_u/TAG_RAM[6].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         83.333      81.764     RAMB18_X4Y174  soc_top_u/bank3_u/TAG_RAM[7].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         83.333      81.764     RAMB18_X4Y174  soc_top_u/bank3_u/TAG_RAM[7].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X3Y174  soc_top_u/vp3_u/_uP_core/ic_top_u/ic_l1_u/PER_WAY[0].DATA_RAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         41.667      41.125     RAMB18_X5Y115  soc_top_u/vp2_u/_uP_core/ic_top_u/ic_l1_u/PER_WAY[0].DATA_RAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X4Y179  soc_top_u/bank3_u/TAG_RAM[3].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X4Y175  soc_top_u/bank3_u/TAG_RAM[4].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB36_X3Y84   soc_top_u/bank3_u/VALID_RAM/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X0Y222  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X8Y188  soc_top_u/vp0_u/_uP_core/ic_top_u/ic_l1_u/PER_WAY[0].DATA_RAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X3Y171  soc_top_u/vp3_u/_uP_core/ic_top_u/ic_l1_u/PER_WAY[0].DATA_RAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X8Y191  soc_top_u/vp0_u/_uP_core/ic_top_u/ic_l1_u/PER_WAY[0].DATA_RAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X8Y186  soc_top_u/vp0_u/_uP_core/ic_top_u/ic_l1_u/PER_WAY[0].DATA_RAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X4Y179  soc_top_u/bank3_u/TAG_RAM[3].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         41.667      41.125     RAMB18_X4Y179  soc_top_u/bank3_u/TAG_RAM[3].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         41.667      41.125     RAMB18_X4Y179  soc_top_u/bank3_u/TAG_RAM[3].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         41.667      41.125     RAMB18_X4Y175  soc_top_u/bank3_u/TAG_RAM[4].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X4Y172  soc_top_u/bank3_u/TAG_RAM[5].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X4Y177  soc_top_u/bank3_u/TAG_RAM[6].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X4Y177  soc_top_u/bank3_u/TAG_RAM[6].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         41.667      41.125     RAMB18_X4Y177  soc_top_u/bank3_u/TAG_RAM[6].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB18_X4Y174  soc_top_u/bank3_u/TAG_RAM[7].INST/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         41.667      41.125     RAMB36_X3Y84   soc_top_u/bank3_u/VALID_RAM/SRAM/XPM/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack        8.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.965ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.313ns  (logic 0.327ns (7.582%)  route 3.986ns (92.418%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.602ns = ( 18.936 - 13.333 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.994ns (routing 1.611ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.465ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.994     5.260    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLR Crossing[2->1]   
    SLICE_X98Y586        FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y586        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.339 f  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/Q
                         net (fo=5, routed)           2.260     7.599    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_reg_0[5]
    SLICE_X10Y586        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.748 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_2/O
                         net (fo=5, routed)           0.284     8.032    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[3]_1
    SLICE_X7Y586         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     8.131 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_i_1__1/O
                         net (fo=69, routed)          1.442     9.573    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en
    SLICE_X6Y516         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.891    18.936    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X6Y516         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[39]/C
                         clock pessimism             -0.276    18.660    
                         clock uncertainty           -0.061    18.599    
    SLICE_X6Y516         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    18.538    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  8.965    

Slack (MET) :             8.966ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.327ns (7.583%)  route 3.985ns (92.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.602ns = ( 18.936 - 13.333 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.994ns (routing 1.611ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.465ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.994     5.260    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLR Crossing[2->1]   
    SLICE_X98Y586        FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y586        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.339 f  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/Q
                         net (fo=5, routed)           2.260     7.599    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_reg_0[5]
    SLICE_X10Y586        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.748 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_2/O
                         net (fo=5, routed)           0.284     8.032    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[3]_1
    SLICE_X7Y586         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     8.131 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_i_1__1/O
                         net (fo=69, routed)          1.441     9.572    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en
    SLICE_X6Y516         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.891    18.936    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X6Y516         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[23]/C
                         clock pessimism             -0.276    18.660    
                         clock uncertainty           -0.061    18.599    
    SLICE_X6Y516         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    18.538    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  8.966    

Slack (MET) :             8.966ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.312ns  (logic 0.327ns (7.583%)  route 3.985ns (92.416%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.602ns = ( 18.936 - 13.333 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.994ns (routing 1.611ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.465ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.994     5.260    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLR Crossing[2->1]   
    SLICE_X98Y586        FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y586        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.339 f  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/Q
                         net (fo=5, routed)           2.260     7.599    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_reg_0[5]
    SLICE_X10Y586        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.748 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_2/O
                         net (fo=5, routed)           0.284     8.032    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[3]_1
    SLICE_X7Y586         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     8.131 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_i_1__1/O
                         net (fo=69, routed)          1.441     9.572    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en
    SLICE_X6Y516         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.891    18.936    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X6Y516         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[7]/C
                         clock pessimism             -0.276    18.660    
                         clock uncertainty           -0.061    18.599    
    SLICE_X6Y516         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061    18.538    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                  8.966    

Slack (MET) :             8.999ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.355ns (8.763%)  route 3.696ns (91.237%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.605ns = ( 18.939 - 13.333 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    -0.226ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.994ns (routing 1.611ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.894ns (routing 1.465ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.994     5.260    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLR Crossing[2->1]   
    SLICE_X98Y586        FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y586        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     5.339 f  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[2]/Q
                         net (fo=17, routed)          2.652     7.991    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[2]
    SLICE_X7Y587         LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     8.081 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_5/O
                         net (fo=1, routed)           0.039     8.120    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/ram_empty_fb_i_reg
    SLICE_X7Y587         LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     8.155 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_4/O
                         net (fo=9, routed)           0.343     8.498    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rx_fifo_rd
    SLICE_X3Y588         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     8.549 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=3, routed)           0.157     8.706    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X4Y588         LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.100     8.806 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           0.505     9.311    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_ENARDEN_cooolgate_en_sig_2
    RAMB36_X0Y117        RAMB36E2                                     r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.894    18.939    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_dclk_o
    SLR Crossing[2->1]   
    RAMB36_X0Y117        RAMB36E2                                     r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.226    18.713    
                         clock uncertainty           -0.061    18.652    
    RAMB36_X0Y117        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    18.310    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         18.310    
                         arrival time                          -9.311    
  -------------------------------------------------------------------
                         slack                                  8.999    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.327ns (7.764%)  route 3.885ns (92.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 18.940 - 13.333 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.994ns (routing 1.611ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.895ns (routing 1.465ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.994     5.260    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLR Crossing[2->1]   
    SLICE_X98Y586        FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y586        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.339 f  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/Q
                         net (fo=5, routed)           2.260     7.599    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_reg_0[5]
    SLICE_X10Y586        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.748 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_2/O
                         net (fo=5, routed)           0.284     8.032    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[3]_1
    SLICE_X7Y586         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     8.131 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_i_1__1/O
                         net (fo=69, routed)          1.341     9.472    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en
    SLICE_X6Y518         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.895    18.940    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X6Y518         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[15]/C
                         clock pessimism             -0.276    18.664    
                         clock uncertainty           -0.061    18.603    
    SLICE_X6Y518         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    18.542    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.327ns (7.764%)  route 3.885ns (92.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 18.940 - 13.333 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.994ns (routing 1.611ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.895ns (routing 1.465ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.994     5.260    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLR Crossing[2->1]   
    SLICE_X98Y586        FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y586        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.339 f  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/Q
                         net (fo=5, routed)           2.260     7.599    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_reg_0[5]
    SLICE_X10Y586        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.748 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_2/O
                         net (fo=5, routed)           0.284     8.032    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[3]_1
    SLICE_X7Y586         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     8.131 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_i_1__1/O
                         net (fo=69, routed)          1.341     9.472    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en
    SLICE_X6Y518         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.895    18.940    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X6Y518         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[21]/C
                         clock pessimism             -0.276    18.664    
                         clock uncertainty           -0.061    18.603    
    SLICE_X6Y518         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    18.542    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.327ns (7.764%)  route 3.885ns (92.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 18.940 - 13.333 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.994ns (routing 1.611ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.895ns (routing 1.465ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.994     5.260    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLR Crossing[2->1]   
    SLICE_X98Y586        FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y586        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.339 f  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/Q
                         net (fo=5, routed)           2.260     7.599    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_reg_0[5]
    SLICE_X10Y586        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.748 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_2/O
                         net (fo=5, routed)           0.284     8.032    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[3]_1
    SLICE_X7Y586         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     8.131 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_i_1__1/O
                         net (fo=69, routed)          1.341     9.472    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en
    SLICE_X6Y518         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.895    18.940    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X6Y518         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[37]/C
                         clock pessimism             -0.276    18.664    
                         clock uncertainty           -0.061    18.603    
    SLICE_X6Y518         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    18.542    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[37]
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.327ns (7.764%)  route 3.885ns (92.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 18.940 - 13.333 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.994ns (routing 1.611ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.895ns (routing 1.465ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.994     5.260    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLR Crossing[2->1]   
    SLICE_X98Y586        FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y586        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.339 f  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/Q
                         net (fo=5, routed)           2.260     7.599    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_reg_0[5]
    SLICE_X10Y586        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.748 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_2/O
                         net (fo=5, routed)           0.284     8.032    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[3]_1
    SLICE_X7Y586         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     8.131 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_i_1__1/O
                         net (fo=69, routed)          1.341     9.472    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en
    SLICE_X6Y518         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.895    18.940    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X6Y518         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[4]/C
                         clock pessimism             -0.276    18.664    
                         clock uncertainty           -0.061    18.603    
    SLICE_X6Y518         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    18.542    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         18.542    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.327ns (7.764%)  route 3.885ns (92.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 18.940 - 13.333 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.994ns (routing 1.611ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.895ns (routing 1.465ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.994     5.260    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLR Crossing[2->1]   
    SLICE_X98Y586        FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y586        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.339 f  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/Q
                         net (fo=5, routed)           2.260     7.599    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_reg_0[5]
    SLICE_X10Y586        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.748 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_2/O
                         net (fo=5, routed)           0.284     8.032    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[3]_1
    SLICE_X7Y586         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     8.131 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_i_1__1/O
                         net (fo=69, routed)          1.341     9.472    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en
    SLICE_X6Y518         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.895    18.940    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X6Y518         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[20]/C
                         clock pessimism             -0.276    18.664    
                         clock uncertainty           -0.061    18.603    
    SLICE_X6Y518         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    18.543    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  9.071    

Slack (MET) :             9.071ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        4.212ns  (logic 0.327ns (7.764%)  route 3.885ns (92.236%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.606ns = ( 18.940 - 13.333 ) 
    Source Clock Delay      (SCD):    5.260ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.994ns (routing 1.611ns, distribution 1.383ns)
  Clock Net Delay (Destination): 2.895ns (routing 1.465ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.994     5.260    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_clk
    SLR Crossing[2->1]   
    SLICE_X98Y586        FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y586        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.339 f  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/s_daddr_i_reg[5]/Q
                         net (fo=5, routed)           2.260     7.599    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_rden_reg_reg_0[5]
    SLICE_X10Y586        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.149     7.748 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_drdy_i_2/O
                         net (fo=5, routed)           0.284     8.032    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/count_reg[3]_1
    SLICE_X7Y586         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099     8.131 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/xsdb_drdy_i_1__1/O
                         net (fo=69, routed)          1.341     9.472    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en
    SLICE_X6Y518         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.895    18.940    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X6Y518         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[36]/C
                         clock pessimism             -0.276    18.664    
                         clock uncertainty           -0.061    18.603    
    SLICE_X6Y518         FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060    18.543    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_reg_reg[36]
  -------------------------------------------------------------------
                         required time                         18.543    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  9.071    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.061ns (45.185%)  route 0.074ns (54.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.275ns
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    -0.168ns
  Clock Net Delay (Source):      2.672ns (routing 1.465ns, distribution 1.207ns)
  Clock Net Delay (Destination): 3.009ns (routing 1.611ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     2.687    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.711 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.672     5.383    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y569        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     5.444 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=3, routed)           0.074     5.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X98Y568        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.009     5.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y568        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.168     5.442    
    SLICE_X98Y568        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     5.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.504    
                         arrival time                           5.518    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.060ns (33.333%)  route 0.120ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.499ns
    Source Clock Delay      (SCD):    5.602ns
    Clock Pessimism Removal (CPR):    -0.208ns
  Clock Net Delay (Source):      2.891ns (routing 1.465ns, distribution 1.426ns)
  Clock Net Delay (Destination): 3.233ns (routing 1.611ns, distribution 1.622ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     2.687    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.711 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.891     5.602    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X6Y590         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y590         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     5.662 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.120     5.782    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg_n_0_[9]
    SLICE_X5Y588         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.233     5.499    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X5Y588         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[9]/C
                         clock pessimism              0.208     5.707    
    SLICE_X5Y588         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.767    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.767    
                         arrival time                           5.782    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.495ns
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      2.887ns (routing 1.465ns, distribution 1.422ns)
  Clock Net Delay (Destination): 3.229ns (routing 1.611ns, distribution 1.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     2.687    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.711 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.887     5.598    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X7Y587         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y587         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     5.657 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[56]/Q
                         net (fo=1, routed)           0.068     5.725    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/D[56]
    SLICE_X7Y586         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.229     5.495    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X7Y586         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[56]/C
                         clock pessimism              0.153     5.647    
    SLICE_X7Y586         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     5.709    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[56]
  -------------------------------------------------------------------
                         required time                         -5.709    
                         arrival time                           5.725    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.497ns
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    -0.153ns
  Clock Net Delay (Source):      2.887ns (routing 1.465ns, distribution 1.422ns)
  Clock Net Delay (Destination): 3.231ns (routing 1.611ns, distribution 1.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     2.687    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.711 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.887     5.598    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X7Y587         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y587         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     5.656 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[8]/Q
                         net (fo=1, routed)           0.072     5.728    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/D[8]
    SLICE_X7Y588         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.231     5.497    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X7Y588         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[8]/C
                         clock pessimism              0.153     5.649    
    SLICE_X7Y588         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     5.711    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/rx_fifo_datain_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.711    
                         arrival time                           5.728    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_49_55/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.060ns (20.408%)  route 0.234ns (79.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.521ns
    Source Clock Delay      (SCD):    5.598ns
    Clock Pessimism Removal (CPR):    -0.276ns
  Clock Net Delay (Source):      2.887ns (routing 1.465ns, distribution 1.422ns)
  Clock Net Delay (Destination): 3.255ns (routing 1.611ns, distribution 1.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     2.687    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.711 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.887     5.598    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X5Y542         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y542         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     5.658 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout_reg[51]/Q
                         net (fo=4, routed)           0.234     5.892    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_49_55/DIC
    SLICE_X2Y514         RAMD64E                                      r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_49_55/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.255     5.521    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_49_55/WCLK
    SLR Crossing[2->1]   
    SLICE_X2Y514         RAMD64E                                      r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_49_55/RAMC/CLK
                         clock pessimism              0.276     5.796    
    SLICE_X2Y514         RAMD64E (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.078     5.874    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_49_55/RAMC
  -------------------------------------------------------------------
                         required time                         -5.874    
                         arrival time                           5.892    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.218ns
    Source Clock Delay      (SCD):    3.297ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Net Delay (Source):      1.758ns (routing 0.884ns, distribution 0.874ns)
  Clock Net Delay (Destination): 1.959ns (routing 0.976ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.758     3.297    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X3Y578         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y578         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     3.336 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[21]/Q
                         net (fo=2, routed)           0.034     3.370    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg_n_0_[21]
    SLICE_X3Y578         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.959     3.218    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X3Y578         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[5]/C
                         clock pessimism              0.086     3.303    
    SLICE_X3Y578         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.350    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.370    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.475ns
    Source Clock Delay      (SCD):    5.579ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Net Delay (Source):      2.868ns (routing 1.465ns, distribution 1.403ns)
  Clock Net Delay (Destination): 3.209ns (routing 1.611ns, distribution 1.598ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     2.687    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.711 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.868     5.579    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X5Y577         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y577         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     5.637 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[38]/Q
                         net (fo=2, routed)           0.073     5.710    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg_n_0_[38]
    SLICE_X5Y579         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.209     5.475    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X5Y579         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[22]/C
                         clock pessimism              0.151     5.625    
    SLICE_X5Y579         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     5.687    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -5.687    
                         arrival time                           5.710    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.232ns
    Source Clock Delay      (SCD):    3.308ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      1.769ns (routing 0.884ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.976ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.769     3.308    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X3Y556         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y556         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.347 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[95]/Q
                         net (fo=2, routed)           0.037     3.384    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg_n_0_[95]
    SLICE_X3Y556         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.973     3.232    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X3Y556         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[79]/C
                         clock pessimism              0.083     3.314    
    SLICE_X3Y556         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.361    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[79]
  -------------------------------------------------------------------
                         required time                         -3.361    
                         arrival time                           3.384    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[91]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.233ns
    Source Clock Delay      (SCD):    3.309ns
    Clock Pessimism Removal (CPR):    -0.083ns
  Clock Net Delay (Source):      1.770ns (routing 0.884ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.974ns (routing 0.976ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.770     3.309    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X3Y553         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y553         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     3.348 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[91]/Q
                         net (fo=2, routed)           0.037     3.385    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg_n_0_[91]
    SLICE_X3Y553         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.974     3.233    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X3Y553         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[75]/C
                         clock pessimism              0.083     3.315    
    SLICE_X3Y553         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.362    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/shift_reg_reg[75]
  -------------------------------------------------------------------
                         required time                         -3.362    
                         arrival time                           3.385    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.444%)  route 0.075ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.498ns
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    -0.152ns
  Clock Net Delay (Source):      2.886ns (routing 1.465ns, distribution 1.421ns)
  Clock Net Delay (Destination): 3.232ns (routing 1.611ns, distribution 1.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206     2.687    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.711 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.886     5.597    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X5Y586         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y586         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     5.657 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg[6]/Q
                         net (fo=1, routed)           0.075     5.732    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg_reg_n_0_[6]
    SLICE_X5Y587         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.232     5.498    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/s_dclk_o
    SLR Crossing[2->1]   
    SLICE_X5Y587         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[6]/C
                         clock pessimism              0.152     5.649    
    SLICE_X5Y587         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     5.709    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.709    
                         arrival time                           5.732    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout5
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         13.333      11.978     RAMB18_X0Y232   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.333      11.978     RAMB36_X0Y115   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         13.333      11.978     RAMB36_X0Y117   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         13.333      11.978     RAMB18_X0Y222   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         13.333      11.978     RAMB36_X0Y110   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         13.333      12.043     BUFGCE_X1Y320   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/I
Min Period        n/a     MMCME4_ADV/CLKOUT5  n/a            1.071         13.333      12.262     MMCM_X1Y13      xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.333      12.269     SLICE_X110Y569  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.333      12.269     SLICE_X110Y569  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         13.333      12.269     SLICE_X110Y569  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB18_X0Y232   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         6.667       6.125      RAMB36_X0Y117   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB18_X0Y222   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB36_X0Y110   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB36_X0Y110   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB18_X0Y232   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB18_X0Y222   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB36_X0Y115   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB36_X0Y115   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         6.667       6.125      RAMB36_X0Y117   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB18_X0Y232   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB18_X0Y232   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB36_X0Y115   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB36_X0Y115   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB36_X0Y110   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         6.667       6.125      RAMB36_X0Y117   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         6.667       6.125      RAMB36_X0Y117   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB18_X0Y222   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB18_X0Y222   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         6.667       6.125      RAMB36_X0Y110   jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.223ns  (logic 0.521ns (12.337%)  route 3.702ns (87.663%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 11.224 - 6.667 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.835ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.758ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.074     4.366    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X137Y795       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y795       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.444 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=54, routed)          1.060     5.504    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X134Y798       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     5.650 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     5.660    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X134Y798       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.841    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X134Y799       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     5.930 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=27, routed)          0.514     6.444    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][10]
    SLICE_X133Y800       LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.497 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=25, routed)          2.092     8.589    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X9Y152        RAMB36E2                                     r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    E12                                               0.000     6.667 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     7.100 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.140    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.140 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     7.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.461 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     8.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.148 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.374    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.398 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.826    11.224    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y152        RAMB36E2                                     r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.363    10.861    
                         clock uncertainty           -0.056    10.805    
    RAMB36_X9Y152        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    10.500    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  1.911    

Slack (MET) :             1.932ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.693ns (16.611%)  route 3.479ns (83.389%))
  Logic Levels:           5  (AND2B1L=1 CARRY8=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.560ns = ( 11.227 - 6.667 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.835ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.758ns, distribution 1.071ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.070     4.362    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/LMB_Clk
    SLICE_X132Y804       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y804       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.443 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.291     4.734    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/Sl_Rdy
    SLICE_X132Y804       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.857 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.223     5.080    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/Sl_Ready[0]
    SLICE_X130Y805       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.230 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/LMB_Ready_INST_0/O
                         net (fo=2, routed)           0.438     5.668    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/DReady
    SLICE_X133Y809       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.112     5.780 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[1]
                         net (fo=69, routed)          0.026     5.806    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/E[0]
    SLICE_X133Y809       AND2B1L (Prop_BFF_SLICEM_DI_O)
                                                      0.077     5.883 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=10, routed)          0.252     6.135    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena
    SLICE_X134Y811       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.285 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=16, routed)          2.249     8.534    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X9Y154        RAMB36E2                                     r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    E12                                               0.000     6.667 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     7.100 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.140    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.140 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     7.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.461 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     8.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.148 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.374    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.398 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.829    11.227    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y154        RAMB36E2                                     r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.363    10.864    
                         clock uncertainty           -0.056    10.808    
    RAMB36_X9Y154        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    10.466    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.466    
                         arrival time                          -8.534    
  -------------------------------------------------------------------
                         slack                                  1.932    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 0.669ns (14.487%)  route 3.949ns (85.513%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.601ns = ( 11.268 - 6.667 ) 
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.835ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.758ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.059     4.351    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X134Y813       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y813       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.430 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/Q
                         net (fo=78, routed)          0.998     5.428    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[14]
    SLICE_X132Y826       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     5.527 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.138     5.665    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_11_n_0
    SLICE_X133Y827       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.702 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.051     5.753    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_9_n_0
    SLICE_X133Y827       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     5.878 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.274     6.152    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X133Y820       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     6.241 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          1.764     8.005    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X112Y858       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     8.095 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_4/O
                         net (fo=1, routed)           0.673     8.768    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_4_n_0
    SLICE_X112Y806       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     8.918 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1/O
                         net (fo=1, routed)           0.051     8.969    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[12]_i_1_n_0
    SLICE_X112Y806       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    E12                                               0.000     6.667 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     7.100 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.140    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.140 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     7.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.461 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     8.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.148 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.374    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.398 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.870    11.268    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y806       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]/C
                         clock pessimism             -0.296    10.972    
                         clock uncertainty           -0.056    10.915    
    SLICE_X112Y806       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    10.940    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[12]
  -------------------------------------------------------------------
                         required time                         10.940    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.596ns  (logic 0.579ns (12.598%)  route 4.017ns (87.402%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 11.267 - 6.667 ) 
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.835ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.758ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.059     4.351    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X134Y813       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y813       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.430 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/Q
                         net (fo=78, routed)          0.998     5.428    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[14]
    SLICE_X132Y826       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     5.527 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.138     5.665    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_11_n_0
    SLICE_X133Y827       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.702 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.051     5.753    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_9_n_0
    SLICE_X133Y827       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     5.878 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.274     6.152    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X133Y820       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     6.241 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          1.802     8.043    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X112Y860       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     8.142 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_4/O
                         net (fo=1, routed)           0.705     8.847    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_4_n_0
    SLICE_X112Y805       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     8.898 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1/O
                         net (fo=1, routed)           0.049     8.947    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[2]_i_1_n_0
    SLICE_X112Y805       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    E12                                               0.000     6.667 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     7.100 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.140    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.140 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     7.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.461 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     8.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.148 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.374    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.398 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.869    11.267    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y805       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]/C
                         clock pessimism             -0.296    10.971    
                         clock uncertainty           -0.056    10.914    
    SLICE_X112Y805       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    10.939    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[2]
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  1.993    

Slack (MET) :             2.018ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.521ns (12.646%)  route 3.599ns (87.354%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 11.228 - 6.667 ) 
    Source Clock Delay      (SCD):    4.366ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.074ns (routing 0.835ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.758ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.074     4.366    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X137Y795       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y795       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.444 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op2_reg[30]/Q
                         net (fo=54, routed)          1.060     5.504    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/I0
    SLICE_X134Y798       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     5.650 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[30].ALU_Bit_I1/Not_Last_Bit.I_ALU_LUT_V5/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.010     5.660    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/lopt_6
    SLICE_X134Y798       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Use_Carry_Decoding.CarryIn_MUXCY/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.841    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/LO
    SLICE_X134Y799       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     5.930 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/ALU_I/Using_FPGA.ALL_Bits[24].ALU_Bit_I1/Not_Last_Bit.MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4_CARRY8/O[3]
                         net (fo=27, routed)          0.514     6.444    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][10]
    SLICE_X133Y800       LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.053     6.497 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[21]_INST_0/O
                         net (fo=25, routed)          1.989     8.486    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X9Y153        RAMB36E2                                     r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    E12                                               0.000     6.667 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     7.100 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.140    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.140 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     7.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.461 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     8.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.148 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.374    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.398 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.830    11.228    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X9Y153        RAMB36E2                                     r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.363    10.865    
                         clock uncertainty           -0.056    10.809    
    RAMB36_X9Y153        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    10.504    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.504    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  2.018    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 0.610ns (13.404%)  route 3.941ns (86.596%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 11.266 - 6.667 ) 
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.835ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.758ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.059     4.351    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X134Y813       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y813       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.430 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/Q
                         net (fo=78, routed)          0.998     5.428    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[14]
    SLICE_X132Y826       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     5.527 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.138     5.665    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_11_n_0
    SLICE_X133Y827       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.702 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.051     5.753    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_9_n_0
    SLICE_X133Y827       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     5.878 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.274     6.152    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X133Y820       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     6.241 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          1.752     7.993    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X112Y861       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     8.028 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_4/O
                         net (fo=1, routed)           0.678     8.706    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_4_n_0
    SLICE_X112Y806       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.146     8.852 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1/O
                         net (fo=1, routed)           0.050     8.902    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[13]_i_1_n_0
    SLICE_X112Y806       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    E12                                               0.000     6.667 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     7.100 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.140    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.140 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     7.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.461 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     8.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.148 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.374    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.398 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.868    11.266    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y806       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]/C
                         clock pessimism             -0.296    10.970    
                         clock uncertainty           -0.056    10.913    
    SLICE_X112Y806       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.938    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[13]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -8.902    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 0.668ns (14.714%)  route 3.872ns (85.286%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.599ns = ( 11.266 - 6.667 ) 
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.835ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.758ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.059     4.351    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X134Y813       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y813       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.430 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/Q
                         net (fo=78, routed)          0.998     5.428    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[14]
    SLICE_X132Y826       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     5.527 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.138     5.665    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_11_n_0
    SLICE_X133Y827       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.702 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.051     5.753    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_9_n_0
    SLICE_X133Y827       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     5.878 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.274     6.152    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X133Y820       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     6.241 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          1.749     7.990    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X112Y861       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     8.140 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_4/O
                         net (fo=1, routed)           0.613     8.753    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_4_n_0
    SLICE_X112Y806       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     8.842 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1/O
                         net (fo=1, routed)           0.049     8.891    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[10]_i_1_n_0
    SLICE_X112Y806       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    E12                                               0.000     6.667 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     7.100 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.140    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.140 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     7.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.461 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     8.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.148 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.374    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.398 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.868    11.266    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y806       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]/C
                         clock pessimism             -0.296    10.970    
                         clock uncertainty           -0.056    10.913    
    SLICE_X112Y806       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    10.938    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         10.938    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.693ns (17.086%)  route 3.363ns (82.914%))
  Logic Levels:           5  (AND2B1L=1 CARRY8=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.561ns = ( 11.228 - 6.667 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.835ns, distribution 1.235ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.758ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.070     4.362    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/LMB_Clk
    SLICE_X132Y804       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/No_ECC.Sl_Rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y804       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.443 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/No_ECC.Sl_Rdy_reg/Q
                         net (fo=1, routed)           0.291     4.734    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/Sl_Rdy
    SLICE_X132Y804       LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     4.857 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr/U0/Sl_Ready_INST_0/O
                         net (fo=33, routed)          0.223     5.080    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/Sl_Ready[0]
    SLICE_X130Y805       LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.230 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0/LMB_Ready_INST_0/O
                         net (fo=2, routed)           0.438     5.668    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/DReady
    SLICE_X133Y809       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[1])
                                                      0.112     5.780 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4_CARRY8/CO[1]
                         net (fo=69, routed)          0.026     5.806    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/E[0]
    SLICE_X133Y809       AND2B1L (Prop_BFF_SLICEM_DI_O)
                                                      0.077     5.883 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=10, routed)          0.252     6.135    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ena
    SLICE_X134Y811       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.285 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=16, routed)          2.133     8.418    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X9Y155        RAMB36E2                                     r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    E12                                               0.000     6.667 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     7.100 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.140    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.140 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     7.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.461 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     8.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.148 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.374    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.398 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.830    11.228    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X9Y155        RAMB36E2                                     r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.363    10.865    
                         clock uncertainty           -0.056    10.809    
    RAMB36_X9Y155        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    10.467    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.467    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 0.614ns (13.596%)  route 3.902ns (86.404%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 11.267 - 6.667 ) 
    Source Clock Delay      (SCD):    4.351ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.059ns (routing 0.835ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.758ns, distribution 1.111ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.059     4.351    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X134Y813       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y813       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.430 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[14]/Q
                         net (fo=78, routed)          0.998     5.428    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[14]
    SLICE_X132Y826       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     5.527 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_11/O
                         net (fo=2, routed)           0.138     5.665    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_11_n_0
    SLICE_X133Y827       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     5.702 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_9/O
                         net (fo=1, routed)           0.051     5.753    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_9_n_0
    SLICE_X133Y827       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.125     5.878 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.274     6.152    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_2_n_0
    SLICE_X133Y820       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     6.241 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_nibble_8[1]_INST_0_i_1/O
                         net (fo=82, routed)          1.751     7.992    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_address_riuclk[12]_0
    SLICE_X112Y861       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     8.081 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_4/O
                         net (fo=1, routed)           0.640     8.721    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_4_n_0
    SLICE_X112Y805       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.096     8.817 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1/O
                         net (fo=1, routed)           0.050     8.867    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data[14]_i_1_n_0
    SLICE_X112Y805       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    E12                                               0.000     6.667 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     7.100 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.140    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.140 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     7.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.461 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     8.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.148 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.374    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.398 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.869    11.267    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X112Y805       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]/C
                         clock pessimism             -0.296    10.971    
                         clock uncertainty           -0.056    10.914    
    SLICE_X112Y805       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    10.939    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu2clb_vld_read_data_reg[14]
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.077ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E2 clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 0.611ns (15.131%)  route 3.427ns (84.869%))
  Logic Levels:           4  (CARRY8=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.595ns = ( 11.262 - 6.667 ) 
    Source Clock Delay      (SCD):    4.385ns
    Clock Pessimism Removal (CPR):    -0.363ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.093ns (routing 0.835ns, distribution 1.258ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.758ns, distribution 1.106ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.093     4.385    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X138Y792       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y792       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     4.461 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[25]/Q
                         net (fo=1, routed)           0.450     4.911    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Using_FPGA.Native[4]
    SLICE_X135Y804       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     5.059 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.022     5.081    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_15
    SLICE_X135Y804       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.240 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.266    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X135Y805       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.092     5.358 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4_CARRY8/CO[4]
                         net (fo=50, routed)          0.656     6.014    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_hold_reg
    SLICE_X132Y798       LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     6.150 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[26]_INST_0/O
                         net (fo=25, routed)          2.273     8.423    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X8Y154        RAMB36E2                                     r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    E12                                               0.000     6.667 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     7.100 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.140    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.140 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     7.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.461 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     8.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.148 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.374    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.398 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.864    11.262    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X8Y154        RAMB36E2                                     r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.363    10.899    
                         clock uncertainty           -0.056    10.843    
    RAMB36_X8Y154        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.343    10.500    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.500    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                  2.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_jump_nodelay_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.080ns (47.904%)  route 0.087ns (52.096%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.361ns
    Source Clock Delay      (SCD):    4.562ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      1.831ns (routing 0.758ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.835ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     2.707    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.731 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.831     4.562    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X132Y806       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_jump_nodelay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y806       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.620 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_jump_nodelay_reg/Q
                         net (fo=5, routed)           0.065     4.685    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/ex_jump_nodelay
    SLICE_X134Y806       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     4.707 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/of_read_imm_reg_ii_i_1/O
                         net (fo=1, routed)           0.022     4.729    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1_n_52
    SLICE_X134Y806       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.069     4.361    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X134Y806       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg/C
                         clock pessimism              0.296     4.657    
    SLICE_X134Y806       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.717    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/of_read_imm_reg_ii_reg
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           4.729    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.383ns
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      1.843ns (routing 0.758ns, distribution 1.085ns)
  Clock Net Delay (Destination): 2.091ns (routing 0.835ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     2.707    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.731 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.843     4.574    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X134Y789       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y789       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.632 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Op3_reg[19]/Q
                         net (fo=3, routed)           0.083     4.715    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[0]_0[12]
    SLICE_X134Y788       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.091     4.383    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Clk
    SLICE_X134Y788       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[19]/C
                         clock pessimism              0.247     4.629    
    SLICE_X134Y788       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.689    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Barrel_Shifter_I/Use_HW_BS.Using_BitField.mem_Rd_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.689    
                         arrival time                           4.715    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.148%)  route 0.042ns (51.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.568ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Net Delay (Source):      1.144ns (routing 0.457ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.512ns, distribution 0.779ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     1.539    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.556 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.144     2.700    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X133Y788       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y788       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.739 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/Q
                         net (fo=1, routed)           0.042     2.781    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_dly
    SLICE_X133Y788       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     1.258    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.277 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.291     2.568    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/clkb
    SLICE_X133Y788       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C
                         clock pessimism              0.139     2.706    
    SLICE_X133Y788       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     2.753    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.058ns (30.688%)  route 0.131ns (69.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.382ns
    Source Clock Delay      (SCD):    4.572ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      1.841ns (routing 0.758ns, distribution 1.083ns)
  Clock Net Delay (Destination): 2.090ns (routing 0.835ns, distribution 1.255ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     2.707    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.731 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.841     4.572    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X132Y797       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y797       FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.630 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[25]/Q
                         net (fo=4, routed)           0.131     4.761    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S27_in
    SLICE_X133Y796       SRL16E                                       r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.090     4.382    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X133Y796       SRL16E                                       r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4/CLK
                         clock pessimism              0.296     4.678    
    SLICE_X133Y796       SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.055     4.733    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][25]_srl4
  -------------------------------------------------------------------
                         required time                         -4.733    
                         arrival time                           4.761    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.697ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Net Delay (Source):      1.141ns (routing 0.457ns, distribution 0.684ns)
  Clock Net Delay (Destination): 1.287ns (routing 0.512ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.155     1.539    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.556 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.141     2.697    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Clk
    SLICE_X135Y796       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y796       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.736 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           0.044     2.780    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/of_imm_data[11]
    SLICE_X135Y796       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     1.258    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.277 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.287     2.564    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X135Y796       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[11]/C
                         clock pessimism              0.140     2.703    
    SLICE_X135Y796       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.750    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/imm_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.106ns (56.085%)  route 0.083ns (43.915%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      1.839ns (routing 0.758ns, distribution 1.081ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.835ns, distribution 1.242ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     2.707    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.731 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.839     4.570    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X137Y802       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y802       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.628 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_reg[5]/Q
                         net (fo=1, routed)           0.063     4.691    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/D_2[5]
    SLICE_X136Y802       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     4.713 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_6/O
                         net (fo=1, routed)           0.010     4.723    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2_i_6_n_0
    SLICE_X136Y802       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     4.749 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R1_carry__2/O[2]
                         net (fo=1, routed)           0.010     4.759    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/p_1_in[27]
    SLICE_X136Y802       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.077     4.369    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/Clk
    SLICE_X136Y802       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]/C
                         clock pessimism              0.296     4.665    
    SLICE_X136Y802       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.725    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/R_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.725    
                         arrival time                           4.759    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.060ns (35.503%)  route 0.109ns (64.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    4.579ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      1.848ns (routing 0.758ns, distribution 1.090ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.835ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     2.707    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.731 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.848     4.579    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X131Y793       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y793       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     4.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_data_riuclk_reg[5]/Q
                         net (fo=2, routed)           0.109     4.748    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/io_write_data_riuclk[5]
    SLICE_X130Y794       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.062     4.354    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/riu_clk
    SLICE_X130Y794       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[101]/C
                         clock pessimism              0.296     4.650    
    SLICE_X130Y794       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.712    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2riu_wr_data_reg[101]
  -------------------------------------------------------------------
                         required time                         -4.712    
                         arrival time                           4.748    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.000%)  route 0.100ns (50.000%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.358ns
    Source Clock Delay      (SCD):    4.551ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      1.820ns (routing 0.758ns, distribution 1.062ns)
  Clock Net Delay (Destination): 2.066ns (routing 0.835ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     2.707    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.731 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.820     4.551    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X130Y806       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y806       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.610 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_missed_fetch_reg/Q
                         net (fo=78, routed)          0.081     4.691    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/if_missed_fetch
    SLICE_X132Y807       LUT5 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     4.713 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__112/O
                         net (fo=1, routed)           0.009     4.722    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/I025_out
    SLICE_X132Y807       MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.019     4.741 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.010     4.751    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/of_instr_ii_6
    SLICE_X132Y807       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.066     4.358    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Clk
    SLICE_X132Y807       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native/C
                         clock pessimism              0.296     4.654    
    SLICE_X132Y807       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.714    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[36].Gen_Instr_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -4.714    
                         arrival time                           4.751    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.059ns (28.095%)  route 0.151ns (71.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.361ns
    Source Clock Delay      (SCD):    4.544ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      1.813ns (routing 0.758ns, distribution 1.055ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.835ns, distribution 1.234ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     2.707    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.731 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.813     4.544    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X128Y807       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y807       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.603 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_read_data_ub_reg[10]/Q
                         net (fo=1, routed)           0.151     4.754    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Read_Data[10]
    SLICE_X130Y807       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.069     4.361    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Clk
    SLICE_X130Y807       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[10]/C
                         clock pessimism              0.296     4.657    
    SLICE_X130Y807       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.717    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.717    
                         arrival time                           4.754    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout6 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.375ns
    Source Clock Delay      (SCD):    4.566ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Net Delay (Source):      1.835ns (routing 0.758ns, distribution 1.077ns)
  Clock Net Delay (Destination): 2.083ns (routing 0.835ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     2.707    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.731 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.835     4.566    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X133Y803       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y803       FDSE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.624 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/Q
                         net (fo=4, routed)           0.117     4.741    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S117_in
    SLICE_X131Y801       SRL16E                                       r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.261     2.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.292 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        2.083     4.375    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X131Y801       SRL16E                                       r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.296     4.671    
    SLICE_X131Y801       SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     4.703    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                         -4.703    
                         arrival time                           4.741    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkout6
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin                   Reference Pin             Required(ns)  Actual(ns)  Slack(ns)  Location                 Pin
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.667       2.821      BITSLICE_CONTROL_X1Y96   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.667       2.821      BITSLICE_CONTROL_X1Y97   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.667       2.821      BITSLICE_CONTROL_X1Y116  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.667       2.821      BITSLICE_CONTROL_X1Y117  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.667       2.821      BITSLICE_CONTROL_X1Y118  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.667       2.821      BITSLICE_CONTROL_X1Y119  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.667       2.821      BITSLICE_CONTROL_X1Y98   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.667       2.821      BITSLICE_CONTROL_X1Y99   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.667       2.821      BITSLICE_CONTROL_X1Y100  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Min Period        n/a     BITSLICE_CONTROL/RIU_CLK  n/a                       3.846         6.667       2.821      BITSLICE_CONTROL_X1Y101  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y116  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y119  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y119  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y98   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y101  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y102  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y108  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y112  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y96   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Low Pulse Width   Fast    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y97   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y96   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y97   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y117  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y98   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y99   xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y100  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y101  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y103  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y104  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
High Pulse Width  Slow    BITSLICE_CONTROL/RIU_CLK  n/a                       1.731         3.333       1.602      BITSLICE_CONTROL_X1Y106  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.985         0.890       1.095      BITSLICE_CONTROL_X1Y107  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.985         0.890       1.095      BITSLICE_CONTROL_X1Y113  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.985         0.887       1.098      BITSLICE_CONTROL_X1Y104  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.985         0.887       1.098      BITSLICE_CONTROL_X1Y105  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.985         0.886       1.099      BITSLICE_CONTROL_X1Y112  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.985         0.884       1.101      BITSLICE_CONTROL_X1Y106  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.985         0.883       1.102      BITSLICE_CONTROL_X1Y119  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.985         0.883       1.102      BITSLICE_CONTROL_X1Y114  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.985         0.882       1.103      BITSLICE_CONTROL_X1Y109  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK
Max Skew          Fast    BITSLICE_CONTROL/RIU_CLK  BITSLICE_CONTROL/PLL_CLK  1.985         0.881       1.104      BITSLICE_CONTROL_X1Y117  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RIU_CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       14.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.317ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.471ns (17.998%)  route 2.146ns (82.002%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -7.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.831ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.504ns (routing 0.171ns, distribution 1.333ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.504     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y404       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y404       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     7.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.855     8.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X155Y401       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     8.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.110     8.974    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X155Y400       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     9.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.224     9.346    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X156Y400       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.145     9.491 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.957    10.448    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y1     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y1     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                 14.317    

Slack (MET) :             19.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.832ns  (logic 5.419ns (69.191%)  route 2.413ns (30.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.003    31.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X155Y405       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    31.153 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.049    32.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X114Y447       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    32.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.104    32.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X114Y447       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146    32.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.257    32.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X114Y444       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X114Y444       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.976    
                         clock uncertainty           -0.235    52.741    
    SLICE_X114Y444       FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    52.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.667    
                         arrival time                         -32.832    
  -------------------------------------------------------------------
                         slack                                 19.835    

Slack (MET) :             19.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.832ns  (logic 5.419ns (69.191%)  route 2.413ns (30.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.003    31.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X155Y405       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    31.153 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.049    32.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X114Y447       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    32.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.104    32.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X114Y447       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146    32.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.257    32.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X114Y444       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X114Y444       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.976    
                         clock uncertainty           -0.235    52.741    
    SLICE_X114Y444       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    52.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.667    
                         arrival time                         -32.832    
  -------------------------------------------------------------------
                         slack                                 19.835    

Slack (MET) :             19.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.832ns  (logic 5.419ns (69.191%)  route 2.413ns (30.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.003    31.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X155Y405       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    31.153 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.049    32.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X114Y447       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    32.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.104    32.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X114Y447       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146    32.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.257    32.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X114Y444       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X114Y444       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.976    
                         clock uncertainty           -0.235    52.741    
    SLICE_X114Y444       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    52.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.667    
                         arrival time                         -32.832    
  -------------------------------------------------------------------
                         slack                                 19.835    

Slack (MET) :             19.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.832ns  (logic 5.419ns (69.191%)  route 2.413ns (30.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.003    31.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X155Y405       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    31.153 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.049    32.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X114Y447       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    32.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.104    32.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X114Y447       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146    32.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.257    32.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X114Y444       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X114Y444       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.976    
                         clock uncertainty           -0.235    52.741    
    SLICE_X114Y444       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    52.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.667    
                         arrival time                         -32.832    
  -------------------------------------------------------------------
                         slack                                 19.835    

Slack (MET) :             19.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.832ns  (logic 5.419ns (69.191%)  route 2.413ns (30.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.003    31.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X155Y405       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    31.153 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.049    32.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X114Y447       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    32.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.104    32.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X114Y447       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146    32.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.257    32.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X114Y444       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X114Y444       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.976    
                         clock uncertainty           -0.235    52.741    
    SLICE_X114Y444       FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    52.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.667    
                         arrival time                         -32.832    
  -------------------------------------------------------------------
                         slack                                 19.835    

Slack (MET) :             19.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.832ns  (logic 5.419ns (69.191%)  route 2.413ns (30.810%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.976ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.003    31.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X155Y405       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    31.153 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.049    32.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X114Y447       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.123    32.325 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.104    32.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X114Y447       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146    32.575 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.257    32.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X114Y444       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X114Y444       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.976    
                         clock uncertainty           -0.235    52.741    
    SLICE_X114Y444       FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    52.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.667    
                         arrival time                         -32.832    
  -------------------------------------------------------------------
                         slack                                 19.835    

Slack (MET) :             20.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.621ns  (logic 5.286ns (69.361%)  route 2.335ns (30.639%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 52.982 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.126ns (routing 0.155ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.003    31.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X155Y405       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    31.153 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.049    32.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X114Y447       LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136    32.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.283    32.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X113Y448       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.126    52.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X113Y448       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.982    
                         clock uncertainty           -0.235    52.747    
    SLICE_X113Y448       FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    52.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.673    
                         arrival time                         -32.621    
  -------------------------------------------------------------------
                         slack                                 20.052    

Slack (MET) :             20.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.621ns  (logic 5.286ns (69.361%)  route 2.335ns (30.639%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 52.982 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.126ns (routing 0.155ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.003    31.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X155Y405       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    31.153 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.049    32.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X114Y447       LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136    32.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.283    32.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X113Y448       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.126    52.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X113Y448       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.982    
                         clock uncertainty           -0.235    52.747    
    SLICE_X113Y448       FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.074    52.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.673    
                         arrival time                         -32.621    
  -------------------------------------------------------------------
                         slack                                 20.052    

Slack (MET) :             20.052ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.621ns  (logic 5.286ns (69.361%)  route 2.335ns (30.639%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 52.982 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.126ns (routing 0.155ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          1.003    31.103    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X155Y405       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    31.153 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.049    32.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X114Y447       LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136    32.338 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.283    32.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X113Y448       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.126    52.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X113Y448       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.982    
                         clock uncertainty           -0.235    52.747    
    SLICE_X113Y448       FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074    52.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.673    
                         arrival time                         -32.621    
  -------------------------------------------------------------------
                         slack                                 20.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.059ns (18.850%)  route 0.254ns (81.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.833ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    4.487ns
  Clock Net Delay (Source):      1.266ns (routing 0.155ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.171ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.266     3.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X93Y530        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y530        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     3.181 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.254     3.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DIA0
    SLICE_X95Y548        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.506     7.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X95Y548        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
                         clock pessimism             -4.487     3.346    
    SLICE_X95Y548        RAMD32 (Hold_A5LUT_SLICEM_CLK_I)
                                                      0.075     3.421    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA
  -------------------------------------------------------------------
                         required time                         -3.421    
                         arrival time                           3.435    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.058ns (19.142%)  route 0.245ns (80.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.834ns
    Source Clock Delay      (SCD):    3.122ns
    Clock Pessimism Removal (CPR):    4.487ns
  Clock Net Delay (Source):      1.266ns (routing 0.155ns, distribution 1.111ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.171ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.266     3.122    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X93Y530        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y530        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     3.180 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.245     3.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X93Y548        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.507     7.834    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X93Y548        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -4.487     3.347    
    SLICE_X93Y548        RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.059     3.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -3.406    
                         arrival time                           3.425    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.716ns
    Source Clock Delay      (SCD):    2.427ns
    Clock Pessimism Removal (CPR):    4.283ns
  Clock Net Delay (Source):      0.903ns (routing 0.096ns, distribution 0.807ns)
  Clock Net Delay (Destination): 1.023ns (routing 0.108ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.903     2.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X55Y456        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y456        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.466 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/Q
                         net (fo=1, routed)           0.033     2.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[1]
    SLICE_X55Y456        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.023     6.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X55Y456        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]/C
                         clock pessimism             -4.283     2.433    
    SLICE_X55Y456        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.519ns
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    4.264ns
  Clock Net Delay (Source):      0.725ns (routing 0.096ns, distribution 0.629ns)
  Clock Net Delay (Destination): 0.826ns (routing 0.108ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.725     2.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X114Y445       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y445       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.288 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.035     2.323    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X114Y445       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.826     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X114Y445       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism             -4.264     2.255    
    SLICE_X114Y445       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.642ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    4.276ns
  Clock Net Delay (Source):      0.836ns (routing 0.096ns, distribution 0.740ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.108ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.836     2.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y403       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y403       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/Q
                         net (fo=2, routed)           0.035     2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[20]
    SLICE_X157Y403       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.949     6.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y403       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/C
                         clock pessimism             -4.276     2.366    
    SLICE_X157Y403       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.642ns
    Source Clock Delay      (SCD):    2.360ns
    Clock Pessimism Removal (CPR):    4.276ns
  Clock Net Delay (Source):      0.836ns (routing 0.096ns, distribution 0.740ns)
  Clock Net Delay (Destination): 0.949ns (routing 0.108ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.836     2.360    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y402       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.399 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[3]/Q
                         net (fo=2, routed)           0.035     2.434    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[3]
    SLICE_X157Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.949     6.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y402       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]/C
                         clock pessimism             -4.276     2.366    
    SLICE_X157Y402       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.413    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.413    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.619ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    4.271ns
  Clock Net Delay (Source):      0.818ns (routing 0.096ns, distribution 0.722ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.108ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.818     2.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y530        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y530        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.381 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.039     2.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/fifo_din[1]
    SLICE_X94Y530        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.926     6.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X94Y530        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -4.271     2.348    
    SLICE_X94Y530        FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.395    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.519ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    4.265ns
  Clock Net Delay (Source):      0.724ns (routing 0.096ns, distribution 0.628ns)
  Clock Net Delay (Destination): 0.826ns (routing 0.108ns, distribution 0.718ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.724     2.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y446       FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.287 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.039     2.326    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.826     6.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism             -4.265     2.254    
    SLICE_X114Y446       FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.750%)  route 0.041ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.608ns
    Source Clock Delay      (SCD):    2.332ns
    Clock Pessimism Removal (CPR):    4.270ns
  Clock Net Delay (Source):      0.808ns (routing 0.096ns, distribution 0.712ns)
  Clock Net Delay (Destination): 0.915ns (routing 0.108ns, distribution 0.807ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.808     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X109Y581       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y581       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.371 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.041     2.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X109Y581       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.915     6.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X109Y581       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C
                         clock pessimism             -4.270     2.338    
    SLICE_X109Y581       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.384    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.059ns (46.457%)  route 0.068ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.643ns
    Source Clock Delay      (SCD):    3.004ns
    Clock Pessimism Removal (CPR):    4.605ns
  Clock Net Delay (Source):      1.148ns (routing 0.155ns, distribution 0.993ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.171ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367     1.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.148     3.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X112Y563       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y563       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     3.063 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/Q
                         net (fo=1, routed)           0.068     3.131    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[5]
    SLICE_X112Y562       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.316     7.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X112Y562       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism             -4.605     3.038    
    SLICE_X112Y562       FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.100    
                         arrival time                           3.131    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y206  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X93Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X95Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X95Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X95Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X95Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X95Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X95Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X95Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X95Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X95Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X95Y548  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack       82.288ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.288ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        1.070ns  (logic 0.081ns (7.570%)  route 0.989ns (92.430%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y771                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y771       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.989     1.070    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X112Y772       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X112Y772       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    83.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                 82.288    

Slack (MET) :             82.636ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.722ns  (logic 0.080ns (11.080%)  route 0.642ns (88.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y790                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X111Y790       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.642     0.722    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X111Y790       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X111Y790       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    83.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                 82.636    

Slack (MET) :             82.766ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.592ns  (logic 0.080ns (13.514%)  route 0.512ns (86.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y771                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X112Y771       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.512     0.592    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X112Y798       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X112Y798       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    83.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.592    
  -------------------------------------------------------------------
                         slack                                 82.766    

Slack (MET) :             82.855ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.503ns  (logic 0.079ns (15.706%)  route 0.424ns (84.294%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y644                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X107Y644       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.424     0.503    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X109Y643       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X109Y643       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    83.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                 82.855    

Slack (MET) :             82.910ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.448ns  (logic 0.079ns (17.634%)  route 0.369ns (82.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y733                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X109Y733       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.369     0.448    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X109Y733       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X109Y733       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    83.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                 82.910    

Slack (MET) :             82.918ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.440ns  (logic 0.077ns (17.500%)  route 0.363ns (82.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y756                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X113Y756       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     0.077 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.363     0.440    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X115Y756       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X115Y756       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    83.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                 82.918    

Slack (MET) :             82.936ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.422ns  (logic 0.080ns (18.957%)  route 0.342ns (81.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y756                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X113Y756       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.342     0.422    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X113Y756       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X113Y756       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    83.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                 82.936    

Slack (MET) :             82.962ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.396ns  (logic 0.079ns (19.949%)  route 0.317ns (80.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y771                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X112Y771       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.317     0.396    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X113Y771       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X113Y771       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    83.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                 82.962    

Slack (MET) :             82.965ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.393ns  (logic 0.078ns (19.847%)  route 0.315ns (80.153%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y756                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X113Y756       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.315     0.393    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X113Y755       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X113Y755       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    83.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                 82.965    

Slack (MET) :             82.990ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.368ns  (logic 0.081ns (22.011%)  route 0.287ns (77.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y644                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X106Y644       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.287     0.368    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X106Y644       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X106Y644       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    83.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                 82.990    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.344ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.681ns  (logic 0.079ns (11.601%)  route 0.602ns (88.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y720                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/C
    SLICE_X121Y720       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[1]/Q
                         net (fo=1, routed)           0.602     0.681    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[1]
    SLICE_X121Y720       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X121Y720       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.533ns  (logic 0.081ns (15.197%)  route 0.452ns (84.803%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y723                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/C
    SLICE_X114Y723       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[9]/Q
                         net (fo=1, routed)           0.452     0.533    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[9]
    SLICE_X116Y726       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X116Y726       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.533    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.470ns  (logic 0.079ns (16.809%)  route 0.391ns (83.191%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y722                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/C
    SLICE_X118Y722       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[3]/Q
                         net (fo=1, routed)           0.391     0.470    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[3]
    SLICE_X116Y729       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X116Y729       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.470    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.459ns  (logic 0.081ns (17.647%)  route 0.378ns (82.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y724                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/C
    SLICE_X118Y724       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[1]/Q
                         net (fo=1, routed)           0.378     0.459    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[1]
    SLICE_X116Y727       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X116Y727       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.431ns  (logic 0.079ns (18.329%)  route 0.352ns (81.671%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y722                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/C
    SLICE_X115Y722       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[10]/Q
                         net (fo=1, routed)           0.352     0.431    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[10]
    SLICE_X116Y729       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X116Y729       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[10].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.431ns  (logic 0.076ns (17.633%)  route 0.355ns (82.367%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y722                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0]/C
    SLICE_X119Y722       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[0]/Q
                         net (fo=1, routed)           0.355     0.431    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[0]
    SLICE_X119Y725       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X119Y725       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.628ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.397ns  (logic 0.079ns (19.899%)  route 0.318ns (80.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y720                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/C
    SLICE_X119Y720       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[0]/Q
                         net (fo=1, routed)           0.318     0.397    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[0]
    SLICE_X119Y720       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X119Y720       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  2.628    

Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.393ns  (logic 0.079ns (20.102%)  route 0.314ns (79.898%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y723                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/C
    SLICE_X119Y723       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_addr_r_reg[3]/Q
                         net (fo=1, routed)           0.314     0.393    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/out[3]
    SLICE_X119Y723       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X119Y723       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_addr_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.393    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_lvl_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.387ns  (logic 0.080ns (20.672%)  route 0.307ns (79.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y722                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_lvl_reg/C
    SLICE_X114Y722       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_lvl_reg/Q
                         net (fo=2, routed)           0.307     0.387    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/D[0]
    SLICE_X112Y722       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X112Y722       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_en_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.642ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.383ns  (logic 0.079ns (20.627%)  route 0.304ns (79.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y722                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/C
    SLICE_X116Y722       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_di_r_reg[2]/Q
                         net (fo=1, routed)           0.304     0.383    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/out[2]
    SLICE_X116Y726       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X116Y726       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_di_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  2.642    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout6
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.966ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.059ns  (logic 0.079ns (7.460%)  route 0.980ns (92.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y754                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_riuclk_reg/C
    SLICE_X112Y754       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_riuclk_reg/Q
                         net (fo=1, routed)           0.980     1.059    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_riuclk
    SLICE_X112Y754       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X112Y754       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/clb2phy_t_b_addr_i_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             2.016ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        1.009ns  (logic 0.080ns (7.929%)  route 0.929ns (92.071%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y805                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/C
    SLICE_X131Y805       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_write_strobe_riuclk_reg/Q
                         net (fo=16, routed)          0.929     1.009    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/D[0]
    SLICE_X128Y803       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X128Y803       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_write_strobe_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                  2.016    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.928ns  (logic 0.079ns (8.513%)  route 0.849ns (91.487%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y817                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/C
    SLICE_X134Y817       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[3]/Q
                         net (fo=42, routed)          0.849     0.928    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[3]
    SLICE_X130Y828       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X130Y828       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.928    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.135ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[16].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.890ns  (logic 0.081ns (9.101%)  route 0.809ns (90.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y813                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/C
    SLICE_X134Y813       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[16]/Q
                         net (fo=58, routed)          0.809     0.890    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[16]
    SLICE_X133Y818       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[16].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X133Y818       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[16].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.890    
  -------------------------------------------------------------------
                         slack                                  2.135    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.806ns  (logic 0.079ns (9.801%)  route 0.727ns (90.199%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y816                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/C
    SLICE_X134Y816       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[0]/Q
                         net (fo=38, routed)          0.727     0.806    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[0]
    SLICE_X129Y819       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X129Y819       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.806    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.786ns  (logic 0.079ns (10.051%)  route 0.707ns (89.949%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y812                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/C
    SLICE_X134Y812       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[11]/Q
                         net (fo=43, routed)          0.707     0.786    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[11]
    SLICE_X130Y815       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X130Y815       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.786    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.284ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.741ns  (logic 0.079ns (10.661%)  route 0.662ns (89.339%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y816                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/C
    SLICE_X134Y816       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[8]/Q
                         net (fo=56, routed)          0.662     0.741    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[8]
    SLICE_X131Y819       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X131Y819       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  2.284    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.722ns  (logic 0.081ns (11.219%)  route 0.641ns (88.781%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y816                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/C
    SLICE_X134Y816       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[1]/Q
                         net (fo=47, routed)          0.641     0.722    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[1]
    SLICE_X130Y828       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X130Y828       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.722    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.703ns  (logic 0.081ns (11.522%)  route 0.622ns (88.478%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y816                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/C
    SLICE_X134Y816       FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[4]/Q
                         net (fo=48, routed)          0.622     0.703    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[4]
    SLICE_X131Y819       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X131Y819       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             mmcm_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.699ns  (logic 0.081ns (11.588%)  route 0.618ns (88.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y804                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/C
    SLICE_X134Y804       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/io_address_riuclk_reg[23]/Q
                         net (fo=44, routed)          0.618     0.699    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[31].sync_reg_reg[0]_0[23]
    SLICE_X130Y817       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X130Y817       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_addr_sync/SYNC[23].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.699    
  -------------------------------------------------------------------
                         slack                                  2.326    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[0]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.079ns (4.164%)  route 1.818ns (95.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 7.392 - 3.333 ) 
    Source Clock Delay      (SCD):    4.399ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.124ns (routing 0.854ns, distribution 1.270ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.124     4.399    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X130Y833       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y833       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.478 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=3, routed)           1.818     6.296    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.761     7.814    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.100 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.102     7.202    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     7.314 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     7.392 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.372     7.020    
                         clock uncertainty           -0.154     6.866    
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                     -0.047     6.819    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.819    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.079ns (4.697%)  route 1.603ns (95.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 7.392 - 3.333 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.130ns (routing 0.854ns, distribution 1.276ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.130     4.405    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X130Y837       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y837       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.484 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[0]/Q
                         net (fo=3, routed)           1.603     6.087    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[0]
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.761     7.814    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.100 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.102     7.202    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     7.314 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     7.392 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.372     7.020    
                         clock uncertainty           -0.154     6.866    
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                     -0.045     6.821    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.821    
                         arrival time                          -6.087    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.079ns (4.733%)  route 1.590ns (95.267%))
  Logic Levels:           0  
  Clock Path Skew:        -0.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 7.392 - 3.333 ) 
    Source Clock Delay      (SCD):    4.404ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.129ns (routing 0.854ns, distribution 1.275ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.129     4.404    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X130Y833       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y833       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     4.483 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[3]/Q
                         net (fo=3, routed)           1.590     6.073    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[3]
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.761     7.814    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.100 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.102     7.202    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     7.314 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     7.392 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.372     7.020    
                         clock uncertainty           -0.154     6.866    
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                     -0.049     6.817    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.817    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.633ns  (logic 0.079ns (4.838%)  route 1.554ns (95.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 7.411 - 3.333 ) 
    Source Clock Delay      (SCD):    4.440ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.165ns (routing 0.854ns, distribution 1.311ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.165     4.440    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X126Y842       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y842       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.519 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, routed)           1.554     6.073    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.761     7.814    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.100 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.103     7.203    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     7.329 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     7.411 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.372     7.039    
                         clock uncertainty           -0.154     6.885    
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                     -0.027     6.858    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.858    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.079ns (4.859%)  route 1.547ns (95.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 7.392 - 3.333 ) 
    Source Clock Delay      (SCD):    4.376ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.101ns (routing 0.854ns, distribution 1.247ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.101     4.376    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X130Y832       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y832       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.455 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_upp/rdEn_reg[1]/Q
                         net (fo=3, routed)           1.547     6.002    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[1]
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.761     7.814    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.100 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.102     7.202    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.112     7.314 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.078     7.392 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.372     7.020    
                         clock uncertainty           -0.154     6.866    
    BITSLICE_CONTROL_X1Y97
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                     -0.062     6.804    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.804    
                         arrival time                          -6.002    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.811ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][5]/C
                            (rising edge-triggered cell FDSE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.079ns (4.362%)  route 1.732ns (95.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.198ns = ( 7.531 - 3.333 ) 
    Source Clock Delay      (SCD):    4.360ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.085ns (routing 0.854ns, distribution 1.231ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.085     4.360    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X126Y769       FDSE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y769       FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.439 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ACT_n_dly_reg[0][5]/Q
                         net (fo=1, routed)           1.732     6.171    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq3[5]
    BITSLICE_RX_TX_X1Y653
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.761     7.814    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.100 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     7.199    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y100
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.316 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y100
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.391 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y100
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     7.519 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.012     7.531    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y653
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.312     7.219    
                         clock uncertainty           -0.154     7.065    
    BITSLICE_RX_TX_X1Y653
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.084     6.981    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.981    
                         arrival time                          -6.171    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 0.079ns (4.401%)  route 1.716ns (95.599%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 7.534 - 3.333 ) 
    Source Clock Delay      (SCD):    4.359ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.084ns (routing 0.854ns, distribution 1.230ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.084     4.359    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X126Y767       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y767       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.438 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[0][7]/Q
                         net (fo=3, routed)           1.716     6.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq1[7]
    BITSLICE_RX_TX_X1Y638
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.761     7.814    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.100 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.100     7.200    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.317 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.392 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.127     7.519 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.015     7.534    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y638
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.312     7.222    
                         clock uncertainty           -0.154     7.068    
    BITSLICE_RX_TX_X1Y638
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.083     6.985    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.985    
                         arrival time                          -6.154    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.799ns  (logic 0.076ns (4.225%)  route 1.723ns (95.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.510ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 7.537 - 3.333 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.127ns (routing 0.854ns, distribution 1.273ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.127     4.402    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X117Y767       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y767       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.478 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[0].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.723     6.201    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y626
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.761     7.814    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.100 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.103     7.203    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.320 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.395 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     7.524 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.013     7.537    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y626
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.312     7.225    
                         clock uncertainty           -0.154     7.071    
    BITSLICE_RX_TX_X1Y626
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.038     7.033    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.033    
                         arrival time                          -6.201    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 0.079ns (4.406%)  route 1.714ns (95.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.201ns = ( 7.534 - 3.333 ) 
    Source Clock Delay      (SCD):    4.359ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.084ns (routing 0.854ns, distribution 1.230ns)
  Clock Net Delay (Destination): 0.015ns (routing 0.015ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.084     4.359    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X126Y767       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y767       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.438 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ODT_dly_reg[0][7]/Q
                         net (fo=3, routed)           1.714     6.152    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq1[6]
    BITSLICE_RX_TX_X1Y638
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.761     7.814    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.100 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.100     7.200    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.317 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.392 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y98
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.127     7.519 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.015     7.534    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y638
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.312     7.222    
                         clock uncertainty           -0.154     7.068    
    BITSLICE_RX_TX_X1Y638
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.058     7.010    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                          -6.152    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.873ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[0]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.079ns (5.045%)  route 1.487ns (94.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.078ns = ( 7.411 - 3.333 ) 
    Source Clock Delay      (SCD):    4.420ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.145ns (routing 0.854ns, distribution 1.291ns)
  Clock Net Delay (Destination): 0.103ns (routing 0.089ns, distribution 0.014ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.145     4.420    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X123Y838       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y838       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.499 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[0].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           1.487     5.986    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.761     7.814    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.100 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y12 (CLOCK_ROOT)   net (fo=8, routed)           0.103     7.203    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.126     7.329 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.082     7.411 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism             -0.372     7.039    
                         clock uncertainty           -0.154     6.885    
    BITSLICE_CONTROL_X1Y96
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                     -0.026     6.859    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.859    
                         arrival time                          -5.986    
  -------------------------------------------------------------------
                         slack                                  0.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][76]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.061ns (20.066%)  route 0.243ns (79.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.729ns
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.891ns (routing 0.777ns, distribution 1.114ns)
  Clock Net Delay (Destination): 0.021ns (routing 0.021ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.891     4.610    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X112Y769       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y769       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.671 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][76]/Q
                         net (fo=2, routed)           0.243     4.914    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq3[3]
    BITSLICE_RX_TX_X1Y666
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.954     4.229    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.087 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     3.235    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.412 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.521 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.187     3.708 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.021     3.729    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y666
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.312     4.041    
                         clock uncertainty            0.154     4.196    
    BITSLICE_RX_TX_X1Y666
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.053     4.249    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.249    
                         arrival time                           4.914    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.059ns (18.323%)  route 0.263ns (81.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.893ns (routing 0.777ns, distribution 1.116ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.893     4.612    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X112Y766       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y766       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.671 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/Q
                         net (fo=4, routed)           0.263     4.934    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[6]
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.954     4.229    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.087 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     3.235    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.412 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.521 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.683 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.043     3.726    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.312     4.038    
                         clock uncertainty            0.154     4.193    
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.072     4.265    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.265    
                         arrival time                           4.934    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][103]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.061ns (19.677%)  route 0.249ns (80.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    4.607ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.888ns (routing 0.777ns, distribution 1.111ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.888     4.607    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X112Y765       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y765       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.668 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][103]/Q
                         net (fo=1, routed)           0.249     4.917    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[7]
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.954     4.229    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.087 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     3.235    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.412 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.521 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.683 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.043     3.726    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.312     4.038    
                         clock uncertainty            0.154     4.193    
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.048     4.241    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.241    
                         arrival time                           4.917    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][48]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.059ns (18.730%)  route 0.256ns (81.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    4.615ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.896ns (routing 0.777ns, distribution 1.119ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.896     4.615    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X112Y773       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y773       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.674 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][48]/Q
                         net (fo=1, routed)           0.256     4.930    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq6[0]
    BITSLICE_RX_TX_X1Y669
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.954     4.229    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.087 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.150     3.237    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.388 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.497 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.182     3.679 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.043     3.722    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y669
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.312     4.034    
                         clock uncertainty            0.154     4.189    
    BITSLICE_RX_TX_X1Y669
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.063     4.252    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.930    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][110]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.061ns (18.885%)  route 0.262ns (81.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.698ns
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.875ns (routing 0.777ns, distribution 1.098ns)
  Clock Net Delay (Destination): 0.025ns (routing 0.025ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.875     4.594    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X112Y757       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y757       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.655 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][110]/Q
                         net (fo=4, routed)           0.262     4.917    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/clb2phy_wr_dq12[1]
    BITSLICE_RX_TX_X1Y662
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.954     4.229    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.087 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.146     3.233    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.493 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y101
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT6[26])
                                                      0.180     3.673 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT6[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.025     3.698    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT6[26]
    BITSLICE_RX_TX_X1Y662
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.312     4.010    
                         clock uncertainty            0.154     4.164    
    BITSLICE_RX_TX_X1Y662
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.074     4.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[6].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.917    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.059ns (19.408%)  route 0.245ns (80.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.893ns (routing 0.777ns, distribution 1.116ns)
  Clock Net Delay (Destination): 0.022ns (routing 0.022ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.893     4.612    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X112Y777       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y777       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.671 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][20]/Q
                         net (fo=2, routed)           0.245     4.916    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X1Y673
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.954     4.229    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.087 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.150     3.237    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.388 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.497 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.180     3.677 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.022     3.699    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y673
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.312     4.011    
                         clock uncertainty            0.154     4.166    
    BITSLICE_RX_TX_X1Y673
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.071     4.237    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.237    
                         arrival time                           4.916    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.683ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][76]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.061ns (19.551%)  route 0.251ns (80.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.729ns
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.891ns (routing 0.777ns, distribution 1.114ns)
  Clock Net Delay (Destination): 0.021ns (routing 0.021ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.891     4.610    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X112Y769       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y769       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.671 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][76]/Q
                         net (fo=2, routed)           0.251     4.922    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq3[4]
    BITSLICE_RX_TX_X1Y666
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.954     4.229    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.087 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     3.235    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.412 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.521 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.187     3.708 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.021     3.729    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y666
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.312     4.041    
                         clock uncertainty            0.154     4.196    
    BITSLICE_RX_TX_X1Y666
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.044     4.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.240    
                         arrival time                           4.922    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.059ns (17.771%)  route 0.273ns (82.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.726ns
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.893ns (routing 0.777ns, distribution 1.116ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.893     4.612    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X112Y766       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y766       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.671 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][102]/Q
                         net (fo=4, routed)           0.273     4.944    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[5]
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.954     4.229    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.087 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.148     3.235    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.412 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.521 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y102
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.683 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.043     3.726    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.312     4.038    
                         clock uncertainty            0.154     4.193    
    BITSLICE_RX_TX_X1Y663
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.066     4.259    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.259    
                         arrival time                           4.944    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.058ns (19.016%)  route 0.247ns (80.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.703ns
    Source Clock Delay      (SCD):    4.614ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.895ns (routing 0.777ns, distribution 1.118ns)
  Clock Net Delay (Destination): 0.024ns (routing 0.024ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.895     4.614    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X112Y777       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y777       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.672 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][12]/Q
                         net (fo=2, routed)           0.247     4.919    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[3]
    BITSLICE_RX_TX_X1Y674
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.954     4.229    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.087 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.150     3.237    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.388 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.497 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT5[26])
                                                      0.182     3.679 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT5[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.024     3.703    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT5[26]
    BITSLICE_RX_TX_X1Y674
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.312     4.015    
                         clock uncertainty            0.154     4.170    
    BITSLICE_RX_TX_X1Y674
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                      0.059     4.229    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[5].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.229    
                         arrival time                           4.919    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][44]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[0]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[0]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[0]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.061ns (19.551%)  route 0.251ns (80.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.699ns
    Source Clock Delay      (SCD):    4.612ns
    Clock Pessimism Removal (CPR):    -0.312ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.893ns (routing 0.777ns, distribution 1.116ns)
  Clock Net Delay (Destination): 0.023ns (routing 0.023ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.893     4.612    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X112Y774       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y774       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.673 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/mcal_ADR_dly_reg[0][44]/Q
                         net (fo=2, routed)           0.251     4.924    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/mcal_ADR[4]
    BITSLICE_RX_TX_X1Y670
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[0]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.954     4.229    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y24            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.087 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.150     3.237    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.151     3.388 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.497 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y103
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT1[26])
                                                      0.179     3.676 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT1[26]
    X4Y12 (CLOCK_ROOT)   net (fo=1, routed)           0.023     3.699    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT1[26]
    BITSLICE_RX_TX_X1Y670
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.312     4.011    
                         clock uncertainty            0.154     4.166    
    BITSLICE_RX_TX_X1Y670
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.064     4.230    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[1].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.230    
                         arrival time                           4.924    
  -------------------------------------------------------------------
                         slack                                  0.695    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[1]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.077ns (4.089%)  route 1.806ns (95.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 7.552 - 3.333 ) 
    Source Clock Delay      (SCD):    4.402ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.127ns (routing 0.854ns, distribution 1.273ns)
  Clock Net Delay (Destination): 0.014ns (routing 0.014ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.127     4.402    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X119Y771       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y771       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.479 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/Q
                         net (fo=1, routed)           1.806     6.285    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[7]
    BITSLICE_RX_TX_X1Y689
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.804     7.857    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.143 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.094     7.237    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.354 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.429 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.109     7.538 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.014     7.552    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y689
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.373     7.180    
                         clock uncertainty           -0.154     7.025    
    BITSLICE_RX_TX_X1Y689
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                     -0.049     6.976    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.976    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.078ns (4.949%)  route 1.498ns (95.051%))
  Logic Levels:           0  
  Clock Path Skew:        -0.698ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.087ns = ( 7.420 - 3.333 ) 
    Source Clock Delay      (SCD):    4.413ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.138ns (routing 0.854ns, distribution 1.284ns)
  Clock Net Delay (Destination): 0.096ns (routing 0.081ns, distribution 0.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.138     4.413    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X113Y762       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y762       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.491 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=8, routed)           1.498     5.989    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X1Y105
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.804     7.857    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.143 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y13 (CLOCK_ROOT)   net (fo=6, routed)           0.096     7.239    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y105
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.345 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y105
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.420 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.373     7.048    
                         clock uncertainty           -0.154     6.893    
    BITSLICE_CONTROL_X1Y105
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.153     6.740    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.740    
                         arrival time                          -5.989    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.079ns (4.282%)  route 1.766ns (95.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 7.558 - 3.333 ) 
    Source Clock Delay      (SCD):    4.448ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.173ns (routing 0.854ns, distribution 1.319ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.173     4.448    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X115Y786       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y786       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.527 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.766     6.293    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y712
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.804     7.857    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.143 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.096     7.239    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.345 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.420 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     7.545 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.013     7.558    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y712
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.308     7.250    
                         clock uncertainty           -0.154     7.096    
    BITSLICE_RX_TX_X1Y712
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.039     7.057    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.057    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.076ns (4.130%)  route 1.764ns (95.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 7.558 - 3.333 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.113ns (routing 0.854ns, distribution 1.259ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.113     4.388    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X116Y779       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y779       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     4.464 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[3]/Q
                         net (fo=1, routed)           1.764     6.228    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[3]
    BITSLICE_RX_TX_X1Y712
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.804     7.857    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.143 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.096     7.239    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.345 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.420 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     7.545 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.013     7.558    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y712
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.373     7.186    
                         clock uncertainty           -0.154     7.031    
    BITSLICE_RX_TX_X1Y712
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[3])
                                                     -0.022     7.009    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.009    
                         arrival time                          -6.228    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.078ns (5.062%)  route 1.463ns (94.938%))
  Logic Levels:           0  
  Clock Path Skew:        -0.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns = ( 7.415 - 3.333 ) 
    Source Clock Delay      (SCD):    4.413ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.138ns (routing 0.854ns, distribution 1.284ns)
  Clock Net Delay (Destination): 0.091ns (routing 0.081ns, distribution 0.010ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.138     4.413    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X113Y762       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y762       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.491 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=8, routed)           1.463     5.954    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.804     7.857    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.143 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y13 (CLOCK_ROOT)   net (fo=6, routed)           0.091     7.234    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.340 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.415 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.373     7.043    
                         clock uncertainty           -0.154     6.888    
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.153     6.735    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.735    
                         arrival time                          -5.954    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.819ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.820ns  (logic 0.079ns (4.341%)  route 1.741ns (95.659%))
  Logic Levels:           0  
  Clock Path Skew:        -0.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 7.552 - 3.333 ) 
    Source Clock Delay      (SCD):    4.430ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.155ns (routing 0.854ns, distribution 1.301ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.155     4.430    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X115Y796       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y796       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.509 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[4].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.741     6.250    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y697
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.804     7.857    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.143 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.091     7.234    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.340 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.415 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y107
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.124     7.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.013     7.552    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y697
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.308     7.244    
                         clock uncertainty           -0.154     7.090    
    BITSLICE_RX_TX_X1Y697
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.022     7.068    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.068    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.831ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.079ns (4.538%)  route 1.662ns (95.462%))
  Logic Levels:           0  
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.235ns = ( 7.568 - 3.333 ) 
    Source Clock Delay      (SCD):    4.450ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.175ns (routing 0.854ns, distribution 1.321ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.175     4.450    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X118Y791       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y791       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.529 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.662     6.191    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y706
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.804     7.857    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.143 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.093     7.236    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.353 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.428 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y108
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.127     7.555 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.013     7.568    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y706
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.308     7.260    
                         clock uncertainty           -0.154     7.106    
    BITSLICE_RX_TX_X1Y706
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.085     7.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.021    
                         arrival time                          -6.191    
  -------------------------------------------------------------------
                         slack                                  0.831    

Slack (MET) :             0.832ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.673ns  (logic 0.079ns (4.722%)  route 1.594ns (95.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 7.558 - 3.333 ) 
    Source Clock Delay      (SCD):    4.386ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.111ns (routing 0.854ns, distribution 1.257ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.111     4.386    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X115Y779       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y779       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.465 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           1.594     6.059    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X1Y712
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.804     7.857    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.143 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.096     7.239    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.345 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.420 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y109
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     7.545 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.013     7.558    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y712
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.373     7.186    
                         clock uncertainty           -0.154     7.031    
    BITSLICE_RX_TX_X1Y712
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.141     6.890    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.890    
                         arrival time                          -6.059    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.077ns (4.430%)  route 1.661ns (95.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.219ns = ( 7.552 - 3.333 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.144ns (routing 0.854ns, distribution 1.290ns)
  Clock Net Delay (Destination): 0.014ns (routing 0.014ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.144     4.419    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X113Y770       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y770       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.496 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[6]/Q
                         net (fo=1, routed)           1.661     6.157    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[6]
    BITSLICE_RX_TX_X1Y689
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.804     7.857    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.143 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.094     7.237    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.354 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.429 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.109     7.538 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.014     7.552    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y689
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.373     7.180    
                         clock uncertainty           -0.154     7.025    
    BITSLICE_RX_TX_X1Y689
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.019     7.006    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.006    
                         arrival time                          -6.157    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[1]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.079ns (4.525%)  route 1.667ns (95.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.238ns = ( 7.571 - 3.333 ) 
    Source Clock Delay      (SCD):    4.437ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.162ns (routing 0.854ns, distribution 1.308ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.162     4.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[10]_0
    SLICE_X115Y782       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y782       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.516 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[6].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.667     6.183    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y691
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.804     7.857    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.143 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.094     7.237    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.354 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.429 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT2[26])
                                                      0.129     7.558 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT2[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.013     7.571    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT2[26]
    BITSLICE_RX_TX_X1Y691
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.308     7.263    
                         clock uncertainty           -0.154     7.109    
    BITSLICE_RX_TX_X1Y691
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.071     7.038    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[2].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.038    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  0.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.058ns (18.413%)  route 0.257ns (81.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    4.665ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.946ns (routing 0.777ns, distribution 1.169ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.946     4.665    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X112Y781       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y781       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.723 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[0]/Q
                         net (fo=1, routed)           0.257     4.980    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[0]
    BITSLICE_RX_TX_X1Y676
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.001     4.276    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.134 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.139     3.273    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.450 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.559 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.721 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.043     3.764    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y676
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.308     4.073    
                         clock uncertainty            0.154     4.227    
    BITSLICE_RX_TX_X1Y676
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.076     4.303    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.303    
                         arrival time                           4.980    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.058ns (14.721%)  route 0.336ns (85.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.897ns (routing 0.777ns, distribution 1.120ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.897     4.616    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X112Y776       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y776       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.674 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/Q
                         net (fo=1, routed)           0.336     5.010    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[1]
    BITSLICE_RX_TX_X1Y676
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.001     4.276    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.134 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.139     3.273    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.450 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.559 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.721 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.043     3.764    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y676
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.373     4.137    
                         clock uncertainty            0.154     4.292    
    BITSLICE_RX_TX_X1Y676
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.041     4.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           5.010    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.059ns (14.677%)  route 0.343ns (85.323%))
  Logic Levels:           0  
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.897ns (routing 0.777ns, distribution 1.120ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.897     4.616    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X112Y776       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y776       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.675 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[7]/Q
                         net (fo=1, routed)           0.343     5.018    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[7]
    BITSLICE_RX_TX_X1Y676
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[7]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.001     4.276    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.134 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.139     3.273    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.450 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.559 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.721 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.043     3.764    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y676
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.373     4.137    
                         clock uncertainty            0.154     4.292    
    BITSLICE_RX_TX_X1Y676
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[7])
                                                      0.048     4.340    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.340    
                         arrival time                           5.018    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.058ns (13.810%)  route 0.362ns (86.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    4.610ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.891ns (routing 0.777ns, distribution 1.114ns)
  Clock Net Delay (Destination): 0.021ns (routing 0.021ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.891     4.610    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X112Y769       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y769       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.668 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.362     5.030    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X1Y679
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.001     4.276    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.134 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.139     3.273    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.450 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.559 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.187     3.746 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.021     3.767    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y679
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.373     4.140    
                         clock uncertainty            0.154     4.295    
    BITSLICE_RX_TX_X1Y679
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.052     4.347    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.347    
                         arrival time                           5.030    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.705ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.058ns (12.719%)  route 0.398ns (87.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.764ns
    Source Clock Delay      (SCD):    4.606ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.887ns (routing 0.777ns, distribution 1.110ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.887     4.606    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X115Y776       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y776       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.664 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[5]/Q
                         net (fo=1, routed)           0.398     5.062    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[5]
    BITSLICE_RX_TX_X1Y676
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.001     4.276    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.134 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.139     3.273    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.450 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.559 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.721 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.043     3.764    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y676
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.373     4.137    
                         clock uncertainty            0.154     4.292    
    BITSLICE_RX_TX_X1Y676
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                      0.066     4.358    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.358    
                         arrival time                           5.062    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.717ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.058ns (15.183%)  route 0.324ns (84.817%))
  Logic Levels:           0  
  Clock Path Skew:        -0.756ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.580ns
    Source Clock Delay      (SCD):    4.644ns
    Clock Pessimism Removal (CPR):    -0.308ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.925ns (routing 0.777ns, distribution 1.148ns)
  Clock Net Delay (Destination): 0.134ns (routing 0.103ns, distribution 0.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.925     4.644    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rsMask_reg[6][9]_0
    SLICE_X119Y801       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y801       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.702 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[6].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           0.324     5.026    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.001     4.276    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.134 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y13 (CLOCK_ROOT)   net (fo=6, routed)           0.134     3.268    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.461 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.308     3.888    
                         clock uncertainty            0.154     4.043    
    BITSLICE_CONTROL_X1Y106
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.267     4.310    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           5.026    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.059ns (12.882%)  route 0.399ns (87.118%))
  Logic Levels:           0  
  Clock Path Skew:        -0.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    4.616ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.897ns (routing 0.777ns, distribution 1.120ns)
  Clock Net Delay (Destination): 0.022ns (routing 0.022ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.897     4.616    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X112Y775       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y775       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.675 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           0.399     5.074    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X1Y680
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.001     4.276    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.134 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.139     3.273    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.450 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.559 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.186     3.745 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.022     3.767    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y680
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.373     4.140    
                         clock uncertainty            0.154     4.295    
    BITSLICE_RX_TX_X1Y680
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                      0.056     4.351    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.351    
                         arrival time                           5.074    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.058ns (12.918%)  route 0.391ns (87.082%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.904ns (routing 0.777ns, distribution 1.127ns)
  Clock Net Delay (Destination): 0.022ns (routing 0.022ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.904     4.623    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X113Y776       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y776       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.681 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           0.391     5.072    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y680
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.001     4.276    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.134 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.139     3.273    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.450 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.559 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.186     3.745 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.022     3.767    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y680
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.373     4.140    
                         clock uncertainty            0.154     4.295    
    BITSLICE_RX_TX_X1Y680
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                      0.052     4.347    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.347    
                         arrival time                           5.072    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.059ns (13.170%)  route 0.389ns (86.830%))
  Logic Levels:           0  
  Clock Path Skew:        -0.479ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    4.619ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.900ns (routing 0.777ns, distribution 1.123ns)
  Clock Net Delay (Destination): 0.021ns (routing 0.021ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.900     4.619    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X114Y769       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y769       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.678 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           0.389     5.067    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y679
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.001     4.276    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.134 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.139     3.273    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.450 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.559 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.187     3.746 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.021     3.767    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y679
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.373     4.140    
                         clock uncertainty            0.154     4.295    
    BITSLICE_RX_TX_X1Y679
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                      0.044     4.339    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.339    
                         arrival time                           5.067    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.731ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[1]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[1]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[1]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.058ns (12.975%)  route 0.389ns (87.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.767ns
    Source Clock Delay      (SCD):    4.623ns
    Clock Pessimism Removal (CPR):    -0.373ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.904ns (routing 0.777ns, distribution 1.127ns)
  Clock Net Delay (Destination): 0.022ns (routing 0.022ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.904     4.623    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X113Y776       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y776       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.681 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[5].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[0]/Q
                         net (fo=1, routed)           0.389     5.070    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[0]
    BITSLICE_RX_TX_X1Y680
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[1]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.001     4.276    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y27            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.134 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=6, routed)           0.139     3.273    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.450 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.559 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y104
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.186     3.745 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y13 (CLOCK_ROOT)   net (fo=1, routed)           0.022     3.767    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y680
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.373     4.140    
                         clock uncertainty            0.154     4.295    
    BITSLICE_RX_TX_X1Y680
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[0])
                                                      0.045     4.340    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[4].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.340    
                         arrival time                           5.070    
  -------------------------------------------------------------------
                         slack                                  0.731    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  pll_clk[2]_DIV

Setup :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.607ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.078ns (4.185%)  route 1.786ns (95.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 7.445 - 3.333 ) 
    Source Clock Delay      (SCD):    4.413ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.138ns (routing 0.854ns, distribution 1.284ns)
  Clock Net Delay (Destination): 0.105ns (routing 0.089ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.138     4.413    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X113Y762       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y762       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.491 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=8, routed)           1.786     6.277    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X1Y119
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.820     7.873    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.159 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.105     7.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y119
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.370 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y119
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.445 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.368     7.078    
                         clock uncertainty           -0.154     6.924    
    BITSLICE_CONTROL_X1Y119
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.153     6.771    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.771    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.750ns  (logic 0.079ns (4.514%)  route 1.671ns (95.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 7.445 - 3.333 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.136ns (routing 0.854ns, distribution 1.282ns)
  Clock Net Delay (Destination): 0.105ns (routing 0.089ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.136     4.411    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X113Y762       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y762       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     4.490 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[0]/Q
                         net (fo=8, routed)           1.671     6.161    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[0]
    BITSLICE_CONTROL_X1Y119
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.820     7.873    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.159 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.105     7.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y119
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.370 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y119
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.445 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.368     7.078    
                         clock uncertainty           -0.154     6.924    
    BITSLICE_CONTROL_X1Y119
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[0])
                                                     -0.158     6.766    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.766    
                         arrival time                          -6.161    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.078ns (3.879%)  route 1.933ns (96.121%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 7.580 - 3.333 ) 
    Source Clock Delay      (SCD):    4.429ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.154ns (routing 0.854ns, distribution 1.300ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.154     4.429    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X116Y801       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y801       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.507 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           1.933     6.440    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X1Y764
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.820     7.873    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.159 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     7.261    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y117
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.367 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y117
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.442 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y117
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     7.567 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y14 (CLOCK_ROOT)   net (fo=1, routed)           0.013     7.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y764
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     7.221    
                         clock uncertainty           -0.154     7.067    
    BITSLICE_RX_TX_X1Y764
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.013     7.054    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.054    
                         arrival time                          -6.440    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.915ns  (logic 0.078ns (4.073%)  route 1.837ns (95.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.240ns = ( 7.573 - 3.333 ) 
    Source Clock Delay      (SCD):    4.455ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.180ns (routing 0.854ns, distribution 1.326ns)
  Clock Net Delay (Destination): 0.014ns (routing 0.014ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.180     4.455    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X119Y780       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y780       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.533 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[2]/Q
                         net (fo=1, routed)           1.837     6.370    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[2]
    BITSLICE_RX_TX_X1Y754
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.820     7.873    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.159 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     7.258    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.375 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.450 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.109     7.559 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y14 (CLOCK_ROOT)   net (fo=1, routed)           0.014     7.573    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y754
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     7.214    
                         clock uncertainty           -0.154     7.060    
    BITSLICE_RX_TX_X1Y754
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.069     6.991    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -6.370    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.078ns (4.530%)  route 1.644ns (95.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.109ns = ( 7.442 - 3.333 ) 
    Source Clock Delay      (SCD):    4.413ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.138ns (routing 0.854ns, distribution 1.284ns)
  Clock Net Delay (Destination): 0.102ns (routing 0.089ns, distribution 0.013ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.138     4.413    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X113Y762       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y762       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.491 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[1]/Q
                         net (fo=8, routed)           1.644     6.135    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[1]
    BITSLICE_CONTROL_X1Y117
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.820     7.873    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.159 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.102     7.261    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y117
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.367 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y117
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.442 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.368     7.075    
                         clock uncertainty           -0.154     6.921    
    BITSLICE_CONTROL_X1Y117
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[1])
                                                     -0.153     6.768    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                          -6.135    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.972ns  (logic 0.078ns (3.955%)  route 1.894ns (96.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.243ns = ( 7.576 - 3.333 ) 
    Source Clock Delay      (SCD):    4.415ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.140ns (routing 0.854ns, distribution 1.286ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.140     4.415    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X113Y764       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y764       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.493 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[5].u_ddr_mc_wr_bit/dReg_reg[6]/Q
                         net (fo=1, routed)           1.894     6.387    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[6]
    BITSLICE_RX_TX_X1Y737
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[6]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.820     7.873    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.159 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     7.261    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y113
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.367 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y113
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.442 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y113
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.122     7.564 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y14 (CLOCK_ROOT)   net (fo=1, routed)           0.012     7.576    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y737
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.368     7.209    
                         clock uncertainty           -0.154     7.055    
    BITSLICE_RX_TX_X1Y737
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[6])
                                                     -0.018     7.037    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.037    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.079ns (4.182%)  route 1.810ns (95.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 7.590 - 3.333 ) 
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.166ns (routing 0.854ns, distribution 1.312ns)
  Clock Net Delay (Destination): 0.012ns (routing 0.012ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.166     4.441    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X112Y793       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y793       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.520 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[3].u_ddr_mc_wr_byte/genBit[1].u_ddr_mc_wr_bit/dReg_reg[5]/Q
                         net (fo=1, routed)           1.810     6.330    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[5]
    BITSLICE_RX_TX_X1Y757
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[5]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.820     7.873    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.159 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.099     7.258    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.375 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.450 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT3[26])
                                                      0.128     7.578 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT3[26]
    X4Y14 (CLOCK_ROOT)   net (fo=1, routed)           0.012     7.590    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT3[26]
    BITSLICE_RX_TX_X1Y757
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.360     7.231    
                         clock uncertainty           -0.154     7.077    
    BITSLICE_RX_TX_X1Y757
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[5])
                                                     -0.084     6.993    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[3].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          6.993    
                         arrival time                          -6.330    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.079ns (4.700%)  route 1.602ns (95.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.112ns = ( 7.445 - 3.333 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.136ns (routing 0.854ns, distribution 1.282ns)
  Clock Net Delay (Destination): 0.105ns (routing 0.089ns, distribution 0.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.136     4.411    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wosp_reg[2]_rep__6_0
    SLICE_X113Y762       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y762       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.490 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/oe_upp_reg[2]/Q
                         net (fo=8, routed)           1.602     6.092    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_t_b_upp[2]
    BITSLICE_CONTROL_X1Y119
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TBYTE_IN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.820     7.873    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.159 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.105     7.264    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y119
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.370 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y119
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.445 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
                         clock pessimism             -0.368     7.078    
                         clock uncertainty           -0.154     6.924    
    BITSLICE_CONTROL_X1Y119
                         BITSLICE_CONTROL (Setup_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TBYTE_IN[2])
                                                     -0.168     6.756    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                          6.756    
                         arrival time                          -6.092    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.079ns (4.053%)  route 1.870ns (95.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 7.580 - 3.333 ) 
    Source Clock Delay      (SCD):    4.406ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.131ns (routing 0.854ns, distribution 1.277ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.131     4.406    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X112Y767       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y767       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     4.485 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[6].u_ddr_mc_wr_bit/dReg_reg[4]/Q
                         net (fo=1, routed)           1.870     6.355    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/ch0_mcal_DQOut[4]
    BITSLICE_RX_TX_X1Y738
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.820     7.873    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.159 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.102     7.261    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y113
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.106     7.367 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y113
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.442 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y113
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.125     7.567 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y14 (CLOCK_ROOT)   net (fo=1, routed)           0.013     7.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y738
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.368     7.213    
                         clock uncertainty           -0.154     7.059    
    BITSLICE_RX_TX_X1Y738
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[4])
                                                     -0.039     7.020    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_UPPER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_upper/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.020    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (pll_clk[2]_DIV rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.079ns (3.970%)  route 1.911ns (96.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.261ns = ( 7.594 - 3.333 ) 
    Source Clock Delay      (SCD):    4.385ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      2.110ns (routing 0.854ns, distribution 1.256ns)
  Clock Net Delay (Destination): 0.013ns (routing 0.013ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.110     4.385    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[14]_0
    SLICE_X115Y765       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y765       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     4.464 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[1].u_ddr_mc_wr_byte/genBit[2].u_ddr_mc_wr_bit/dReg_reg[2]/Q
                         net (fo=1, routed)           1.911     6.375    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/ch0_mcal_DQOut[2]
    BITSLICE_RX_TX_X1Y732
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      3.333     3.333 f  
    E12                                               0.000     3.333 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       1.820     7.873    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -0.713     7.159 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.103     7.262    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y112
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.117     7.379 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y112
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.075     7.454 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y112
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT4[26])
                                                      0.127     7.581 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT4[26]
    X4Y14 (CLOCK_ROOT)   net (fo=1, routed)           0.013     7.594    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT4[26]
    BITSLICE_RX_TX_X1Y732
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism             -0.368     7.227    
                         clock uncertainty           -0.154     7.073    
    BITSLICE_RX_TX_X1Y732
                         RXTX_BITSLICE (Setup_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[2])
                                                     -0.033     7.040    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[4].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -6.375    
  -------------------------------------------------------------------
                         slack                                  0.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.059ns (20.415%)  route 0.230ns (79.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.740ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.610ns
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.934ns (routing 0.777ns, distribution 1.157ns)
  Clock Net Delay (Destination): 0.143ns (routing 0.115ns, distribution 0.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.934     4.653    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X115Y859       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y859       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.712 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           0.230     4.942    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X1Y114
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.022     4.297    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.155 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.143     3.298    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y114
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.491 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y114
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.610 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.303     3.913    
                         clock uncertainty            0.154     4.067    
    BITSLICE_CONTROL_X1Y114
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.268     4.335    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.335    
                         arrival time                           4.942    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.058ns (17.737%)  route 0.269ns (82.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.610ns
    Source Clock Delay      (SCD):    4.662ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.943ns (routing 0.777ns, distribution 1.166ns)
  Clock Net Delay (Destination): 0.143ns (routing 0.115ns, distribution 0.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.943     4.662    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X116Y857       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y857       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.720 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[2].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           0.269     4.989    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X1Y114
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.022     4.297    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.155 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.143     3.298    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y114
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.491 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y114
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.610 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.303     3.913    
                         clock uncertainty            0.154     4.068    
    BITSLICE_CONTROL_X1Y114
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     4.338    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.338    
                         arrival time                           4.989    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.058ns (16.959%)  route 0.284ns (83.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.926ns (routing 0.777ns, distribution 1.149ns)
  Clock Net Delay (Destination): 0.141ns (routing 0.115ns, distribution 0.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.926     4.645    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X115Y873       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y873       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.703 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[2]/Q
                         net (fo=1, routed)           0.284     4.987    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[2]
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.022     4.297    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.155 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.141     3.296    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.489 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.608 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.303     3.911    
                         clock uncertainty            0.154     4.065    
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.270     4.335    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.335    
                         arrival time                           4.987    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.058ns (16.384%)  route 0.296ns (83.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.926ns (routing 0.777ns, distribution 1.149ns)
  Clock Net Delay (Destination): 0.141ns (routing 0.115ns, distribution 0.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.926     4.645    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X116Y871       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y871       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.703 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           0.296     4.999    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.022     4.297    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.155 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.141     3.296    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.489 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.608 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.303     3.911    
                         clock uncertainty            0.154     4.065    
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.268     4.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.333    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.058ns (15.508%)  route 0.316ns (84.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    4.645ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.926ns (routing 0.777ns, distribution 1.149ns)
  Clock Net Delay (Destination): 0.148ns (routing 0.115ns, distribution 0.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.926     4.645    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_0
    SLICE_X115Y873       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y873       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.703 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[3]/Q
                         net (fo=1, routed)           0.316     5.019    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[3]
    BITSLICE_CONTROL_X1Y118
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[3]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.022     4.297    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.155 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.148     3.303    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y118
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.496 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y118
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.615 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.303     3.918    
                         clock uncertainty            0.154     4.072    
    BITSLICE_CONTROL_X1Y118
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[3])
                                                      0.268     4.340    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.340    
                         arrival time                           5.019    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.059ns (16.033%)  route 0.309ns (83.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.739ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.615ns
    Source Clock Delay      (SCD):    4.657ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.938ns (routing 0.777ns, distribution 1.161ns)
  Clock Net Delay (Destination): 0.148ns (routing 0.115ns, distribution 0.033ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.938     4.657    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rsMask_reg[7][12]_0
    SLICE_X114Y870       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y870       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.716 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[4].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           0.309     5.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X1Y118
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.022     4.297    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.155 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.148     3.303    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y118
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.496 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y118
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.615 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.303     3.918    
                         clock uncertainty            0.154     4.072    
    BITSLICE_CONTROL_X1Y118
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.267     4.339    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.339    
                         arrival time                           5.025    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.058ns (16.022%)  route 0.304ns (83.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.745ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    4.656ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.937ns (routing 0.777ns, distribution 1.160ns)
  Clock Net Delay (Destination): 0.141ns (routing 0.115ns, distribution 0.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.937     4.656    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X114Y866       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y866       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.714 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[0]/Q
                         net (fo=1, routed)           0.304     5.018    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[0]
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[0]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.022     4.297    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.155 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.141     3.296    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.489 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.608 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.303     3.911    
                         clock uncertainty            0.154     4.065    
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[0])
                                                      0.267     4.332    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.332    
                         arrival time                           5.018    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
                            (rising edge-triggered cell RXTX_BITSLICE clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.059ns (18.380%)  route 0.262ns (81.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.789ns
    Source Clock Delay      (SCD):    4.669ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.950ns (routing 0.777ns, distribution 1.173ns)
  Clock Net Delay (Destination): 0.043ns (routing 0.043ns, distribution 0.000ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.950     4.669    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[10]_0
    SLICE_X112Y856       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y856       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.728 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[2].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/dReg_reg[1]/Q
                         net (fo=1, routed)           0.262     4.990    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/clb2phy_wr_dq0[1]
    BITSLICE_RX_TX_X1Y741
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/D[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.022     4.297    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.155 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
                         net (fo=8, routed)           0.143     3.298    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y114
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_TX_DIV2_CLK_Q)
                                                      0.177     3.475 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y114
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV2_CLK_Q_TX_DIV4_CLK_Q)
                                                      0.109     3.584 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_DIV4_CLK_Q
    BITSLICE_CONTROL_X1Y114
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_TX_DIV4_CLK_Q_TX_BIT_CTRL_OUT0[26])
                                                      0.162     3.746 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/TX_BIT_CTRL_OUT0[26]
    X4Y14 (CLOCK_ROOT)   net (fo=1, routed)           0.043     3.789    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/TX_BIT_CTRL_OUT0[26]
    BITSLICE_RX_TX_X1Y741
                         RXTX_BITSLICE                                r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice/TX_BIT_CTRL_IN[26]
                         clock pessimism              0.303     4.092    
                         clock uncertainty            0.154     4.247    
    BITSLICE_RX_TX_X1Y741
                         RXTX_BITSLICE (Hold_RXTX_BITSLICE_BITSLICE_RX_TX_TX_BIT_CTRL_IN[26]_D[1])
                                                      0.041     4.288    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_BITSLICE_LOWER[0].GEN_RXTX_BITSLICE_EN.u_xiphy_bitslice_lower/xiphy_rxtx_bitslice
  -------------------------------------------------------------------
                         required time                         -4.288    
                         arrival time                           4.990    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.058ns (18.770%)  route 0.251ns (81.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    4.659ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.940ns (routing 0.777ns, distribution 1.163ns)
  Clock Net Delay (Destination): 0.146ns (routing 0.115ns, distribution 0.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.940     4.659    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rsMask_reg[7][9]_0
    SLICE_X112Y873       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y873       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.717 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_upp/rdEn_reg[2]/Q
                         net (fo=1, routed)           0.251     4.968    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_upp[2]
    BITSLICE_CONTROL_X1Y117
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[2]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 f  
    E12                                               0.000     0.000 f  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.022     4.297    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.155 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.146     3.301    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y117
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.162     3.463 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y117
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.118     3.581 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.303     3.884    
                         clock uncertainty            0.154     4.039    
    BITSLICE_CONTROL_X1Y117
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[2])
                                                      0.222     4.261    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.261    
                         arrival time                           4.968    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
                            (rising edge-triggered cell BITSLICE_CONTROL clocked by pll_clk[2]_DIV  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             pll_clk[2]_DIV
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (pll_clk[2]_DIV rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.058ns (15.847%)  route 0.308ns (84.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.732ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.608ns
    Source Clock Delay      (SCD):    4.643ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.064ns
    Phase Error              (PE):    0.106ns
  Clock Net Delay (Source):      1.924ns (routing 0.777ns, distribution 1.147ns)
  Clock Net Delay (Destination): 0.141ns (routing 0.115ns, distribution 0.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.924     4.643    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rsMask_reg[7][9]_0
    SLICE_X115Y871       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y871       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.701 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_mc_pi/rdEn[3].u_ddr_mc_rd_en_low/rdEn_reg[1]/Q
                         net (fo=1, routed)           0.308     5.009    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/ch0_mcal_clb2phy_rden_low[1]
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL                             r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/PHY_RDEN[1]
  -------------------------------------------------------------------    -------------------

                         (clock pll_clk[2]_DIV rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
                         net (fo=20377, routed)       2.022     4.297    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/div_clk
    PLL_X1Y28            PLLE4_ADV (Prop_PLL_CLKIN_CLKOUTPHY)
                                                     -1.141     3.155 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER/CLKOUTPHY
    X4Y14 (CLOCK_ROOT)   net (fo=8, routed)           0.141     3.296    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/pll_clk[0]
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_PLL_CLK_RX_DIV2_CLK_Q)
                                                      0.193     3.489 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV2_CLK_Q
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Prop_CONTROL_BITSLICE_CONTROL_RX_DIV2_CLK_Q_RX_DIV4_CLK_Q)
                                                      0.119     3.608 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control/RX_DIV4_CLK_Q
                         clock pessimism              0.303     3.911    
                         clock uncertainty            0.154     4.065    
    BITSLICE_CONTROL_X1Y116
                         BITSLICE_CONTROL (Hold_CONTROL_BITSLICE_CONTROL_RX_DIV4_CLK_Q_PHY_RDEN[1])
                                                      0.236     4.301    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/xiphy_control
  -------------------------------------------------------------------
                         required time                         -4.301    
                         arrival time                           5.009    
  -------------------------------------------------------------------
                         slack                                  0.708    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack        2.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.461ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.897ns  (logic 0.080ns (8.919%)  route 0.817ns (91.081%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y777                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y777       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.817     0.897    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X111Y771       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X111Y771       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                  2.461    

Slack (MET) :             2.517ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.841ns  (logic 0.079ns (9.394%)  route 0.762ns (90.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y777                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X112Y777       FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.762     0.841    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X111Y770       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X111Y770       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.841    
  -------------------------------------------------------------------
                         slack                                  2.517    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y719                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X115Y719       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.336     0.415    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X115Y719       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X115Y719       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.400ns  (logic 0.079ns (19.750%)  route 0.321ns (80.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y776                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X111Y776       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.321     0.400    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X111Y770       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X111Y770       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  2.958    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.394ns  (logic 0.080ns (20.305%)  route 0.314ns (79.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y726                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X119Y726       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.314     0.394    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X120Y719       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X120Y719       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.390ns  (logic 0.077ns (19.744%)  route 0.313ns (80.256%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y726                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X119Y726       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.313     0.390    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X120Y719       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X120Y719       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.363ns  (logic 0.079ns (21.763%)  route 0.284ns (78.237%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y733                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X109Y733       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.284     0.363    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X109Y733       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X109Y733       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.353ns  (logic 0.078ns (22.096%)  route 0.275ns (77.904%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y724                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X116Y724       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.275     0.353    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X116Y724       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X116Y724       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.335ns  (logic 0.080ns (23.881%)  route 0.255ns (76.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y644                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X107Y644       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.255     0.335    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X107Y644       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X107Y644       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     3.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  3.023    

Slack (MET) :             3.035ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (MaxDelay Path 3.333ns)
  Data Path Delay:        0.323ns  (logic 0.078ns (24.149%)  route 0.245ns (75.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y721                                    0.000     0.000 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X108Y721       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.245     0.323    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X108Y721       FDRE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.333     3.333    
    SLICE_X108Y721       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.358    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          3.358    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  3.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            jtag_wrapper_u/fgpa_jtag2or_u/dff_axi2or_awaddr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.061ns (1.431%)  route 4.201ns (98.569%))
  Logic Levels:           0  
  Clock Path Skew:        2.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.968ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.951ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    4.556ns
    Data Path Delay         (DPD):    4.262ns
    Common Clock Delay      (CCD):    2.481ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.837ns (routing 0.777ns, distribution 1.060ns)
  Clock Net Delay (Destination): 4.687ns (routing 2.290ns, distribution 2.397ns)
  Timing Exception:       MultiCycle Path   Setup -end   8    Hold  -end   7  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.837     4.556    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X122Y754       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y754       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.617 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=330, routed)         4.201     8.818    jtag_wrapper_u/fgpa_jtag2or_u/c0_init_calib_complete
    SLR Crossing[2->1]   
    SLICE_X15Y514        FDRE                                         r  jtag_wrapper_u/fgpa_jtag2or_u/dff_axi2or_awaddr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.687     6.968    jtag_wrapper_u/fgpa_jtag2or_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X15Y514        FDRE                                         r  jtag_wrapper_u/fgpa_jtag2or_u/dff_axi2or_awaddr_reg[7]/C
                         clock pessimism              0.479     7.446    
                         inter-SLR compensation       0.951     8.397    
                         clock uncertainty            0.200     8.596    
    SLICE_X15Y514        FDRE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.013     8.583    jtag_wrapper_u/fgpa_jtag2or_u/dff_axi2or_awaddr_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.583    
                         arrival time                           8.818    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            jtag_wrapper_u/fgpa_jtag2or_u/dff_axi2or_awaddr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 0.061ns (1.431%)  route 4.201ns (98.569%))
  Logic Levels:           0  
  Clock Path Skew:        2.890ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.968ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.951ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    4.556ns
    Data Path Delay         (DPD):    4.262ns
    Common Clock Delay      (CCD):    2.481ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.837ns (routing 0.777ns, distribution 1.060ns)
  Clock Net Delay (Destination): 4.687ns (routing 2.290ns, distribution 2.397ns)
  Timing Exception:       MultiCycle Path   Setup -end   8    Hold  -end   7  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.837     4.556    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X122Y754       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y754       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.617 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=330, routed)         4.201     8.818    jtag_wrapper_u/fgpa_jtag2or_u/c0_init_calib_complete
    SLR Crossing[2->1]   
    SLICE_X15Y514        FDRE                                         r  jtag_wrapper_u/fgpa_jtag2or_u/dff_axi2or_awaddr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.687     6.968    jtag_wrapper_u/fgpa_jtag2or_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X15Y514        FDRE                                         r  jtag_wrapper_u/fgpa_jtag2or_u/dff_axi2or_awaddr_reg[8]/C
                         clock pessimism              0.479     7.446    
                         inter-SLR compensation       0.951     8.397    
                         clock uncertainty            0.200     8.596    
    SLICE_X15Y514        FDRE (Hold_CFF2_SLICEL_C_CE)
                                                     -0.013     8.583    jtag_wrapper_u/fgpa_jtag2or_u/dff_axi2or_awaddr_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.583    
                         arrival time                           8.818    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[42]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.061ns (1.374%)  route 4.380ns (98.626%))
  Logic Levels:           0  
  Clock Path Skew:        2.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.075ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.977ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    4.556ns
    Data Path Delay         (DPD):    4.441ns
    Common Clock Delay      (CCD):    2.481ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.837ns (routing 0.777ns, distribution 1.060ns)
  Clock Net Delay (Destination): 4.794ns (routing 2.290ns, distribution 2.504ns)
  Timing Exception:       MultiCycle Path   Setup -end   8    Hold  -end   7  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.837     4.556    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X122Y754       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y754       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.617 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=330, routed)         4.380     8.997    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/lopt
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[42]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.794     7.075    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_reg[8]_0
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[42]/C
                         clock pessimism              0.479     7.553    
                         inter-SLR compensation       0.977     8.531    
                         clock uncertainty            0.200     8.730    
    SLICE_X1Y543         FDRE (Hold_AFF_SLICEM_C_R)
                                                     -0.015     8.715    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[42]
  -------------------------------------------------------------------
                         required time                         -8.715    
                         arrival time                           8.997    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.061ns (1.374%)  route 4.380ns (98.626%))
  Logic Levels:           0  
  Clock Path Skew:        2.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.075ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.977ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    4.556ns
    Data Path Delay         (DPD):    4.441ns
    Common Clock Delay      (CCD):    2.481ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.837ns (routing 0.777ns, distribution 1.060ns)
  Clock Net Delay (Destination): 4.794ns (routing 2.290ns, distribution 2.504ns)
  Timing Exception:       MultiCycle Path   Setup -end   8    Hold  -end   7  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.837     4.556    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X122Y754       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y754       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.617 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=330, routed)         4.380     8.997    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/lopt
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[55]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.794     7.075    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_reg[8]_0
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[55]/C
                         clock pessimism              0.479     7.553    
                         inter-SLR compensation       0.977     8.531    
                         clock uncertainty            0.200     8.730    
    SLICE_X1Y543         FDRE (Hold_AFF2_SLICEM_C_R)
                                                     -0.015     8.715    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[55]
  -------------------------------------------------------------------
                         required time                         -8.715    
                         arrival time                           8.997    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.061ns (1.374%)  route 4.380ns (98.626%))
  Logic Levels:           0  
  Clock Path Skew:        2.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.075ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.977ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    4.556ns
    Data Path Delay         (DPD):    4.441ns
    Common Clock Delay      (CCD):    2.481ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.837ns (routing 0.777ns, distribution 1.060ns)
  Clock Net Delay (Destination): 4.794ns (routing 2.290ns, distribution 2.504ns)
  Timing Exception:       MultiCycle Path   Setup -end   8    Hold  -end   7  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.837     4.556    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X122Y754       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y754       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.617 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=330, routed)         4.380     8.997    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/lopt
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[56]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.794     7.075    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_reg[8]_0
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[56]/C
                         clock pessimism              0.479     7.553    
                         inter-SLR compensation       0.977     8.531    
                         clock uncertainty            0.200     8.730    
    SLICE_X1Y543         FDRE (Hold_BFF_SLICEM_C_R)
                                                     -0.015     8.715    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[56]
  -------------------------------------------------------------------
                         required time                         -8.715    
                         arrival time                           8.997    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.061ns (1.374%)  route 4.380ns (98.626%))
  Logic Levels:           0  
  Clock Path Skew:        2.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.075ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.977ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    4.556ns
    Data Path Delay         (DPD):    4.441ns
    Common Clock Delay      (CCD):    2.481ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.837ns (routing 0.777ns, distribution 1.060ns)
  Clock Net Delay (Destination): 4.794ns (routing 2.290ns, distribution 2.504ns)
  Timing Exception:       MultiCycle Path   Setup -end   8    Hold  -end   7  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.837     4.556    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X122Y754       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y754       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.617 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=330, routed)         4.380     8.997    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/lopt
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[57]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.794     7.075    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_reg[8]_0
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[57]/C
                         clock pessimism              0.479     7.553    
                         inter-SLR compensation       0.977     8.531    
                         clock uncertainty            0.200     8.730    
    SLICE_X1Y543         FDRE (Hold_BFF2_SLICEM_C_R)
                                                     -0.015     8.715    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[57]
  -------------------------------------------------------------------
                         required time                         -8.715    
                         arrival time                           8.997    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.061ns (1.374%)  route 4.380ns (98.626%))
  Logic Levels:           0  
  Clock Path Skew:        2.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.075ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.977ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    4.556ns
    Data Path Delay         (DPD):    4.441ns
    Common Clock Delay      (CCD):    2.481ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.837ns (routing 0.777ns, distribution 1.060ns)
  Clock Net Delay (Destination): 4.794ns (routing 2.290ns, distribution 2.504ns)
  Timing Exception:       MultiCycle Path   Setup -end   8    Hold  -end   7  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.837     4.556    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X122Y754       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y754       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.617 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=330, routed)         4.380     8.997    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/lopt
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[58]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.794     7.075    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_reg[8]_0
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[58]/C
                         clock pessimism              0.479     7.553    
                         inter-SLR compensation       0.977     8.531    
                         clock uncertainty            0.200     8.730    
    SLICE_X1Y543         FDRE (Hold_CFF_SLICEM_C_R)
                                                     -0.015     8.715    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[58]
  -------------------------------------------------------------------
                         required time                         -8.715    
                         arrival time                           8.997    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.441ns  (logic 0.061ns (1.374%)  route 4.380ns (98.626%))
  Logic Levels:           0  
  Clock Path Skew:        2.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.075ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.977ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    4.556ns
    Data Path Delay         (DPD):    4.441ns
    Common Clock Delay      (CCD):    2.481ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.837ns (routing 0.777ns, distribution 1.060ns)
  Clock Net Delay (Destination): 4.794ns (routing 2.290ns, distribution 2.504ns)
  Timing Exception:       MultiCycle Path   Setup -end   8    Hold  -end   7  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.837     4.556    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X122Y754       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y754       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.617 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=330, routed)         4.380     8.997    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/lopt
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[59]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.794     7.075    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_reg[8]_0
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[59]/C
                         clock pessimism              0.479     7.553    
                         inter-SLR compensation       0.977     8.531    
                         clock uncertainty            0.200     8.730    
    SLICE_X1Y543         FDRE (Hold_CFF2_SLICEM_C_R)
                                                     -0.015     8.715    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[59]
  -------------------------------------------------------------------
                         required time                         -8.715    
                         arrival time                           8.997    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.061ns (1.374%)  route 4.379ns (98.626%))
  Logic Levels:           0  
  Clock Path Skew:        2.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.073ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.977ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    4.556ns
    Data Path Delay         (DPD):    4.440ns
    Common Clock Delay      (CCD):    2.481ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.837ns (routing 0.777ns, distribution 1.060ns)
  Clock Net Delay (Destination): 4.792ns (routing 2.290ns, distribution 2.502ns)
  Timing Exception:       MultiCycle Path   Setup -end   8    Hold  -end   7  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.837     4.556    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X122Y754       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y754       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.617 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=330, routed)         4.379     8.996    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/lopt
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[40]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.792     7.073    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_reg[8]_0
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[40]/C
                         clock pessimism              0.479     7.551    
                         inter-SLR compensation       0.977     8.528    
                         clock uncertainty            0.200     8.728    
    SLICE_X1Y543         FDRE (Hold_EFF_SLICEM_C_R)
                                                     -0.015     8.713    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[40]
  -------------------------------------------------------------------
                         required time                         -8.713    
                         arrival time                           8.996    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[43]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.061ns (1.374%)  route 4.379ns (98.626%))
  Logic Levels:           0  
  Clock Path Skew:        2.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.073ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.120ns
  Inter-SLR Compensation: 0.977ns  ((SCD + DPD - CCD) * PF)
    Source Clock Delay      (SCD):    4.556ns
    Data Path Delay         (DPD):    4.440ns
    Common Clock Delay      (CCD):    2.481ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      1.837ns (routing 0.777ns, distribution 1.060ns)
  Clock Net Delay (Destination): 4.792ns (routing 2.290ns, distribution 2.502ns)
  Timing Exception:       MultiCycle Path   Setup -end   8    Hold  -end   7  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.433 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.473    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.473 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.770    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.794 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     1.851    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     2.481 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     2.695    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.719 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.837     4.556    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X122Y754       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y754       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.617 f  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/calDone_gated_reg/Q
                         net (fo=330, routed)         4.379     8.996    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/lopt
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[43]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.792     7.073    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_reg[8]_0
    SLR Crossing[2->1]   
    SLICE_X1Y543         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[43]/C
                         clock pessimism              0.479     7.551    
                         inter-SLR compensation       0.977     8.528    
                         clock uncertainty            0.200     8.728    
    SLICE_X1Y543         FDRE (Hold_EFF2_SLICEM_C_R)
                                                     -0.015     8.713    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/cmd_fifo_data_out_ff_reg[43]
  -------------------------------------------------------------------
                         required time                         -8.713    
                         arrival time                           8.996    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack      999.466ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             999.466ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.559ns  (logic 0.079ns (14.132%)  route 0.480ns (85.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y588                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X3Y588         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.480     0.559    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X2Y588         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X2Y588         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025  1000.025    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                999.466    

Slack (MET) :             999.593ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.432ns  (logic 0.081ns (18.750%)  route 0.351ns (81.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y522                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X0Y522         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.351     0.432    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X0Y522         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X0Y522         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025  1000.025    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                999.593    

Slack (MET) :             999.601ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.424ns  (logic 0.079ns (18.632%)  route 0.345ns (81.368%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y522                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X0Y522         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.345     0.424    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X1Y527         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X1Y527         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.424    
  -------------------------------------------------------------------
                         slack                                999.601    

Slack (MET) :             999.610ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.415ns  (logic 0.080ns (19.277%)  route 0.335ns (80.723%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y527                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X2Y527         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.335     0.415    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X2Y527         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X2Y527         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025  1000.025    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                999.610    

Slack (MET) :             999.619ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.406ns  (logic 0.078ns (19.212%)  route 0.328ns (80.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y590                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X2Y590         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.328     0.406    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X2Y590         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X2Y590         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025  1000.025    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                999.619    

Slack (MET) :             999.624ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.401ns  (logic 0.078ns (19.451%)  route 0.323ns (80.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y590                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X4Y590         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.323     0.401    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X2Y590         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X2Y590         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025  1000.025    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                999.624    

Slack (MET) :             999.639ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.386ns  (logic 0.079ns (20.466%)  route 0.307ns (79.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y527                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X0Y527         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.307     0.386    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X1Y527         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X1Y527         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025  1000.025    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.386    
  -------------------------------------------------------------------
                         slack                                999.639    

Slack (MET) :             999.646ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y587                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y587         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.300     0.379    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X2Y587         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X2Y587         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                999.646    

Slack (MET) :             999.654ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.294%)  route 0.292ns (78.706%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y590                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X4Y590         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.292     0.371    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X4Y590         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X4Y590         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025  1000.025    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                999.654    

Slack (MET) :             999.672ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             mmcm_clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (MaxDelay Path 1000.000ns)
  Data Path Delay:        0.353ns  (logic 0.079ns (22.380%)  route 0.274ns (77.620%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1000.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y555                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X3Y555         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.274     0.353    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X3Y555         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                 1000.000  1000.000    
    SLICE_X3Y555         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025  1000.025    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                       1000.025    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                999.672    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.613ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.613ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.412ns  (logic 0.076ns (18.447%)  route 0.336ns (81.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y723                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/C
    SLICE_X117Y723       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[0]/Q
                         net (fo=1, routed)           0.336     0.412    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[0]
    SLICE_X117Y724       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X117Y724       FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    12.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                 11.613    

Slack (MET) :             11.667ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.358ns  (logic 0.079ns (22.067%)  route 0.279ns (77.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y725                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/C
    SLICE_X118Y725       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[5]/Q
                         net (fo=1, routed)           0.279     0.358    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[5]
    SLICE_X118Y720       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X118Y720       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    12.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[5].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                 11.667    

Slack (MET) :             11.669ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.356ns  (logic 0.079ns (22.191%)  route 0.277ns (77.809%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y725                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/C
    SLICE_X118Y725       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[8]/Q
                         net (fo=1, routed)           0.277     0.356    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[8]
    SLICE_X118Y725       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X118Y725       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    12.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[8].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                 11.669    

Slack (MET) :             11.701ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.324ns  (logic 0.081ns (25.000%)  route 0.243ns (75.000%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y725                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/C
    SLICE_X118Y725       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[6]/Q
                         net (fo=1, routed)           0.243     0.324    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[6]
    SLICE_X118Y725       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X118Y725       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[6].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                 11.701    

Slack (MET) :             11.702ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.323ns  (logic 0.080ns (24.768%)  route 0.243ns (75.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y720                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/C
    SLICE_X122Y720       FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_rdy_lvl_fclk_reg/Q
                         net (fo=2, routed)           0.243     0.323    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/D[0]
    SLICE_X122Y720       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X122Y720       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_rdy_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                 11.702    

Slack (MET) :             11.707ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.318ns  (logic 0.079ns (24.843%)  route 0.239ns (75.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y723                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/C
    SLICE_X117Y723       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[2]/Q
                         net (fo=1, routed)           0.239     0.318    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[2]
    SLICE_X117Y723       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X117Y723       FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    12.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[2].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                 11.707    

Slack (MET) :             11.727ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.298ns  (logic 0.081ns (27.181%)  route 0.217ns (72.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y723                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/C
    SLICE_X118Y723       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[4]/Q
                         net (fo=1, routed)           0.217     0.298    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[4]
    SLICE_X118Y723       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X118Y723       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    12.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[4].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                 11.727    

Slack (MET) :             11.727ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.298ns  (logic 0.081ns (27.181%)  route 0.217ns (72.819%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y726                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/C
    SLICE_X118Y726       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[7]/Q
                         net (fo=1, routed)           0.217     0.298    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[7]
    SLICE_X118Y726       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X118Y726       FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    12.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[7].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                 11.727    

Slack (MET) :             11.740ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y726                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/C
    SLICE_X118Y726       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[1]/Q
                         net (fo=1, routed)           0.206     0.285    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[1]
    SLICE_X118Y726       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X118Y726       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[1].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 11.740    

Slack (MET) :             11.740ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (MaxDelay Path 12.000ns)
  Data Path Delay:        0.285ns  (logic 0.079ns (27.719%)  route 0.206ns (72.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 12.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y723                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/C
    SLICE_X118Y723       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_do_fclk_reg[3]/Q
                         net (fo=1, routed)           0.206     0.285    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/out[3]
    SLICE_X118Y723       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   12.000    12.000    
    SLICE_X118Y723       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/u_slave_do_sync/SYNC[3].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.025    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                 11.740    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       82.975ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             82.975ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.383ns  (logic 0.078ns (20.366%)  route 0.305ns (79.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y555                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X2Y555         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.305     0.383    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X2Y557         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X2Y557         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    83.358    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                 82.975    

Slack (MET) :             82.980ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.378ns  (logic 0.078ns (20.635%)  route 0.300ns (79.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y523                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X2Y523         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.300     0.378    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X0Y527         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X0Y527         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    83.358    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                 82.980    

Slack (MET) :             82.983ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.375ns  (logic 0.081ns (21.600%)  route 0.294ns (78.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y587                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X3Y587         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.294     0.375    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X3Y588         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X3Y588         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    83.358    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                 82.983    

Slack (MET) :             82.985ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.373ns  (logic 0.079ns (21.180%)  route 0.294ns (78.820%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y523                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X2Y523         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.294     0.373    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X0Y521         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X0Y521         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    83.358    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                 82.985    

Slack (MET) :             82.989ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.369ns  (logic 0.079ns (21.409%)  route 0.290ns (78.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y528                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X0Y528         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.290     0.369    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X0Y528         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X0Y528         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    83.358    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                 82.989    

Slack (MET) :             82.990ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.368ns  (logic 0.078ns (21.196%)  route 0.290ns (78.804%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y523                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X2Y523         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.290     0.368    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y521         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X0Y521         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    83.358    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                 82.990    

Slack (MET) :             82.996ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.362ns  (logic 0.076ns (20.994%)  route 0.286ns (79.006%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y580                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y580         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.286     0.362    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X4Y580         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X4Y580         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    83.358    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                 82.996    

Slack (MET) :             82.997ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.361ns  (logic 0.077ns (21.330%)  route 0.284ns (78.670%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y555                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y555         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.284     0.361    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X2Y555         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X2Y555         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    83.358    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                 82.997    

Slack (MET) :             83.016ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.342ns  (logic 0.078ns (22.807%)  route 0.264ns (77.193%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y589                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X2Y589         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.264     0.342    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X2Y589         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X2Y589         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    83.358    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                 83.016    

Slack (MET) :             83.017ns  (required time - arrival time)
  Source:                 jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (MaxDelay Path 83.333ns)
  Data Path Delay:        0.341ns  (logic 0.079ns (23.167%)  route 0.262ns (76.833%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 83.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y523                                      0.000     0.000 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X2Y523         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.262     0.341    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X0Y522         FDRE                                         r  jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   83.333    83.333    
    SLICE_X0Y522         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    83.358    jtag_wrapper_u/jtag_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         83.358    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                 83.017    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       48.491ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.491ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.534ns  (logic 0.079ns (5.150%)  route 1.455ns (94.850%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y546                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X105Y546       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.455     1.534    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X110Y574       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X110Y574       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -1.534    
  -------------------------------------------------------------------
                         slack                                 48.491    

Slack (MET) :             48.882ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        1.143ns  (logic 0.081ns (7.087%)  route 1.062ns (92.913%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y564                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X109Y564       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.062     1.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X110Y574       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X110Y574       FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                 48.882    

Slack (MET) :             49.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.943ns  (logic 0.081ns (8.590%)  route 0.862ns (91.410%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y543                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X79Y543        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.862     0.943    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X97Y568        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y568        FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.943    
  -------------------------------------------------------------------
                         slack                                 49.082    

Slack (MET) :             49.098ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.927ns  (logic 0.080ns (8.630%)  route 0.847ns (91.370%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y540                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X79Y540        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.847     0.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X97Y568        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y568        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.927    
  -------------------------------------------------------------------
                         slack                                 49.098    

Slack (MET) :             49.151ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.874ns  (logic 0.079ns (9.039%)  route 0.795ns (90.961%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y540                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X79Y540        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.795     0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X97Y568        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y568        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.874    
  -------------------------------------------------------------------
                         slack                                 49.151    

Slack (MET) :             49.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.839ns  (logic 0.078ns (9.297%)  route 0.761ns (90.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y542                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X76Y542        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.761     0.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X97Y568        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X97Y568        FDCE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                 49.186    

Slack (MET) :             49.379ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.646ns  (logic 0.081ns (12.539%)  route 0.565ns (87.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y546                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X105Y546       FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.565     0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X108Y572       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X108Y572       FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                 49.379    

Slack (MET) :             49.558ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             mmcm_clkout5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.467ns  (logic 0.079ns (16.916%)  route 0.388ns (83.084%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y564                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X109Y564       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.388     0.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X111Y572       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X111Y572       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                 49.558    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout6

Setup :            0  Failing Endpoints,  Worst Slack        1.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.861ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout6 rise@6.667ns - mmcm_clkout0 rise@3.333ns)
  Data Path Delay:        1.014ns  (logic 0.079ns (7.791%)  route 0.935ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 11.224 - 6.667 ) 
    Source Clock Delay      (SCD):    4.386ns = ( 7.719 - 3.333 ) 
    Clock Pessimism Removal (CPR):    -0.479ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.111ns (routing 0.854ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.758ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     3.863 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.913    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.913 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     4.248    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.276 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     5.463    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     5.336 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     5.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.608 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.111     7.719    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X130Y829       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y829       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     7.798 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.935     8.733    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X130Y827       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      6.667     6.667 r  
    E12                                               0.000     6.667 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.667    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     7.100 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.140    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.140 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     7.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.461 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     8.518    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                      0.630     9.148 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.226     9.374    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.398 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.826    11.224    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X130Y827       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism             -0.479    10.745    
                         clock uncertainty           -0.176    10.569    
    SLICE_X130Y827       FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    10.594    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  1.861    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.686ns  (logic 0.076ns (11.079%)  route 0.610ns (88.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y817                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/C
    SLICE_X129Y817       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[11]/Q
                         net (fo=1, routed)           0.610     0.686    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[11]
    SLICE_X130Y807       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X130Y807       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[11].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.686    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.503ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.522ns  (logic 0.079ns (15.134%)  route 0.443ns (84.866%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y823                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[9]/C
    SLICE_X129Y823       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[9]/Q
                         net (fo=1, routed)           0.443     0.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[9]
    SLICE_X129Y815       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X129Y815       FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     5.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[9].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  4.503    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.519ns  (logic 0.077ns (14.836%)  route 0.442ns (85.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y830                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[28]/C
    SLICE_X127Y830       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[28]/Q
                         net (fo=1, routed)           0.442     0.519    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[28]
    SLICE_X132Y823       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X132Y823       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[28].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.500ns  (logic 0.078ns (15.600%)  route 0.422ns (84.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y830                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[17]/C
    SLICE_X129Y830       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[17]/Q
                         net (fo=1, routed)           0.422     0.500    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[17]
    SLICE_X129Y816       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X129Y816       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[17].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.477ns  (logic 0.076ns (15.933%)  route 0.401ns (84.067%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y829                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/C
    SLICE_X127Y829       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[12]/Q
                         net (fo=1, routed)           0.401     0.477    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[12]
    SLICE_X129Y820       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X129Y820       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[12].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.477    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.572ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.453ns  (logic 0.079ns (17.439%)  route 0.374ns (82.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y825                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/C
    SLICE_X127Y825       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[25]/Q
                         net (fo=1, routed)           0.374     0.453    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[25]
    SLICE_X132Y823       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X132Y823       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[25].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  4.572    

Slack (MET) :             4.580ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.445ns  (logic 0.076ns (17.079%)  route 0.369ns (82.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y824                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[13]/C
    SLICE_X127Y824       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[13]/Q
                         net (fo=1, routed)           0.369     0.445    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[13]
    SLICE_X128Y807       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X128Y807       FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[13].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  4.580    

Slack (MET) :             4.603ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.422ns  (logic 0.079ns (18.720%)  route 0.343ns (81.280%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y823                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/C
    SLICE_X129Y823       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[26]/Q
                         net (fo=1, routed)           0.343     0.422    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[26]
    SLICE_X129Y823       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X129Y823       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[26].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  4.603    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.415ns  (logic 0.076ns (18.313%)  route 0.339ns (81.687%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y808                                    0.000     0.000 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/C
    SLICE_X129Y808       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_read_data_reg[0]/Q
                         net (fo=1, routed)           0.339     0.415    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[31].sync_reg_reg[0]_0[0]
    SLICE_X129Y805       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X129Y805       FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.025    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_io_read_data_sync/SYNC[0].sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  4.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout6  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             mmcm_clkout6
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout6 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.039ns (8.108%)  route 0.442ns (91.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.703ns
    Clock Pessimism Removal (CPR):    -0.303ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.087ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.157ns (routing 0.468ns, distribution 0.689ns)
  Clock Net Delay (Destination): 1.271ns (routing 0.512ns, distribution 0.759ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.157     2.703    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/wosp_reg[2]_rep__6
    SLICE_X130Y829       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y829       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.742 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_top/sample_gts_reg/Q
                         net (fo=1, routed)           0.442     3.184    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts
    SLICE_X130Y827       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout6 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT6)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.176     1.258    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout6
    BUFGCE_X1Y326        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.277 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_riuClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=1746, routed)        1.271     2.548    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/CLK
    SLICE_X130Y827       FDRE                                         r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg/C
                         clock pessimism              0.303     2.850    
                         clock uncertainty            0.176     3.026    
    SLICE_X130Y827       FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.072    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/sample_gts_riu_reg
  -------------------------------------------------------------------
                         required time                         -3.072    
                         arrival time                           3.184    
  -------------------------------------------------------------------
                         slack                                  0.112    





---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkout5
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       12.320ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.320ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.038ns  (logic 0.078ns (7.514%)  route 0.960ns (92.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y568                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X97Y568        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.960     1.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X69Y526        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X69Y526        FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                 12.320    

Slack (MET) :             12.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.001ns  (logic 0.080ns (7.992%)  route 0.921ns (92.008%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y568                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X97Y568        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.921     1.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X68Y526        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X68Y526        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 12.357    

Slack (MET) :             12.357ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.001ns  (logic 0.076ns (7.592%)  route 0.925ns (92.408%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y568                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X97Y568        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.925     1.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X68Y526        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X68Y526        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                 12.357    

Slack (MET) :             12.372ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.986ns  (logic 0.076ns (7.708%)  route 0.910ns (92.292%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y568                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X97Y568        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.910     0.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X69Y526        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X69Y526        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 12.372    

Slack (MET) :             12.746ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.612ns  (logic 0.079ns (12.908%)  route 0.533ns (87.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y568                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X109Y568       FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.533     0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X105Y546       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X105Y546       FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                 12.746    

Slack (MET) :             12.809ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.549ns  (logic 0.080ns (14.572%)  route 0.469ns (85.428%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y568                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X109Y568       FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.469     0.549    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X108Y559       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X108Y559       FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                 12.809    

Slack (MET) :             12.866ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.492ns  (logic 0.079ns (16.057%)  route 0.413ns (83.943%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y568                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X109Y568       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.413     0.492    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X106Y552       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X106Y552       FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.492    
  -------------------------------------------------------------------
                         slack                                 12.866    

Slack (MET) :             13.003ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.355ns  (logic 0.079ns (22.254%)  route 0.276ns (77.746%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y568                                    0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X109Y568       FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.276     0.355    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X109Y562       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X109Y562       FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    13.358    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.358    
                         arrival time                          -0.355    
  -------------------------------------------------------------------
                         slack                                 13.003    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.167ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.225ns (9.490%)  route 2.146ns (90.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 52.974 - 50.000 ) 
    Source Clock Delay      (SCD):    7.831ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.504ns (routing 0.171ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.155ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.504     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y404       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y404       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     7.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.788     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X155Y405       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     8.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.358    10.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y446       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.118    52.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.496    57.470    
                         clock uncertainty           -0.035    57.435    
    SLICE_X114Y446       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    57.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         57.369    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                 47.167    

Slack (MET) :             47.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.225ns (9.490%)  route 2.146ns (90.510%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 52.974 - 50.000 ) 
    Source Clock Delay      (SCD):    7.831ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.504ns (routing 0.171ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.155ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.504     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y404       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y404       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     7.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.788     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X155Y405       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     8.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.358    10.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y446       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.118    52.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.496    57.470    
                         clock uncertainty           -0.035    57.435    
    SLICE_X114Y446       FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    57.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         57.369    
                         arrival time                         -10.202    
  -------------------------------------------------------------------
                         slack                                 47.167    

Slack (MET) :             47.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.225ns (9.494%)  route 2.145ns (90.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    7.831ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.504ns (routing 0.171ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.504     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y404       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y404       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     7.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.788     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X155Y405       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     8.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.357    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y446       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.496    57.472    
                         clock uncertainty           -0.035    57.437    
    SLICE_X114Y446       FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    57.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         57.371    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                 47.170    

Slack (MET) :             47.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.225ns (9.494%)  route 2.145ns (90.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    7.831ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.504ns (routing 0.171ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.504     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y404       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y404       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     7.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.788     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X155Y405       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     8.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.357    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y446       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.496    57.472    
                         clock uncertainty           -0.035    57.437    
    SLICE_X114Y446       FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    57.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         57.371    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                 47.170    

Slack (MET) :             47.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.225ns (9.494%)  route 2.145ns (90.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    7.831ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.504ns (routing 0.171ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.504     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y404       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y404       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     7.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.788     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X155Y405       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     8.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.357    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y446       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.496    57.472    
                         clock uncertainty           -0.035    57.437    
    SLICE_X114Y446       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    57.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         57.371    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                 47.170    

Slack (MET) :             47.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.225ns (9.494%)  route 2.145ns (90.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    7.831ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.504ns (routing 0.171ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.504     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y404       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y404       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     7.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.788     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X155Y405       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     8.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.357    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y446       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.496    57.472    
                         clock uncertainty           -0.035    57.437    
    SLICE_X114Y446       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    57.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         57.371    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                 47.170    

Slack (MET) :             47.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.225ns (9.494%)  route 2.145ns (90.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    7.831ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.504ns (routing 0.171ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.504     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y404       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y404       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     7.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.788     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X155Y405       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     8.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.357    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y446       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.496    57.472    
                         clock uncertainty           -0.035    57.437    
    SLICE_X114Y446       FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    57.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         57.371    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                 47.170    

Slack (MET) :             47.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.225ns (9.494%)  route 2.145ns (90.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    7.831ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.504ns (routing 0.171ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.504     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y404       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y404       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     7.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.788     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X155Y405       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     8.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.357    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y446       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.496    57.472    
                         clock uncertainty           -0.035    57.437    
    SLICE_X114Y446       FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    57.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         57.371    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                 47.170    

Slack (MET) :             47.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.225ns (9.494%)  route 2.145ns (90.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    7.831ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.504ns (routing 0.171ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.504     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y404       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y404       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     7.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.788     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X155Y405       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     8.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.357    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y446       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.496    57.472    
                         clock uncertainty           -0.035    57.437    
    SLICE_X114Y446       FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    57.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         57.371    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                 47.170    

Slack (MET) :             47.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.225ns (9.494%)  route 2.145ns (90.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 52.976 - 50.000 ) 
    Source Clock Delay      (SCD):    7.831ns
    Clock Pessimism Removal (CPR):    4.496ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.504ns (routing 0.171ns, distribution 1.333ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.155ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.999     6.299    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.327 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.504     7.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X157Y404       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y404       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     7.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          0.788     8.698    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X155Y405       LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     8.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.357    10.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X114Y446       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.367    51.832    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.856 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         1.120    52.976    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X114Y446       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.496    57.472    
                         clock uncertainty           -0.035    57.437    
    SLICE_X114Y446       FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    57.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         57.371    
                         arrival time                         -10.201    
  -------------------------------------------------------------------
                         slack                                 47.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.679ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    4.266ns
  Clock Net Delay (Source):      0.870ns (routing 0.096ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.108ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.870     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X87Y546        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y546        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.106     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X87Y547        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.986     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y547        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -4.266     2.413    
    SLICE_X87Y547        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     2.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.679ns
    Source Clock Delay      (SCD):    2.394ns
    Clock Pessimism Removal (CPR):    4.266ns
  Clock Net Delay (Source):      0.870ns (routing 0.096ns, distribution 0.774ns)
  Clock Net Delay (Destination): 0.986ns (routing 0.108ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.870     2.394    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X87Y546        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y546        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.433 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.106     2.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X87Y547        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.986     6.679    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X87Y547        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -4.266     2.413    
    SLICE_X87Y547        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     2.393    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.039ns (13.732%)  route 0.245ns (86.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.640ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    4.181ns
  Clock Net Delay (Source):      0.806ns (routing 0.096ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.108ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.806     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y522        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y522        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.245     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X98Y544        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.947     6.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X98Y544        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -4.181     2.459    
    SLICE_X98Y544        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.439    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.039ns (13.732%)  route 0.245ns (86.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.636ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    4.181ns
  Clock Net Delay (Source):      0.806ns (routing 0.096ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.108ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.806     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y522        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y522        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.245     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X98Y544        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.943     6.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X98Y544        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -4.181     2.455    
    SLICE_X98Y544        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.039ns (13.732%)  route 0.245ns (86.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.636ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    4.181ns
  Clock Net Delay (Source):      0.806ns (routing 0.096ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.108ns, distribution 0.835ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.806     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y522        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y522        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.245     2.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/out[0]
    SLICE_X98Y544        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.943     6.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X98Y544        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -4.181     2.455    
    SLICE_X98Y544        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     2.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.614    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.039ns (17.568%)  route 0.183ns (82.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.601ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    4.225ns
  Clock Net Delay (Source):      0.806ns (routing 0.096ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.108ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.806     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y522        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y522        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.183     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X101Y524       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.908     6.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X101Y524       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -4.225     2.376    
    SLICE_X101Y524       FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.039ns (17.568%)  route 0.183ns (82.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.601ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    4.225ns
  Clock Net Delay (Source):      0.806ns (routing 0.096ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.908ns (routing 0.108ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.806     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y522        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y522        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.183     2.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X101Y524       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.908     6.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X101Y524       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -4.225     2.376    
    SLICE_X101Y524       FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.552    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.039ns (15.726%)  route 0.209ns (84.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.605ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    4.225ns
  Clock Net Delay (Source):      0.806ns (routing 0.096ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.912ns (routing 0.108ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.806     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y522        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y522        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.209     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X101Y525       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.912     6.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X101Y525       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.225     2.380    
    SLICE_X101Y525       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.039ns (14.234%)  route 0.235ns (85.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    4.225ns
  Clock Net Delay (Source):      0.806ns (routing 0.096ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.108ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.806     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y522        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y522        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.235     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X101Y527       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.917     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X101Y527       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.225     2.385    
    SLICE_X101Y527       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.039ns (14.234%)  route 0.235ns (85.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.610ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    4.225ns
  Clock Net Delay (Source):      0.806ns (routing 0.096ns, distribution 0.710ns)
  Clock Net Delay (Destination): 0.917ns (routing 0.108ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.042     1.507    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.524 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.806     2.330    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X96Y522        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y522        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.369 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.235     2.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X101Y527       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y1     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y1     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.374     5.674    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y206        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X4Y8 (CLOCK_ROOT)    net (fo=494, routed)         0.917     6.610    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X101Y527       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -4.225     2.385    
    SLICE_X101Y527       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.604    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout0
  To Clock:  mmcm_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.771ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.080ns (5.743%)  route 1.313ns (94.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 8.069 - 3.333 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.272ns (routing 0.854ns, distribution 1.418ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.777ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.272     4.547    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X111Y721       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y721       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.627 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.313     5.940    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X111Y726       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.016     8.069    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X111Y726       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.240     7.829    
                         clock uncertainty           -0.052     7.777    
    SLICE_X111Y726       FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066     7.711    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.080ns (5.743%)  route 1.313ns (94.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.735ns = ( 8.069 - 3.333 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.272ns (routing 0.854ns, distribution 1.418ns)
  Clock Net Delay (Destination): 2.016ns (routing 0.777ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.272     4.547    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X111Y721       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y721       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.627 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.313     5.940    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X111Y726       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.016     8.069    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X111Y726       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.240     7.829    
                         clock uncertainty           -0.052     7.777    
    SLICE_X111Y726       FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066     7.711    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.711    
                         arrival time                          -5.940    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.080ns (5.747%)  route 1.312ns (94.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 8.071 - 3.333 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.272ns (routing 0.854ns, distribution 1.418ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.777ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.272     4.547    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X111Y721       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y721       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.627 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.312     5.939    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X111Y726       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.018     8.071    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X111Y726       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.240     7.831    
                         clock uncertainty           -0.052     7.779    
    SLICE_X111Y726       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066     7.713    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.713    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.080ns (5.747%)  route 1.312ns (94.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 8.071 - 3.333 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.272ns (routing 0.854ns, distribution 1.418ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.777ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.272     4.547    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X111Y721       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y721       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.627 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.312     5.939    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X111Y726       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.018     8.071    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X111Y726       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.240     7.831    
                         clock uncertainty           -0.052     7.779    
    SLICE_X111Y726       FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066     7.713    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.713    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.080ns (5.747%)  route 1.312ns (94.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 8.071 - 3.333 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.272ns (routing 0.854ns, distribution 1.418ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.777ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.272     4.547    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X111Y721       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y721       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.627 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.312     5.939    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X111Y726       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.018     8.071    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X111Y726       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.240     7.831    
                         clock uncertainty           -0.052     7.779    
    SLICE_X111Y726       FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066     7.713    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.713    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.080ns (5.747%)  route 1.312ns (94.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 8.071 - 3.333 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.272ns (routing 0.854ns, distribution 1.418ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.777ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.272     4.547    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X111Y721       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y721       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.627 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.312     5.939    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X111Y726       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.018     8.071    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X111Y726       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.240     7.831    
                         clock uncertainty           -0.052     7.779    
    SLICE_X111Y726       FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066     7.713    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          7.713    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.774ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.080ns (5.747%)  route 1.312ns (94.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.737ns = ( 8.071 - 3.333 ) 
    Source Clock Delay      (SCD):    4.547ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.272ns (routing 0.854ns, distribution 1.418ns)
  Clock Net Delay (Destination): 2.018ns (routing 0.777ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.272     4.547    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X111Y721       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y721       FDPE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.627 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          1.312     5.939    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_1
    SLICE_X111Y726       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.018     8.071    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X111Y726       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.240     7.831    
                         clock uncertainty           -0.052     7.779    
    SLICE_X111Y726       FDPE (Recov_GFF_SLICEL_C_PRE)
                                                     -0.066     7.713    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.713    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  1.774    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.077ns (7.000%)  route 1.023ns (93.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 7.973 - 3.333 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.854ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.777ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.310     4.585    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X107Y789       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y789       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.662 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.023     5.685    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X114Y809       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.920     7.973    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X114Y809       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.300     7.672    
                         clock uncertainty           -0.052     7.620    
    SLICE_X114Y809       FDPE (Recov_AFF_SLICEL_C_PRE)
                                                     -0.066     7.554    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        1.100ns  (logic 0.077ns (7.000%)  route 1.023ns (93.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.639ns = ( 7.973 - 3.333 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.854ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.920ns (routing 0.777ns, distribution 1.143ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.310     4.585    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X107Y789       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y789       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.662 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           1.023     5.685    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X114Y809       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.920     7.973    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X114Y809       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.300     7.672    
                         clock uncertainty           -0.052     7.620    
    SLICE_X114Y809       FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     7.554    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.333ns  (mmcm_clkout0 rise@3.333ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.077ns (7.708%)  route 0.922ns (92.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 7.977 - 3.333 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.076ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.310ns (routing 0.854ns, distribution 1.456ns)
  Clock Net Delay (Destination): 1.924ns (routing 0.777ns, distribution 1.147ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.275 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       2.310     4.585    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X107Y789       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y789       FDPE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.662 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.922     5.584    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X112Y808       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      3.333     3.333 r  
    E12                                               0.000     3.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     3.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     4.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057     5.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     5.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.029    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.053 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.924     7.977    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X112Y808       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.300     7.676    
                         clock uncertainty           -0.052     7.624    
    SLICE_X112Y808       FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066     7.558    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  1.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Net Delay (Source):      1.227ns (routing 0.468ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.521ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.227     2.773    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X110Y740       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y740       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.812 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.095     2.907    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X109Y740       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.384     2.650    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X109Y740       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.181     2.831    
    SLICE_X109Y740       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.811    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Net Delay (Source):      1.227ns (routing 0.468ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.384ns (routing 0.521ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.227     2.773    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X110Y740       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y740       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.812 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.095     2.907    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X109Y740       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.384     2.650    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X109Y740       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.181     2.831    
    SLICE_X109Y740       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.811    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.811    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.181ns
  Clock Net Delay (Source):      1.227ns (routing 0.468ns, distribution 0.759ns)
  Clock Net Delay (Destination): 1.380ns (routing 0.521ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.227     2.773    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X110Y740       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y740       FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.812 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.095     2.907    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X109Y740       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.380     2.646    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X109Y740       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.181     2.826    
    SLICE_X109Y740       FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.806    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.806    
                         arrival time                           2.907    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Net Delay (Source):      1.240ns (routing 0.468ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.521ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.240     2.786    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X111Y721       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y721       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.826 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     2.892    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X111Y721       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.396     2.662    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X111Y721       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.142     2.803    
    SLICE_X111Y721       FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.783    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Net Delay (Source):      1.240ns (routing 0.468ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.521ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.240     2.786    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X111Y721       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y721       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.826 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     2.892    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X111Y721       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.396     2.662    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X111Y721       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.142     2.803    
    SLICE_X111Y721       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.783    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.040ns (37.736%)  route 0.066ns (62.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.662ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Net Delay (Source):      1.240ns (routing 0.468ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.396ns (routing 0.521ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.240     2.786    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X111Y721       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y721       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.826 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.066     2.892    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2
    SLICE_X111Y721       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.396     2.662    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X111Y721       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.142     2.803    
    SLICE_X111Y721       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.783    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.545%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Net Delay (Source):      1.261ns (routing 0.468ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.521ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.261     2.807    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X109Y646       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y646       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.846 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.093     2.939    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X109Y647       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.420     2.686    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X109Y647       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.139     2.824    
    SLICE_X109Y647       FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.804    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.545%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.686ns
    Source Clock Delay      (SCD):    2.807ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Net Delay (Source):      1.261ns (routing 0.468ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.420ns (routing 0.521ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.261     2.807    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X109Y646       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y646       FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.846 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.093     2.939    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X109Y647       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.420     2.686    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X109Y647       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.139     2.824    
    SLICE_X109Y647       FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.804    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.804    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.040ns (25.641%)  route 0.116ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Net Delay (Source):      1.257ns (routing 0.468ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.521ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.257     2.803    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y648       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y648       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.843 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.116     2.959    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y646       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.424     2.690    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X109Y646       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.139     2.828    
    SLICE_X109Y646       FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.808    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout0 rise@0.000ns - mmcm_clkout0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.040ns (25.641%)  route 0.116ns (74.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.690ns
    Source Clock Delay      (SCD):    2.803ns
    Clock Pessimism Removal (CPR):    -0.139ns
  Clock Net Delay (Source):      1.257ns (routing 0.468ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.424ns (routing 0.521ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.529    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.546 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.257     2.803    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X109Y648       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y648       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.843 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.116     2.959    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X109Y646       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout0 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.247    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout0
    BUFGCE_X1Y332        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_divClk/O
    X4Y12 (CLOCK_ROOT)   net (fo=20377, routed)       1.424     2.690    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X109Y646       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.139     2.828    
    SLICE_X109Y646       FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.808    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.959    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout1
  To Clock:  mmcm_clkout1

Setup :            0  Failing Endpoints,  Worst Slack       79.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.466ns  (required time - arrival time)
  Source:                 soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/full_int_Z/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        3.515ns  (logic 0.104ns (2.959%)  route 3.411ns (97.041%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.992ns = ( 90.326 - 83.333 ) 
    Source Clock Delay      (SCD):    6.966ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.685ns (routing 2.290ns, distribution 2.395ns)
  Clock Net Delay (Destination): 4.268ns (routing 2.080ns, distribution 2.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.685     6.966    soc_top_u/bank0_rstn_sync_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X30Y545        FDRE                                         r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y545        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.042 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/Q
                         net (fo=1, routed)           1.485     8.527    soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn_bufg_place_bufg_rep
    BUFGCE_X0Y217        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.555 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_place/O
                         net (fo=10743, routed)       1.926    10.481    soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/aresetn_s_i
    SLICE_X4Y461         FDCE                                         f  soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/full_int_Z/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.268    90.326    soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X4Y461         FDCE                                         r  soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/full_int_Z/C
                         clock pessimism             -0.234    90.092    
                         clock uncertainty           -0.080    90.012    
    SLICE_X4Y461         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    89.946    soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/full_int_Z
  -------------------------------------------------------------------
                         required time                         89.946    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                 79.466    

Slack (MET) :             79.467ns  (required time - arrival time)
  Source:                 soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/full_int_Z/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.104ns (2.961%)  route 3.408ns (97.039%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.990ns = ( 90.324 - 83.333 ) 
    Source Clock Delay      (SCD):    6.966ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.685ns (routing 2.290ns, distribution 2.395ns)
  Clock Net Delay (Destination): 4.266ns (routing 2.080ns, distribution 2.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.685     6.966    soc_top_u/bank0_rstn_sync_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X30Y545        FDRE                                         r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y545        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.042 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/Q
                         net (fo=1, routed)           1.485     8.527    soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn_bufg_place_bufg_rep
    BUFGCE_X0Y217        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.555 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_place/O
                         net (fo=10743, routed)       1.923    10.478    soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/aresetn_m_i
    SLICE_X6Y460         FDCE                                         f  soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/full_int_Z/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.266    90.324    soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X6Y460         FDCE                                         r  soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/full_int_Z/C
                         clock pessimism             -0.234    90.090    
                         clock uncertainty           -0.080    90.010    
    SLICE_X6Y460         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    89.944    soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/full_int_Z
  -------------------------------------------------------------------
                         required time                         89.944    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 79.467    

Slack (MET) :             79.467ns  (required time - arrival time)
  Source:                 soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/this_addr_g_int_Z[0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.104ns (2.961%)  route 3.408ns (97.039%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.990ns = ( 90.324 - 83.333 ) 
    Source Clock Delay      (SCD):    6.966ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.685ns (routing 2.290ns, distribution 2.395ns)
  Clock Net Delay (Destination): 4.266ns (routing 2.080ns, distribution 2.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.685     6.966    soc_top_u/bank0_rstn_sync_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X30Y545        FDRE                                         r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y545        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.042 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/Q
                         net (fo=1, routed)           1.485     8.527    soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn_bufg_place_bufg_rep
    BUFGCE_X0Y217        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.555 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_place/O
                         net (fo=10743, routed)       1.923    10.478    soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/aresetn_m_i
    SLICE_X6Y460         FDCE                                         f  soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/this_addr_g_int_Z[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.266    90.324    soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X6Y460         FDCE                                         r  soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/this_addr_g_int_Z[0]/C
                         clock pessimism             -0.234    90.090    
                         clock uncertainty           -0.080    90.010    
    SLICE_X6Y460         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    89.944    soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/this_addr_g_int_Z[0]
  -------------------------------------------------------------------
                         required time                         89.944    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 79.467    

Slack (MET) :             79.467ns  (required time - arrival time)
  Source:                 soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/this_addr_g_int_Z[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        3.512ns  (logic 0.104ns (2.961%)  route 3.408ns (97.039%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.990ns = ( 90.324 - 83.333 ) 
    Source Clock Delay      (SCD):    6.966ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.685ns (routing 2.290ns, distribution 2.395ns)
  Clock Net Delay (Destination): 4.266ns (routing 2.080ns, distribution 2.186ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.685     6.966    soc_top_u/bank0_rstn_sync_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X30Y545        FDRE                                         r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y545        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.042 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/Q
                         net (fo=1, routed)           1.485     8.527    soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn_bufg_place_bufg_rep
    BUFGCE_X0Y217        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.555 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_place/O
                         net (fo=10743, routed)       1.923    10.478    soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/aresetn_m_i
    SLICE_X6Y460         FDCE                                         f  soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/this_addr_g_int_Z[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.266    90.324    soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X6Y460         FDCE                                         r  soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/this_addr_g_int_Z[1]/C
                         clock pessimism             -0.234    90.090    
                         clock uncertainty           -0.080    90.010    
    SLICE_X6Y460         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    89.944    soc_top_u/oursring_cdc_byp2ddr_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/this_addr_g_int_Z[1]
  -------------------------------------------------------------------
                         required time                         89.944    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 79.467    

Slack (MET) :             79.467ns  (required time - arrival time)
  Source:                 soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/this_addr_g_int_Z[1]/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.104ns (2.958%)  route 3.412ns (97.042%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.994ns = ( 90.328 - 83.333 ) 
    Source Clock Delay      (SCD):    6.966ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.685ns (routing 2.290ns, distribution 2.395ns)
  Clock Net Delay (Destination): 4.270ns (routing 2.080ns, distribution 2.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.685     6.966    soc_top_u/bank0_rstn_sync_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X30Y545        FDRE                                         r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y545        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.042 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/Q
                         net (fo=1, routed)           1.485     8.527    soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn_bufg_place_bufg_rep
    BUFGCE_X0Y217        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.555 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_place/O
                         net (fo=10743, routed)       1.927    10.482    soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/aresetn_s_i
    SLICE_X2Y461         FDCE                                         f  soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/this_addr_g_int_Z[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.270    90.328    soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X2Y461         FDCE                                         r  soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/this_addr_g_int_Z[1]/C
                         clock pessimism             -0.234    90.094    
                         clock uncertainty           -0.080    90.014    
    SLICE_X2Y461         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    89.948    soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_CTL/U_PUSH_FIFOFCTL/this_addr_g_int_Z[1]
  -------------------------------------------------------------------
                         required time                         89.948    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                 79.467    

Slack (MET) :             79.467ns  (required time - arrival time)
  Source:                 soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_W_channel_fifo/Unrollbcm66[0].U_dclk_fifo0/U_FIFO_MEM/mem_Z[1][0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.104ns (2.956%)  route 3.414ns (97.044%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.996ns = ( 90.330 - 83.333 ) 
    Source Clock Delay      (SCD):    6.966ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.685ns (routing 2.290ns, distribution 2.395ns)
  Clock Net Delay (Destination): 4.272ns (routing 2.080ns, distribution 2.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.685     6.966    soc_top_u/bank0_rstn_sync_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X30Y545        FDRE                                         r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y545        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.042 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/Q
                         net (fo=1, routed)           1.485     8.527    soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn_bufg_place_bufg_rep
    BUFGCE_X0Y217        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.555 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_place/O
                         net (fo=10743, routed)       1.929    10.484    soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_W_channel_fifo/Unrollbcm66[0].U_dclk_fifo0/U_FIFO_MEM/aresetn_s_i
    SLICE_X2Y463         FDCE                                         f  soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_W_channel_fifo/Unrollbcm66[0].U_dclk_fifo0/U_FIFO_MEM/mem_Z[1][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.272    90.330    soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_W_channel_fifo/Unrollbcm66[0].U_dclk_fifo0/U_FIFO_MEM/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X2Y463         FDCE                                         r  soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_W_channel_fifo/Unrollbcm66[0].U_dclk_fifo0/U_FIFO_MEM/mem_Z[1][0]/C
                         clock pessimism             -0.234    90.096    
                         clock uncertainty           -0.080    90.016    
    SLICE_X2Y463         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    89.950    soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_W_channel_fifo/Unrollbcm66[0].U_dclk_fifo0/U_FIFO_MEM/mem_Z[1][0]
  -------------------------------------------------------------------
                         required time                         89.950    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                 79.467    

Slack (MET) :             79.467ns  (required time - arrival time)
  Source:                 soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_W_channel_fifo/Unrollbcm66[0].U_dclk_fifo0/U_FIFO_MEM/mem_Z[3][0]/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.104ns (2.956%)  route 3.414ns (97.044%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.996ns = ( 90.330 - 83.333 ) 
    Source Clock Delay      (SCD):    6.966ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.685ns (routing 2.290ns, distribution 2.395ns)
  Clock Net Delay (Destination): 4.272ns (routing 2.080ns, distribution 2.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.685     6.966    soc_top_u/bank0_rstn_sync_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X30Y545        FDRE                                         r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y545        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.042 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/Q
                         net (fo=1, routed)           1.485     8.527    soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn_bufg_place_bufg_rep
    BUFGCE_X0Y217        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.555 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_place/O
                         net (fo=10743, routed)       1.929    10.484    soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_W_channel_fifo/Unrollbcm66[0].U_dclk_fifo0/U_FIFO_MEM/aresetn_s_i
    SLICE_X2Y463         FDCE                                         f  soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_W_channel_fifo/Unrollbcm66[0].U_dclk_fifo0/U_FIFO_MEM/mem_Z[3][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.272    90.330    soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_W_channel_fifo/Unrollbcm66[0].U_dclk_fifo0/U_FIFO_MEM/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X2Y463         FDCE                                         r  soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_W_channel_fifo/Unrollbcm66[0].U_dclk_fifo0/U_FIFO_MEM/mem_Z[3][0]/C
                         clock pessimism             -0.234    90.096    
                         clock uncertainty           -0.080    90.016    
    SLICE_X2Y463         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    89.950    soc_top_u/oursring_cdc_ddr2io_u/oursring_cdc_u/U_W_channel_fifo/Unrollbcm66[0].U_dclk_fifo0/U_FIFO_MEM/mem_Z[3][0]
  -------------------------------------------------------------------
                         required time                         89.950    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                 79.467    

Slack (MET) :             79.467ns  (required time - arrival time)
  Source:                 soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/mem_Z[0][18]/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.104ns (2.960%)  route 3.409ns (97.040%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 90.325 - 83.333 ) 
    Source Clock Delay      (SCD):    6.966ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.685ns (routing 2.290ns, distribution 2.395ns)
  Clock Net Delay (Destination): 4.267ns (routing 2.080ns, distribution 2.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.685     6.966    soc_top_u/bank0_rstn_sync_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X30Y545        FDRE                                         r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y545        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.042 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/Q
                         net (fo=1, routed)           1.485     8.527    soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn_bufg_place_bufg_rep
    BUFGCE_X0Y217        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.555 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_place/O
                         net (fo=10743, routed)       1.924    10.479    soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/aresetn_s_i
    SLICE_X6Y461         FDCE                                         f  soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/mem_Z[0][18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.267    90.325    soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X6Y461         FDCE                                         r  soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/mem_Z[0][18]/C
                         clock pessimism             -0.234    90.091    
                         clock uncertainty           -0.080    90.011    
    SLICE_X6Y461         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    89.945    soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/mem_Z[0][18]
  -------------------------------------------------------------------
                         required time                         89.945    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                 79.467    

Slack (MET) :             79.467ns  (required time - arrival time)
  Source:                 soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/mem_Z[0][19]/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.104ns (2.960%)  route 3.409ns (97.040%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 90.325 - 83.333 ) 
    Source Clock Delay      (SCD):    6.966ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.685ns (routing 2.290ns, distribution 2.395ns)
  Clock Net Delay (Destination): 4.267ns (routing 2.080ns, distribution 2.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.685     6.966    soc_top_u/bank0_rstn_sync_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X30Y545        FDRE                                         r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y545        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.042 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/Q
                         net (fo=1, routed)           1.485     8.527    soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn_bufg_place_bufg_rep
    BUFGCE_X0Y217        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.555 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_place/O
                         net (fo=10743, routed)       1.924    10.479    soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/aresetn_s_i
    SLICE_X6Y461         FDCE                                         f  soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/mem_Z[0][19]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.267    90.325    soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X6Y461         FDCE                                         r  soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/mem_Z[0][19]/C
                         clock pessimism             -0.234    90.091    
                         clock uncertainty           -0.080    90.011    
    SLICE_X6Y461         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    89.945    soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/mem_Z[0][19]
  -------------------------------------------------------------------
                         required time                         89.945    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                 79.467    

Slack (MET) :             79.467ns  (required time - arrival time)
  Source:                 soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/mem_Z[2][18]/CLR
                            (recovery check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.333ns  (mmcm_clkout1 rise@83.333ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 0.104ns (2.960%)  route 3.409ns (97.040%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.991ns = ( 90.325 - 83.333 ) 
    Source Clock Delay      (SCD):    6.966ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      4.685ns (routing 2.290ns, distribution 2.395ns)
  Clock Net Delay (Destination): 4.267ns (routing 2.080ns, distribution 2.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.253    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.281 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.685     6.966    soc_top_u/bank0_rstn_sync_u/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X30Y545        FDRE                                         r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y545        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.042 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_rep/Q
                         net (fo=1, routed)           1.485     8.527    soc_top_u/bank0_rstn_sync_u/dft_vp3_clk_in_u__rstn_bufg_place_bufg_rep
    BUFGCE_X0Y217        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.555 r  soc_top_u/bank0_rstn_sync_u/rstn_out_reg_bufg_place/O
                         net (fo=10743, routed)       1.924    10.479    soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/aresetn_s_i
    SLICE_X6Y461         FDCE                                         f  soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/mem_Z[2][18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                     83.333    83.333 r  
    E12                                               0.000    83.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    83.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    83.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    83.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    83.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    84.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    84.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    85.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    85.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    86.034    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.058 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      4.267    90.325    soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/addn_ui_clkout1
    SLR Crossing[2->1]   
    SLICE_X6Y461         FDCE                                         r  soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/mem_Z[2][18]/C
                         clock pessimism             -0.234    90.091    
                         clock uncertainty           -0.080    90.011    
    SLICE_X6Y461         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    89.945    soc_top_u/oursring_cdc_io2byp_u/oursring_cdc_u/U_AW_channel_fifo/U_dclk_fifo/U_FIFO_MEM/mem_Z[2][18]
  -------------------------------------------------------------------
                         required time                         89.945    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                 79.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.038ns (24.359%)  route 0.118ns (75.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.143ns
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      2.607ns (routing 1.252ns, distribution 1.355ns)
  Clock Net Delay (Destination): 2.873ns (routing 1.393ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.532    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.549 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.607     4.156    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X108Y720       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y720       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     4.194 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.118     4.312    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X106Y718       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.251    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.270 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.873     4.143    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X106Y718       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.093     4.235    
    SLICE_X106Y718       FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     4.215    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -4.215    
                         arrival time                           4.312    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.038ns (24.359%)  route 0.118ns (75.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.143ns
    Source Clock Delay      (SCD):    4.156ns
    Clock Pessimism Removal (CPR):    -0.093ns
  Clock Net Delay (Source):      2.607ns (routing 1.252ns, distribution 1.355ns)
  Clock Net Delay (Destination): 2.873ns (routing 1.393ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.532    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.549 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.607     4.156    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X108Y720       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y720       FDPE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     4.194 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.118     4.312    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X106Y718       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.251    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.270 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.873     4.143    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X106Y718       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.093     4.235    
    SLICE_X106Y718       FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     4.215    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -4.215    
                         arrival time                           4.312    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.040ns (18.957%)  route 0.171ns (81.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      2.590ns (routing 1.252ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.922ns (routing 1.393ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.532    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.549 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.590     4.139    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X106Y779       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y779       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     4.179 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.171     4.350    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y780       FDPE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.251    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.270 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.922     4.192    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X108Y780       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.080     4.271    
    SLICE_X108Y780       FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     4.251    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.040ns (18.957%)  route 0.171ns (81.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      2.590ns (routing 1.252ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.922ns (routing 1.393ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.532    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.549 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.590     4.139    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X106Y779       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y779       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     4.179 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.171     4.350    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y780       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.251    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.270 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.922     4.192    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X108Y780       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.080     4.271    
    SLICE_X108Y780       FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     4.251    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.040ns (18.957%)  route 0.171ns (81.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      2.590ns (routing 1.252ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.922ns (routing 1.393ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.532    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.549 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.590     4.139    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X106Y779       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y779       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     4.179 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.171     4.350    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y780       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.251    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.270 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.922     4.192    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X108Y780       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.080     4.271    
    SLICE_X108Y780       FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     4.251    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.040ns (18.957%)  route 0.171ns (81.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      2.590ns (routing 1.252ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.922ns (routing 1.393ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.532    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.549 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.590     4.139    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X106Y779       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y779       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     4.179 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.171     4.350    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y780       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.251    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.270 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.922     4.192    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X108Y780       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.080     4.271    
    SLICE_X108Y780       FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     4.251    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.040ns (18.957%)  route 0.171ns (81.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      2.590ns (routing 1.252ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.922ns (routing 1.393ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.532    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.549 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.590     4.139    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X106Y779       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y779       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     4.179 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.171     4.350    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y780       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.251    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.270 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.922     4.192    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X108Y780       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.080     4.271    
    SLICE_X108Y780       FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     4.251    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.040ns (18.957%)  route 0.171ns (81.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      2.590ns (routing 1.252ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.922ns (routing 1.393ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.532    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.549 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.590     4.139    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X106Y779       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y779       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     4.179 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.171     4.350    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y780       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.251    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.270 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.922     4.192    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X108Y780       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.080     4.271    
    SLICE_X108Y780       FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     4.251    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.040ns (18.957%)  route 0.171ns (81.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      2.590ns (routing 1.252ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.922ns (routing 1.393ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.532    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.549 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.590     4.139    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X106Y779       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y779       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     4.179 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.171     4.350    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y780       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.251    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.270 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.922     4.192    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X108Y780       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.080     4.271    
    SLICE_X108Y780       FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     4.251    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock mmcm_clkout1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout1 rise@0.000ns - mmcm_clkout1 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.040ns (18.957%)  route 0.171ns (81.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.192ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      2.590ns (routing 1.252ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.922ns (routing 1.393ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.532    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.549 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.590     4.139    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X106Y779       FDPE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y779       FDPE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     4.179 f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.171     4.350    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X108Y780       FDCE                                         f  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout1 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.251    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout1
    BUFGCE_X1Y314        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.270 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_addn_ui_clk_1/O
    X2Y7 (CLOCK_ROOT)    net (fo=224114, routed)      2.922     4.192    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X108Y780       FDCE                                         r  xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]/C
                         clock pessimism              0.080     4.271    
    SLICE_X108Y780       FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     4.251    xilinx_ddr_u/xddr_cdc_u/inst/axi_interconnect_inst/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.251    
                         arrival time                           4.350    
  -------------------------------------------------------------------
                         slack                                  0.099    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clkout5
  To Clock:  mmcm_clkout5

Setup :            0  Failing Endpoints,  Worst Slack       11.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.970ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.081ns (7.025%)  route 1.072ns (92.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 18.750 - 13.333 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.013ns (routing 1.611ns, distribution 1.402ns)
  Clock Net Delay (Destination): 2.705ns (routing 1.465ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.013     5.279    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[2->1]   
    SLICE_X111Y562       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y562       FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     5.360 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           1.072     6.432    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X111Y573       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.705    18.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[2->1]   
    SLICE_X111Y573       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.221    18.529    
                         clock uncertainty           -0.061    18.468    
    SLICE_X111Y573       FDPE (Recov_HFF2_SLICEL_C_PRE)
                                                     -0.066    18.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         18.402    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                 11.970    

Slack (MET) :             12.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.079ns (7.700%)  route 0.947ns (92.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 18.751 - 13.333 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.017ns (routing 1.611ns, distribution 1.406ns)
  Clock Net Delay (Destination): 2.706ns (routing 1.465ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.017     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[2->1]   
    SLICE_X111Y572       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y572       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.947     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X108Y572       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.706    18.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLR Crossing[2->1]   
    SLICE_X108Y572       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.221    18.530    
                         clock uncertainty           -0.061    18.469    
    SLICE_X108Y572       FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    18.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.403    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                 12.094    

Slack (MET) :             12.094ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.079ns (7.700%)  route 0.947ns (92.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 18.751 - 13.333 ) 
    Source Clock Delay      (SCD):    5.283ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.017ns (routing 1.611ns, distribution 1.406ns)
  Clock Net Delay (Destination): 2.706ns (routing 1.465ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.017     5.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[2->1]   
    SLICE_X111Y572       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y572       FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.362 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.947     6.309    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X108Y572       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.706    18.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLR Crossing[2->1]   
    SLICE_X108Y572       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.221    18.530    
                         clock uncertainty           -0.061    18.469    
    SLICE_X108Y572       FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    18.403    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.403    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                 12.094    

Slack (MET) :             12.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.205ns (20.541%)  route 0.793ns (79.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 18.749 - 13.333 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.014ns (routing 1.611ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.465ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.014     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLR Crossing[2->1]   
    SLICE_X111Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y573       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     5.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.587     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X111Y573       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.206     6.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X111Y572       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.704    18.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[2->1]   
    SLICE_X111Y572       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.166    18.582    
                         clock uncertainty           -0.061    18.521    
    SLICE_X111Y572       FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    18.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         18.455    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                 12.177    

Slack (MET) :             12.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.205ns (20.541%)  route 0.793ns (79.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 18.749 - 13.333 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.014ns (routing 1.611ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.465ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.014     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLR Crossing[2->1]   
    SLICE_X111Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y573       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     5.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.587     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X111Y573       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.206     6.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X111Y572       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.704    18.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[2->1]   
    SLICE_X111Y572       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.166    18.582    
                         clock uncertainty           -0.061    18.521    
    SLICE_X111Y572       FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    18.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         18.455    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                 12.177    

Slack (MET) :             12.177ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.205ns (20.541%)  route 0.793ns (79.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.415ns = ( 18.749 - 13.333 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.014ns (routing 1.611ns, distribution 1.403ns)
  Clock Net Delay (Destination): 2.704ns (routing 1.465ns, distribution 1.239ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.014     5.280    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLR Crossing[2->1]   
    SLICE_X111Y573       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y573       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     5.361 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.587     5.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X111Y573       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     6.072 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.206     6.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X111Y572       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.704    18.749    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLR Crossing[2->1]   
    SLICE_X111Y572       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.166    18.582    
                         clock uncertainty           -0.061    18.521    
    SLICE_X111Y572       FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.066    18.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         18.455    
                         arrival time                          -6.278    
  -------------------------------------------------------------------
                         slack                                 12.177    

Slack (MET) :             12.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.079ns (8.281%)  route 0.875ns (91.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.421ns = ( 18.755 - 13.333 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.006ns (routing 1.611ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.710ns (routing 1.465ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.006     5.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[2->1]   
    SLICE_X105Y566       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y566       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.875     6.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X110Y577       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.710    18.755    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[2->1]   
    SLICE_X110Y577       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism             -0.221    18.534    
                         clock uncertainty           -0.061    18.473    
    SLICE_X110Y577       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    18.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         18.407    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                 12.181    

Slack (MET) :             12.190ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.079ns (8.404%)  route 0.861ns (91.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.416ns = ( 18.750 - 13.333 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.006ns (routing 1.611ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.705ns (routing 1.465ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.006     5.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[2->1]   
    SLICE_X105Y566       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y566       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.861     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X107Y575       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.705    18.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[2->1]   
    SLICE_X107Y575       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.221    18.529    
                         clock uncertainty           -0.061    18.468    
    SLICE_X107Y575       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    18.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         18.402    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                 12.190    

Slack (MET) :             12.232ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.079ns (8.643%)  route 0.835ns (91.357%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 18.766 - 13.333 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.006ns (routing 1.611ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.721ns (routing 1.465ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.006     5.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[2->1]   
    SLICE_X105Y566       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y566       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.835     6.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y579       FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.721    18.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[2->1]   
    SLICE_X108Y579       FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.221    18.545    
                         clock uncertainty           -0.061    18.484    
    SLICE_X108Y579       FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    18.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         18.418    
                         arrival time                          -6.186    
  -------------------------------------------------------------------
                         slack                                 12.232    

Slack (MET) :             12.236ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (mmcm_clkout5 rise@13.333ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.079ns (8.681%)  route 0.831ns (91.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.432ns = ( 18.766 - 13.333 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.006ns (routing 1.611ns, distribution 1.395ns)
  Clock Net Delay (Destination): 2.721ns (routing 1.465ns, distribution 1.256ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.530     0.530 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.580    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.580 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     0.915    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.943 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.187     2.130    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.127     2.003 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.235     2.238    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.266 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        3.006     5.272    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLR Crossing[2->1]   
    SLICE_X105Y566       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y566       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     5.351 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         0.831     6.182    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X108Y576       FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                     13.333    13.333 r  
    E12                                               0.000    13.333 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000    13.333    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433    13.767 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    13.807    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    13.807 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    14.104    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.128 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          1.057    15.185    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.630    15.815 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.206    16.021    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    16.045 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        2.721    18.766    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLR Crossing[2->1]   
    SLICE_X108Y576       FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.221    18.545    
                         clock uncertainty           -0.061    18.484    
    SLICE_X108Y576       FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.066    18.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         18.418    
                         arrival time                          -6.182    
  -------------------------------------------------------------------
                         slack                                 12.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.642ns (routing 0.884ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.976ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.642     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y569        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.071     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X98Y569        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.830     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.100     3.189    
    SLICE_X98Y569        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     3.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.642ns (routing 0.884ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.976ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.642     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y569        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.071     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X98Y569        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.830     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.100     3.189    
    SLICE_X98Y569        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                     -0.020     3.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.642ns (routing 0.884ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.976ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.642     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y569        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.071     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X98Y569        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.830     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.100     3.189    
    SLICE_X98Y569        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.089ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.100ns
  Clock Net Delay (Source):      1.642ns (routing 0.884ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.976ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.642     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y569        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.071     3.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X98Y569        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.830     3.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.100     3.189    
    SLICE_X98Y569        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     3.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.169    
                         arrival time                           3.291    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.642ns (routing 0.884ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.976ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.642     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y569        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.094     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X98Y568        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.844     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y568        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.106     3.208    
    SLICE_X98Y568        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.642ns (routing 0.884ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.976ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.642     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y569        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.094     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X98Y568        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.844     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y568        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.106     3.208    
    SLICE_X98Y568        FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.642ns (routing 0.884ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.976ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.642     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y569        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.094     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X98Y568        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.844     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y568        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.106     3.208    
    SLICE_X98Y568        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.642ns (routing 0.884ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.976ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.642     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y569        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.094     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X98Y568        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.844     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y568        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.106     3.208    
    SLICE_X98Y568        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.642ns (routing 0.884ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.976ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.642     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y569        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.094     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X98Y568        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.844     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y568        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.106     3.208    
    SLICE_X98Y568        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock mmcm_clkout5  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clkout5 rise@0.000ns - mmcm_clkout5 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.103ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    -0.106ns
  Clock Net Delay (Source):      1.642ns (routing 0.884ns, distribution 0.758ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.976ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.288     0.288 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.328    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.328 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.478    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.495 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.659     1.154    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                      0.230     1.384 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.138     1.522    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.539 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.642     3.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y569        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y569        FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     3.220 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.094     3.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X98Y568        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clkout5 rise edge)
                                                      0.000     0.000 r  
    E12                                               0.000     0.000 r  c0_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/I
    HPIOBDIFFINBUF_X1Y300
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.387     0.387 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.437    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/OUT
    E12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.437 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/diff_input_clk.u_ibufg_sys_clk/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.620    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in
    BUFGCE_X1Y288        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.639 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/sys_clk_in_BUFGCE_collapsed_inst/O
                         net (fo=18, routed)          0.738     1.377    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clk_in
    MMCM_X1Y13           MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT5)
                                                     -0.295     1.082 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/gen_mmcme4.u_mmcme_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.158     1.240    xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/mmcm_clkout5
    BUFGCE_X1Y320        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.259 r  xilinx_ddr_u/ddr4_0_u/inst/u_ddr4_infrastructure/u_bufg_dbg_clk/O
    X2Y10 (CLOCK_ROOT)   net (fo=2116, routed)        1.844     3.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLR Crossing[2->1]   
    SLICE_X98Y568        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.106     3.208    
    SLICE_X98Y568        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.188    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.188    
                         arrival time                           3.314    
  -------------------------------------------------------------------
                         slack                                  0.126    





