{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693260715840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693260715840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 28 17:11:55 2023 " "Processing started: Mon Aug 28 17:11:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693260715840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260715840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica_I -c Practica_I " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica_I -c Practica_I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260715840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693260716194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693260716194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntdiv_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file cntdiv_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cntdiv_n " "Found entity 1: cntdiv_n" {  } { { "cntdiv_n.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/cntdiv_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693260724249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260724249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693260724250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260724250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 converter " "Found entity 1: converter" {  } { { "converter.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693260724251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260724251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco7seg " "Found entity 1: deco7seg" {  } { { "deco7seg.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/deco7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693260724253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260724253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 2 2 " "Found 2 design units, including 2 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693260724254 ""} { "Info" "ISGN_ENTITY_NAME" "2 tbmain " "Found entity 2: tbmain" {  } { { "main.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/main.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693260724254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260724254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693260724289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntdiv_n cntdiv_n:clock " "Elaborating entity \"cntdiv_n\" for hierarchy \"cntdiv_n:clock\"" {  } { { "main.sv" "clock" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/main.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693260724290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 cntdiv_n.sv(23) " "Verilog HDL assignment warning at cntdiv_n.sv(23): truncated value with size 32 to match size of target (26)" {  } { { "cntdiv_n.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/cntdiv_n.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693260724291 "|main|cntdiv_n:clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 cntdiv_n.sv(32) " "Verilog HDL assignment warning at cntdiv_n.sv(32): truncated value with size 32 to match size of target (26)" {  } { { "cntdiv_n.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/cntdiv_n.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1693260724291 "|main|cntdiv_n:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:machine " "Elaborating entity \"fsm\" for hierarchy \"fsm:machine\"" {  } { { "main.sv" "machine" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/main.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693260724292 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "fsm.sv(26) " "Verilog HDL warning at fsm.sv(26): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "fsm.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/fsm.sv" 26 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1693260724293 "|main|fsm:machine"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter converter:conversor " "Elaborating entity \"converter\" for hierarchy \"converter:conversor\"" {  } { { "main.sv" "conversor" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/main.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693260724310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco7seg deco7seg:deco1 " "Elaborating entity \"deco7seg\" for hierarchy \"deco7seg:deco1\"" {  } { { "main.sv" "deco1" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/main.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693260724311 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "converter:conversor\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"converter:conversor\|Mod0\"" {  } { { "converter.sv" "Mod0" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/converter.sv" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1693260724526 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1693260724526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "converter:conversor\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"converter:conversor\|lpm_divide:Mod0\"" {  } { { "converter.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/converter.sv" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693260724561 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "converter:conversor\|lpm_divide:Mod0 " "Instantiated megafunction \"converter:conversor\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693260724561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693260724561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693260724561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1693260724561 ""}  } { { "converter.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/converter.sv" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1693260724561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8kl " "Found entity 1: lpm_divide_8kl" {  } { { "db/lpm_divide_8kl.tdf" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/db/lpm_divide_8kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693260724608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260724608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693260724620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260724620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_oee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_oee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_oee " "Found entity 1: alt_u_div_oee" {  } { { "db/alt_u_div_oee.tdf" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/db/alt_u_div_oee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693260724632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260724632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693260724672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260724672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693260724713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260724713 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "decsegm\[1\] GND " "Pin \"decsegm\[1\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693260724882 "|main|decsegm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decsegm\[2\] GND " "Pin \"decsegm\[2\]\" is stuck at GND" {  } { { "main.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693260724882 "|main|decsegm[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decsegm\[6\] VCC " "Pin \"decsegm\[6\]\" is stuck at VCC" {  } { { "main.sv" "" { Text "C:/Users/oscar/OneDrive/Documentos/Trabajos/ED_2/Practica_I/main.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693260724882 "|main|decsegm[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693260724882 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693260724946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693260725401 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693260725401 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693260725449 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693260725449 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693260725449 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693260725449 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693260725477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 28 17:12:05 2023 " "Processing ended: Mon Aug 28 17:12:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693260725477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693260725477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693260725477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693260725477 ""}
