Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "xst_r4_5g_specd5.prj"
Input Format                       : mixed

---- Target Parameters
Output File Name                   : "r4_5g_specd5_cw.ngc"
Output Format                      : NGC
Target Device                      : xc5vsx95t-1ff1136

---- Source Options
Entity Name                        : r4_5g_specd5_cw
Top Module Name                    : r4_5g_specd5_cw
Automatic Register Balancing       : no

---- Target Options
Add IO Buffers                     : NO
Pack IO Registers into IOBs        : Auto

---- General Options
Keep Hierarchy                     : NO
Bus Delimiter                      : ()
Hierarchy Separator                : /

---- Other Options
report_timing_constraint_problems  : warning

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" in Library work.
Entity <binary_counter_virtex5_10_0_01e34ae12479a5e1> compiled.
Entity <binary_counter_virtex5_10_0_01e34ae12479a5e1> (Architecture <binary_counter_virtex5_10_0_01e34ae12479a5e1_a>) compiled.
Entity <binary_counter_virtex5_10_0_092422ed79c7db12> compiled.
Entity <binary_counter_virtex5_10_0_092422ed79c7db12> (Architecture <binary_counter_virtex5_10_0_092422ed79c7db12_a>) compiled.
Entity <binary_counter_virtex5_10_0_1c25d2b550c5fffc> compiled.
Entity <binary_counter_virtex5_10_0_1c25d2b550c5fffc> (Architecture <binary_counter_virtex5_10_0_1c25d2b550c5fffc_a>) compiled.
Entity <binary_counter_virtex5_10_0_1ee993c8ed57b9ce> compiled.
Entity <binary_counter_virtex5_10_0_1ee993c8ed57b9ce> (Architecture <binary_counter_virtex5_10_0_1ee993c8ed57b9ce_a>) compiled.
Entity <binary_counter_virtex5_10_0_487c95d8131ef26d> compiled.
Entity <binary_counter_virtex5_10_0_487c95d8131ef26d> (Architecture <binary_counter_virtex5_10_0_487c95d8131ef26d_a>) compiled.
Entity <binary_counter_virtex5_10_0_722dc5ef3883365e> compiled.
Entity <binary_counter_virtex5_10_0_722dc5ef3883365e> (Architecture <binary_counter_virtex5_10_0_722dc5ef3883365e_a>) compiled.
Entity <binary_counter_virtex5_10_0_76ea00975735b561> compiled.
Entity <binary_counter_virtex5_10_0_76ea00975735b561> (Architecture <binary_counter_virtex5_10_0_76ea00975735b561_a>) compiled.
Entity <binary_counter_virtex5_10_0_833a35886d0c544c> compiled.
Entity <binary_counter_virtex5_10_0_833a35886d0c544c> (Architecture <binary_counter_virtex5_10_0_833a35886d0c544c_a>) compiled.
Entity <binary_counter_virtex5_10_0_924a7f7132ea4004> compiled.
Entity <binary_counter_virtex5_10_0_924a7f7132ea4004> (Architecture <binary_counter_virtex5_10_0_924a7f7132ea4004_a>) compiled.
Entity <binary_counter_virtex5_10_0_ad5bcb1136ed8cf6> compiled.
Entity <binary_counter_virtex5_10_0_ad5bcb1136ed8cf6> (Architecture <binary_counter_virtex5_10_0_ad5bcb1136ed8cf6_a>) compiled.
Entity <binary_counter_virtex5_10_0_ed17144209261f47> compiled.
Entity <binary_counter_virtex5_10_0_ed17144209261f47> (Architecture <binary_counter_virtex5_10_0_ed17144209261f47_a>) compiled.
Entity <binary_counter_virtex5_10_0_f8c7b661c01eeb1d> compiled.
Entity <binary_counter_virtex5_10_0_f8c7b661c01eeb1d> (Architecture <binary_counter_virtex5_10_0_f8c7b661c01eeb1d_a>) compiled.
Entity <binary_counter_virtex5_10_0_fe346e03af2452eb> compiled.
Entity <binary_counter_virtex5_10_0_fe346e03af2452eb> (Architecture <binary_counter_virtex5_10_0_fe346e03af2452eb_a>) compiled.
Entity <bmg_24_vx5_17f5cef47a567d97> compiled.
Entity <bmg_24_vx5_17f5cef47a567d97> (Architecture <bmg_24_vx5_17f5cef47a567d97_a>) compiled.
Entity <bmg_24_vx5_22468d6827fd0e85> compiled.
Entity <bmg_24_vx5_22468d6827fd0e85> (Architecture <bmg_24_vx5_22468d6827fd0e85_a>) compiled.
Entity <bmg_24_vx5_2c49e6ef11a51d10> compiled.
Entity <bmg_24_vx5_2c49e6ef11a51d10> (Architecture <bmg_24_vx5_2c49e6ef11a51d10_a>) compiled.
Entity <bmg_24_vx5_2c89c45c28fef7b6> compiled.
Entity <bmg_24_vx5_2c89c45c28fef7b6> (Architecture <bmg_24_vx5_2c89c45c28fef7b6_a>) compiled.
Entity <bmg_24_vx5_462f2ec6a7a3f012> compiled.
Entity <bmg_24_vx5_462f2ec6a7a3f012> (Architecture <bmg_24_vx5_462f2ec6a7a3f012_a>) compiled.
Entity <bmg_24_vx5_685a21f0e7f36bff> compiled.
Entity <bmg_24_vx5_685a21f0e7f36bff> (Architecture <bmg_24_vx5_685a21f0e7f36bff_a>) compiled.
Entity <bmg_24_vx5_6f3d016421754f60> compiled.
Entity <bmg_24_vx5_6f3d016421754f60> (Architecture <bmg_24_vx5_6f3d016421754f60_a>) compiled.
Entity <bmg_24_vx5_6fb941694e0a834d> compiled.
Entity <bmg_24_vx5_6fb941694e0a834d> (Architecture <bmg_24_vx5_6fb941694e0a834d_a>) compiled.
Entity <bmg_24_vx5_7bc1e03f2e4955ca> compiled.
Entity <bmg_24_vx5_7bc1e03f2e4955ca> (Architecture <bmg_24_vx5_7bc1e03f2e4955ca_a>) compiled.
Entity <bmg_24_vx5_8259598782c619da> compiled.
Entity <bmg_24_vx5_8259598782c619da> (Architecture <bmg_24_vx5_8259598782c619da_a>) compiled.
Entity <bmg_24_vx5_8710d0c563708d0d> compiled.
Entity <bmg_24_vx5_8710d0c563708d0d> (Architecture <bmg_24_vx5_8710d0c563708d0d_a>) compiled.
Entity <bmg_24_vx5_916edb207080a9d0> compiled.
Entity <bmg_24_vx5_916edb207080a9d0> (Architecture <bmg_24_vx5_916edb207080a9d0_a>) compiled.
Entity <bmg_24_vx5_9d8577c93c4baa0d> compiled.
Entity <bmg_24_vx5_9d8577c93c4baa0d> (Architecture <bmg_24_vx5_9d8577c93c4baa0d_a>) compiled.
Entity <bmg_24_vx5_9fbc240f5763bb94> compiled.
Entity <bmg_24_vx5_9fbc240f5763bb94> (Architecture <bmg_24_vx5_9fbc240f5763bb94_a>) compiled.
Entity <bmg_24_vx5_c5c136a08dd56dbc> compiled.
Entity <bmg_24_vx5_c5c136a08dd56dbc> (Architecture <bmg_24_vx5_c5c136a08dd56dbc_a>) compiled.
Entity <bmg_24_vx5_cee1e5321fc14302> compiled.
Entity <bmg_24_vx5_cee1e5321fc14302> (Architecture <bmg_24_vx5_cee1e5321fc14302_a>) compiled.
Entity <bmg_24_vx5_e356d8b9149f54d5> compiled.
Entity <bmg_24_vx5_e356d8b9149f54d5> (Architecture <bmg_24_vx5_e356d8b9149f54d5_a>) compiled.
Entity <bmg_24_vx5_e8ed5e8ae23b2f64> compiled.
Entity <bmg_24_vx5_e8ed5e8ae23b2f64> (Architecture <bmg_24_vx5_e8ed5e8ae23b2f64_a>) compiled.
Entity <dmg_33_vx5_27954da46fb8f5d8> compiled.
Entity <dmg_33_vx5_27954da46fb8f5d8> (Architecture <dmg_33_vx5_27954da46fb8f5d8_a>) compiled.
Entity <dmg_33_vx5_3b5827b9b9c34c2c> compiled.
Entity <dmg_33_vx5_3b5827b9b9c34c2c> (Architecture <dmg_33_vx5_3b5827b9b9c34c2c_a>) compiled.
Entity <dmg_33_vx5_47bf930170fd8e60> compiled.
Entity <dmg_33_vx5_47bf930170fd8e60> (Architecture <dmg_33_vx5_47bf930170fd8e60_a>) compiled.
Entity <dmg_33_vx5_6ab87bec3a8932d3> compiled.
Entity <dmg_33_vx5_6ab87bec3a8932d3> (Architecture <dmg_33_vx5_6ab87bec3a8932d3_a>) compiled.
Entity <dmg_33_vx5_af86f8a7a0de7d76> compiled.
Entity <dmg_33_vx5_af86f8a7a0de7d76> (Architecture <dmg_33_vx5_af86f8a7a0de7d76_a>) compiled.
Entity <dmg_33_vx5_efe4f2e28a6a56b5> compiled.
Entity <dmg_33_vx5_efe4f2e28a6a56b5> (Architecture <dmg_33_vx5_efe4f2e28a6a56b5_a>) compiled.
Entity <multiplier_virtex5_10_1_0222debb9055fdfb> compiled.
Entity <multiplier_virtex5_10_1_0222debb9055fdfb> (Architecture <multiplier_virtex5_10_1_0222debb9055fdfb_a>) compiled.
Entity <multiplier_virtex5_10_1_1900b0ff8c195f36> compiled.
Entity <multiplier_virtex5_10_1_1900b0ff8c195f36> (Architecture <multiplier_virtex5_10_1_1900b0ff8c195f36_a>) compiled.
Entity <multiplier_virtex5_10_1_1d18c2bc7f1da736> compiled.
Entity <multiplier_virtex5_10_1_1d18c2bc7f1da736> (Architecture <multiplier_virtex5_10_1_1d18c2bc7f1da736_a>) compiled.
Entity <multiplier_virtex5_10_1_35568d5aa6a70475> compiled.
Entity <multiplier_virtex5_10_1_35568d5aa6a70475> (Architecture <multiplier_virtex5_10_1_35568d5aa6a70475_a>) compiled.
Entity <multiplier_virtex5_10_1_541e977e441ad0e7> compiled.
Entity <multiplier_virtex5_10_1_541e977e441ad0e7> (Architecture <multiplier_virtex5_10_1_541e977e441ad0e7_a>) compiled.
Entity <multiplier_virtex5_10_1_8241330e8139a185> compiled.
Entity <multiplier_virtex5_10_1_8241330e8139a185> (Architecture <multiplier_virtex5_10_1_8241330e8139a185_a>) compiled.
Entity <multiplier_virtex5_10_1_845caa9bc89072e0> compiled.
Entity <multiplier_virtex5_10_1_845caa9bc89072e0> (Architecture <multiplier_virtex5_10_1_845caa9bc89072e0_a>) compiled.
Entity <multiplier_virtex5_10_1_b0c844385805a270> compiled.
Entity <multiplier_virtex5_10_1_b0c844385805a270> (Architecture <multiplier_virtex5_10_1_b0c844385805a270_a>) compiled.
Entity <multiplier_virtex5_10_1_c90585d1a7e9d3a6> compiled.
Entity <multiplier_virtex5_10_1_c90585d1a7e9d3a6> (Architecture <multiplier_virtex5_10_1_c90585d1a7e9d3a6_a>) compiled.
Entity <multiplier_virtex5_10_1_db7cd8a2c586bcee> compiled.
Entity <multiplier_virtex5_10_1_db7cd8a2c586bcee> (Architecture <multiplier_virtex5_10_1_db7cd8a2c586bcee_a>) compiled.
Package <conv_pkg> compiled.
Package body <conv_pkg> compiled.
Package <clock_pkg> compiled.
Entity <srl17e> compiled.
Entity <srl17e> (Architecture <structural>) compiled.
Entity <synth_reg> compiled.
Entity <synth_reg> (Architecture <structural>) compiled.
Entity <synth_reg_reg> compiled.
Entity <synth_reg_reg> (Architecture <behav>) compiled.
Entity <single_reg_w_init> compiled.
Entity <single_reg_w_init> (Architecture <structural>) compiled.
Entity <synth_reg_w_init> compiled.
Entity <synth_reg_w_init> (Architecture <structural>) compiled.
Entity <convert_func_call> compiled.
Entity <convert_func_call> (Architecture <behavior>) compiled.
Entity <xlconvert> compiled.
Entity <xlconvert> (Architecture <behavior>) compiled.
Entity <xldelay> compiled.
Entity <xldelay> (Architecture <behavior>) compiled.
Entity <inverter_e5b38cca3b> compiled.
Entity <inverter_e5b38cca3b> (Architecture <behavior>) compiled.
Entity <logical_80f90b97d0> compiled.
Entity <logical_80f90b97d0> (Architecture <behavior>) compiled.
Entity <delay_672d2b8d1e> compiled.
Entity <delay_672d2b8d1e> (Architecture <behavior>) compiled.
Entity <logical_aacf6e1b0e> compiled.
Entity <logical_aacf6e1b0e> (Architecture <behavior>) compiled.
Entity <xlregister> compiled.
Entity <xlregister> (Architecture <behavior>) compiled.
Entity <relational_8782e16b67> compiled.
Entity <relational_8782e16b67> (Architecture <behavior>) compiled.
Entity <shift_657b5342cc> compiled.
Entity <shift_657b5342cc> (Architecture <behavior>) compiled.
Entity <counter_044fafc0c4> compiled.
Entity <counter_044fafc0c4> (Architecture <behavior>) compiled.
Entity <concat_949f038a6d> compiled.
Entity <concat_949f038a6d> (Architecture <behavior>) compiled.
Entity <inverter_e2b989a05e> compiled.
Entity <inverter_e2b989a05e> (Architecture <behavior>) compiled.
Entity <reinterpret_520edef059> compiled.
Entity <reinterpret_520edef059> (Architecture <behavior>) compiled.
Entity <xlslice> compiled.
Entity <xlslice> (Architecture <behavior>) compiled.
Entity <reinterpret_33580846c4> compiled.
Entity <reinterpret_33580846c4> (Architecture <behavior>) compiled.
Entity <concat_4026b2acaf> compiled.
Entity <concat_4026b2acaf> (Architecture <behavior>) compiled.
Entity <reinterpret_6641bf0fb0> compiled.
Entity <reinterpret_6641bf0fb0> (Architecture <behavior>) compiled.
Entity <convert_pipeline> compiled.
Entity <convert_pipeline> (Architecture <behavior>) compiled.
Entity <xlconvert_pipeline> compiled.
Entity <xlconvert_pipeline> (Architecture <behavior>) compiled.
Entity <xlcounter_limit> compiled.
Entity <xlcounter_limit> (Architecture <behavior>) compiled.
Entity <xlsprom> compiled.
Entity <xlsprom> (Architecture <behavior>) compiled.
Entity <xlmult_v9_0> compiled.
Entity <xlmult_v9_0> (Architecture <behavior>) compiled.
Entity <concat_4720648850> compiled.
Entity <concat_4720648850> (Architecture <behavior>) compiled.
Entity <reinterpret_18554b6b75> compiled.
Entity <reinterpret_18554b6b75> (Architecture <behavior>) compiled.
Entity <constant_6293007044> compiled.
Entity <constant_6293007044> (Architecture <behavior>) compiled.
Entity <xlspram> compiled.
Entity <xlspram> (Architecture <behavior>) compiled.
Entity <addsub_96c9bdbd23> compiled.
Entity <addsub_96c9bdbd23> (Architecture <behavior>) compiled.
Entity <constant_2ae71e3b73> compiled.
Entity <constant_2ae71e3b73> (Architecture <behavior>) compiled.
Entity <xlcounter_free> compiled.
Entity <xlcounter_free> (Architecture <behavior>) compiled.
Entity <relational_487ac75be9> compiled.
Entity <relational_487ac75be9> (Architecture <behavior>) compiled.
Entity <mux_bdc1db9d7e> compiled.
Entity <mux_bdc1db9d7e> (Architecture <behavior>) compiled.
Entity <reinterpret_69d3b5df7b> compiled.
Entity <reinterpret_69d3b5df7b> (Architecture <behavior>) compiled.
Entity <concat_94752cfe6a> compiled.
Entity <concat_94752cfe6a> (Architecture <behavior>) compiled.
Entity <reinterpret_b5050de978> compiled.
Entity <reinterpret_b5050de978> (Architecture <behavior>) compiled.
Entity <addsub_eb4d860591> compiled.
Entity <addsub_eb4d860591> (Architecture <behavior>) compiled.
Entity <scale_d36db02c7f> compiled.
Entity <scale_d36db02c7f> (Architecture <behavior>) compiled.
Entity <addsub_9c7e273d9e> compiled.
Entity <addsub_9c7e273d9e> (Architecture <behavior>) compiled.
Entity <reinterpret_f88c654950> compiled.
Entity <reinterpret_f88c654950> (Architecture <behavior>) compiled.
Entity <concat_2826c43530> compiled.
Entity <concat_2826c43530> (Architecture <behavior>) compiled.
Entity <reinterpret_a24d852164> compiled.
Entity <reinterpret_a24d852164> (Architecture <behavior>) compiled.
Entity <addsub_a184f24b37> compiled.
Entity <addsub_a184f24b37> (Architecture <behavior>) compiled.
Entity <scale_ccd10303d7> compiled.
Entity <scale_ccd10303d7> (Architecture <behavior>) compiled.
Entity <addsub_7fcae3aac5> compiled.
Entity <addsub_7fcae3aac5> (Architecture <behavior>) compiled.
Entity <mux_8e733acc00> compiled.
Entity <mux_8e733acc00> (Architecture <behavior>) compiled.
Entity <reinterpret_438cdd9555> compiled.
Entity <reinterpret_438cdd9555> (Architecture <behavior>) compiled.
Entity <concat_8e53793314> compiled.
Entity <concat_8e53793314> (Architecture <behavior>) compiled.
Entity <reinterpret_d51df7ac30> compiled.
Entity <reinterpret_d51df7ac30> (Architecture <behavior>) compiled.
Entity <addsub_45089cbef1> compiled.
Entity <addsub_45089cbef1> (Architecture <behavior>) compiled.
Entity <scale_883ceb17ec> compiled.
Entity <scale_883ceb17ec> (Architecture <behavior>) compiled.
Entity <addsub_8540835a91> compiled.
Entity <addsub_8540835a91> (Architecture <behavior>) compiled.
Entity <reinterpret_4389dc89bf> compiled.
Entity <reinterpret_4389dc89bf> (Architecture <behavior>) compiled.
Entity <concat_f2f6490a28> compiled.
Entity <concat_f2f6490a28> (Architecture <behavior>) compiled.
Entity <reinterpret_de38ef9df5> compiled.
Entity <reinterpret_de38ef9df5> (Architecture <behavior>) compiled.
Entity <addsub_9da8efbf9f> compiled.
Entity <addsub_9da8efbf9f> (Architecture <behavior>) compiled.
Entity <scale_09d9c75679> compiled.
Entity <scale_09d9c75679> (Architecture <behavior>) compiled.
Entity <addsub_13f365b626> compiled.
Entity <addsub_13f365b626> (Architecture <behavior>) compiled.
Entity <reinterpret_ceef4fc23d> compiled.
Entity <reinterpret_ceef4fc23d> (Architecture <behavior>) compiled.
Entity <addsub_68fd003b58> compiled.
Entity <addsub_68fd003b58> (Architecture <behavior>) compiled.
Entity <addsub_544c0104be> compiled.
Entity <addsub_544c0104be> (Architecture <behavior>) compiled.
Entity <addsub_beefa26759> compiled.
Entity <addsub_beefa26759> (Architecture <behavior>) compiled.
Entity <addsub_f8eb1451fa> compiled.
Entity <addsub_f8eb1451fa> (Architecture <behavior>) compiled.
Entity <addsub_bd2bd198b1> compiled.
Entity <addsub_bd2bd198b1> (Architecture <behavior>) compiled.
Entity <xlsprom_dist> compiled.
Entity <xlsprom_dist> (Architecture <behavior>) compiled.
Entity <mux_181e58d842> compiled.
Entity <mux_181e58d842> (Architecture <behavior>) compiled.
Entity <concat_9d608cd669> compiled.
Entity <concat_9d608cd669> (Architecture <behavior>) compiled.
Entity <reinterpret_e2e786e1ed> compiled.
Entity <reinterpret_e2e786e1ed> (Architecture <behavior>) compiled.
Entity <addsub_793ae25d23> compiled.
Entity <addsub_793ae25d23> (Architecture <behavior>) compiled.
Entity <scale_6d627f2811> compiled.
Entity <scale_6d627f2811> (Architecture <behavior>) compiled.
Entity <addsub_3700bc31ba> compiled.
Entity <addsub_3700bc31ba> (Architecture <behavior>) compiled.
Entity <reinterpret_a5a2f0dd62> compiled.
Entity <reinterpret_a5a2f0dd62> (Architecture <behavior>) compiled.
Entity <concat_a9f0cfc482> compiled.
Entity <concat_a9f0cfc482> (Architecture <behavior>) compiled.
Entity <reinterpret_d517af3309> compiled.
Entity <reinterpret_d517af3309> (Architecture <behavior>) compiled.
Entity <addsub_74b65e93f7> compiled.
Entity <addsub_74b65e93f7> (Architecture <behavior>) compiled.
Entity <scale_1a387a5a22> compiled.
Entity <scale_1a387a5a22> (Architecture <behavior>) compiled.
Entity <addsub_89c5949a28> compiled.
Entity <addsub_89c5949a28> (Architecture <behavior>) compiled.
Entity <addsub_9c69b3eb3e> compiled.
Entity <addsub_9c69b3eb3e> (Architecture <behavior>) compiled.
Entity <addsub_4d1a74115a> compiled.
Entity <addsub_4d1a74115a> (Architecture <behavior>) compiled.
Entity <addsub_d014357f6e> compiled.
Entity <addsub_d014357f6e> (Architecture <behavior>) compiled.
Entity <addsub_6c5172b36d> compiled.
Entity <addsub_6c5172b36d> (Architecture <behavior>) compiled.
Entity <mux_c83be1b493> compiled.
Entity <mux_c83be1b493> (Architecture <behavior>) compiled.
Entity <reinterpret_41416f6188> compiled.
Entity <reinterpret_41416f6188> (Architecture <behavior>) compiled.
Entity <concat_6188124172> compiled.
Entity <concat_6188124172> (Architecture <behavior>) compiled.
Entity <reinterpret_a106f99236> compiled.
Entity <reinterpret_a106f99236> (Architecture <behavior>) compiled.
Entity <addsub_470ffe01d4> compiled.
Entity <addsub_470ffe01d4> (Architecture <behavior>) compiled.
Entity <scale_38e99696aa> compiled.
Entity <scale_38e99696aa> (Architecture <behavior>) compiled.
Entity <addsub_388a97573b> compiled.
Entity <addsub_388a97573b> (Architecture <behavior>) compiled.
Entity <reinterpret_8f5500aea5> compiled.
Entity <reinterpret_8f5500aea5> (Architecture <behavior>) compiled.
Entity <addsub_ed74d532a0> compiled.
Entity <addsub_ed74d532a0> (Architecture <behavior>) compiled.
Entity <scale_d11c4b5145> compiled.
Entity <scale_d11c4b5145> (Architecture <behavior>) compiled.
Entity <addsub_f11535f968> compiled.
Entity <addsub_f11535f968> (Architecture <behavior>) compiled.
Entity <addsub_d661929060> compiled.
Entity <addsub_d661929060> (Architecture <behavior>) compiled.
Entity <addsub_c8df442ec4> compiled.
Entity <addsub_c8df442ec4> (Architecture <behavior>) compiled.
Entity <addsub_6dd6aca36b> compiled.
Entity <addsub_6dd6aca36b> (Architecture <behavior>) compiled.
Entity <addsub_21a1218bfe> compiled.
Entity <addsub_21a1218bfe> (Architecture <behavior>) compiled.
Entity <counter_9b03e3d644> compiled.
Entity <counter_9b03e3d644> (Architecture <behavior>) compiled.
Entity <mux_0eccfc7565> compiled.
Entity <mux_0eccfc7565> (Architecture <behavior>) compiled.
Entity <concat_e5ffcbc394> compiled.
Entity <concat_e5ffcbc394> (Architecture <behavior>) compiled.
Entity <reinterpret_eb72d4ea08> compiled.
Entity <reinterpret_eb72d4ea08> (Architecture <behavior>) compiled.
Entity <addsub_4a1b074932> compiled.
Entity <addsub_4a1b074932> (Architecture <behavior>) compiled.
Entity <scale_a1339d14c7> compiled.
Entity <scale_a1339d14c7> (Architecture <behavior>) compiled.
Entity <addsub_f3687289ea> compiled.
Entity <addsub_f3687289ea> (Architecture <behavior>) compiled.
Entity <reinterpret_445612bb74> compiled.
Entity <reinterpret_445612bb74> (Architecture <behavior>) compiled.
Entity <concat_22467883b2> compiled.
Entity <concat_22467883b2> (Architecture <behavior>) compiled.
Entity <reinterpret_0d1490be80> compiled.
Entity <reinterpret_0d1490be80> (Architecture <behavior>) compiled.
Entity <addsub_79dc8835bc> compiled.
Entity <addsub_79dc8835bc> (Architecture <behavior>) compiled.
Entity <scale_11a6418200> compiled.
Entity <scale_11a6418200> (Architecture <behavior>) compiled.
Entity <addsub_f4e99698eb> compiled.
Entity <addsub_f4e99698eb> (Architecture <behavior>) compiled.
Entity <addsub_c0d1d84d6b> compiled.
Entity <addsub_c0d1d84d6b> (Architecture <behavior>) compiled.
Entity <addsub_a9cdc93774> compiled.
Entity <addsub_a9cdc93774> (Architecture <behavior>) compiled.
Entity <addsub_370c0f2c47> compiled.
Entity <addsub_370c0f2c47> (Architecture <behavior>) compiled.
Entity <addsub_5777994232> compiled.
Entity <addsub_5777994232> (Architecture <behavior>) compiled.
Entity <reinterpret_c2430bbd90> compiled.
Entity <reinterpret_c2430bbd90> (Architecture <behavior>) compiled.
Entity <addsub_b088568adf> compiled.
Entity <addsub_b088568adf> (Architecture <behavior>) compiled.
Entity <mux_d99e59b6d4> compiled.
Entity <mux_d99e59b6d4> (Architecture <behavior>) compiled.
Entity <reinterpret_c5d4d59b73> compiled.
Entity <reinterpret_c5d4d59b73> (Architecture <behavior>) compiled.
Entity <reinterpret_3f7e3674f6> compiled.
Entity <reinterpret_3f7e3674f6> (Architecture <behavior>) compiled.
Entity <constant_0604807f72> compiled.
Entity <constant_0604807f72> (Architecture <behavior>) compiled.
Entity <relational_b4b277ae0f> compiled.
Entity <relational_b4b277ae0f> (Architecture <behavior>) compiled.
Entity <addsub_df91aa4f5b> compiled.
Entity <addsub_df91aa4f5b> (Architecture <behavior>) compiled.
Entity <mux_10eb3a1f2d> compiled.
Entity <mux_10eb3a1f2d> (Architecture <behavior>) compiled.
Entity <constant_37567836aa> compiled.
Entity <constant_37567836aa> (Architecture <behavior>) compiled.
Entity <concat_6f001c0c54> compiled.
Entity <concat_6f001c0c54> (Architecture <behavior>) compiled.
Entity <delay_4f82bd00e5> compiled.
Entity <delay_4f82bd00e5> (Architecture <behavior>) compiled.
Entity <delay_3f5b23b538> compiled.
Entity <delay_3f5b23b538> (Architecture <behavior>) compiled.
Entity <delay_9f02caa990> compiled.
Entity <delay_9f02caa990> (Architecture <behavior>) compiled.
Entity <delay_e18fb31a3d> compiled.
Entity <delay_e18fb31a3d> (Architecture <behavior>) compiled.
Entity <delay_6a4d004582> compiled.
Entity <delay_6a4d004582> (Architecture <behavior>) compiled.
Entity <delay_f73e91d273> compiled.
Entity <delay_f73e91d273> (Architecture <behavior>) compiled.
Entity <delay_23d71a76f2> compiled.
Entity <delay_23d71a76f2> (Architecture <behavior>) compiled.
Entity <delay_5e53a8130e> compiled.
Entity <delay_5e53a8130e> (Architecture <behavior>) compiled.
Entity <reinterpret_df53fd8fe7> compiled.
Entity <reinterpret_df53fd8fe7> (Architecture <behavior>) compiled.
Entity <shift_7ed19d199d> compiled.
Entity <shift_7ed19d199d> (Architecture <behavior>) compiled.
Entity <acc_cnt_entity_b094c4628c> compiled.
Entity <acc_cnt_entity_b094c4628c> (Architecture <structural>) compiled.
Entity <posedge1_entity_a7b163b634> compiled.
Entity <posedge1_entity_a7b163b634> (Architecture <structural>) compiled.
Entity <acc_cntrl_entity_67047630d4> compiled.
Entity <acc_cntrl_entity_67047630d4> (Architecture <structural>) compiled.
Entity <conv_entity_15155d9586> compiled.
Entity <conv_entity_15155d9586> (Architecture <structural>) compiled.
Entity <adc_5g_dmux_entity_cb544fc405> compiled.
Entity <adc_5g_dmux_entity_cb544fc405> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_98aee0f6b0> compiled.
Entity <c_to_ri_entity_98aee0f6b0> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_a9bc973482> compiled.
Entity <ri_to_c_entity_a9bc973482> (Architecture <structural>) compiled.
Entity <fir_quantize_entity_b762b10f40> compiled.
Entity <fir_quantize_entity_b762b10f40> (Architecture <structural>) compiled.
Entity <c_gen_entity_bf95befd11> compiled.
Entity <c_gen_entity_bf95befd11> (Architecture <structural>) compiled.
Entity <fir_coef_entity_0af9e81caa> compiled.
Entity <fir_coef_entity_0af9e81caa> (Architecture <structural>) compiled.
Entity <c_to_ri_d_entity_a317bb28ca> compiled.
Entity <c_to_ri_d_entity_a317bb28ca> (Architecture <structural>) compiled.
Entity <mult_add_im_entity_4d48caf85c> compiled.
Entity <mult_add_im_entity_4d48caf85c> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_1fce6a81e9> compiled.
Entity <ri_to_c_entity_1fce6a81e9> (Architecture <structural>) compiled.
Entity <tap_delay_entity_cff57329e0> compiled.
Entity <tap_delay_entity_cff57329e0> (Architecture <structural>) compiled.
Entity <fir_core_entity_b2bda55e40> compiled.
Entity <fir_core_entity_b2bda55e40> (Architecture <structural>) compiled.
Entity <fir_tap_1_entity_ee823ccef7> compiled.
Entity <fir_tap_1_entity_ee823ccef7> (Architecture <structural>) compiled.
Entity <c_gen_entity_ef9f0daf96> compiled.
Entity <c_gen_entity_ef9f0daf96> (Architecture <structural>) compiled.
Entity <fir_coef_entity_a48abeed74> compiled.
Entity <fir_coef_entity_a48abeed74> (Architecture <structural>) compiled.
Entity <mult_add_im_entity_bcb889fa3c> compiled.
Entity <mult_add_im_entity_bcb889fa3c> (Architecture <structural>) compiled.
Entity <fir_core_entity_041061a131> compiled.
Entity <fir_core_entity_041061a131> (Architecture <structural>) compiled.
Entity <fir_tap_2_entity_6afbc69baa> compiled.
Entity <fir_tap_2_entity_6afbc69baa> (Architecture <structural>) compiled.
Entity <c_gen_entity_f5b434272f> compiled.
Entity <c_gen_entity_f5b434272f> (Architecture <structural>) compiled.
Entity <fir_coef_entity_fde0a7d7ec> compiled.
Entity <fir_coef_entity_fde0a7d7ec> (Architecture <structural>) compiled.
Entity <fir_tap_3_entity_8cdcece030> compiled.
Entity <fir_tap_3_entity_8cdcece030> (Architecture <structural>) compiled.
Entity <c_gen_entity_cc4b8f0ddf> compiled.
Entity <c_gen_entity_cc4b8f0ddf> (Architecture <structural>) compiled.
Entity <fir_coef_entity_a9c667a245> compiled.
Entity <fir_coef_entity_a9c667a245> (Architecture <structural>) compiled.
Entity <fir_tap_4_entity_186d409008> compiled.
Entity <fir_tap_4_entity_186d409008> (Architecture <structural>) compiled.
Entity <c_gen_entity_3a38054343> compiled.
Entity <c_gen_entity_3a38054343> (Architecture <structural>) compiled.
Entity <fir_coef_entity_743c550e81> compiled.
Entity <fir_coef_entity_743c550e81> (Architecture <structural>) compiled.
Entity <fir_tap_5_entity_29b3d0827f> compiled.
Entity <fir_tap_5_entity_29b3d0827f> (Architecture <structural>) compiled.
Entity <c_gen_entity_c08b0d88a0> compiled.
Entity <c_gen_entity_c08b0d88a0> (Architecture <structural>) compiled.
Entity <fir_coef_entity_ca7af2f237> compiled.
Entity <fir_coef_entity_ca7af2f237> (Architecture <structural>) compiled.
Entity <fir_core_entity_44873ab87f> compiled.
Entity <fir_core_entity_44873ab87f> (Architecture <structural>) compiled.
Entity <fir_tap_6_entity_9bff283805> compiled.
Entity <fir_tap_6_entity_9bff283805> (Architecture <structural>) compiled.
Entity <fir1_entity_b061a2406e> compiled.
Entity <fir1_entity_b061a2406e> (Architecture <structural>) compiled.
Entity <fir_quantize_entity_3e3c098987> compiled.
Entity <fir_quantize_entity_3e3c098987> (Architecture <structural>) compiled.
Entity <fir_coef_entity_3a20e324e3> compiled.
Entity <fir_coef_entity_3a20e324e3> (Architecture <structural>) compiled.
Entity <fir_tap_1_entity_ec02ecd219> compiled.
Entity <fir_tap_1_entity_ec02ecd219> (Architecture <structural>) compiled.
Entity <fir_core_entity_163ba41dfd> compiled.
Entity <fir_core_entity_163ba41dfd> (Architecture <structural>) compiled.
Entity <fir_tap_2_entity_09bcd6958c> compiled.
Entity <fir_tap_2_entity_09bcd6958c> (Architecture <structural>) compiled.
Entity <fir_4_entity_6a0e71b633> compiled.
Entity <fir_4_entity_6a0e71b633> (Architecture <structural>) compiled.
Entity <led0_sync_entity_63dd83c044> compiled.
Entity <led0_sync_entity_63dd83c044> (Architecture <structural>) compiled.
Entity <pulse_ext1_entity_53273fddd4> compiled.
Entity <pulse_ext1_entity_53273fddd4> (Architecture <structural>) compiled.
Entity <delay_b_entity_3753017bc5> compiled.
Entity <delay_b_entity_3753017bc5> (Architecture <structural>) compiled.
Entity <biplex_commutator_01_entity_d94d0f5a44> compiled.
Entity <biplex_commutator_01_entity_d94d0f5a44> (Architecture <structural>) compiled.
Entity <biplex_commutator_23_entity_b69fa550ff> compiled.
Entity <biplex_commutator_23_entity_b69fa550ff> (Architecture <structural>) compiled.
Entity <delay_b_entity_b883cd2ae1> compiled.
Entity <delay_b_entity_b883cd2ae1> (Architecture <structural>) compiled.
Entity <biplex_commutator_ac_entity_54dd4bc092> compiled.
Entity <biplex_commutator_ac_entity_54dd4bc092> (Architecture <structural>) compiled.
Entity <quadplex_commutator_entity_d4e6378bb1> compiled.
Entity <quadplex_commutator_entity_d4e6378bb1> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_a0b35914a5> compiled.
Entity <c_to_ri_entity_a0b35914a5> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_198280dd40> compiled.
Entity <ri_to_c_entity_198280dd40> (Architecture <structural>) compiled.
Entity <butterfly0_entity_aff70b2e29> compiled.
Entity <butterfly0_entity_aff70b2e29> (Architecture <structural>) compiled.
Entity <butterfly1_entity_1f08db8b49> compiled.
Entity <butterfly1_entity_1f08db8b49> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_f5baeb3113> compiled.
Entity <c_to_ri_entity_f5baeb3113> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_0182c718d6> compiled.
Entity <ri_to_c_entity_0182c718d6> (Architecture <structural>) compiled.
Entity <butterfly2_entity_c160579bda> compiled.
Entity <butterfly2_entity_c160579bda> (Architecture <structural>) compiled.
Entity <butterfly3j_entity_271a801ff3> compiled.
Entity <butterfly3j_entity_271a801ff3> (Architecture <structural>) compiled.
Entity <r4_butterfly_entity_72033f4f93> compiled.
Entity <r4_butterfly_entity_72033f4f93> (Architecture <structural>) compiled.
Entity <r4_dit_stage_1_entity_280c7c258f> compiled.
Entity <r4_dit_stage_1_entity_280c7c258f> (Architecture <structural>) compiled.
Entity <delay_b_entity_2b6a1841aa> compiled.
Entity <delay_b_entity_2b6a1841aa> (Architecture <structural>) compiled.
Entity <biplex_commutator_01_entity_d9d6a6b3e7> compiled.
Entity <biplex_commutator_01_entity_d9d6a6b3e7> (Architecture <structural>) compiled.
Entity <biplex_commutator_23_entity_7fb7fc50cf> compiled.
Entity <biplex_commutator_23_entity_7fb7fc50cf> (Architecture <structural>) compiled.
Entity <delay_b_entity_5498b3c6d7> compiled.
Entity <delay_b_entity_5498b3c6d7> (Architecture <structural>) compiled.
Entity <biplex_commutator_ac_entity_dfed73a955> compiled.
Entity <biplex_commutator_ac_entity_dfed73a955> (Architecture <structural>) compiled.
Entity <quadplex_commutator_entity_f55e98f9e3> compiled.
Entity <quadplex_commutator_entity_f55e98f9e3> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_a951dc1c31> compiled.
Entity <c_to_ri_entity_a951dc1c31> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_0af4711b5a> compiled.
Entity <ri_to_c_entity_0af4711b5a> (Architecture <structural>) compiled.
Entity <butterfly0_entity_72dac021db> compiled.
Entity <butterfly0_entity_72dac021db> (Architecture <structural>) compiled.
Entity <butterfly1_entity_0677f389ed> compiled.
Entity <butterfly1_entity_0677f389ed> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_30752a13a2> compiled.
Entity <c_to_ri_entity_30752a13a2> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_8fd349198e> compiled.
Entity <ri_to_c_entity_8fd349198e> (Architecture <structural>) compiled.
Entity <butterfly2_entity_b8a2a5841b> compiled.
Entity <butterfly2_entity_b8a2a5841b> (Architecture <structural>) compiled.
Entity <butterfly3j_entity_099a68bb38> compiled.
Entity <butterfly3j_entity_099a68bb38> (Architecture <structural>) compiled.
Entity <r4_butterfly_entity_56fdac0b6d> compiled.
Entity <r4_butterfly_entity_56fdac0b6d> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_4b0a5ce28e> compiled.
Entity <c_to_ri_entity_4b0a5ce28e> (Architecture <structural>) compiled.
Entity <c_to_ri1_entity_5470105349> compiled.
Entity <c_to_ri1_entity_5470105349> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_2e4578f875> compiled.
Entity <ri_to_c_entity_2e4578f875> (Architecture <structural>) compiled.
Entity <cmpy1_entity_75b32ca762> compiled.
Entity <cmpy1_entity_75b32ca762> (Architecture <structural>) compiled.
Entity <cmpy2_entity_931a85117b> compiled.
Entity <cmpy2_entity_931a85117b> (Architecture <structural>) compiled.
Entity <twiddle_gen1_entity_d4edc5d5b8> compiled.
Entity <twiddle_gen1_entity_d4edc5d5b8> (Architecture <structural>) compiled.
Entity <twiddle_gen2_entity_781a24cbd1> compiled.
Entity <twiddle_gen2_entity_781a24cbd1> (Architecture <structural>) compiled.
Entity <twiddle_gen3_entity_b330f53aa7> compiled.
Entity <twiddle_gen3_entity_b330f53aa7> (Architecture <structural>) compiled.
Entity <r4_twiddle_entity_0394c5cafe> compiled.
Entity <r4_twiddle_entity_0394c5cafe> (Architecture <structural>) compiled.
Entity <r4_dit_stage_2_entity_324a1afc8b> compiled.
Entity <r4_dit_stage_2_entity_324a1afc8b> (Architecture <structural>) compiled.
Entity <delay_b_entity_14ddfa4fc3> compiled.
Entity <delay_b_entity_14ddfa4fc3> (Architecture <structural>) compiled.
Entity <biplex_commutator_01_entity_fff6943893> compiled.
Entity <biplex_commutator_01_entity_fff6943893> (Architecture <structural>) compiled.
Entity <biplex_commutator_23_entity_9bd429b2f4> compiled.
Entity <biplex_commutator_23_entity_9bd429b2f4> (Architecture <structural>) compiled.
Entity <delay_b_entity_dfb07df534> compiled.
Entity <delay_b_entity_dfb07df534> (Architecture <structural>) compiled.
Entity <biplex_commutator_ac_entity_943774afc8> compiled.
Entity <biplex_commutator_ac_entity_943774afc8> (Architecture <structural>) compiled.
Entity <quadplex_commutator_entity_f4af46e68b> compiled.
Entity <quadplex_commutator_entity_f4af46e68b> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_5d74bd6338> compiled.
Entity <c_to_ri_entity_5d74bd6338> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_ec7bef57b0> compiled.
Entity <ri_to_c_entity_ec7bef57b0> (Architecture <structural>) compiled.
Entity <butterfly0_entity_6af82f5f7a> compiled.
Entity <butterfly0_entity_6af82f5f7a> (Architecture <structural>) compiled.
Entity <butterfly1_entity_64372e40fa> compiled.
Entity <butterfly1_entity_64372e40fa> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_c71c9ba5a3> compiled.
Entity <c_to_ri_entity_c71c9ba5a3> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_63f3687651> compiled.
Entity <ri_to_c_entity_63f3687651> (Architecture <structural>) compiled.
Entity <butterfly2_entity_c19c587f13> compiled.
Entity <butterfly2_entity_c19c587f13> (Architecture <structural>) compiled.
Entity <butterfly3j_entity_9ef24f7440> compiled.
Entity <butterfly3j_entity_9ef24f7440> (Architecture <structural>) compiled.
Entity <r4_butterfly_entity_c8cc4a8113> compiled.
Entity <r4_butterfly_entity_c8cc4a8113> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_ae7a64a88c> compiled.
Entity <c_to_ri_entity_ae7a64a88c> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_ea87272015> compiled.
Entity <ri_to_c_entity_ea87272015> (Architecture <structural>) compiled.
Entity <cmpy1_entity_d225e9005b> compiled.
Entity <cmpy1_entity_d225e9005b> (Architecture <structural>) compiled.
Entity <cmpy2_entity_dcc5229fd2> compiled.
Entity <cmpy2_entity_dcc5229fd2> (Architecture <structural>) compiled.
Entity <twiddle_gen1_entity_ad96421b04> compiled.
Entity <twiddle_gen1_entity_ad96421b04> (Architecture <structural>) compiled.
Entity <twiddle_gen2_entity_43d8e43601> compiled.
Entity <twiddle_gen2_entity_43d8e43601> (Architecture <structural>) compiled.
Entity <twiddle_gen3_entity_6929dde8bc> compiled.
Entity <twiddle_gen3_entity_6929dde8bc> (Architecture <structural>) compiled.
Entity <r4_twiddle_entity_a52b75ddc3> compiled.
Entity <r4_twiddle_entity_a52b75ddc3> (Architecture <structural>) compiled.
Entity <r4_dit_stage_3_entity_6d40561b5a> compiled.
Entity <r4_dit_stage_3_entity_6d40561b5a> (Architecture <structural>) compiled.
Entity <delay_b_entity_84884a866a> compiled.
Entity <delay_b_entity_84884a866a> (Architecture <structural>) compiled.
Entity <biplex_commutator_01_entity_c3364d7166> compiled.
Entity <biplex_commutator_01_entity_c3364d7166> (Architecture <structural>) compiled.
Entity <biplex_commutator_23_entity_2fdd1636f3> compiled.
Entity <biplex_commutator_23_entity_2fdd1636f3> (Architecture <structural>) compiled.
Entity <delay_b_entity_b4c9d9259e> compiled.
Entity <delay_b_entity_b4c9d9259e> (Architecture <structural>) compiled.
Entity <biplex_commutator_ac_entity_c2228c1162> compiled.
Entity <biplex_commutator_ac_entity_c2228c1162> (Architecture <structural>) compiled.
Entity <quadplex_commutator_entity_9eff080c9f> compiled.
Entity <quadplex_commutator_entity_9eff080c9f> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_9d09d1fddc> compiled.
Entity <c_to_ri_entity_9d09d1fddc> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_f68b008a78> compiled.
Entity <ri_to_c_entity_f68b008a78> (Architecture <structural>) compiled.
Entity <butterfly0_entity_4679b2c42e> compiled.
Entity <butterfly0_entity_4679b2c42e> (Architecture <structural>) compiled.
Entity <butterfly1_entity_011a8b0075> compiled.
Entity <butterfly1_entity_011a8b0075> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_a1756e98d3> compiled.
Entity <c_to_ri_entity_a1756e98d3> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_daa531ef30> compiled.
Entity <ri_to_c_entity_daa531ef30> (Architecture <structural>) compiled.
Entity <butterfly2_entity_a719dc5ac2> compiled.
Entity <butterfly2_entity_a719dc5ac2> (Architecture <structural>) compiled.
Entity <butterfly3j_entity_8b0dcaa1a8> compiled.
Entity <butterfly3j_entity_8b0dcaa1a8> (Architecture <structural>) compiled.
Entity <r4_butterfly_entity_952b014598> compiled.
Entity <r4_butterfly_entity_952b014598> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_aa5451072f> compiled.
Entity <c_to_ri_entity_aa5451072f> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_e18ea9efe4> compiled.
Entity <ri_to_c_entity_e18ea9efe4> (Architecture <structural>) compiled.
Entity <cmpy1_entity_c4a650cdc4> compiled.
Entity <cmpy1_entity_c4a650cdc4> (Architecture <structural>) compiled.
Entity <cmpy2_entity_a03450ad39> compiled.
Entity <cmpy2_entity_a03450ad39> (Architecture <structural>) compiled.
Entity <twiddle_gen1_entity_0b2791cb0c> compiled.
Entity <twiddle_gen1_entity_0b2791cb0c> (Architecture <structural>) compiled.
Entity <twiddle_gen2_entity_584fce07b3> compiled.
Entity <twiddle_gen2_entity_584fce07b3> (Architecture <structural>) compiled.
Entity <twiddle_gen3_entity_92ffe16428> compiled.
Entity <twiddle_gen3_entity_92ffe16428> (Architecture <structural>) compiled.
Entity <r4_twiddle_entity_258d262d07> compiled.
Entity <r4_twiddle_entity_258d262d07> (Architecture <structural>) compiled.
Entity <r4_dit_stage_4_entity_47f643cfd4> compiled.
Entity <r4_dit_stage_4_entity_47f643cfd4> (Architecture <structural>) compiled.
Entity <delay_b_entity_4f06581ffe> compiled.
Entity <delay_b_entity_4f06581ffe> (Architecture <structural>) compiled.
Entity <biplex_commutator_01_entity_9d89f64305> compiled.
Entity <biplex_commutator_01_entity_9d89f64305> (Architecture <structural>) compiled.
Entity <biplex_commutator_23_entity_dd2d5f9f2d> compiled.
Entity <biplex_commutator_23_entity_dd2d5f9f2d> (Architecture <structural>) compiled.
Entity <delay_b_entity_166f3522d2> compiled.
Entity <delay_b_entity_166f3522d2> (Architecture <structural>) compiled.
Entity <biplex_commutator_ac_entity_81df6b4fb1> compiled.
Entity <biplex_commutator_ac_entity_81df6b4fb1> (Architecture <structural>) compiled.
Entity <quadplex_commutator_entity_82f07f5658> compiled.
Entity <quadplex_commutator_entity_82f07f5658> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_e60c6e23f7> compiled.
Entity <c_to_ri_entity_e60c6e23f7> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_25be8ec1e0> compiled.
Entity <ri_to_c_entity_25be8ec1e0> (Architecture <structural>) compiled.
Entity <butterfly0_entity_d9dedc65d0> compiled.
Entity <butterfly0_entity_d9dedc65d0> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_89efdf8d69> compiled.
Entity <c_to_ri_entity_89efdf8d69> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_c1c70e83c4> compiled.
Entity <ri_to_c_entity_c1c70e83c4> (Architecture <structural>) compiled.
Entity <butterfly2_entity_d9ed76fd30> compiled.
Entity <butterfly2_entity_d9ed76fd30> (Architecture <structural>) compiled.
Entity <butterfly3j_entity_a84819e721> compiled.
Entity <butterfly3j_entity_a84819e721> (Architecture <structural>) compiled.
Entity <r4_butterfly_entity_e2f6f41a01> compiled.
Entity <r4_butterfly_entity_e2f6f41a01> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_791c94a238> compiled.
Entity <c_to_ri_entity_791c94a238> (Architecture <structural>) compiled.
Entity <ri_to_c_entity_730f613117> compiled.
Entity <ri_to_c_entity_730f613117> (Architecture <structural>) compiled.
Entity <cmpy1_entity_fbda3b4720> compiled.
Entity <cmpy1_entity_fbda3b4720> (Architecture <structural>) compiled.
Entity <cmpy2_entity_e126ee77de> compiled.
Entity <cmpy2_entity_e126ee77de> (Architecture <structural>) compiled.
Entity <twiddle_gen1_entity_3c24058275> compiled.
Entity <twiddle_gen1_entity_3c24058275> (Architecture <structural>) compiled.
Entity <twiddle_gen2_entity_875d51f938> compiled.
Entity <twiddle_gen2_entity_875d51f938> (Architecture <structural>) compiled.
Entity <twiddle_gen3_entity_9616316372> compiled.
Entity <twiddle_gen3_entity_9616316372> (Architecture <structural>) compiled.
Entity <r4_twiddle_entity_32f585031f> compiled.
Entity <r4_twiddle_entity_32f585031f> (Architecture <structural>) compiled.
Entity <r4_dit_stage_5_entity_996be35e6c> compiled.
Entity <r4_dit_stage_5_entity_996be35e6c> (Architecture <structural>) compiled.
Entity <r4_dit_fft_entity_f719008c45> compiled.
Entity <r4_dit_fft_entity_f719008c45> (Architecture <structural>) compiled.
Entity <c_to_ri_entity_018c749daa> compiled.
Entity <c_to_ri_entity_018c749daa> (Architecture <structural>) compiled.
Entity <r4_power15_1_entity_08daeed395> compiled.
Entity <r4_power15_1_entity_08daeed395> (Architecture <structural>) compiled.
Entity <addr_entity_0d667c409d> compiled.
Entity <addr_entity_0d667c409d> (Architecture <structural>) compiled.
Entity <bram_entity_58889dfc6b> compiled.
Entity <bram_entity_58889dfc6b> (Architecture <structural>) compiled.
Entity <freeze_cntr_entity_21031db3e7> compiled.
Entity <freeze_cntr_entity_21031db3e7> (Architecture <structural>) compiled.
Entity <snap_adc_entity_99300148c0> compiled.
Entity <snap_adc_entity_99300148c0> (Architecture <structural>) compiled.
Entity <snap_vacc0_entity_1bd38304d0> compiled.
Entity <snap_vacc0_entity_1bd38304d0> (Architecture <structural>) compiled.
Entity <snap_vacc1_entity_10ea8504ad> compiled.
Entity <snap_vacc1_entity_10ea8504ad> (Architecture <structural>) compiled.
Entity <snap_vacc2_entity_26e85db58a> compiled.
Entity <snap_vacc2_entity_26e85db58a> (Architecture <structural>) compiled.
Entity <snap_vacc3_entity_d368eba1a5> compiled.
Entity <snap_vacc3_entity_d368eba1a5> (Architecture <structural>) compiled.
Entity <delay_bram_entity_bb7690a1f7> compiled.
Entity <delay_bram_entity_bb7690a1f7> (Architecture <structural>) compiled.
Entity <pulse_ext_entity_1b0df989e5> compiled.
Entity <pulse_ext_entity_1b0df989e5> (Architecture <structural>) compiled.
Entity <vacc0_entity_f654429430> compiled.
Entity <vacc0_entity_f654429430> (Architecture <structural>) compiled.
Entity <r4_5g_specd5> compiled.
Entity <r4_5g_specd5> (Architecture <structural>) compiled.
Compiling vhdl file "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5_cw.vhd" in Library work.
Entity <xlclkprobe> compiled.
Entity <xlclkprobe> (Architecture <behavior>) compiled.
Entity <xlclockdriver> compiled.
Entity <xlclockdriver> (Architecture <behavior>) compiled.
Entity <default_clock_driver> compiled.
Entity <default_clock_driver> (Architecture <structural>) compiled.
Entity <r4_5g_specd5_cw> compiled.
Entity <r4_5g_specd5_cw> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <r4_5g_specd5_cw> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlclkprobe> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <default_clock_driver> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_5g_specd5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlclockdriver> in library <work> (architecture <behavior>) with generics.
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0

Analyzing hierarchy for entity <acc_cnt_entity_b094c4628c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_487c95d8131ef26d"
	op_arith = 1
	op_width = 32

Analyzing hierarchy for entity <acc_cntrl_entity_67047630d4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <adc_5g_dmux_entity_cb544fc405> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <concat_6f001c0c54> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_4f82bd00e5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_3f5b23b538> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_9f02caa990> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_e18fb31a3d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_6a4d004582> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_f73e91d273> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_23d71a76f2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_5e53a8130e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <fir1_entity_b061a2406e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_4_entity_6a0e71b633> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <led0_sync_entity_63dd83c044> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <posedge1_entity_a7b163b634> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <pulse_ext1_entity_53273fddd4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_dit_fft_entity_f719008c45> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_power15_1_entity_08daeed395> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_df53fd8fe7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <shift_7ed19d199d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 25
	new_msb = 25
	x_width = 27
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <snap_adc_entity_99300148c0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <snap_vacc0_entity_1bd38304d0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <snap_vacc1_entity_10ea8504ad> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <snap_vacc2_entity_26e85db58a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <snap_vacc3_entity_d368eba1a5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_f8c7b661c01eeb1d"
	op_arith = 1
	op_width = 27

Analyzing hierarchy for entity <vacc0_entity_f654429430> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <counter_044fafc0c4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_672d2b8d1e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_aacf6e1b0e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 1
	init_value = "0"

Analyzing hierarchy for entity <relational_8782e16b67> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <shift_657b5342cc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <conv_entity_15155d9586> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_quantize_entity_b762b10f40> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_1_entity_ee823ccef7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_2_entity_6afbc69baa> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_3_entity_8cdcece030> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_4_entity_186d409008> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_5_entity_29b3d0827f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_6_entity_9bff283805> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_quantize_entity_3e3c098987> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_1_entity_ec02ecd219> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_tap_2_entity_09bcd6958c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <constant_2ae71e3b73> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_092422ed79c7db12"
	op_arith = 1
	op_width = 25

Analyzing hierarchy for entity <posedge1_entity_a7b163b634> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <relational_487ac75be9> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <r4_dit_stage_1_entity_280c7c258f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_dit_stage_2_entity_324a1afc8b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_dit_stage_3_entity_6d40561b5a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_dit_stage_4_entity_47f643cfd4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_dit_stage_5_entity_996be35e6c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_to_ri_entity_018c749daa> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 12
	a_width = 15
	b_arith = 2
	b_bin_pt = 12
	b_width = 15
	c_a_type = 0
	c_a_width = 15
	c_b_type = 0
	c_b_width = 15
	c_baat = 15
	c_output_width = 30
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_1d18c2bc7f1da736"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 24
	p_width = 30
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <addsub_b088568adf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addr_entity_0d667c409d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <bram_entity_58889dfc6b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <freeze_cntr_entity_21031db3e7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_d99e59b6d4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlregister> in library <work> (architecture <behavior>) with generics.
	d_width = 10
	init_value = "0000000000"

Analyzing hierarchy for entity <reinterpret_c5d4d59b73> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 32
	y_width = 1

Analyzing hierarchy for entity <reinterpret_3f7e3674f6> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_df91aa4f5b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_bram_entity_bb7690a1f7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_10eb3a1f2d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <pulse_ext_entity_1b0df989e5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <constant_37567836aa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 0
	init_value = "0000"
	width = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1

Analyzing hierarchy for entity <concat_949f038a6d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <inverter_e2b989a05e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_520edef059> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 2
	x_width = 4
	y_width = 3

Analyzing hierarchy for entity <c_to_ri_entity_98aee0f6b0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 11
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 3
	dout_width = 5
	latency = 3
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <ri_to_c_entity_a9bc973482> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_coef_entity_0af9e81caa> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_core_entity_b2bda55e40> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_coef_entity_a48abeed74> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_core_entity_041061a131> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_coef_entity_fde0a7d7ec> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_coef_entity_a9c667a245> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_coef_entity_743c550e81> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_coef_entity_ca7af2f237> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_core_entity_44873ab87f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <fir_coef_entity_3a20e324e3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_quantize_entity_3e3c098987> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <fir_core_entity_163ba41dfd> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <quadplex_commutator_entity_d4e6378bb1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_butterfly_entity_72033f4f93> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <quadplex_commutator_entity_f55e98f9e3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_butterfly_entity_56fdac0b6d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_twiddle_entity_0394c5cafe> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <quadplex_commutator_entity_f4af46e68b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_butterfly_entity_c8cc4a8113> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_twiddle_entity_a52b75ddc3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <quadplex_commutator_entity_9eff080c9f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_butterfly_entity_952b014598> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_twiddle_entity_258d262d07> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <quadplex_commutator_entity_82f07f5658> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_butterfly_entity_e2f6f41a01> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <r4_twiddle_entity_32f585031f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <reinterpret_c2430bbd90> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 14
	x_width = 30
	y_width = 15

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 15
	new_msb = 29
	x_width = 30
	y_width = 15

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 10
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_ed17144209261f47"
	op_arith = 1
	op_width = 11

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 11
	y_width = 10

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 10
	new_msb = 10
	x_width = 11
	y_width = 1

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000"
	latency = 1
	width = 10

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 1019
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	count_limited = 1
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 32
	core_name0 = "bmg_24_vx5_6f3d016421754f60"
	latency = 1

Analyzing hierarchy for entity <constant_0604807f72> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <posedge1_entity_a7b163b634> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <relational_b4b277ae0f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0"
	width = 1

Analyzing hierarchy for entity <reinterpret_33580846c4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 12
	x_width = 26
	y_width = 13

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 13
	new_msb = 25
	x_width = 26
	y_width = 13

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 3
	new_arith = 2
	new_bin_pt = 3
	new_width = 5
	old_arith = 2
	old_bin_pt = 11
	old_width = 13
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <concat_4026b2acaf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_6641bf0fb0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_gen_entity_bf95befd11> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 4

Analyzing hierarchy for entity <c_to_ri_d_entity_a317bb28ca> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 11
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 11
	dout_width = 13
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 4

Analyzing hierarchy for entity <mult_add_im_entity_4d48caf85c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ri_to_c_entity_1fce6a81e9> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <tap_delay_entity_cff57329e0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_gen_entity_ef9f0daf96> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 26

Analyzing hierarchy for entity <c_to_ri_entity_98aee0f6b0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 11
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 11
	dout_width = 13
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 11
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 11
	dout_width = 13
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 4

Analyzing hierarchy for entity <mult_add_im_entity_bcb889fa3c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <c_gen_entity_f5b434272f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_gen_entity_cc4b8f0ddf> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_gen_entity_3a38054343> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_gen_entity_c08b0d88a0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <biplex_commutator_01_entity_d94d0f5a44> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_23_entity_b69fa550ff> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_ac_entity_54dd4bc092> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly0_entity_aff70b2e29> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly1_entity_1f08db8b49> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_entity_c160579bda> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly3j_entity_271a801ff3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_01_entity_d9d6a6b3e7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_23_entity_7fb7fc50cf> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_ac_entity_dfed73a955> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly0_entity_72dac021db> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly1_entity_0677f389ed> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_entity_b8a2a5841b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly3j_entity_099a68bb38> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy1_entity_75b32ca762> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy2_entity_931a85117b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 14

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <twiddle_gen1_entity_d4edc5d5b8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen2_entity_781a24cbd1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen3_entity_b330f53aa7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_01_entity_fff6943893> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_23_entity_9bd429b2f4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_ac_entity_943774afc8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly0_entity_6af82f5f7a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly1_entity_64372e40fa> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_entity_c19c587f13> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly3j_entity_9ef24f7440> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy1_entity_d225e9005b> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy2_entity_dcc5229fd2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 18

Analyzing hierarchy for entity <twiddle_gen1_entity_ad96421b04> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen2_entity_43d8e43601> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen3_entity_6929dde8bc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_01_entity_c3364d7166> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_23_entity_2fdd1636f3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_ac_entity_c2228c1162> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly0_entity_4679b2c42e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly1_entity_011a8b0075> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_entity_a719dc5ac2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly3j_entity_8b0dcaa1a8> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy1_entity_c4a650cdc4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy2_entity_a03450ad39> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 22

Analyzing hierarchy for entity <twiddle_gen1_entity_0b2791cb0c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen2_entity_584fce07b3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen3_entity_92ffe16428> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_01_entity_9d89f64305> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_23_entity_dd2d5f9f2d> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <biplex_commutator_ac_entity_81df6b4fb1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly0_entity_d9dedc65d0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly2_entity_d9ed76fd30> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <butterfly3j_entity_a84819e721> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy1_entity_fbda3b4720> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <cmpy2_entity_e126ee77de> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen1_entity_3c24058275> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen2_entity_875d51f938> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <twiddle_gen3_entity_9616316372> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 10
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "0000000000"
	width = 10

Analyzing hierarchy for entity <inverter_e5b38cca3b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <logical_80f90b97d0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 15

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 7

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 5

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 10
	y_width = 10

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 1023
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	count_limited = 0
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_916edb207080a9d0"
	latency = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 4

Analyzing hierarchy for entity <reinterpret_520edef059> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 3
	x_width = 4
	y_width = 4

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 11
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 11
	dout_width = 13
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 4

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 3
	a_width = 4
	b_arith = 2
	b_bin_pt = 8
	b_width = 9
	c_a_type = 0
	c_a_width = 4
	c_b_type = 0
	c_b_width = 9
	c_baat = 4
	c_output_width = 13
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_db7cd8a2c586bcee"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 11
	p_width = 13
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <concat_4720648850> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_18554b6b75> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 4
	core_name0 = "bmg_24_vx5_9fbc240f5763bb94"
	latency = 1

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 1022
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	count_limited = 1
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_17f5cef47a567d97"
	latency = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 26

Analyzing hierarchy for entity <reinterpret_33580846c4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 12
	x_width = 26
	y_width = 13

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 13
	new_msb = 25
	x_width = 26
	y_width = 13

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 11
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 11
	dout_width = 13
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 4

Analyzing hierarchy for entity <addsub_96c9bdbd23> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 13

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_22468d6827fd0e85"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 10
	y_width = 10

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_2c89c45c28fef7b6"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_7bc1e03f2e4955ca"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_8259598782c619da"
	latency = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_1c25d2b550c5fffc"
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <delay_b_entity_3753017bc5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_bdc1db9d7e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 257
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	op_arith = 1
	op_width = 10

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 513
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_b883cd2ae1> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 9
	x_width = 10
	y_width = 1

Analyzing hierarchy for entity <addsub_eb4d860591> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_a0b35914a5> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 6
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 6
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_198280dd40> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_d36db02c7f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_9c7e273d9e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_a184f24b37> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_f5baeb3113> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 7
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 7
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_0182c718d6> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_ccd10303d7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_7fcae3aac5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_722dc5ef3883365e"
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <delay_b_entity_2b6a1841aa> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_8e733acc00> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 6
	x_width = 7
	y_width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 65
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_01e34ae12479a5e1"
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 129
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_5498b3c6d7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1

Analyzing hierarchy for entity <addsub_45089cbef1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_a951dc1c31> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 8
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 8
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_0af4711b5a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_883ceb17ec> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_8540835a91> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_9da8efbf9f> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_30752a13a2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 9
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 9
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_8fd349198e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_09d9c75679> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_13f365b626> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_68fd003b58> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri1_entity_5470105349> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <c_to_ri_entity_4b0a5ce28e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 13
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 6
	dout_width = 7
	latency = 3
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 8
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 8
	reg_retiming = 0
	width = 14

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 6
	a_width = 7
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 7
	c_b_type = 0
	c_b_width = 9
	c_baat = 7
	c_output_width = 16
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_1900b0ff8c195f36"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 13
	p_width = 14
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <ri_to_c_entity_2e4578f875> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addsub_544c0104be> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_beefa26759> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_f8eb1451fa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 6
	a_width = 8
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 8
	c_b_type = 0
	c_b_width = 10
	c_baat = 8
	c_output_width = 18
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_8241330e8139a185"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 13
	p_width = 14
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <addsub_bd2bd198b1> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 14

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 7
	x_width = 8
	y_width = 2

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_3b5827b9b9c34c2c"
	latency = 1

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_6ab87bec3a8932d3"
	latency = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 7
	x_width = 8
	y_width = 2

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_af86f8a7a0de7d76"
	latency = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_ad5bcb1136ed8cf6"
	op_arith = 1
	op_width = 5

Analyzing hierarchy for entity <delay_b_entity_14ddfa4fc3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_181e58d842> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 4
	x_width = 5
	y_width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 17
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_fe346e03af2452eb"
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 33
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_dfb07df534> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1

Analyzing hierarchy for entity <addsub_793ae25d23> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_5d74bd6338> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 10
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 10
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_ec7bef57b0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_6d627f2811> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_3700bc31ba> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <addsub_74b65e93f7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_c71c9ba5a3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 11
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 11
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_63f3687651> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_1a387a5a22> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_89c5949a28> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_9c69b3eb3e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_ae7a64a88c> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 8
	dout_width = 9
	latency = 3
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 8
	reg_retiming = 0
	width = 18

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 8
	a_width = 9
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 9
	c_b_type = 0
	c_b_width = 9
	c_baat = 9
	c_output_width = 18
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_541e977e441ad0e7"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 15
	p_width = 16
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <ri_to_c_entity_ea87272015> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addsub_4d1a74115a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_d014357f6e> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_6c5172b36d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 8
	a_width = 10
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 10
	c_b_type = 0
	c_b_width = 10
	c_baat = 10
	c_output_width = 20
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_0222debb9055fdfb"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 15
	p_width = 16
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 4
	new_msb = 7
	x_width = 8
	y_width = 4

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 4
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_efe4f2e28a6a56b5"
	latency = 1

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 4
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_47bf930170fd8e60"
	latency = 1

Analyzing hierarchy for entity <xlsprom_dist> in library <work> (architecture <behavior>) with generics.
	addr_width = 4
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_27954da46fb8f5d8"
	latency = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_924a7f7132ea4004"
	op_arith = 1
	op_width = 3

Analyzing hierarchy for entity <delay_b_entity_84884a866a> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_c83be1b493> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 2
	x_width = 3
	y_width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 5
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_833a35886d0c544c"
	op_arith = 1
	op_width = 4

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 9
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_b4c9d9259e> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1

Analyzing hierarchy for entity <addsub_470ffe01d4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_9d09d1fddc> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 12
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 12
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_f68b008a78> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_38e99696aa> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_388a97573b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_ed74d532a0> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_a1756e98d3> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 13
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_daa531ef30> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_d11c4b5145> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_f11535f968> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_d661929060> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_aa5451072f> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 10
	dout_width = 11
	latency = 3
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 8
	reg_retiming = 0
	width = 22

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 10
	a_width = 11
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 11
	c_b_type = 0
	c_b_width = 9
	c_baat = 11
	c_output_width = 20
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_b0c844385805a270"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 17
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <ri_to_c_entity_e18ea9efe4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addsub_c8df442ec4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_6dd6aca36b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_21a1218bfe> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 10
	a_width = 12
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 12
	c_b_type = 0
	c_b_width = 10
	c_baat = 12
	c_output_width = 22
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_c90585d1a7e9d3a6"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 17
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 2
	new_msb = 7
	x_width = 8
	y_width = 6

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_24_vx5_e356d8b9149f54d5"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_24_vx5_c5c136a08dd56dbc"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_24_vx5_9d8577c93c4baa0d"
	latency = 1

Analyzing hierarchy for entity <counter_9b03e3d644> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <delay_b_entity_4f06581ffe> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mux_0eccfc7565> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <xlcounter_free> in library <work> (architecture <behavior>) with generics.
	core_name0 = "binary_counter_virtex5_10_0_76ea00975735b561"
	op_arith = 1
	op_width = 2

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 3
	reg_retiming = 0
	width = 1

Analyzing hierarchy for entity <delay_b_entity_166f3522d2> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1

Analyzing hierarchy for entity <addsub_4a1b074932> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_e60c6e23f7> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 14
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_25be8ec1e0> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_a1339d14c7> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_f3687289ea> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_79dc8835bc> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_89efdf8d69> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 15
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 15
	latency = 0
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <ri_to_c_entity_c1c70e83c4> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <scale_11a6418200> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_f4e99698eb> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_c0d1d84d6b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <c_to_ri_entity_791c94a238> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <xlconvert_pipeline> in library <work> (architecture <behavior>) with generics.
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 20
	dout_arith = 2
	dout_bin_pt = 12
	dout_width = 13
	latency = 3
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 8
	reg_retiming = 0
	width = 26

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 12
	a_width = 13
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 13
	c_b_type = 0
	c_b_width = 9
	c_baat = 13
	c_output_width = 22
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_845caa9bc89072e0"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 19
	p_width = 20
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <ri_to_c_entity_730f613117> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <addsub_a9cdc93774> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_370c0f2c47> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <addsub_5777994232> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlmult_v9_0> in library <work> (architecture <behavior>) with generics.
	a_arith = 2
	a_bin_pt = 12
	a_width = 14
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 14
	c_b_type = 0
	c_b_width = 10
	c_baat = 14
	c_output_width = 24
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_35568d5aa6a70475"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 19
	p_width = 20
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 8
	y_width = 8

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_462f2ec6a7a3f012"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_cee1e5321fc14302"
	latency = 1

Analyzing hierarchy for entity <xlsprom> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_2c49e6ef11a51d10"
	latency = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 15

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 7

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 5

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 4

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 4

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 26

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 4

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 13

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 8
	c_width = 10
	core_name0 = "bmg_24_vx5_6fb941694e0a834d"
	latency = 1

Analyzing hierarchy for entity <constant_6293007044> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 254
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_01e34ae12479a5e1"
	count_limited = 1
	op_arith = 1
	op_width = 8

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 257
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 513
	width = 1

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 9
	c_width = 10
	core_name0 = "bmg_24_vx5_685a21f0e7f36bff"
	latency = 1

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 510
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1c25d2b550c5fffc"
	count_limited = 1
	op_arith = 1
	op_width = 9

Analyzing hierarchy for entity <reinterpret_69d3b5df7b> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 4
	x_width = 10
	y_width = 5

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 5
	new_msb = 9
	x_width = 10
	y_width = 5

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 6
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 6
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_94752cfe6a> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_b5050de978> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_f88c654950> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 5
	x_width = 12
	y_width = 6

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 6
	new_msb = 11
	x_width = 12
	y_width = 6

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 7
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 7
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_2826c43530> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_a24d852164> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 6
	c_width = 14
	core_name0 = "bmg_24_vx5_8710d0c563708d0d"
	latency = 1

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 62
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_fe346e03af2452eb"
	count_limited = 1
	op_arith = 1
	op_width = 6

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 65
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 129
	width = 1

Analyzing hierarchy for entity <xlspram> in library <work> (architecture <behavior>) with generics.
	c_address_width = 7
	c_width = 14
	core_name0 = "bmg_24_vx5_e8ed5e8ae23b2f64"
	latency = 1

Analyzing hierarchy for entity <xlcounter_limit> in library <work> (architecture <behavior>) with generics.
	cnt_15_0 = 126
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_722dc5ef3883365e"
	count_limited = 1
	op_arith = 1
	op_width = 7

Analyzing hierarchy for entity <reinterpret_438cdd9555> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 6
	x_width = 14
	y_width = 7

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 7
	new_msb = 13
	x_width = 14
	y_width = 7

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 8
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 8
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_8e53793314> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d51df7ac30> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_4389dc89bf> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 7
	x_width = 16
	y_width = 8

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 8
	new_msb = 15
	x_width = 16
	y_width = 8

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 9
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 9
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_f2f6490a28> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_de38ef9df5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_ceef4fc23d> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 8
	x_width = 18
	y_width = 9

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 9
	new_msb = 17
	x_width = 18
	y_width = 9

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 3
	new_arith = 2
	new_bin_pt = 6
	new_width = 7
	old_arith = 2
	old_bin_pt = 13
	old_width = 14
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 14

Analyzing hierarchy for entity <synth_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 14

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 16
	reg_retiming = 0
	width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 17
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 33
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 32
	reg_retiming = 0
	width = 18

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 10
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 10
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_9d608cd669> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_e2e786e1ed> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <reinterpret_a5a2f0dd62> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 9
	x_width = 20
	y_width = 10

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 10
	new_msb = 19
	x_width = 20
	y_width = 10

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 11
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 11
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_a9f0cfc482> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_d517af3309> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 3
	new_arith = 2
	new_bin_pt = 8
	new_width = 9
	old_arith = 2
	old_bin_pt = 15
	old_width = 16
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 4
	reg_retiming = 0
	width = 22

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 9
	width = 1

Analyzing hierarchy for entity <reinterpret_41416f6188> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 10
	x_width = 22
	y_width = 11

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 11
	new_msb = 21
	x_width = 22
	y_width = 11

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 12
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 12
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_6188124172> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_a106f99236> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_8f5500aea5> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 11
	x_width = 24
	y_width = 12

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 12
	new_msb = 23
	x_width = 24
	y_width = 12

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 13
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_4720648850> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_18554b6b75> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 3
	new_arith = 2
	new_bin_pt = 10
	new_width = 11
	old_arith = 2
	old_bin_pt = 17
	old_width = 18
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 22

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 1
	reg_retiming = 0
	width = 26

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <xldelay> in library <work> (architecture <behavior>) with generics.
	latency = 2
	reg_retiming = 0
	width = 26

Analyzing hierarchy for entity <reinterpret_33580846c4> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 12
	x_width = 26
	y_width = 13

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 13
	new_msb = 25
	x_width = 26
	y_width = 13

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 14
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_e5ffcbc394> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_eb72d4ea08> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_445612bb74> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 0
	new_msb = 13
	x_width = 28
	y_width = 14

Analyzing hierarchy for entity <xlslice> in library <work> (architecture <behavior>) with generics.
	new_lsb = 14
	new_msb = 27
	x_width = 28
	y_width = 14

Analyzing hierarchy for entity <convert_func_call> in library <work> (architecture <behavior>) with generics.
	din_arith = 2
	din_bin_pt = 0
	din_width = 15
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 15
	overflow = 1
	quantization = 1

Analyzing hierarchy for entity <concat_22467883b2> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <reinterpret_0d1490be80> in library <work> (architecture <behavior>).

Analyzing hierarchy for entity <convert_pipeline> in library <work> (architecture <behavior>) with generics.
	latency = 3
	new_arith = 2
	new_bin_pt = 12
	new_width = 13
	old_arith = 2
	old_bin_pt = 19
	old_width = 20
	overflow = 1
	quantization = 3

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 26

Analyzing hierarchy for entity <single_reg_w_init> in library <work> (architecture <structural>) with generics.
	init_index = 2
	init_value = "010"
	width = 3

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 13

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 17
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 3
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 14
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 10
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 16

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 9

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 7

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 14

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 16
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 16
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 32
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 11

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 18

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 22

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 5
	width = 1

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 9
	width = 1

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 20

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 13

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 22

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 26

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 26

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <synth_reg> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 15

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 8
	width = 26

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 16

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 9

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 7

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 16
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 17
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 15
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 18

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 11

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 4
	width = 22

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 20

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 13

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 26

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 2
	width = 26

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 22

Analyzing hierarchy for entity <srl17e> in library <work> (architecture <structural>) with generics.
	latency = 1
	width = 15


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <r4_5g_specd5_cw> in library <work> (Architecture <structural>).
    Set property "MAX_FANOUT = REDUCE" for signal <ce_1_sg_x368>.
    Set property "syn_keep = TRUE" for signal <persistentdff_inst_q>.
WARNING:Xst:37 - Detected unknown constraint/property "preserve_signal". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5_cw.vhd" line 631: Unconnected output port 'fakeOutForXst' of component 'xlclkprobe'.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "optimize_primitives = FALSE" for instance <persistentdff_inst> in unit <r4_5g_specd5_cw>.
    Set property "syn_black_box = TRUE" for instance <persistentdff_inst> in unit <r4_5g_specd5_cw>.
    Set property "syn_noprune = TRUE" for instance <persistentdff_inst> in unit <r4_5g_specd5_cw>.
Entity <r4_5g_specd5_cw> analyzed. Unit <r4_5g_specd5_cw> generated.

Analyzing Entity <xlclkprobe> in library <work> (Architecture <behavior>).
Entity <xlclkprobe> analyzed. Unit <xlclkprobe> generated.

Analyzing Entity <default_clock_driver> in library <work> (Architecture <structural>).
    Set property "syn_noprune = TRUE" for unit <default_clock_driver>.
WARNING:Xst:37 - Detected unknown constraint/property "dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:753 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5_cw.vhd" line 393: Unconnected output port 'clr' of component 'xlclockdriver'.
Entity <default_clock_driver> analyzed. Unit <default_clock_driver> generated.

Analyzing generic Entity <xlclockdriver> in library <work> (Architecture <behavior>).
	log_2_period = 1
	period = 1
	pipeline_regs = 5
	use_bufg = 0
    Set property "MAX_FANOUT = REDUCE" for signal <ce_vec>.
Entity <xlclockdriver> analyzed. Unit <xlclockdriver> generated.

Analyzing generic Entity <synth_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	latency = 1
	width = 1
Entity <synth_reg_w_init.1> analyzed. Unit <synth_reg_w_init.1> generated.

Analyzing generic Entity <single_reg_w_init.1> in library <work> (Architecture <structural>).
	init_index = 0
	init_value = "0000"
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.1> analyzed. Unit <single_reg_w_init.1> generated.

Analyzing Entity <r4_5g_specd5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 35420: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 35420: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 35420: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 36265: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 36265: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 36265: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 36280: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 36280: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 36280: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <r4_5g_specd5> analyzed. Unit <r4_5g_specd5> generated.

Analyzing Entity <acc_cnt_entity_b094c4628c> in library <work> (Architecture <structural>).
Entity <acc_cnt_entity_b094c4628c> analyzed. Unit <acc_cnt_entity_b094c4628c> generated.

Analyzing generic Entity <xlconvert.1> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.1> analyzed. Unit <xlconvert.1> generated.

Analyzing generic Entity <convert_func_call.1> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 32
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.1> analyzed. Unit <convert_func_call.1> generated.

Analyzing generic Entity <xlcounter_free.1> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_487c95d8131ef26d"
	op_arith = 1
	op_width = 32
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlcounter_free.1>.
Entity <xlcounter_free.1> analyzed. Unit <xlcounter_free.1> generated.

Analyzing Entity <acc_cntrl_entity_67047630d4> in library <work> (Architecture <structural>).
Entity <acc_cntrl_entity_67047630d4> analyzed. Unit <acc_cntrl_entity_67047630d4> generated.

Analyzing Entity <counter_044fafc0c4> in library <work> (Architecture <behavior>).
Entity <counter_044fafc0c4> analyzed. Unit <counter_044fafc0c4> generated.

Analyzing Entity <delay_672d2b8d1e> in library <work> (Architecture <behavior>).
Entity <delay_672d2b8d1e> analyzed. Unit <delay_672d2b8d1e> generated.

Analyzing Entity <logical_aacf6e1b0e> in library <work> (Architecture <behavior>).
Entity <logical_aacf6e1b0e> analyzed. Unit <logical_aacf6e1b0e> generated.

Analyzing generic Entity <xlregister.1> in library <work> (Architecture <behavior>).
	d_width = 1
	init_value = "0"
Entity <xlregister.1> analyzed. Unit <xlregister.1> generated.

Analyzing generic Entity <synth_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	latency = 1
	width = 1
Entity <synth_reg_w_init.2> analyzed. Unit <synth_reg_w_init.2> generated.

Analyzing generic Entity <single_reg_w_init.2> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0"
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.2> analyzed. Unit <single_reg_w_init.2> generated.

Analyzing Entity <relational_8782e16b67> in library <work> (Architecture <behavior>).
Entity <relational_8782e16b67> analyzed. Unit <relational_8782e16b67> generated.

Analyzing Entity <shift_657b5342cc> in library <work> (Architecture <behavior>).
Entity <shift_657b5342cc> analyzed. Unit <shift_657b5342cc> generated.

Analyzing Entity <adc_5g_dmux_entity_cb544fc405> in library <work> (Architecture <structural>).
Entity <adc_5g_dmux_entity_cb544fc405> analyzed. Unit <adc_5g_dmux_entity_cb544fc405> generated.

Analyzing Entity <conv_entity_15155d9586> in library <work> (Architecture <structural>).
Entity <conv_entity_15155d9586> analyzed. Unit <conv_entity_15155d9586> generated.

Analyzing Entity <concat_949f038a6d> in library <work> (Architecture <behavior>).
Entity <concat_949f038a6d> analyzed. Unit <concat_949f038a6d> generated.

Analyzing Entity <inverter_e2b989a05e> in library <work> (Architecture <behavior>).
Entity <inverter_e2b989a05e> analyzed. Unit <inverter_e2b989a05e> generated.

Analyzing Entity <reinterpret_520edef059> in library <work> (Architecture <behavior>).
Entity <reinterpret_520edef059> analyzed. Unit <reinterpret_520edef059> generated.

Analyzing generic Entity <xlslice.5> in library <work> (Architecture <behavior>).
	new_lsb = 3
	new_msb = 3
	x_width = 4
	y_width = 1
Entity <xlslice.5> analyzed. Unit <xlslice.5> generated.

Analyzing generic Entity <xlslice.6> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 2
	x_width = 4
	y_width = 3
Entity <xlslice.6> analyzed. Unit <xlslice.6> generated.

Analyzing Entity <concat_6f001c0c54> in library <work> (Architecture <behavior>).
Entity <concat_6f001c0c54> analyzed. Unit <concat_6f001c0c54> generated.

Analyzing Entity <constant_6293007044> in library <work> (Architecture <behavior>).
Entity <constant_6293007044> analyzed. Unit <constant_6293007044> generated.

Analyzing Entity <delay_4f82bd00e5> in library <work> (Architecture <behavior>).
Entity <delay_4f82bd00e5> analyzed. Unit <delay_4f82bd00e5> generated.

Analyzing Entity <delay_3f5b23b538> in library <work> (Architecture <behavior>).
Entity <delay_3f5b23b538> analyzed. Unit <delay_3f5b23b538> generated.

Analyzing Entity <delay_9f02caa990> in library <work> (Architecture <behavior>).
Entity <delay_9f02caa990> analyzed. Unit <delay_9f02caa990> generated.

Analyzing Entity <delay_e18fb31a3d> in library <work> (Architecture <behavior>).
Entity <delay_e18fb31a3d> analyzed. Unit <delay_e18fb31a3d> generated.

Analyzing Entity <delay_6a4d004582> in library <work> (Architecture <behavior>).
Entity <delay_6a4d004582> analyzed. Unit <delay_6a4d004582> generated.

Analyzing Entity <delay_f73e91d273> in library <work> (Architecture <behavior>).
Entity <delay_f73e91d273> analyzed. Unit <delay_f73e91d273> generated.

Analyzing Entity <delay_23d71a76f2> in library <work> (Architecture <behavior>).
Entity <delay_23d71a76f2> analyzed. Unit <delay_23d71a76f2> generated.

Analyzing Entity <delay_5e53a8130e> in library <work> (Architecture <behavior>).
Entity <delay_5e53a8130e> analyzed. Unit <delay_5e53a8130e> generated.

Analyzing Entity <fir1_entity_b061a2406e> in library <work> (Architecture <structural>).
Entity <fir1_entity_b061a2406e> analyzed. Unit <fir1_entity_b061a2406e> generated.

Analyzing Entity <fir_quantize_entity_b762b10f40> in library <work> (Architecture <structural>).
Entity <fir_quantize_entity_b762b10f40> analyzed. Unit <fir_quantize_entity_b762b10f40> generated.

Analyzing Entity <c_to_ri_entity_98aee0f6b0> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_98aee0f6b0> analyzed. Unit <c_to_ri_entity_98aee0f6b0> generated.

Analyzing Entity <reinterpret_33580846c4> in library <work> (Architecture <behavior>).
Entity <reinterpret_33580846c4> analyzed. Unit <reinterpret_33580846c4> generated.

Analyzing generic Entity <xlslice.11> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 12
	x_width = 26
	y_width = 13
Entity <xlslice.11> analyzed. Unit <xlslice.11> generated.

Analyzing generic Entity <xlslice.12> in library <work> (Architecture <behavior>).
	new_lsb = 13
	new_msb = 25
	x_width = 26
	y_width = 13
Entity <xlslice.12> analyzed. Unit <xlslice.12> generated.

Analyzing generic Entity <xlconvert_pipeline.1> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 11
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 3
	dout_width = 5
	latency = 3
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.1> analyzed. Unit <xlconvert_pipeline.1> generated.

Analyzing generic Entity <convert_pipeline.1> in library <work> (Architecture <behavior>).
	latency = 3
	new_arith = 2
	new_bin_pt = 3
	new_width = 5
	old_arith = 2
	old_bin_pt = 11
	old_width = 13
	overflow = 1
	quantization = 3
Entity <convert_pipeline.1> analyzed. Unit <convert_pipeline.1> generated.

Analyzing generic Entity <synth_reg.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 15
Entity <synth_reg.3> analyzed. Unit <synth_reg.3> generated.

Analyzing generic Entity <srl17e.3> in library <work> (Architecture <structural>).
	latency = 1
	width = 15
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.3> analyzed. Unit <srl17e.3> generated.

Analyzing generic Entity <synth_reg.4> in library <work> (Architecture <structural>).
	latency = 1
	width = 7
Entity <synth_reg.4> analyzed. Unit <synth_reg.4> generated.

Analyzing generic Entity <srl17e.4> in library <work> (Architecture <structural>).
	latency = 1
	width = 7
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.4> analyzed. Unit <srl17e.4> generated.

Analyzing generic Entity <synth_reg.5> in library <work> (Architecture <structural>).
	latency = 1
	width = 5
Entity <synth_reg.5> analyzed. Unit <synth_reg.5> generated.

Analyzing generic Entity <srl17e.5> in library <work> (Architecture <structural>).
	latency = 1
	width = 5
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.5> analyzed. Unit <srl17e.5> generated.

Analyzing Entity <ri_to_c_entity_a9bc973482> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_a9bc973482> analyzed. Unit <ri_to_c_entity_a9bc973482> generated.

Analyzing Entity <concat_4026b2acaf> in library <work> (Architecture <behavior>).
Entity <concat_4026b2acaf> analyzed. Unit <concat_4026b2acaf> generated.

Analyzing Entity <reinterpret_6641bf0fb0> in library <work> (Architecture <behavior>).
Entity <reinterpret_6641bf0fb0> analyzed. Unit <reinterpret_6641bf0fb0> generated.

Analyzing Entity <fir_tap_1_entity_ee823ccef7> in library <work> (Architecture <structural>).
Entity <fir_tap_1_entity_ee823ccef7> analyzed. Unit <fir_tap_1_entity_ee823ccef7> generated.

Analyzing Entity <fir_coef_entity_0af9e81caa> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_0af9e81caa> analyzed. Unit <fir_coef_entity_0af9e81caa> generated.

Analyzing Entity <c_gen_entity_bf95befd11> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 16155: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <c_gen_entity_bf95befd11> analyzed. Unit <c_gen_entity_bf95befd11> generated.

Analyzing generic Entity <xlslice.13> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 9
	x_width = 10
	y_width = 10
Entity <xlslice.13> analyzed. Unit <xlslice.13> generated.

Analyzing generic Entity <xlcounter_limit.2> in library <work> (Architecture <behavior>).
	cnt_15_0 = 1023
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	count_limited = 0
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit.2>.
Entity <xlcounter_limit.2> analyzed. Unit <xlcounter_limit.2> generated.

Analyzing generic Entity <xlsprom.1> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_916edb207080a9d0"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom.1>.
Entity <xlsprom.1> analyzed. Unit <xlsprom.1> generated.

Analyzing generic Entity <xldelay.3> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 4
Entity <xldelay.3> analyzed. Unit <xldelay.3> generated.

Analyzing generic Entity <synth_reg.6> in library <work> (Architecture <structural>).
	latency = 1
	width = 4
Entity <synth_reg.6> analyzed. Unit <synth_reg.6> generated.

Analyzing generic Entity <srl17e.6> in library <work> (Architecture <structural>).
	latency = 1
	width = 4
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.6> analyzed. Unit <srl17e.6> generated.

Analyzing generic Entity <xldelay.1> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 1
Entity <xldelay.1> analyzed. Unit <xldelay.1> generated.

Analyzing generic Entity <synth_reg.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
Entity <synth_reg.1> analyzed. Unit <synth_reg.1> generated.

Analyzing generic Entity <srl17e.1> in library <work> (Architecture <structural>).
	latency = 1
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.1> analyzed. Unit <srl17e.1> generated.

Analyzing Entity <fir_core_entity_b2bda55e40> in library <work> (Architecture <structural>).
Entity <fir_core_entity_b2bda55e40> analyzed. Unit <fir_core_entity_b2bda55e40> generated.

Analyzing Entity <c_to_ri_d_entity_a317bb28ca> in library <work> (Architecture <structural>).
Entity <c_to_ri_d_entity_a317bb28ca> analyzed. Unit <c_to_ri_d_entity_a317bb28ca> generated.

Analyzing generic Entity <xlslice.14> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 3
	x_width = 4
	y_width = 4
Entity <xlslice.14> analyzed. Unit <xlslice.14> generated.

Analyzing generic Entity <xlconvert.6> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 11
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 11
	dout_width = 13
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.6> analyzed. Unit <xlconvert.6> generated.

Analyzing generic Entity <convert_func_call.5> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 11
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 11
	dout_width = 13
	overflow = 1
	quantization = 1
Entity <convert_func_call.5> analyzed. Unit <convert_func_call.5> generated.

Analyzing generic Entity <xldelay.4> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	width = 4
Entity <xldelay.4> analyzed. Unit <xldelay.4> generated.

Analyzing generic Entity <synth_reg.7> in library <work> (Architecture <structural>).
	latency = 3
	width = 4
Entity <synth_reg.7> analyzed. Unit <synth_reg.7> generated.

Analyzing generic Entity <srl17e.7> in library <work> (Architecture <structural>).
	latency = 3
	width = 4
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.7> analyzed. Unit <srl17e.7> generated.

Analyzing Entity <mult_add_im_entity_4d48caf85c> in library <work> (Architecture <structural>).
Entity <mult_add_im_entity_4d48caf85c> analyzed. Unit <mult_add_im_entity_4d48caf85c> generated.

Analyzing generic Entity <xlmult_v9_0.2> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 3
	a_width = 4
	b_arith = 2
	b_bin_pt = 8
	b_width = 9
	c_a_type = 0
	c_a_width = 4
	c_b_type = 0
	c_b_width = 9
	c_baat = 4
	c_output_width = 13
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_db7cd8a2c586bcee"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 11
	p_width = 13
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlmult_v9_0.2>.
Entity <xlmult_v9_0.2> analyzed. Unit <xlmult_v9_0.2> generated.

Analyzing Entity <ri_to_c_entity_1fce6a81e9> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_1fce6a81e9> analyzed. Unit <ri_to_c_entity_1fce6a81e9> generated.

Analyzing Entity <concat_4720648850> in library <work> (Architecture <behavior>).
Entity <concat_4720648850> analyzed. Unit <concat_4720648850> generated.

Analyzing Entity <reinterpret_18554b6b75> in library <work> (Architecture <behavior>).
Entity <reinterpret_18554b6b75> analyzed. Unit <reinterpret_18554b6b75> generated.

Analyzing generic Entity <xldelay.2> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	width = 1
Entity <xldelay.2> analyzed. Unit <xldelay.2> generated.

Analyzing generic Entity <synth_reg.2> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
Entity <synth_reg.2> analyzed. Unit <synth_reg.2> generated.

Analyzing generic Entity <srl17e.2> in library <work> (Architecture <structural>).
	latency = 3
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.2> analyzed. Unit <srl17e.2> generated.

Analyzing Entity <tap_delay_entity_cff57329e0> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 16513: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <tap_delay_entity_cff57329e0> analyzed. Unit <tap_delay_entity_cff57329e0> generated.

Analyzing generic Entity <xlspram.2> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 4
	core_name0 = "bmg_24_vx5_9fbc240f5763bb94"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlspram.2>.
Entity <xlspram.2> analyzed. Unit <xlspram.2> generated.

Analyzing generic Entity <xlcounter_limit.3> in library <work> (Architecture <behavior>).
	cnt_15_0 = 1022
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	count_limited = 1
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit.3>.
Entity <xlcounter_limit.3> analyzed. Unit <xlcounter_limit.3> generated.

Analyzing Entity <fir_tap_2_entity_6afbc69baa> in library <work> (Architecture <structural>).
Entity <fir_tap_2_entity_6afbc69baa> analyzed. Unit <fir_tap_2_entity_6afbc69baa> generated.

Analyzing Entity <fir_coef_entity_a48abeed74> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_a48abeed74> analyzed. Unit <fir_coef_entity_a48abeed74> generated.

Analyzing Entity <c_gen_entity_ef9f0daf96> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 16795: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <c_gen_entity_ef9f0daf96> analyzed. Unit <c_gen_entity_ef9f0daf96> generated.

Analyzing generic Entity <xlsprom.2> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_17f5cef47a567d97"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom.2>.
Entity <xlsprom.2> analyzed. Unit <xlsprom.2> generated.

Analyzing generic Entity <xldelay.5> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 26
Entity <xldelay.5> analyzed. Unit <xldelay.5> generated.

Analyzing generic Entity <synth_reg.8> in library <work> (Architecture <structural>).
	latency = 1
	width = 26
Entity <synth_reg.8> analyzed. Unit <synth_reg.8> generated.

Analyzing generic Entity <srl17e.8> in library <work> (Architecture <structural>).
	latency = 1
	width = 26
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.8> analyzed. Unit <srl17e.8> generated.

Analyzing Entity <fir_core_entity_041061a131> in library <work> (Architecture <structural>).
Entity <fir_core_entity_041061a131> analyzed. Unit <fir_core_entity_041061a131> generated.

Analyzing generic Entity <xlconvert.7> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 11
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 11
	dout_width = 13
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.7> analyzed. Unit <xlconvert.7> generated.

Analyzing generic Entity <convert_func_call.6> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 11
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 11
	dout_width = 13
	overflow = 1
	quantization = 1
Entity <convert_func_call.6> analyzed. Unit <convert_func_call.6> generated.

Analyzing generic Entity <xldelay.6> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	width = 4
Entity <xldelay.6> analyzed. Unit <xldelay.6> generated.

Analyzing generic Entity <synth_reg.9> in library <work> (Architecture <structural>).
	latency = 4
	width = 4
Entity <synth_reg.9> analyzed. Unit <synth_reg.9> generated.

Analyzing generic Entity <srl17e.9> in library <work> (Architecture <structural>).
	latency = 4
	width = 4
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.9> analyzed. Unit <srl17e.9> generated.

Analyzing Entity <mult_add_im_entity_bcb889fa3c> in library <work> (Architecture <structural>).
Entity <mult_add_im_entity_bcb889fa3c> analyzed. Unit <mult_add_im_entity_bcb889fa3c> generated.

Analyzing Entity <addsub_96c9bdbd23> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_96c9bdbd23> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_96c9bdbd23> analyzed. Unit <addsub_96c9bdbd23> generated.

Analyzing generic Entity <synth_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	latency = 1
	width = 3
Entity <synth_reg_w_init.3> analyzed. Unit <synth_reg_w_init.3> generated.

Analyzing generic Entity <single_reg_w_init.3> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "010"
	width = 3
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6787: Instantiating black box module <fdse>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.3> analyzed. Unit <single_reg_w_init.3> generated.

Analyzing generic Entity <xldelay.11> in library <work> (Architecture <behavior>).
	latency = 3
	reg_retiming = 0
	width = 13
Entity <xldelay.11> analyzed. Unit <xldelay.11> generated.

Analyzing generic Entity <synth_reg.14> in library <work> (Architecture <structural>).
	latency = 3
	width = 13
Entity <synth_reg.14> analyzed. Unit <synth_reg.14> generated.

Analyzing generic Entity <srl17e.14> in library <work> (Architecture <structural>).
	latency = 3
	width = 13
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.14> analyzed. Unit <srl17e.14> generated.

Analyzing generic Entity <xldelay.7> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	width = 1
Entity <xldelay.7> analyzed. Unit <xldelay.7> generated.

Analyzing generic Entity <synth_reg.10> in library <work> (Architecture <structural>).
	latency = 4
	width = 1
Entity <synth_reg.10> analyzed. Unit <synth_reg.10> generated.

Analyzing generic Entity <srl17e.10> in library <work> (Architecture <structural>).
	latency = 4
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.10> analyzed. Unit <srl17e.10> generated.

Analyzing Entity <fir_tap_3_entity_8cdcece030> in library <work> (Architecture <structural>).
Entity <fir_tap_3_entity_8cdcece030> analyzed. Unit <fir_tap_3_entity_8cdcece030> generated.

Analyzing Entity <fir_coef_entity_fde0a7d7ec> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_fde0a7d7ec> analyzed. Unit <fir_coef_entity_fde0a7d7ec> generated.

Analyzing Entity <c_gen_entity_f5b434272f> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 17305: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <c_gen_entity_f5b434272f> analyzed. Unit <c_gen_entity_f5b434272f> generated.

Analyzing generic Entity <xlsprom.3> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_22468d6827fd0e85"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom.3>.
Entity <xlsprom.3> analyzed. Unit <xlsprom.3> generated.

Analyzing Entity <fir_tap_4_entity_186d409008> in library <work> (Architecture <structural>).
Entity <fir_tap_4_entity_186d409008> analyzed. Unit <fir_tap_4_entity_186d409008> generated.

Analyzing Entity <fir_coef_entity_a9c667a245> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_a9c667a245> analyzed. Unit <fir_coef_entity_a9c667a245> generated.

Analyzing Entity <c_gen_entity_cc4b8f0ddf> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 17546: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <c_gen_entity_cc4b8f0ddf> analyzed. Unit <c_gen_entity_cc4b8f0ddf> generated.

Analyzing generic Entity <xlsprom.4> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_2c89c45c28fef7b6"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlsprom.4>.
Entity <xlsprom.4> analyzed. Unit <xlsprom.4> generated.

Analyzing Entity <fir_tap_5_entity_29b3d0827f> in library <work> (Architecture <structural>).
Entity <fir_tap_5_entity_29b3d0827f> analyzed. Unit <fir_tap_5_entity_29b3d0827f> generated.

Analyzing Entity <fir_coef_entity_743c550e81> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_743c550e81> analyzed. Unit <fir_coef_entity_743c550e81> generated.

Analyzing Entity <c_gen_entity_3a38054343> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 17787: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <c_gen_entity_3a38054343> analyzed. Unit <c_gen_entity_3a38054343> generated.

Analyzing generic Entity <xlsprom.5> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_7bc1e03f2e4955ca"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlsprom.5>.
Entity <xlsprom.5> analyzed. Unit <xlsprom.5> generated.

Analyzing Entity <fir_tap_6_entity_9bff283805> in library <work> (Architecture <structural>).
Entity <fir_tap_6_entity_9bff283805> analyzed. Unit <fir_tap_6_entity_9bff283805> generated.

Analyzing Entity <fir_coef_entity_ca7af2f237> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_ca7af2f237> analyzed. Unit <fir_coef_entity_ca7af2f237> generated.

Analyzing Entity <c_gen_entity_c08b0d88a0> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 18028: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <c_gen_entity_c08b0d88a0> analyzed. Unit <c_gen_entity_c08b0d88a0> generated.

Analyzing generic Entity <xlsprom.6> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 9
	core_name0 = "bmg_24_vx5_8259598782c619da"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlsprom.6>.
Entity <xlsprom.6> analyzed. Unit <xlsprom.6> generated.

Analyzing Entity <fir_core_entity_44873ab87f> in library <work> (Architecture <structural>).
Entity <fir_core_entity_44873ab87f> analyzed. Unit <fir_core_entity_44873ab87f> generated.

Analyzing Entity <fir_4_entity_6a0e71b633> in library <work> (Architecture <structural>).
Entity <fir_4_entity_6a0e71b633> analyzed. Unit <fir_4_entity_6a0e71b633> generated.

Analyzing Entity <fir_quantize_entity_3e3c098987> in library <work> (Architecture <structural>).
Entity <fir_quantize_entity_3e3c098987> analyzed. Unit <fir_quantize_entity_3e3c098987> generated.

Analyzing Entity <fir_tap_1_entity_ec02ecd219> in library <work> (Architecture <structural>).
Entity <fir_tap_1_entity_ec02ecd219> analyzed. Unit <fir_tap_1_entity_ec02ecd219> generated.

Analyzing Entity <fir_coef_entity_3a20e324e3> in library <work> (Architecture <structural>).
Entity <fir_coef_entity_3a20e324e3> analyzed. Unit <fir_coef_entity_3a20e324e3> generated.

Analyzing Entity <fir_tap_2_entity_09bcd6958c> in library <work> (Architecture <structural>).
Entity <fir_tap_2_entity_09bcd6958c> analyzed. Unit <fir_tap_2_entity_09bcd6958c> generated.

Analyzing Entity <fir_core_entity_163ba41dfd> in library <work> (Architecture <structural>).
Entity <fir_core_entity_163ba41dfd> analyzed. Unit <fir_core_entity_163ba41dfd> generated.

Analyzing Entity <led0_sync_entity_63dd83c044> in library <work> (Architecture <structural>).
Entity <led0_sync_entity_63dd83c044> analyzed. Unit <led0_sync_entity_63dd83c044> generated.

Analyzing generic Entity <xlconvert.2> in library <work> (Architecture <behavior>).
	bool_conversion = 1
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.2> analyzed. Unit <xlconvert.2> generated.

Analyzing Entity <posedge1_entity_a7b163b634> in library <work> (Architecture <structural>).
Entity <posedge1_entity_a7b163b634> analyzed. Unit <posedge1_entity_a7b163b634> generated.

Analyzing Entity <inverter_e5b38cca3b> in library <work> (Architecture <behavior>).
Entity <inverter_e5b38cca3b> analyzed. Unit <inverter_e5b38cca3b> generated.

Analyzing Entity <logical_80f90b97d0> in library <work> (Architecture <behavior>).
Entity <logical_80f90b97d0> analyzed. Unit <logical_80f90b97d0> generated.

Analyzing Entity <pulse_ext1_entity_53273fddd4> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 18836: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 18836: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 18836: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pulse_ext1_entity_53273fddd4> analyzed. Unit <pulse_ext1_entity_53273fddd4> generated.

Analyzing Entity <constant_2ae71e3b73> in library <work> (Architecture <behavior>).
Entity <constant_2ae71e3b73> analyzed. Unit <constant_2ae71e3b73> generated.

Analyzing generic Entity <xlcounter_free.3> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_092422ed79c7db12"
	op_arith = 1
	op_width = 25
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_free.3>.
Entity <xlcounter_free.3> analyzed. Unit <xlcounter_free.3> generated.

Analyzing Entity <relational_487ac75be9> in library <work> (Architecture <behavior>).
Entity <relational_487ac75be9> analyzed. Unit <relational_487ac75be9> generated.

Analyzing Entity <r4_dit_fft_entity_f719008c45> in library <work> (Architecture <structural>).
Entity <r4_dit_fft_entity_f719008c45> analyzed. Unit <r4_dit_fft_entity_f719008c45> generated.

Analyzing Entity <r4_dit_stage_1_entity_280c7c258f> in library <work> (Architecture <structural>).
Entity <r4_dit_stage_1_entity_280c7c258f> analyzed. Unit <r4_dit_stage_1_entity_280c7c258f> generated.

Analyzing Entity <quadplex_commutator_entity_d4e6378bb1> in library <work> (Architecture <structural>).
Entity <quadplex_commutator_entity_d4e6378bb1> analyzed. Unit <quadplex_commutator_entity_d4e6378bb1> generated.

Analyzing Entity <biplex_commutator_01_entity_d94d0f5a44> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 18986: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 18986: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 18986: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_01_entity_d94d0f5a44> analyzed. Unit <biplex_commutator_01_entity_d94d0f5a44> generated.

Analyzing generic Entity <xlcounter_free.5> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_1c25d2b550c5fffc"
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlcounter_free.5>.
Entity <xlcounter_free.5> analyzed. Unit <xlcounter_free.5> generated.

Analyzing Entity <delay_b_entity_3753017bc5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 18925: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_3753017bc5> analyzed. Unit <delay_b_entity_3753017bc5> generated.

Analyzing generic Entity <xlspram.3> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 10
	core_name0 = "bmg_24_vx5_6fb941694e0a834d"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlspram.3>.
Entity <xlspram.3> analyzed. Unit <xlspram.3> generated.

Analyzing generic Entity <xlcounter_limit.4> in library <work> (Architecture <behavior>).
	cnt_15_0 = 254
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_01e34ae12479a5e1"
	count_limited = 1
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_limit.4>.
Entity <xlcounter_limit.4> analyzed. Unit <xlcounter_limit.4> generated.

Analyzing Entity <mux_bdc1db9d7e> in library <work> (Architecture <behavior>).
Entity <mux_bdc1db9d7e> analyzed. Unit <mux_bdc1db9d7e> generated.

Analyzing generic Entity <xlslice.15> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 8
	x_width = 9
	y_width = 1
Entity <xlslice.15> analyzed. Unit <xlslice.15> generated.

Analyzing Entity <biplex_commutator_23_entity_b69fa550ff> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 19095: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 19095: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 19095: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_23_entity_b69fa550ff> analyzed. Unit <biplex_commutator_23_entity_b69fa550ff> generated.

Analyzing generic Entity <xldelay.12> in library <work> (Architecture <behavior>).
	latency = 257
	reg_retiming = 0
	width = 1
Entity <xldelay.12> analyzed. Unit <xldelay.12> generated.

Analyzing generic Entity <synth_reg.15> in library <work> (Architecture <structural>).
	latency = 257
	width = 1
Entity <synth_reg.15> analyzed. Unit <synth_reg.15> generated.

Analyzing generic Entity <srl17e.15> in library <work> (Architecture <structural>).
	latency = 17
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.15> analyzed. Unit <srl17e.15> generated.

Analyzing generic Entity <srl17e.16> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.16> analyzed. Unit <srl17e.16> generated.

Analyzing Entity <biplex_commutator_ac_entity_54dd4bc092> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 19294: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 19294: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 19294: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_ac_entity_54dd4bc092> analyzed. Unit <biplex_commutator_ac_entity_54dd4bc092> generated.

Analyzing generic Entity <xlcounter_free.6> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlcounter_free.6>.
Entity <xlcounter_free.6> analyzed. Unit <xlcounter_free.6> generated.

Analyzing generic Entity <xldelay.13> in library <work> (Architecture <behavior>).
	latency = 513
	reg_retiming = 0
	width = 1
Entity <xldelay.13> analyzed. Unit <xldelay.13> generated.

Analyzing generic Entity <synth_reg.16> in library <work> (Architecture <structural>).
	latency = 513
	width = 1
Entity <synth_reg.16> analyzed. Unit <synth_reg.16> generated.

Analyzing Entity <delay_b_entity_b883cd2ae1> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 19230: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_b883cd2ae1> analyzed. Unit <delay_b_entity_b883cd2ae1> generated.

Analyzing generic Entity <xlspram.4> in library <work> (Architecture <behavior>).
	c_address_width = 9
	c_width = 10
	core_name0 = "bmg_24_vx5_685a21f0e7f36bff"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlspram.4>.
Entity <xlspram.4> analyzed. Unit <xlspram.4> generated.

Analyzing generic Entity <xlcounter_limit.5> in library <work> (Architecture <behavior>).
	cnt_15_0 = 510
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1c25d2b550c5fffc"
	count_limited = 1
	op_arith = 1
	op_width = 9
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_limit.5>.
Entity <xlcounter_limit.5> analyzed. Unit <xlcounter_limit.5> generated.

Analyzing generic Entity <xlslice.16> in library <work> (Architecture <behavior>).
	new_lsb = 9
	new_msb = 9
	x_width = 10
	y_width = 1
Entity <xlslice.16> analyzed. Unit <xlslice.16> generated.

Analyzing Entity <r4_butterfly_entity_72033f4f93> in library <work> (Architecture <structural>).
Entity <r4_butterfly_entity_72033f4f93> analyzed. Unit <r4_butterfly_entity_72033f4f93> generated.

Analyzing Entity <butterfly0_entity_aff70b2e29> in library <work> (Architecture <structural>).
Entity <butterfly0_entity_aff70b2e29> analyzed. Unit <butterfly0_entity_aff70b2e29> generated.

Analyzing Entity <addsub_eb4d860591> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_eb4d860591> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_eb4d860591> analyzed. Unit <addsub_eb4d860591> generated.

Analyzing Entity <c_to_ri_entity_a0b35914a5> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_a0b35914a5> analyzed. Unit <c_to_ri_entity_a0b35914a5> generated.

Analyzing Entity <reinterpret_69d3b5df7b> in library <work> (Architecture <behavior>).
Entity <reinterpret_69d3b5df7b> analyzed. Unit <reinterpret_69d3b5df7b> generated.

Analyzing generic Entity <xlslice.28> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 4
	x_width = 10
	y_width = 5
Entity <xlslice.28> analyzed. Unit <xlslice.28> generated.

Analyzing generic Entity <xlslice.29> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 9
	x_width = 10
	y_width = 5
Entity <xlslice.29> analyzed. Unit <xlslice.29> generated.

Analyzing generic Entity <xlconvert.8> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 6
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 6
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.8> analyzed. Unit <xlconvert.8> generated.

Analyzing generic Entity <convert_func_call.7> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 6
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 6
	overflow = 1
	quantization = 1
Entity <convert_func_call.7> analyzed. Unit <convert_func_call.7> generated.

Analyzing Entity <ri_to_c_entity_198280dd40> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_198280dd40> analyzed. Unit <ri_to_c_entity_198280dd40> generated.

Analyzing Entity <concat_94752cfe6a> in library <work> (Architecture <behavior>).
Entity <concat_94752cfe6a> analyzed. Unit <concat_94752cfe6a> generated.

Analyzing Entity <reinterpret_b5050de978> in library <work> (Architecture <behavior>).
Entity <reinterpret_b5050de978> analyzed. Unit <reinterpret_b5050de978> generated.

Analyzing Entity <scale_d36db02c7f> in library <work> (Architecture <behavior>).
Entity <scale_d36db02c7f> analyzed. Unit <scale_d36db02c7f> generated.

Analyzing Entity <addsub_9c7e273d9e> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_9c7e273d9e> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_9c7e273d9e> analyzed. Unit <addsub_9c7e273d9e> generated.

Analyzing Entity <butterfly1_entity_1f08db8b49> in library <work> (Architecture <structural>).
Entity <butterfly1_entity_1f08db8b49> analyzed. Unit <butterfly1_entity_1f08db8b49> generated.

Analyzing Entity <butterfly2_entity_c160579bda> in library <work> (Architecture <structural>).
Entity <butterfly2_entity_c160579bda> analyzed. Unit <butterfly2_entity_c160579bda> generated.

Analyzing Entity <addsub_a184f24b37> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_a184f24b37> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_a184f24b37> analyzed. Unit <addsub_a184f24b37> generated.

Analyzing Entity <c_to_ri_entity_f5baeb3113> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_f5baeb3113> analyzed. Unit <c_to_ri_entity_f5baeb3113> generated.

Analyzing Entity <reinterpret_f88c654950> in library <work> (Architecture <behavior>).
Entity <reinterpret_f88c654950> analyzed. Unit <reinterpret_f88c654950> generated.

Analyzing generic Entity <xlslice.30> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 5
	x_width = 12
	y_width = 6
Entity <xlslice.30> analyzed. Unit <xlslice.30> generated.

Analyzing generic Entity <xlslice.31> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 11
	x_width = 12
	y_width = 6
Entity <xlslice.31> analyzed. Unit <xlslice.31> generated.

Analyzing generic Entity <xlconvert.9> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 7
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 7
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.9> analyzed. Unit <xlconvert.9> generated.

Analyzing generic Entity <convert_func_call.8> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 7
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 7
	overflow = 1
	quantization = 1
Entity <convert_func_call.8> analyzed. Unit <convert_func_call.8> generated.

Analyzing Entity <ri_to_c_entity_0182c718d6> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_0182c718d6> analyzed. Unit <ri_to_c_entity_0182c718d6> generated.

Analyzing Entity <concat_2826c43530> in library <work> (Architecture <behavior>).
Entity <concat_2826c43530> analyzed. Unit <concat_2826c43530> generated.

Analyzing Entity <reinterpret_a24d852164> in library <work> (Architecture <behavior>).
Entity <reinterpret_a24d852164> analyzed. Unit <reinterpret_a24d852164> generated.

Analyzing Entity <scale_ccd10303d7> in library <work> (Architecture <behavior>).
Entity <scale_ccd10303d7> analyzed. Unit <scale_ccd10303d7> generated.

Analyzing Entity <addsub_7fcae3aac5> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_7fcae3aac5> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_7fcae3aac5> analyzed. Unit <addsub_7fcae3aac5> generated.

Analyzing Entity <butterfly3j_entity_271a801ff3> in library <work> (Architecture <structural>).
Entity <butterfly3j_entity_271a801ff3> analyzed. Unit <butterfly3j_entity_271a801ff3> generated.

Analyzing Entity <r4_dit_stage_2_entity_324a1afc8b> in library <work> (Architecture <structural>).
Entity <r4_dit_stage_2_entity_324a1afc8b> analyzed. Unit <r4_dit_stage_2_entity_324a1afc8b> generated.

Analyzing Entity <quadplex_commutator_entity_f55e98f9e3> in library <work> (Architecture <structural>).
Entity <quadplex_commutator_entity_f55e98f9e3> analyzed. Unit <quadplex_commutator_entity_f55e98f9e3> generated.

Analyzing Entity <biplex_commutator_01_entity_d9d6a6b3e7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 21025: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 21025: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 21025: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_01_entity_d9d6a6b3e7> analyzed. Unit <biplex_commutator_01_entity_d9d6a6b3e7> generated.

Analyzing generic Entity <xlcounter_free.7> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_722dc5ef3883365e"
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlcounter_free.7>.
Entity <xlcounter_free.7> analyzed. Unit <xlcounter_free.7> generated.

Analyzing Entity <delay_b_entity_2b6a1841aa> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 20964: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_2b6a1841aa> analyzed. Unit <delay_b_entity_2b6a1841aa> generated.

Analyzing generic Entity <xlspram.5> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 14
	core_name0 = "bmg_24_vx5_8710d0c563708d0d"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlspram.5>.
Entity <xlspram.5> analyzed. Unit <xlspram.5> generated.

Analyzing generic Entity <xlcounter_limit.6> in library <work> (Architecture <behavior>).
	cnt_15_0 = 62
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_fe346e03af2452eb"
	count_limited = 1
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_limit.6>.
Entity <xlcounter_limit.6> analyzed. Unit <xlcounter_limit.6> generated.

Analyzing Entity <mux_8e733acc00> in library <work> (Architecture <behavior>).
Entity <mux_8e733acc00> analyzed. Unit <mux_8e733acc00> generated.

Analyzing generic Entity <xlslice.17> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 6
	x_width = 7
	y_width = 1
Entity <xlslice.17> analyzed. Unit <xlslice.17> generated.

Analyzing Entity <biplex_commutator_23_entity_7fb7fc50cf> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 21134: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 21134: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 21134: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_23_entity_7fb7fc50cf> analyzed. Unit <biplex_commutator_23_entity_7fb7fc50cf> generated.

Analyzing generic Entity <xldelay.14> in library <work> (Architecture <behavior>).
	latency = 65
	reg_retiming = 0
	width = 1
Entity <xldelay.14> analyzed. Unit <xldelay.14> generated.

Analyzing generic Entity <synth_reg.17> in library <work> (Architecture <structural>).
	latency = 65
	width = 1
Entity <synth_reg.17> analyzed. Unit <synth_reg.17> generated.

Analyzing generic Entity <srl17e.17> in library <work> (Architecture <structural>).
	latency = 14
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.17> analyzed. Unit <srl17e.17> generated.

Analyzing Entity <biplex_commutator_ac_entity_dfed73a955> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 21333: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 21333: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 21333: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_ac_entity_dfed73a955> analyzed. Unit <biplex_commutator_ac_entity_dfed73a955> generated.

Analyzing generic Entity <xlcounter_free.8> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_01e34ae12479a5e1"
	op_arith = 1
	op_width = 8
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlcounter_free.8>.
Entity <xlcounter_free.8> analyzed. Unit <xlcounter_free.8> generated.

Analyzing generic Entity <xldelay.15> in library <work> (Architecture <behavior>).
	latency = 129
	reg_retiming = 0
	width = 1
Entity <xldelay.15> analyzed. Unit <xldelay.15> generated.

Analyzing generic Entity <synth_reg.18> in library <work> (Architecture <structural>).
	latency = 129
	width = 1
Entity <synth_reg.18> analyzed. Unit <synth_reg.18> generated.

Analyzing generic Entity <srl17e.18> in library <work> (Architecture <structural>).
	latency = 10
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.18> analyzed. Unit <srl17e.18> generated.

Analyzing Entity <delay_b_entity_5498b3c6d7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 21269: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_b_entity_5498b3c6d7> analyzed. Unit <delay_b_entity_5498b3c6d7> generated.

Analyzing generic Entity <xlspram.6> in library <work> (Architecture <behavior>).
	c_address_width = 7
	c_width = 14
	core_name0 = "bmg_24_vx5_e8ed5e8ae23b2f64"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlspram.6>.
Entity <xlspram.6> analyzed. Unit <xlspram.6> generated.

Analyzing generic Entity <xlcounter_limit.7> in library <work> (Architecture <behavior>).
	cnt_15_0 = 126
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_722dc5ef3883365e"
	count_limited = 1
	op_arith = 1
	op_width = 7
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_limit.7>.
Entity <xlcounter_limit.7> analyzed. Unit <xlcounter_limit.7> generated.

Analyzing generic Entity <xlslice.18> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 7
	x_width = 8
	y_width = 1
Entity <xlslice.18> analyzed. Unit <xlslice.18> generated.

Analyzing Entity <r4_butterfly_entity_56fdac0b6d> in library <work> (Architecture <structural>).
Entity <r4_butterfly_entity_56fdac0b6d> analyzed. Unit <r4_butterfly_entity_56fdac0b6d> generated.

Analyzing Entity <butterfly0_entity_72dac021db> in library <work> (Architecture <structural>).
Entity <butterfly0_entity_72dac021db> analyzed. Unit <butterfly0_entity_72dac021db> generated.

Analyzing Entity <addsub_45089cbef1> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_45089cbef1> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_45089cbef1> analyzed. Unit <addsub_45089cbef1> generated.

Analyzing Entity <c_to_ri_entity_a951dc1c31> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_a951dc1c31> analyzed. Unit <c_to_ri_entity_a951dc1c31> generated.

Analyzing Entity <reinterpret_438cdd9555> in library <work> (Architecture <behavior>).
Entity <reinterpret_438cdd9555> analyzed. Unit <reinterpret_438cdd9555> generated.

Analyzing generic Entity <xlslice.32> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 6
	x_width = 14
	y_width = 7
Entity <xlslice.32> analyzed. Unit <xlslice.32> generated.

Analyzing generic Entity <xlslice.33> in library <work> (Architecture <behavior>).
	new_lsb = 7
	new_msb = 13
	x_width = 14
	y_width = 7
Entity <xlslice.33> analyzed. Unit <xlslice.33> generated.

Analyzing generic Entity <xlconvert.10> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 8
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 8
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.10> analyzed. Unit <xlconvert.10> generated.

Analyzing generic Entity <convert_func_call.9> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 8
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 8
	overflow = 1
	quantization = 1
Entity <convert_func_call.9> analyzed. Unit <convert_func_call.9> generated.

Analyzing Entity <ri_to_c_entity_0af4711b5a> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_0af4711b5a> analyzed. Unit <ri_to_c_entity_0af4711b5a> generated.

Analyzing Entity <concat_8e53793314> in library <work> (Architecture <behavior>).
Entity <concat_8e53793314> analyzed. Unit <concat_8e53793314> generated.

Analyzing Entity <reinterpret_d51df7ac30> in library <work> (Architecture <behavior>).
Entity <reinterpret_d51df7ac30> analyzed. Unit <reinterpret_d51df7ac30> generated.

Analyzing Entity <scale_883ceb17ec> in library <work> (Architecture <behavior>).
Entity <scale_883ceb17ec> analyzed. Unit <scale_883ceb17ec> generated.

Analyzing Entity <addsub_8540835a91> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_8540835a91> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_8540835a91> analyzed. Unit <addsub_8540835a91> generated.

Analyzing Entity <butterfly1_entity_0677f389ed> in library <work> (Architecture <structural>).
Entity <butterfly1_entity_0677f389ed> analyzed. Unit <butterfly1_entity_0677f389ed> generated.

Analyzing Entity <butterfly2_entity_b8a2a5841b> in library <work> (Architecture <structural>).
Entity <butterfly2_entity_b8a2a5841b> analyzed. Unit <butterfly2_entity_b8a2a5841b> generated.

Analyzing Entity <addsub_9da8efbf9f> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_9da8efbf9f> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_9da8efbf9f> analyzed. Unit <addsub_9da8efbf9f> generated.

Analyzing Entity <c_to_ri_entity_30752a13a2> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_30752a13a2> analyzed. Unit <c_to_ri_entity_30752a13a2> generated.

Analyzing Entity <reinterpret_4389dc89bf> in library <work> (Architecture <behavior>).
Entity <reinterpret_4389dc89bf> analyzed. Unit <reinterpret_4389dc89bf> generated.

Analyzing generic Entity <xlslice.34> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 7
	x_width = 16
	y_width = 8
Entity <xlslice.34> analyzed. Unit <xlslice.34> generated.

Analyzing generic Entity <xlslice.35> in library <work> (Architecture <behavior>).
	new_lsb = 8
	new_msb = 15
	x_width = 16
	y_width = 8
Entity <xlslice.35> analyzed. Unit <xlslice.35> generated.

Analyzing generic Entity <xlconvert.11> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 9
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 9
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.11> analyzed. Unit <xlconvert.11> generated.

Analyzing generic Entity <convert_func_call.10> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 9
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 9
	overflow = 1
	quantization = 1
Entity <convert_func_call.10> analyzed. Unit <convert_func_call.10> generated.

Analyzing Entity <ri_to_c_entity_8fd349198e> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_8fd349198e> analyzed. Unit <ri_to_c_entity_8fd349198e> generated.

Analyzing Entity <concat_f2f6490a28> in library <work> (Architecture <behavior>).
Entity <concat_f2f6490a28> analyzed. Unit <concat_f2f6490a28> generated.

Analyzing Entity <reinterpret_de38ef9df5> in library <work> (Architecture <behavior>).
Entity <reinterpret_de38ef9df5> analyzed. Unit <reinterpret_de38ef9df5> generated.

Analyzing Entity <scale_09d9c75679> in library <work> (Architecture <behavior>).
Entity <scale_09d9c75679> analyzed. Unit <scale_09d9c75679> generated.

Analyzing Entity <addsub_13f365b626> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_13f365b626> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_13f365b626> analyzed. Unit <addsub_13f365b626> generated.

Analyzing Entity <butterfly3j_entity_099a68bb38> in library <work> (Architecture <structural>).
Entity <butterfly3j_entity_099a68bb38> analyzed. Unit <butterfly3j_entity_099a68bb38> generated.

Analyzing Entity <r4_twiddle_entity_0394c5cafe> in library <work> (Architecture <structural>).
Entity <r4_twiddle_entity_0394c5cafe> analyzed. Unit <r4_twiddle_entity_0394c5cafe> generated.

Analyzing Entity <cmpy1_entity_75b32ca762> in library <work> (Architecture <structural>).
Entity <cmpy1_entity_75b32ca762> analyzed. Unit <cmpy1_entity_75b32ca762> generated.

Analyzing Entity <addsub_68fd003b58> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_68fd003b58> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_68fd003b58> analyzed. Unit <addsub_68fd003b58> generated.

Analyzing Entity <c_to_ri1_entity_5470105349> in library <work> (Architecture <structural>).
Entity <c_to_ri1_entity_5470105349> analyzed. Unit <c_to_ri1_entity_5470105349> generated.

Analyzing Entity <reinterpret_ceef4fc23d> in library <work> (Architecture <behavior>).
Entity <reinterpret_ceef4fc23d> analyzed. Unit <reinterpret_ceef4fc23d> generated.

Analyzing generic Entity <xlslice.36> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 8
	x_width = 18
	y_width = 9
Entity <xlslice.36> analyzed. Unit <xlslice.36> generated.

Analyzing generic Entity <xlslice.37> in library <work> (Architecture <behavior>).
	new_lsb = 9
	new_msb = 17
	x_width = 18
	y_width = 9
Entity <xlslice.37> analyzed. Unit <xlslice.37> generated.

Analyzing Entity <c_to_ri_entity_4b0a5ce28e> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_4b0a5ce28e> analyzed. Unit <c_to_ri_entity_4b0a5ce28e> generated.

Analyzing generic Entity <xlconvert_pipeline.2> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 13
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 6
	dout_width = 7
	latency = 3
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.2> analyzed. Unit <xlconvert_pipeline.2> generated.

Analyzing generic Entity <convert_pipeline.2> in library <work> (Architecture <behavior>).
	latency = 3
	new_arith = 2
	new_bin_pt = 6
	new_width = 7
	old_arith = 2
	old_bin_pt = 13
	old_width = 14
	overflow = 1
	quantization = 3
Entity <convert_pipeline.2> analyzed. Unit <convert_pipeline.2> generated.

Analyzing generic Entity <synth_reg.29> in library <work> (Architecture <structural>).
	latency = 1
	width = 16
Entity <synth_reg.29> analyzed. Unit <synth_reg.29> generated.

Analyzing generic Entity <srl17e.27> in library <work> (Architecture <structural>).
	latency = 1
	width = 16
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.27> analyzed. Unit <srl17e.27> generated.

Analyzing generic Entity <synth_reg.30> in library <work> (Architecture <structural>).
	latency = 1
	width = 9
Entity <synth_reg.30> analyzed. Unit <synth_reg.30> generated.

Analyzing generic Entity <srl17e.28> in library <work> (Architecture <structural>).
	latency = 1
	width = 9
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.28> analyzed. Unit <srl17e.28> generated.

Analyzing generic Entity <xldelay.16> in library <work> (Architecture <behavior>).
	latency = 8
	reg_retiming = 0
	width = 1
Entity <xldelay.16> analyzed. Unit <xldelay.16> generated.

Analyzing generic Entity <synth_reg.19> in library <work> (Architecture <structural>).
	latency = 8
	width = 1
Entity <synth_reg.19> analyzed. Unit <synth_reg.19> generated.

Analyzing generic Entity <srl17e.19> in library <work> (Architecture <structural>).
	latency = 8
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.19> analyzed. Unit <srl17e.19> generated.

Analyzing generic Entity <xldelay.17> in library <work> (Architecture <behavior>).
	latency = 8
	reg_retiming = 0
	width = 14
Entity <xldelay.17> analyzed. Unit <xldelay.17> generated.

Analyzing generic Entity <synth_reg.20> in library <work> (Architecture <structural>).
	latency = 8
	width = 14
Entity <synth_reg.20> analyzed. Unit <synth_reg.20> generated.

Analyzing generic Entity <srl17e.20> in library <work> (Architecture <structural>).
	latency = 8
	width = 14
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.20> analyzed. Unit <srl17e.20> generated.

Analyzing generic Entity <xlmult_v9_0.3> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 6
	a_width = 7
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 7
	c_b_type = 0
	c_b_width = 9
	c_baat = 7
	c_output_width = 16
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_1900b0ff8c195f36"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 13
	p_width = 14
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlmult_v9_0.3>.
Entity <xlmult_v9_0.3> analyzed. Unit <xlmult_v9_0.3> generated.

Analyzing Entity <ri_to_c_entity_2e4578f875> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_2e4578f875> analyzed. Unit <ri_to_c_entity_2e4578f875> generated.

Analyzing Entity <addsub_544c0104be> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_544c0104be> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_544c0104be> analyzed. Unit <addsub_544c0104be> generated.

Analyzing Entity <addsub_beefa26759> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_beefa26759> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_beefa26759> analyzed. Unit <addsub_beefa26759> generated.

Analyzing Entity <addsub_f8eb1451fa> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_f8eb1451fa> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_f8eb1451fa> analyzed. Unit <addsub_f8eb1451fa> generated.

Analyzing generic Entity <xlmult_v9_0.4> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 6
	a_width = 8
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 8
	c_b_type = 0
	c_b_width = 10
	c_baat = 8
	c_output_width = 18
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_8241330e8139a185"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 13
	p_width = 14
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlmult_v9_0.4>.
Entity <xlmult_v9_0.4> analyzed. Unit <xlmult_v9_0.4> generated.

Analyzing Entity <addsub_bd2bd198b1> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_bd2bd198b1> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_bd2bd198b1> analyzed. Unit <addsub_bd2bd198b1> generated.

Analyzing Entity <cmpy2_entity_931a85117b> in library <work> (Architecture <structural>).
Entity <cmpy2_entity_931a85117b> analyzed. Unit <cmpy2_entity_931a85117b> generated.

Analyzing generic Entity <xldelay.8> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 14
Entity <xldelay.8> analyzed. Unit <xldelay.8> generated.

Analyzing generic Entity <synth_reg.11> in library <work> (Architecture <structural>).
	latency = 1
	width = 14
Entity <synth_reg.11> analyzed. Unit <synth_reg.11> generated.

Analyzing generic Entity <srl17e.11> in library <work> (Architecture <structural>).
	latency = 1
	width = 14
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.11> analyzed. Unit <srl17e.11> generated.

Analyzing Entity <twiddle_gen1_entity_d4edc5d5b8> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 23677: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 23677: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 23677: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen1_entity_d4edc5d5b8> analyzed. Unit <twiddle_gen1_entity_d4edc5d5b8> generated.

Analyzing generic Entity <xlslice.19> in library <work> (Architecture <behavior>).
	new_lsb = 6
	new_msb = 7
	x_width = 8
	y_width = 2
Entity <xlslice.19> analyzed. Unit <xlslice.19> generated.

Analyzing generic Entity <xlsprom_dist.1> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_3b5827b9b9c34c2c"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlsprom_dist.1>.
Entity <xlsprom_dist.1> analyzed. Unit <xlsprom_dist.1> generated.

Analyzing Entity <twiddle_gen2_entity_781a24cbd1> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 23750: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 23750: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 23750: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen2_entity_781a24cbd1> analyzed. Unit <twiddle_gen2_entity_781a24cbd1> generated.

Analyzing generic Entity <xlsprom_dist.2> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_6ab87bec3a8932d3"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp1.core_instance1> in unit <xlsprom_dist.2>.
Entity <xlsprom_dist.2> analyzed. Unit <xlsprom_dist.2> generated.

Analyzing Entity <twiddle_gen3_entity_b330f53aa7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 23823: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 23823: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 23823: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen3_entity_b330f53aa7> analyzed. Unit <twiddle_gen3_entity_b330f53aa7> generated.

Analyzing generic Entity <xlsprom_dist.3> in library <work> (Architecture <behavior>).
	addr_width = 2
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_af86f8a7a0de7d76"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp2.core_instance2> in unit <xlsprom_dist.3>.
Entity <xlsprom_dist.3> analyzed. Unit <xlsprom_dist.3> generated.

Analyzing Entity <r4_dit_stage_3_entity_6d40561b5a> in library <work> (Architecture <structural>).
Entity <r4_dit_stage_3_entity_6d40561b5a> analyzed. Unit <r4_dit_stage_3_entity_6d40561b5a> generated.

Analyzing Entity <quadplex_commutator_entity_f4af46e68b> in library <work> (Architecture <structural>).
Entity <quadplex_commutator_entity_f4af46e68b> analyzed. Unit <quadplex_commutator_entity_f4af46e68b> generated.

Analyzing Entity <biplex_commutator_01_entity_fff6943893> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 24232: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 24232: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 24232: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_01_entity_fff6943893> analyzed. Unit <biplex_commutator_01_entity_fff6943893> generated.

Analyzing generic Entity <xlcounter_free.9> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_ad5bcb1136ed8cf6"
	op_arith = 1
	op_width = 5
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlcounter_free.9>.
Entity <xlcounter_free.9> analyzed. Unit <xlcounter_free.9> generated.

Analyzing Entity <delay_b_entity_14ddfa4fc3> in library <work> (Architecture <structural>).
Entity <delay_b_entity_14ddfa4fc3> analyzed. Unit <delay_b_entity_14ddfa4fc3> generated.

Analyzing generic Entity <xldelay.26> in library <work> (Architecture <behavior>).
	latency = 16
	reg_retiming = 0
	width = 18
Entity <xldelay.26> analyzed. Unit <xldelay.26> generated.

Analyzing generic Entity <synth_reg.31> in library <work> (Architecture <structural>).
	latency = 16
	width = 18
Entity <synth_reg.31> analyzed. Unit <synth_reg.31> generated.

Analyzing generic Entity <srl17e.29> in library <work> (Architecture <structural>).
	latency = 16
	width = 18
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.29> analyzed. Unit <srl17e.29> generated.

Analyzing Entity <mux_181e58d842> in library <work> (Architecture <behavior>).
Entity <mux_181e58d842> analyzed. Unit <mux_181e58d842> generated.

Analyzing generic Entity <xlslice.20> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 4
	x_width = 5
	y_width = 1
Entity <xlslice.20> analyzed. Unit <xlslice.20> generated.

Analyzing Entity <biplex_commutator_23_entity_9bd429b2f4> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 24341: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 24341: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 24341: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_23_entity_9bd429b2f4> analyzed. Unit <biplex_commutator_23_entity_9bd429b2f4> generated.

Analyzing generic Entity <xldelay.18> in library <work> (Architecture <behavior>).
	latency = 17
	reg_retiming = 0
	width = 1
Entity <xldelay.18> analyzed. Unit <xldelay.18> generated.

Analyzing generic Entity <synth_reg.21> in library <work> (Architecture <structural>).
	latency = 17
	width = 1
Entity <synth_reg.21> analyzed. Unit <synth_reg.21> generated.

Analyzing Entity <biplex_commutator_ac_entity_943774afc8> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 24506: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 24506: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 24506: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_ac_entity_943774afc8> analyzed. Unit <biplex_commutator_ac_entity_943774afc8> generated.

Analyzing generic Entity <xlcounter_free.10> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_fe346e03af2452eb"
	op_arith = 1
	op_width = 6
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlcounter_free.10>.
Entity <xlcounter_free.10> analyzed. Unit <xlcounter_free.10> generated.

Analyzing generic Entity <xldelay.19> in library <work> (Architecture <behavior>).
	latency = 33
	reg_retiming = 0
	width = 1
Entity <xldelay.19> analyzed. Unit <xldelay.19> generated.

Analyzing generic Entity <synth_reg.22> in library <work> (Architecture <structural>).
	latency = 33
	width = 1
Entity <synth_reg.22> analyzed. Unit <synth_reg.22> generated.

Analyzing generic Entity <srl17e.21> in library <work> (Architecture <structural>).
	latency = 16
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.21> analyzed. Unit <srl17e.21> generated.

Analyzing Entity <delay_b_entity_dfb07df534> in library <work> (Architecture <structural>).
Entity <delay_b_entity_dfb07df534> analyzed. Unit <delay_b_entity_dfb07df534> generated.

Analyzing generic Entity <xldelay.27> in library <work> (Architecture <behavior>).
	latency = 32
	reg_retiming = 0
	width = 18
Entity <xldelay.27> analyzed. Unit <xldelay.27> generated.

Analyzing generic Entity <synth_reg.32> in library <work> (Architecture <structural>).
	latency = 32
	width = 18
Entity <synth_reg.32> analyzed. Unit <synth_reg.32> generated.

Analyzing generic Entity <srl17e.30> in library <work> (Architecture <structural>).
	latency = 17
	width = 18
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.30> analyzed. Unit <srl17e.30> generated.

Analyzing generic Entity <srl17e.31> in library <work> (Architecture <structural>).
	latency = 15
	width = 18
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.31> analyzed. Unit <srl17e.31> generated.

Analyzing generic Entity <xlslice.21> in library <work> (Architecture <behavior>).
	new_lsb = 5
	new_msb = 5
	x_width = 6
	y_width = 1
Entity <xlslice.21> analyzed. Unit <xlslice.21> generated.

Analyzing Entity <r4_butterfly_entity_c8cc4a8113> in library <work> (Architecture <structural>).
Entity <r4_butterfly_entity_c8cc4a8113> analyzed. Unit <r4_butterfly_entity_c8cc4a8113> generated.

Analyzing Entity <butterfly0_entity_6af82f5f7a> in library <work> (Architecture <structural>).
Entity <butterfly0_entity_6af82f5f7a> analyzed. Unit <butterfly0_entity_6af82f5f7a> generated.

Analyzing Entity <addsub_793ae25d23> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_793ae25d23> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_793ae25d23> analyzed. Unit <addsub_793ae25d23> generated.

Analyzing Entity <c_to_ri_entity_5d74bd6338> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_5d74bd6338> analyzed. Unit <c_to_ri_entity_5d74bd6338> generated.

Analyzing generic Entity <xlconvert.12> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 10
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 10
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.12> analyzed. Unit <xlconvert.12> generated.

Analyzing generic Entity <convert_func_call.11> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 10
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 10
	overflow = 1
	quantization = 1
Entity <convert_func_call.11> analyzed. Unit <convert_func_call.11> generated.

Analyzing Entity <ri_to_c_entity_ec7bef57b0> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_ec7bef57b0> analyzed. Unit <ri_to_c_entity_ec7bef57b0> generated.

Analyzing Entity <concat_9d608cd669> in library <work> (Architecture <behavior>).
Entity <concat_9d608cd669> analyzed. Unit <concat_9d608cd669> generated.

Analyzing Entity <reinterpret_e2e786e1ed> in library <work> (Architecture <behavior>).
Entity <reinterpret_e2e786e1ed> analyzed. Unit <reinterpret_e2e786e1ed> generated.

Analyzing Entity <scale_6d627f2811> in library <work> (Architecture <behavior>).
Entity <scale_6d627f2811> analyzed. Unit <scale_6d627f2811> generated.

Analyzing Entity <addsub_3700bc31ba> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_3700bc31ba> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_3700bc31ba> analyzed. Unit <addsub_3700bc31ba> generated.

Analyzing Entity <butterfly1_entity_64372e40fa> in library <work> (Architecture <structural>).
Entity <butterfly1_entity_64372e40fa> analyzed. Unit <butterfly1_entity_64372e40fa> generated.

Analyzing Entity <butterfly2_entity_c19c587f13> in library <work> (Architecture <structural>).
Entity <butterfly2_entity_c19c587f13> analyzed. Unit <butterfly2_entity_c19c587f13> generated.

Analyzing Entity <addsub_74b65e93f7> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_74b65e93f7> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_74b65e93f7> analyzed. Unit <addsub_74b65e93f7> generated.

Analyzing Entity <c_to_ri_entity_c71c9ba5a3> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_c71c9ba5a3> analyzed. Unit <c_to_ri_entity_c71c9ba5a3> generated.

Analyzing Entity <reinterpret_a5a2f0dd62> in library <work> (Architecture <behavior>).
Entity <reinterpret_a5a2f0dd62> analyzed. Unit <reinterpret_a5a2f0dd62> generated.

Analyzing generic Entity <xlslice.38> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 9
	x_width = 20
	y_width = 10
Entity <xlslice.38> analyzed. Unit <xlslice.38> generated.

Analyzing generic Entity <xlslice.39> in library <work> (Architecture <behavior>).
	new_lsb = 10
	new_msb = 19
	x_width = 20
	y_width = 10
Entity <xlslice.39> analyzed. Unit <xlslice.39> generated.

Analyzing generic Entity <xlconvert.13> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 11
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 11
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.13> analyzed. Unit <xlconvert.13> generated.

Analyzing generic Entity <convert_func_call.12> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 11
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 11
	overflow = 1
	quantization = 1
Entity <convert_func_call.12> analyzed. Unit <convert_func_call.12> generated.

Analyzing Entity <ri_to_c_entity_63f3687651> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_63f3687651> analyzed. Unit <ri_to_c_entity_63f3687651> generated.

Analyzing Entity <concat_a9f0cfc482> in library <work> (Architecture <behavior>).
Entity <concat_a9f0cfc482> analyzed. Unit <concat_a9f0cfc482> generated.

Analyzing Entity <reinterpret_d517af3309> in library <work> (Architecture <behavior>).
Entity <reinterpret_d517af3309> analyzed. Unit <reinterpret_d517af3309> generated.

Analyzing Entity <scale_1a387a5a22> in library <work> (Architecture <behavior>).
Entity <scale_1a387a5a22> analyzed. Unit <scale_1a387a5a22> generated.

Analyzing Entity <addsub_89c5949a28> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_89c5949a28> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_89c5949a28> analyzed. Unit <addsub_89c5949a28> generated.

Analyzing Entity <butterfly3j_entity_9ef24f7440> in library <work> (Architecture <structural>).
Entity <butterfly3j_entity_9ef24f7440> analyzed. Unit <butterfly3j_entity_9ef24f7440> generated.

Analyzing Entity <r4_twiddle_entity_a52b75ddc3> in library <work> (Architecture <structural>).
Entity <r4_twiddle_entity_a52b75ddc3> analyzed. Unit <r4_twiddle_entity_a52b75ddc3> generated.

Analyzing Entity <cmpy1_entity_d225e9005b> in library <work> (Architecture <structural>).
Entity <cmpy1_entity_d225e9005b> analyzed. Unit <cmpy1_entity_d225e9005b> generated.

Analyzing Entity <addsub_9c69b3eb3e> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_9c69b3eb3e> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_9c69b3eb3e> analyzed. Unit <addsub_9c69b3eb3e> generated.

Analyzing Entity <c_to_ri_entity_ae7a64a88c> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_ae7a64a88c> analyzed. Unit <c_to_ri_entity_ae7a64a88c> generated.

Analyzing generic Entity <xlconvert_pipeline.3> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 15
	din_width = 16
	dout_arith = 2
	dout_bin_pt = 8
	dout_width = 9
	latency = 3
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.3> analyzed. Unit <xlconvert_pipeline.3> generated.

Analyzing generic Entity <convert_pipeline.3> in library <work> (Architecture <behavior>).
	latency = 3
	new_arith = 2
	new_bin_pt = 8
	new_width = 9
	old_arith = 2
	old_bin_pt = 15
	old_width = 16
	overflow = 1
	quantization = 3
Entity <convert_pipeline.3> analyzed. Unit <convert_pipeline.3> generated.

Analyzing generic Entity <synth_reg.12> in library <work> (Architecture <structural>).
	latency = 1
	width = 18
Entity <synth_reg.12> analyzed. Unit <synth_reg.12> generated.

Analyzing generic Entity <srl17e.12> in library <work> (Architecture <structural>).
	latency = 1
	width = 18
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.12> analyzed. Unit <srl17e.12> generated.

Analyzing generic Entity <synth_reg.33> in library <work> (Architecture <structural>).
	latency = 1
	width = 11
Entity <synth_reg.33> analyzed. Unit <synth_reg.33> generated.

Analyzing generic Entity <srl17e.32> in library <work> (Architecture <structural>).
	latency = 1
	width = 11
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.32> analyzed. Unit <srl17e.32> generated.

Analyzing generic Entity <xldelay.20> in library <work> (Architecture <behavior>).
	latency = 8
	reg_retiming = 0
	width = 18
Entity <xldelay.20> analyzed. Unit <xldelay.20> generated.

Analyzing generic Entity <synth_reg.23> in library <work> (Architecture <structural>).
	latency = 8
	width = 18
Entity <synth_reg.23> analyzed. Unit <synth_reg.23> generated.

Analyzing generic Entity <srl17e.22> in library <work> (Architecture <structural>).
	latency = 8
	width = 18
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.22> analyzed. Unit <srl17e.22> generated.

Analyzing generic Entity <xlmult_v9_0.5> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 8
	a_width = 9
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 9
	c_b_type = 0
	c_b_width = 9
	c_baat = 9
	c_output_width = 18
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_541e977e441ad0e7"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 15
	p_width = 16
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlmult_v9_0.5>.
Entity <xlmult_v9_0.5> analyzed. Unit <xlmult_v9_0.5> generated.

Analyzing Entity <ri_to_c_entity_ea87272015> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_ea87272015> analyzed. Unit <ri_to_c_entity_ea87272015> generated.

Analyzing Entity <addsub_4d1a74115a> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_4d1a74115a> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_4d1a74115a> analyzed. Unit <addsub_4d1a74115a> generated.

Analyzing Entity <addsub_d014357f6e> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_d014357f6e> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_d014357f6e> analyzed. Unit <addsub_d014357f6e> generated.

Analyzing Entity <addsub_6c5172b36d> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_6c5172b36d> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_6c5172b36d> analyzed. Unit <addsub_6c5172b36d> generated.

Analyzing generic Entity <xlmult_v9_0.6> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 8
	a_width = 10
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 10
	c_b_type = 0
	c_b_width = 10
	c_baat = 10
	c_output_width = 20
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_0222debb9055fdfb"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 15
	p_width = 16
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlmult_v9_0.6>.
Entity <xlmult_v9_0.6> analyzed. Unit <xlmult_v9_0.6> generated.

Analyzing Entity <cmpy2_entity_dcc5229fd2> in library <work> (Architecture <structural>).
Entity <cmpy2_entity_dcc5229fd2> analyzed. Unit <cmpy2_entity_dcc5229fd2> generated.

Analyzing generic Entity <xldelay.9> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 18
Entity <xldelay.9> analyzed. Unit <xldelay.9> generated.

Analyzing Entity <twiddle_gen1_entity_ad96421b04> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 26781: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 26781: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 26781: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen1_entity_ad96421b04> analyzed. Unit <twiddle_gen1_entity_ad96421b04> generated.

Analyzing generic Entity <xlslice.22> in library <work> (Architecture <behavior>).
	new_lsb = 4
	new_msb = 7
	x_width = 8
	y_width = 4
Entity <xlslice.22> analyzed. Unit <xlslice.22> generated.

Analyzing generic Entity <xlsprom_dist.4> in library <work> (Architecture <behavior>).
	addr_width = 4
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_efe4f2e28a6a56b5"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp3.core_instance3> in unit <xlsprom_dist.4>.
Entity <xlsprom_dist.4> analyzed. Unit <xlsprom_dist.4> generated.

Analyzing Entity <twiddle_gen2_entity_43d8e43601> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 26854: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 26854: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 26854: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen2_entity_43d8e43601> analyzed. Unit <twiddle_gen2_entity_43d8e43601> generated.

Analyzing generic Entity <xlsprom_dist.5> in library <work> (Architecture <behavior>).
	addr_width = 4
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_47bf930170fd8e60"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp4.core_instance4> in unit <xlsprom_dist.5>.
Entity <xlsprom_dist.5> analyzed. Unit <xlsprom_dist.5> generated.

Analyzing Entity <twiddle_gen3_entity_6929dde8bc> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 26927: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 26927: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 26927: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen3_entity_6929dde8bc> analyzed. Unit <twiddle_gen3_entity_6929dde8bc> generated.

Analyzing generic Entity <xlsprom_dist.6> in library <work> (Architecture <behavior>).
	addr_width = 4
	c_address_width = 4
	c_width = 18
	core_name0 = "dmg_33_vx5_27954da46fb8f5d8"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlsprom_dist.6>.
Entity <xlsprom_dist.6> analyzed. Unit <xlsprom_dist.6> generated.

Analyzing Entity <r4_dit_stage_4_entity_47f643cfd4> in library <work> (Architecture <structural>).
Entity <r4_dit_stage_4_entity_47f643cfd4> analyzed. Unit <r4_dit_stage_4_entity_47f643cfd4> generated.

Analyzing Entity <quadplex_commutator_entity_9eff080c9f> in library <work> (Architecture <structural>).
Entity <quadplex_commutator_entity_9eff080c9f> analyzed. Unit <quadplex_commutator_entity_9eff080c9f> generated.

Analyzing Entity <biplex_commutator_01_entity_c3364d7166> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 27336: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 27336: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 27336: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_01_entity_c3364d7166> analyzed. Unit <biplex_commutator_01_entity_c3364d7166> generated.

Analyzing generic Entity <xlcounter_free.11> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_924a7f7132ea4004"
	op_arith = 1
	op_width = 3
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlcounter_free.11>.
Entity <xlcounter_free.11> analyzed. Unit <xlcounter_free.11> generated.

Analyzing Entity <delay_b_entity_84884a866a> in library <work> (Architecture <structural>).
Entity <delay_b_entity_84884a866a> analyzed. Unit <delay_b_entity_84884a866a> generated.

Analyzing generic Entity <xldelay.28> in library <work> (Architecture <behavior>).
	latency = 4
	reg_retiming = 0
	width = 22
Entity <xldelay.28> analyzed. Unit <xldelay.28> generated.

Analyzing generic Entity <synth_reg.34> in library <work> (Architecture <structural>).
	latency = 4
	width = 22
Entity <synth_reg.34> analyzed. Unit <synth_reg.34> generated.

Analyzing generic Entity <srl17e.33> in library <work> (Architecture <structural>).
	latency = 4
	width = 22
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.33> analyzed. Unit <srl17e.33> generated.

Analyzing Entity <mux_c83be1b493> in library <work> (Architecture <behavior>).
Entity <mux_c83be1b493> analyzed. Unit <mux_c83be1b493> generated.

Analyzing generic Entity <xlslice.23> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 3
	y_width = 1
Entity <xlslice.23> analyzed. Unit <xlslice.23> generated.

Analyzing Entity <biplex_commutator_23_entity_2fdd1636f3> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 27445: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 27445: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 27445: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_23_entity_2fdd1636f3> analyzed. Unit <biplex_commutator_23_entity_2fdd1636f3> generated.

Analyzing generic Entity <xldelay.21> in library <work> (Architecture <behavior>).
	latency = 5
	reg_retiming = 0
	width = 1
Entity <xldelay.21> analyzed. Unit <xldelay.21> generated.

Analyzing generic Entity <synth_reg.24> in library <work> (Architecture <structural>).
	latency = 5
	width = 1
Entity <synth_reg.24> analyzed. Unit <synth_reg.24> generated.

Analyzing generic Entity <srl17e.23> in library <work> (Architecture <structural>).
	latency = 5
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.23> analyzed. Unit <srl17e.23> generated.

Analyzing Entity <biplex_commutator_ac_entity_c2228c1162> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 27610: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 27610: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 27610: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_ac_entity_c2228c1162> analyzed. Unit <biplex_commutator_ac_entity_c2228c1162> generated.

Analyzing generic Entity <xlcounter_free.12> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_833a35886d0c544c"
	op_arith = 1
	op_width = 4
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlcounter_free.12>.
Entity <xlcounter_free.12> analyzed. Unit <xlcounter_free.12> generated.

Analyzing generic Entity <xldelay.22> in library <work> (Architecture <behavior>).
	latency = 9
	reg_retiming = 0
	width = 1
Entity <xldelay.22> analyzed. Unit <xldelay.22> generated.

Analyzing generic Entity <synth_reg.25> in library <work> (Architecture <structural>).
	latency = 9
	width = 1
Entity <synth_reg.25> analyzed. Unit <synth_reg.25> generated.

Analyzing generic Entity <srl17e.24> in library <work> (Architecture <structural>).
	latency = 9
	width = 1
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.24> analyzed. Unit <srl17e.24> generated.

Analyzing Entity <delay_b_entity_b4c9d9259e> in library <work> (Architecture <structural>).
Entity <delay_b_entity_b4c9d9259e> analyzed. Unit <delay_b_entity_b4c9d9259e> generated.

Analyzing generic Entity <xldelay.23> in library <work> (Architecture <behavior>).
	latency = 8
	reg_retiming = 0
	width = 22
Entity <xldelay.23> analyzed. Unit <xldelay.23> generated.

Analyzing generic Entity <synth_reg.26> in library <work> (Architecture <structural>).
	latency = 8
	width = 22
Entity <synth_reg.26> analyzed. Unit <synth_reg.26> generated.

Analyzing generic Entity <srl17e.25> in library <work> (Architecture <structural>).
	latency = 8
	width = 22
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.25> analyzed. Unit <srl17e.25> generated.

Analyzing Entity <r4_butterfly_entity_952b014598> in library <work> (Architecture <structural>).
Entity <r4_butterfly_entity_952b014598> analyzed. Unit <r4_butterfly_entity_952b014598> generated.

Analyzing Entity <butterfly0_entity_4679b2c42e> in library <work> (Architecture <structural>).
Entity <butterfly0_entity_4679b2c42e> analyzed. Unit <butterfly0_entity_4679b2c42e> generated.

Analyzing Entity <addsub_470ffe01d4> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_470ffe01d4> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_470ffe01d4> analyzed. Unit <addsub_470ffe01d4> generated.

Analyzing Entity <c_to_ri_entity_9d09d1fddc> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_9d09d1fddc> analyzed. Unit <c_to_ri_entity_9d09d1fddc> generated.

Analyzing Entity <reinterpret_41416f6188> in library <work> (Architecture <behavior>).
Entity <reinterpret_41416f6188> analyzed. Unit <reinterpret_41416f6188> generated.

Analyzing generic Entity <xlslice.40> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 10
	x_width = 22
	y_width = 11
Entity <xlslice.40> analyzed. Unit <xlslice.40> generated.

Analyzing generic Entity <xlslice.41> in library <work> (Architecture <behavior>).
	new_lsb = 11
	new_msb = 21
	x_width = 22
	y_width = 11
Entity <xlslice.41> analyzed. Unit <xlslice.41> generated.

Analyzing generic Entity <xlconvert.14> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 12
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 12
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.14> analyzed. Unit <xlconvert.14> generated.

Analyzing generic Entity <convert_func_call.13> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 12
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 12
	overflow = 1
	quantization = 1
Entity <convert_func_call.13> analyzed. Unit <convert_func_call.13> generated.

Analyzing Entity <ri_to_c_entity_f68b008a78> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_f68b008a78> analyzed. Unit <ri_to_c_entity_f68b008a78> generated.

Analyzing Entity <concat_6188124172> in library <work> (Architecture <behavior>).
Entity <concat_6188124172> analyzed. Unit <concat_6188124172> generated.

Analyzing Entity <reinterpret_a106f99236> in library <work> (Architecture <behavior>).
Entity <reinterpret_a106f99236> analyzed. Unit <reinterpret_a106f99236> generated.

Analyzing Entity <scale_38e99696aa> in library <work> (Architecture <behavior>).
Entity <scale_38e99696aa> analyzed. Unit <scale_38e99696aa> generated.

Analyzing Entity <addsub_388a97573b> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_388a97573b> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_388a97573b> analyzed. Unit <addsub_388a97573b> generated.

Analyzing Entity <butterfly1_entity_011a8b0075> in library <work> (Architecture <structural>).
Entity <butterfly1_entity_011a8b0075> analyzed. Unit <butterfly1_entity_011a8b0075> generated.

Analyzing Entity <butterfly2_entity_a719dc5ac2> in library <work> (Architecture <structural>).
Entity <butterfly2_entity_a719dc5ac2> analyzed. Unit <butterfly2_entity_a719dc5ac2> generated.

Analyzing Entity <addsub_ed74d532a0> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_ed74d532a0> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_ed74d532a0> analyzed. Unit <addsub_ed74d532a0> generated.

Analyzing Entity <c_to_ri_entity_a1756e98d3> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_a1756e98d3> analyzed. Unit <c_to_ri_entity_a1756e98d3> generated.

Analyzing Entity <reinterpret_8f5500aea5> in library <work> (Architecture <behavior>).
Entity <reinterpret_8f5500aea5> analyzed. Unit <reinterpret_8f5500aea5> generated.

Analyzing generic Entity <xlslice.42> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 11
	x_width = 24
	y_width = 12
Entity <xlslice.42> analyzed. Unit <xlslice.42> generated.

Analyzing generic Entity <xlslice.43> in library <work> (Architecture <behavior>).
	new_lsb = 12
	new_msb = 23
	x_width = 24
	y_width = 12
Entity <xlslice.43> analyzed. Unit <xlslice.43> generated.

Analyzing generic Entity <xlconvert.15> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 13
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.15> analyzed. Unit <xlconvert.15> generated.

Analyzing generic Entity <convert_func_call.14> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 13
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 13
	overflow = 1
	quantization = 1
Entity <convert_func_call.14> analyzed. Unit <convert_func_call.14> generated.

Analyzing Entity <ri_to_c_entity_daa531ef30> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_daa531ef30> analyzed. Unit <ri_to_c_entity_daa531ef30> generated.

Analyzing Entity <scale_d11c4b5145> in library <work> (Architecture <behavior>).
Entity <scale_d11c4b5145> analyzed. Unit <scale_d11c4b5145> generated.

Analyzing Entity <addsub_f11535f968> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_f11535f968> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_f11535f968> analyzed. Unit <addsub_f11535f968> generated.

Analyzing Entity <butterfly3j_entity_8b0dcaa1a8> in library <work> (Architecture <structural>).
Entity <butterfly3j_entity_8b0dcaa1a8> analyzed. Unit <butterfly3j_entity_8b0dcaa1a8> generated.

Analyzing Entity <r4_twiddle_entity_258d262d07> in library <work> (Architecture <structural>).
Entity <r4_twiddle_entity_258d262d07> analyzed. Unit <r4_twiddle_entity_258d262d07> generated.

Analyzing Entity <cmpy1_entity_c4a650cdc4> in library <work> (Architecture <structural>).
Entity <cmpy1_entity_c4a650cdc4> analyzed. Unit <cmpy1_entity_c4a650cdc4> generated.

Analyzing Entity <addsub_d661929060> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_d661929060> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_d661929060> analyzed. Unit <addsub_d661929060> generated.

Analyzing Entity <c_to_ri_entity_aa5451072f> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_aa5451072f> analyzed. Unit <c_to_ri_entity_aa5451072f> generated.

Analyzing generic Entity <xlconvert_pipeline.4> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 17
	din_width = 18
	dout_arith = 2
	dout_bin_pt = 10
	dout_width = 11
	latency = 3
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.4> analyzed. Unit <xlconvert_pipeline.4> generated.

Analyzing generic Entity <convert_pipeline.4> in library <work> (Architecture <behavior>).
	latency = 3
	new_arith = 2
	new_bin_pt = 10
	new_width = 11
	old_arith = 2
	old_bin_pt = 17
	old_width = 18
	overflow = 1
	quantization = 3
Entity <convert_pipeline.4> analyzed. Unit <convert_pipeline.4> generated.

Analyzing generic Entity <synth_reg.35> in library <work> (Architecture <structural>).
	latency = 1
	width = 20
Entity <synth_reg.35> analyzed. Unit <synth_reg.35> generated.

Analyzing generic Entity <srl17e.34> in library <work> (Architecture <structural>).
	latency = 1
	width = 20
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.34> analyzed. Unit <srl17e.34> generated.

Analyzing generic Entity <synth_reg.36> in library <work> (Architecture <structural>).
	latency = 1
	width = 13
Entity <synth_reg.36> analyzed. Unit <synth_reg.36> generated.

Analyzing generic Entity <srl17e.35> in library <work> (Architecture <structural>).
	latency = 1
	width = 13
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.35> analyzed. Unit <srl17e.35> generated.

Analyzing generic Entity <xlmult_v9_0.7> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 10
	a_width = 11
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 11
	c_b_type = 0
	c_b_width = 9
	c_baat = 11
	c_output_width = 20
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_b0c844385805a270"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 17
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlmult_v9_0.7>.
Entity <xlmult_v9_0.7> analyzed. Unit <xlmult_v9_0.7> generated.

Analyzing Entity <ri_to_c_entity_e18ea9efe4> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_e18ea9efe4> analyzed. Unit <ri_to_c_entity_e18ea9efe4> generated.

Analyzing Entity <addsub_c8df442ec4> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_c8df442ec4> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_c8df442ec4> analyzed. Unit <addsub_c8df442ec4> generated.

Analyzing Entity <addsub_6dd6aca36b> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_6dd6aca36b> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_6dd6aca36b> analyzed. Unit <addsub_6dd6aca36b> generated.

Analyzing Entity <addsub_21a1218bfe> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_21a1218bfe> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_21a1218bfe> analyzed. Unit <addsub_21a1218bfe> generated.

Analyzing generic Entity <xlmult_v9_0.8> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 10
	a_width = 12
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 12
	c_b_type = 0
	c_b_width = 10
	c_baat = 12
	c_output_width = 22
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_c90585d1a7e9d3a6"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 17
	p_width = 18
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlmult_v9_0.8>.
Entity <xlmult_v9_0.8> analyzed. Unit <xlmult_v9_0.8> generated.

Analyzing Entity <cmpy2_entity_a03450ad39> in library <work> (Architecture <structural>).
Entity <cmpy2_entity_a03450ad39> analyzed. Unit <cmpy2_entity_a03450ad39> generated.

Analyzing generic Entity <xldelay.10> in library <work> (Architecture <behavior>).
	latency = 1
	reg_retiming = 0
	width = 22
Entity <xldelay.10> analyzed. Unit <xldelay.10> generated.

Analyzing generic Entity <synth_reg.13> in library <work> (Architecture <structural>).
	latency = 1
	width = 22
Entity <synth_reg.13> analyzed. Unit <synth_reg.13> generated.

Analyzing generic Entity <srl17e.13> in library <work> (Architecture <structural>).
	latency = 1
	width = 22
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.13> analyzed. Unit <srl17e.13> generated.

Analyzing Entity <twiddle_gen1_entity_0b2791cb0c> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 29885: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 29885: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 29885: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen1_entity_0b2791cb0c> analyzed. Unit <twiddle_gen1_entity_0b2791cb0c> generated.

Analyzing generic Entity <xlslice.24> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 7
	x_width = 8
	y_width = 6
Entity <xlslice.24> analyzed. Unit <xlslice.24> generated.

Analyzing generic Entity <xlsprom.7> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_24_vx5_e356d8b9149f54d5"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp6.core_instance6> in unit <xlsprom.7>.
Entity <xlsprom.7> analyzed. Unit <xlsprom.7> generated.

Analyzing Entity <twiddle_gen2_entity_584fce07b3> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 29958: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 29958: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 29958: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen2_entity_584fce07b3> analyzed. Unit <twiddle_gen2_entity_584fce07b3> generated.

Analyzing generic Entity <xlsprom.8> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_24_vx5_c5c136a08dd56dbc"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlsprom.8>.
Entity <xlsprom.8> analyzed. Unit <xlsprom.8> generated.

Analyzing Entity <twiddle_gen3_entity_92ffe16428> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 30031: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 30031: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 30031: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen3_entity_92ffe16428> analyzed. Unit <twiddle_gen3_entity_92ffe16428> generated.

Analyzing generic Entity <xlsprom.9> in library <work> (Architecture <behavior>).
	c_address_width = 6
	c_width = 18
	core_name0 = "bmg_24_vx5_9d8577c93c4baa0d"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlsprom.9>.
Entity <xlsprom.9> analyzed. Unit <xlsprom.9> generated.

Analyzing Entity <r4_dit_stage_5_entity_996be35e6c> in library <work> (Architecture <structural>).
Entity <r4_dit_stage_5_entity_996be35e6c> analyzed. Unit <r4_dit_stage_5_entity_996be35e6c> generated.

Analyzing Entity <quadplex_commutator_entity_82f07f5658> in library <work> (Architecture <structural>).
Entity <quadplex_commutator_entity_82f07f5658> analyzed. Unit <quadplex_commutator_entity_82f07f5658> generated.

Analyzing Entity <biplex_commutator_01_entity_9d89f64305> in library <work> (Architecture <structural>).
Entity <biplex_commutator_01_entity_9d89f64305> analyzed. Unit <biplex_commutator_01_entity_9d89f64305> generated.

Analyzing Entity <counter_9b03e3d644> in library <work> (Architecture <behavior>).
Entity <counter_9b03e3d644> analyzed. Unit <counter_9b03e3d644> generated.

Analyzing Entity <delay_b_entity_4f06581ffe> in library <work> (Architecture <structural>).
Entity <delay_b_entity_4f06581ffe> analyzed. Unit <delay_b_entity_4f06581ffe> generated.

Analyzing Entity <mux_0eccfc7565> in library <work> (Architecture <behavior>).
Entity <mux_0eccfc7565> analyzed. Unit <mux_0eccfc7565> generated.

Analyzing generic Entity <xlslice.25> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 1
	y_width = 1
Entity <xlslice.25> analyzed. Unit <xlslice.25> generated.

Analyzing Entity <biplex_commutator_23_entity_dd2d5f9f2d> in library <work> (Architecture <structural>).
Entity <biplex_commutator_23_entity_dd2d5f9f2d> analyzed. Unit <biplex_commutator_23_entity_dd2d5f9f2d> generated.

Analyzing generic Entity <xldelay.24> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	width = 1
Entity <xldelay.24> analyzed. Unit <xldelay.24> generated.

Analyzing generic Entity <synth_reg.27> in library <work> (Architecture <structural>).
	latency = 2
	width = 1
Entity <synth_reg.27> analyzed. Unit <synth_reg.27> generated.

Analyzing Entity <biplex_commutator_ac_entity_81df6b4fb1> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 30702: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 30702: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 30702: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <biplex_commutator_ac_entity_81df6b4fb1> analyzed. Unit <biplex_commutator_ac_entity_81df6b4fb1> generated.

Analyzing generic Entity <xlcounter_free.13> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_76ea00975735b561"
	op_arith = 1
	op_width = 2
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlcounter_free.13>.
Entity <xlcounter_free.13> analyzed. Unit <xlcounter_free.13> generated.

Analyzing Entity <delay_b_entity_166f3522d2> in library <work> (Architecture <structural>).
Entity <delay_b_entity_166f3522d2> analyzed. Unit <delay_b_entity_166f3522d2> generated.

Analyzing generic Entity <xldelay.29> in library <work> (Architecture <behavior>).
	latency = 2
	reg_retiming = 0
	width = 26
Entity <xldelay.29> analyzed. Unit <xldelay.29> generated.

Analyzing generic Entity <synth_reg.37> in library <work> (Architecture <structural>).
	latency = 2
	width = 26
Entity <synth_reg.37> analyzed. Unit <synth_reg.37> generated.

Analyzing generic Entity <srl17e.36> in library <work> (Architecture <structural>).
	latency = 2
	width = 26
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.36> analyzed. Unit <srl17e.36> generated.

Analyzing generic Entity <xlslice.26> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 2
	y_width = 1
Entity <xlslice.26> analyzed. Unit <xlslice.26> generated.

Analyzing Entity <r4_butterfly_entity_e2f6f41a01> in library <work> (Architecture <structural>).
Entity <r4_butterfly_entity_e2f6f41a01> analyzed. Unit <r4_butterfly_entity_e2f6f41a01> generated.

Analyzing Entity <butterfly0_entity_d9dedc65d0> in library <work> (Architecture <structural>).
Entity <butterfly0_entity_d9dedc65d0> analyzed. Unit <butterfly0_entity_d9dedc65d0> generated.

Analyzing Entity <addsub_4a1b074932> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_4a1b074932> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_4a1b074932> analyzed. Unit <addsub_4a1b074932> generated.

Analyzing Entity <c_to_ri_entity_e60c6e23f7> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_e60c6e23f7> analyzed. Unit <c_to_ri_entity_e60c6e23f7> generated.

Analyzing generic Entity <xlconvert.16> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 14
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.16> analyzed. Unit <xlconvert.16> generated.

Analyzing generic Entity <convert_func_call.15> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 14
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 14
	overflow = 1
	quantization = 1
Entity <convert_func_call.15> analyzed. Unit <convert_func_call.15> generated.

Analyzing Entity <ri_to_c_entity_25be8ec1e0> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_25be8ec1e0> analyzed. Unit <ri_to_c_entity_25be8ec1e0> generated.

Analyzing Entity <concat_e5ffcbc394> in library <work> (Architecture <behavior>).
Entity <concat_e5ffcbc394> analyzed. Unit <concat_e5ffcbc394> generated.

Analyzing Entity <reinterpret_eb72d4ea08> in library <work> (Architecture <behavior>).
Entity <reinterpret_eb72d4ea08> analyzed. Unit <reinterpret_eb72d4ea08> generated.

Analyzing Entity <scale_a1339d14c7> in library <work> (Architecture <behavior>).
Entity <scale_a1339d14c7> analyzed. Unit <scale_a1339d14c7> generated.

Analyzing Entity <addsub_f3687289ea> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_f3687289ea> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_f3687289ea> analyzed. Unit <addsub_f3687289ea> generated.

Analyzing Entity <butterfly2_entity_d9ed76fd30> in library <work> (Architecture <structural>).
Entity <butterfly2_entity_d9ed76fd30> analyzed. Unit <butterfly2_entity_d9ed76fd30> generated.

Analyzing Entity <addsub_79dc8835bc> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_79dc8835bc> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_79dc8835bc> analyzed. Unit <addsub_79dc8835bc> generated.

Analyzing Entity <c_to_ri_entity_89efdf8d69> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_89efdf8d69> analyzed. Unit <c_to_ri_entity_89efdf8d69> generated.

Analyzing Entity <reinterpret_445612bb74> in library <work> (Architecture <behavior>).
Entity <reinterpret_445612bb74> analyzed. Unit <reinterpret_445612bb74> generated.

Analyzing generic Entity <xlslice.44> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 13
	x_width = 28
	y_width = 14
Entity <xlslice.44> analyzed. Unit <xlslice.44> generated.

Analyzing generic Entity <xlslice.45> in library <work> (Architecture <behavior>).
	new_lsb = 14
	new_msb = 27
	x_width = 28
	y_width = 14
Entity <xlslice.45> analyzed. Unit <xlslice.45> generated.

Analyzing generic Entity <xlconvert.17> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 0
	din_width = 15
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 15
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.17> analyzed. Unit <xlconvert.17> generated.

Analyzing generic Entity <convert_func_call.16> in library <work> (Architecture <behavior>).
	din_arith = 2
	din_bin_pt = 0
	din_width = 15
	dout_arith = 2
	dout_bin_pt = 0
	dout_width = 15
	overflow = 1
	quantization = 1
Entity <convert_func_call.16> analyzed. Unit <convert_func_call.16> generated.

Analyzing Entity <ri_to_c_entity_c1c70e83c4> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_c1c70e83c4> analyzed. Unit <ri_to_c_entity_c1c70e83c4> generated.

Analyzing Entity <concat_22467883b2> in library <work> (Architecture <behavior>).
Entity <concat_22467883b2> analyzed. Unit <concat_22467883b2> generated.

Analyzing Entity <reinterpret_0d1490be80> in library <work> (Architecture <behavior>).
Entity <reinterpret_0d1490be80> analyzed. Unit <reinterpret_0d1490be80> generated.

Analyzing Entity <scale_11a6418200> in library <work> (Architecture <behavior>).
Entity <scale_11a6418200> analyzed. Unit <scale_11a6418200> generated.

Analyzing Entity <addsub_f4e99698eb> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_f4e99698eb> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_f4e99698eb> analyzed. Unit <addsub_f4e99698eb> generated.

Analyzing Entity <butterfly3j_entity_a84819e721> in library <work> (Architecture <structural>).
Entity <butterfly3j_entity_a84819e721> analyzed. Unit <butterfly3j_entity_a84819e721> generated.

Analyzing Entity <r4_twiddle_entity_32f585031f> in library <work> (Architecture <structural>).
Entity <r4_twiddle_entity_32f585031f> analyzed. Unit <r4_twiddle_entity_32f585031f> generated.

Analyzing Entity <cmpy1_entity_fbda3b4720> in library <work> (Architecture <structural>).
Entity <cmpy1_entity_fbda3b4720> analyzed. Unit <cmpy1_entity_fbda3b4720> generated.

Analyzing Entity <addsub_c0d1d84d6b> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_c0d1d84d6b> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_c0d1d84d6b> analyzed. Unit <addsub_c0d1d84d6b> generated.

Analyzing Entity <c_to_ri_entity_791c94a238> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_791c94a238> analyzed. Unit <c_to_ri_entity_791c94a238> generated.

Analyzing generic Entity <xlconvert_pipeline.5> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 2
	din_bin_pt = 19
	din_width = 20
	dout_arith = 2
	dout_bin_pt = 12
	dout_width = 13
	latency = 3
	overflow = 1
	quantization = 3
Entity <xlconvert_pipeline.5> analyzed. Unit <xlconvert_pipeline.5> generated.

Analyzing generic Entity <convert_pipeline.5> in library <work> (Architecture <behavior>).
	latency = 3
	new_arith = 2
	new_bin_pt = 12
	new_width = 13
	old_arith = 2
	old_bin_pt = 19
	old_width = 20
	overflow = 1
	quantization = 3
Entity <convert_pipeline.5> analyzed. Unit <convert_pipeline.5> generated.

Analyzing generic Entity <xldelay.25> in library <work> (Architecture <behavior>).
	latency = 8
	reg_retiming = 0
	width = 26
Entity <xldelay.25> analyzed. Unit <xldelay.25> generated.

Analyzing generic Entity <synth_reg.28> in library <work> (Architecture <structural>).
	latency = 8
	width = 26
Entity <synth_reg.28> analyzed. Unit <synth_reg.28> generated.

Analyzing generic Entity <srl17e.26> in library <work> (Architecture <structural>).
	latency = 8
	width = 26
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6544: Instantiating black box module <SRL16E>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6557: Instantiating black box module <FDE>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <srl17e.26> analyzed. Unit <srl17e.26> generated.

Analyzing generic Entity <xlmult_v9_0.9> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 12
	a_width = 13
	b_arith = 2
	b_bin_pt = 7
	b_width = 9
	c_a_type = 0
	c_a_width = 13
	c_b_type = 0
	c_b_width = 9
	c_baat = 13
	c_output_width = 22
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_845caa9bc89072e0"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 19
	p_width = 20
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp7.core_instance7> in unit <xlmult_v9_0.9>.
Entity <xlmult_v9_0.9> analyzed. Unit <xlmult_v9_0.9> generated.

Analyzing Entity <ri_to_c_entity_730f613117> in library <work> (Architecture <structural>).
Entity <ri_to_c_entity_730f613117> analyzed. Unit <ri_to_c_entity_730f613117> generated.

Analyzing Entity <addsub_a9cdc93774> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_a9cdc93774> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_a9cdc93774> analyzed. Unit <addsub_a9cdc93774> generated.

Analyzing Entity <addsub_370c0f2c47> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_370c0f2c47> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_370c0f2c47> analyzed. Unit <addsub_370c0f2c47> generated.

Analyzing Entity <addsub_5777994232> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_5777994232> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_5777994232> analyzed. Unit <addsub_5777994232> generated.

Analyzing generic Entity <xlmult_v9_0.10> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 12
	a_width = 14
	b_arith = 2
	b_bin_pt = 7
	b_width = 10
	c_a_type = 0
	c_a_width = 14
	c_b_type = 0
	c_b_width = 10
	c_baat = 14
	c_output_width = 24
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_35568d5aa6a70475"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 19
	p_width = 20
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp8.core_instance8> in unit <xlmult_v9_0.10>.
Entity <xlmult_v9_0.10> analyzed. Unit <xlmult_v9_0.10> generated.

Analyzing Entity <cmpy2_entity_e126ee77de> in library <work> (Architecture <structural>).
Entity <cmpy2_entity_e126ee77de> analyzed. Unit <cmpy2_entity_e126ee77de> generated.

Analyzing Entity <twiddle_gen1_entity_3c24058275> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 32668: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 32668: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 32668: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen1_entity_3c24058275> analyzed. Unit <twiddle_gen1_entity_3c24058275> generated.

Analyzing generic Entity <xlslice.27> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 7
	x_width = 8
	y_width = 8
Entity <xlslice.27> analyzed. Unit <xlslice.27> generated.

Analyzing generic Entity <xlsprom.10> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_462f2ec6a7a3f012"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlsprom.10>.
Entity <xlsprom.10> analyzed. Unit <xlsprom.10> generated.

Analyzing Entity <twiddle_gen2_entity_875d51f938> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 32741: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 32741: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 32741: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen2_entity_875d51f938> analyzed. Unit <twiddle_gen2_entity_875d51f938> generated.

Analyzing generic Entity <xlsprom.11> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_cee1e5321fc14302"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlsprom.11>.
Entity <xlsprom.11> analyzed. Unit <xlsprom.11> generated.

Analyzing Entity <twiddle_gen3_entity_9616316372> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 32814: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 32814: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 32814: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <twiddle_gen3_entity_9616316372> analyzed. Unit <twiddle_gen3_entity_9616316372> generated.

Analyzing generic Entity <xlsprom.12> in library <work> (Architecture <behavior>).
	c_address_width = 8
	c_width = 18
	core_name0 = "bmg_24_vx5_2c49e6ef11a51d10"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp11.core_instance11> in unit <xlsprom.12>.
Entity <xlsprom.12> analyzed. Unit <xlsprom.12> generated.

Analyzing Entity <r4_power15_1_entity_08daeed395> in library <work> (Architecture <structural>).
Entity <r4_power15_1_entity_08daeed395> analyzed. Unit <r4_power15_1_entity_08daeed395> generated.

Analyzing Entity <c_to_ri_entity_018c749daa> in library <work> (Architecture <structural>).
Entity <c_to_ri_entity_018c749daa> analyzed. Unit <c_to_ri_entity_018c749daa> generated.

Analyzing Entity <reinterpret_c2430bbd90> in library <work> (Architecture <behavior>).
Entity <reinterpret_c2430bbd90> analyzed. Unit <reinterpret_c2430bbd90> generated.

Analyzing generic Entity <xlslice.7> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 14
	x_width = 30
	y_width = 15
Entity <xlslice.7> analyzed. Unit <xlslice.7> generated.

Analyzing generic Entity <xlslice.8> in library <work> (Architecture <behavior>).
	new_lsb = 15
	new_msb = 29
	x_width = 30
	y_width = 15
Entity <xlslice.8> analyzed. Unit <xlslice.8> generated.

Analyzing generic Entity <xlmult_v9_0.1> in library <work> (Architecture <behavior>).
	a_arith = 2
	a_bin_pt = 12
	a_width = 15
	b_arith = 2
	b_bin_pt = 12
	b_width = 15
	c_a_type = 0
	c_a_width = 15
	c_b_type = 0
	c_b_width = 15
	c_baat = 15
	c_output_width = 30
	c_pipelined = 1
	c_type = 0
	core_name0 = "multiplier_virtex5_10_1_1d18c2bc7f1da736"
	en_arith = 1
	en_bin_pt = 0
	en_width = 1
	extra_registers = 0
	multsign = 2
	overflow = 1
	p_arith = 2
	p_bin_pt = 24
	p_width = 30
	quantization = 1
	rst_arith = 1
	rst_bin_pt = 0
	rst_width = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp9.core_instance9> in unit <xlmult_v9_0.1>.
Entity <xlmult_v9_0.1> analyzed. Unit <xlmult_v9_0.1> generated.

Analyzing Entity <addsub_b088568adf> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_b088568adf> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_b088568adf> analyzed. Unit <addsub_b088568adf> generated.

Analyzing Entity <reinterpret_df53fd8fe7> in library <work> (Architecture <behavior>).
Entity <reinterpret_df53fd8fe7> analyzed. Unit <reinterpret_df53fd8fe7> generated.

Analyzing Entity <shift_7ed19d199d> in library <work> (Architecture <behavior>).
Entity <shift_7ed19d199d> analyzed. Unit <shift_7ed19d199d> generated.

Analyzing generic Entity <xlslice.1> in library <work> (Architecture <behavior>).
	new_lsb = 25
	new_msb = 25
	x_width = 27
	y_width = 1
Entity <xlslice.1> analyzed. Unit <xlslice.1> generated.

Analyzing generic Entity <xlslice.2> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 0
	x_width = 32
	y_width = 1
Entity <xlslice.2> analyzed. Unit <xlslice.2> generated.

Analyzing Entity <snap_adc_entity_99300148c0> in library <work> (Architecture <structural>).
Entity <snap_adc_entity_99300148c0> analyzed. Unit <snap_adc_entity_99300148c0> generated.

Analyzing Entity <addr_entity_0d667c409d> in library <work> (Architecture <structural>).
Entity <addr_entity_0d667c409d> analyzed. Unit <addr_entity_0d667c409d> generated.

Analyzing generic Entity <xlconvert.3> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.3> analyzed. Unit <xlconvert.3> generated.

Analyzing generic Entity <convert_func_call.2> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 32
	overflow = 1
	quantization = 1
Entity <convert_func_call.2> analyzed. Unit <convert_func_call.2> generated.

Analyzing Entity <bram_entity_58889dfc6b> in library <work> (Architecture <structural>).
Entity <bram_entity_58889dfc6b> analyzed. Unit <bram_entity_58889dfc6b> generated.

Analyzing generic Entity <xlconvert.4> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 10
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.4> analyzed. Unit <xlconvert.4> generated.

Analyzing generic Entity <convert_func_call.3> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 10
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 10
	overflow = 1
	quantization = 1
Entity <convert_func_call.3> analyzed. Unit <convert_func_call.3> generated.

Analyzing generic Entity <xlconvert.5> in library <work> (Architecture <behavior>).
	bool_conversion = 0
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	latency = 0
	overflow = 1
	quantization = 1
Entity <xlconvert.5> analyzed. Unit <xlconvert.5> generated.

Analyzing generic Entity <convert_func_call.4> in library <work> (Architecture <behavior>).
	din_arith = 1
	din_bin_pt = 0
	din_width = 1
	dout_arith = 1
	dout_bin_pt = 0
	dout_width = 1
	overflow = 1
	quantization = 1
Entity <convert_func_call.4> analyzed. Unit <convert_func_call.4> generated.

Analyzing Entity <freeze_cntr_entity_21031db3e7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 33634: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 33634: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 33634: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <freeze_cntr_entity_21031db3e7> analyzed. Unit <freeze_cntr_entity_21031db3e7> generated.

Analyzing generic Entity <xlcounter_free.4> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_ed17144209261f47"
	op_arith = 1
	op_width = 11
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp10.core_instance10> in unit <xlcounter_free.4>.
Entity <xlcounter_free.4> analyzed. Unit <xlcounter_free.4> generated.

Analyzing generic Entity <xlslice.9> in library <work> (Architecture <behavior>).
	new_lsb = 0
	new_msb = 9
	x_width = 11
	y_width = 10
Entity <xlslice.9> analyzed. Unit <xlslice.9> generated.

Analyzing generic Entity <xlslice.10> in library <work> (Architecture <behavior>).
	new_lsb = 10
	new_msb = 10
	x_width = 11
	y_width = 1
Entity <xlslice.10> analyzed. Unit <xlslice.10> generated.

Analyzing Entity <mux_d99e59b6d4> in library <work> (Architecture <behavior>).
Entity <mux_d99e59b6d4> analyzed. Unit <mux_d99e59b6d4> generated.

Analyzing generic Entity <xlregister.2> in library <work> (Architecture <behavior>).
	d_width = 10
	init_value = "0000000000"
Entity <xlregister.2> analyzed. Unit <xlregister.2> generated.

Analyzing generic Entity <synth_reg_w_init.4> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000"
	latency = 1
	width = 10
Entity <synth_reg_w_init.4> analyzed. Unit <synth_reg_w_init.4> generated.

Analyzing generic Entity <single_reg_w_init.4> in library <work> (Architecture <structural>).
	init_index = 2
	init_value = "0000000000"
	width = 10
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:2211 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 6777: Instantiating black box module <fdre>.
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
Entity <single_reg_w_init.4> analyzed. Unit <single_reg_w_init.4> generated.

Analyzing Entity <reinterpret_c5d4d59b73> in library <work> (Architecture <behavior>).
Entity <reinterpret_c5d4d59b73> analyzed. Unit <reinterpret_c5d4d59b73> generated.

Analyzing generic Entity <xlslice.3> in library <work> (Architecture <behavior>).
	new_lsb = 1
	new_msb = 1
	x_width = 32
	y_width = 1
Entity <xlslice.3> analyzed. Unit <xlslice.3> generated.

Analyzing generic Entity <xlslice.4> in library <work> (Architecture <behavior>).
	new_lsb = 2
	new_msb = 2
	x_width = 32
	y_width = 1
Entity <xlslice.4> analyzed. Unit <xlslice.4> generated.

Analyzing Entity <snap_vacc0_entity_1bd38304d0> in library <work> (Architecture <structural>).
Entity <snap_vacc0_entity_1bd38304d0> analyzed. Unit <snap_vacc0_entity_1bd38304d0> generated.

Analyzing Entity <reinterpret_3f7e3674f6> in library <work> (Architecture <behavior>).
Entity <reinterpret_3f7e3674f6> analyzed. Unit <reinterpret_3f7e3674f6> generated.

Analyzing Entity <snap_vacc1_entity_10ea8504ad> in library <work> (Architecture <structural>).
Entity <snap_vacc1_entity_10ea8504ad> analyzed. Unit <snap_vacc1_entity_10ea8504ad> generated.

Analyzing Entity <snap_vacc2_entity_26e85db58a> in library <work> (Architecture <structural>).
Entity <snap_vacc2_entity_26e85db58a> analyzed. Unit <snap_vacc2_entity_26e85db58a> generated.

Analyzing Entity <snap_vacc3_entity_d368eba1a5> in library <work> (Architecture <structural>).
Entity <snap_vacc3_entity_d368eba1a5> analyzed. Unit <snap_vacc3_entity_d368eba1a5> generated.

Analyzing generic Entity <xlcounter_free.2> in library <work> (Architecture <behavior>).
	core_name0 = "binary_counter_virtex5_10_0_f8c7b661c01eeb1d"
	op_arith = 1
	op_width = 27
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp12.core_instance12> in unit <xlcounter_free.2>.
Entity <xlcounter_free.2> analyzed. Unit <xlcounter_free.2> generated.

Analyzing Entity <vacc0_entity_f654429430> in library <work> (Architecture <structural>).
Entity <vacc0_entity_f654429430> analyzed. Unit <vacc0_entity_f654429430> generated.

Analyzing Entity <addsub_df91aa4f5b> in library <work> (Architecture <behavior>).
INFO:Xst:2679 - Register <cout_mem_92_22(0)> in unit <addsub_df91aa4f5b> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <addsub_df91aa4f5b> analyzed. Unit <addsub_df91aa4f5b> generated.

Analyzing Entity <delay_bram_entity_bb7690a1f7> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 34919: Unconnected input port 'up' of component 'xlcounter_limit' is tied to default value.
Entity <delay_bram_entity_bb7690a1f7> analyzed. Unit <delay_bram_entity_bb7690a1f7> generated.

Analyzing generic Entity <xlcounter_limit.1> in library <work> (Architecture <behavior>).
	cnt_15_0 = 1019
	cnt_31_16 = 0
	cnt_47_32 = 0
	cnt_63_48 = 0
	core_name0 = "binary_counter_virtex5_10_0_1ee993c8ed57b9ce"
	count_limited = 1
	op_arith = 1
	op_width = 10
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp0.core_instance0> in unit <xlcounter_limit.1>.
Entity <xlcounter_limit.1> analyzed. Unit <xlcounter_limit.1> generated.

Analyzing generic Entity <xlspram.1> in library <work> (Architecture <behavior>).
	c_address_width = 10
	c_width = 32
	core_name0 = "bmg_24_vx5_6f3d016421754f60"
	latency = 1
WARNING:Xst:37 - Detected unknown constraint/property "fpga_dont_touch". This constraint/property is not supported by the current software release and will be ignored.
    Set property "syn_black_box = TRUE" for instance <comp5.core_instance5> in unit <xlspram.1>.
Entity <xlspram.1> analyzed. Unit <xlspram.1> generated.

Analyzing Entity <mux_10eb3a1f2d> in library <work> (Architecture <behavior>).
Entity <mux_10eb3a1f2d> analyzed. Unit <mux_10eb3a1f2d> generated.

Analyzing Entity <pulse_ext_entity_1b0df989e5> in library <work> (Architecture <structural>).
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 34996: Unconnected input port 'up' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 34996: Unconnected input port 'load' of component 'xlcounter_free' is tied to default value.
WARNING:Xst:752 - "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd" line 34996: Unconnected input port 'din' of component 'xlcounter_free' is tied to default value.
Entity <pulse_ext_entity_1b0df989e5> analyzed. Unit <pulse_ext_entity_1b0df989e5> generated.

Analyzing Entity <constant_0604807f72> in library <work> (Architecture <behavior>).
Entity <constant_0604807f72> analyzed. Unit <constant_0604807f72> generated.

Analyzing Entity <relational_b4b277ae0f> in library <work> (Architecture <behavior>).
Entity <relational_b4b277ae0f> analyzed. Unit <relational_b4b277ae0f> generated.

Analyzing Entity <constant_37567836aa> in library <work> (Architecture <behavior>).
Entity <constant_37567836aa> analyzed. Unit <constant_37567836aa> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e5b38cca3b> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_46_20(0)> in unit <shift_657b5342cc> has a constant value of XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <op_mem_22_20(0)> in unit <inverter_e2b989a05e> has a constant value of X during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_beefa26759> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_d014357f6e> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_6dd6aca36b> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_370c0f2c47> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_b088568adf> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <cout_mem_92_22(1)> in unit <addsub_df91aa4f5b> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <xlclkprobe>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5_cw.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlclkprobe> synthesized.


Synthesizing Unit <concat_6f001c0c54>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_6f001c0c54> synthesized.


Synthesizing Unit <constant_6293007044>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_6293007044> synthesized.


Synthesizing Unit <delay_4f82bd00e5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <delay_4f82bd00e5> synthesized.


Synthesizing Unit <delay_3f5b23b538>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 64-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <delay_3f5b23b538> synthesized.


Synthesizing Unit <delay_9f02caa990>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <delay_9f02caa990> synthesized.


Synthesizing Unit <delay_e18fb31a3d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <delay_e18fb31a3d> synthesized.


Synthesizing Unit <delay_6a4d004582>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 60-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  60 D-type flip-flop(s).
Unit <delay_6a4d004582> synthesized.


Synthesizing Unit <delay_f73e91d273>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 30-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  30 D-type flip-flop(s).
Unit <delay_f73e91d273> synthesized.


Synthesizing Unit <delay_23d71a76f2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <op_mem_20_24>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <delay_23d71a76f2> synthesized.


Synthesizing Unit <delay_5e53a8130e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 90-bit register for signal <op_mem_20_24>.
    Summary:
	inferred  90 D-type flip-flop(s).
Unit <delay_5e53a8130e> synthesized.


Synthesizing Unit <reinterpret_df53fd8fe7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_df53fd8fe7> synthesized.


Synthesizing Unit <shift_7ed19d199d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <ip_1_23<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 20-bit register for signal <op_mem_46_20>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <shift_7ed19d199d> synthesized.


Synthesizing Unit <xlslice_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<24:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_1> synthesized.


Synthesizing Unit <xlslice_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_2> synthesized.


Synthesizing Unit <convert_func_call_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_1> synthesized.


Synthesizing Unit <counter_044fafc0c4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <count_reg_20_23>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_044fafc0c4> synthesized.


Synthesizing Unit <delay_672d2b8d1e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <op_mem_20_24<0>>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <delay_672d2b8d1e> synthesized.


Synthesizing Unit <logical_aacf6e1b0e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_aacf6e1b0e> synthesized.


Synthesizing Unit <relational_8782e16b67>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit comparator greatequal for signal <result_22_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_8782e16b67> synthesized.


Synthesizing Unit <shift_657b5342cc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_46_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_46_20_back> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cast_internal_ip_25_3_lsh<42:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <shift_657b5342cc> synthesized.


Synthesizing Unit <concat_949f038a6d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_949f038a6d> synthesized.


Synthesizing Unit <inverter_e2b989a05e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e2b989a05e> synthesized.


Synthesizing Unit <reinterpret_520edef059>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_520edef059> synthesized.


Synthesizing Unit <xlslice_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_5> synthesized.


Synthesizing Unit <xlslice_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_6> synthesized.


Synthesizing Unit <reinterpret_33580846c4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_33580846c4> synthesized.


Synthesizing Unit <xlslice_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<25:13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_11> synthesized.


Synthesizing Unit <xlslice_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<12:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_12> synthesized.


Synthesizing Unit <concat_4026b2acaf>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_4026b2acaf> synthesized.


Synthesizing Unit <reinterpret_6641bf0fb0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_6641bf0fb0> synthesized.


Synthesizing Unit <xlslice_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlslice_13> synthesized.


Synthesizing Unit <xlslice_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlslice_14> synthesized.


Synthesizing Unit <convert_func_call_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_5> synthesized.


Synthesizing Unit <concat_4720648850>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_4720648850> synthesized.


Synthesizing Unit <reinterpret_18554b6b75>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_18554b6b75> synthesized.


Synthesizing Unit <convert_func_call_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din<13>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <convert_func_call_6> synthesized.


Synthesizing Unit <xlconvert_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_2> synthesized.


Synthesizing Unit <inverter_e5b38cca3b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_mem_22_20_front_din> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <op_mem_22_20_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <inverter_e5b38cca3b> synthesized.


Synthesizing Unit <logical_80f90b97d0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <logical_80f90b97d0> synthesized.


Synthesizing Unit <constant_2ae71e3b73>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_2ae71e3b73> synthesized.


Synthesizing Unit <relational_487ac75be9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 25-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_487ac75be9> synthesized.


Synthesizing Unit <mux_bdc1db9d7e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <mux_bdc1db9d7e> synthesized.


Synthesizing Unit <xlslice_15>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_15> synthesized.


Synthesizing Unit <xlslice_16>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_16> synthesized.


Synthesizing Unit <scale_d36db02c7f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_d36db02c7f> synthesized.


Synthesizing Unit <reinterpret_69d3b5df7b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_69d3b5df7b> synthesized.


Synthesizing Unit <xlslice_28>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<9:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_28> synthesized.


Synthesizing Unit <xlslice_29>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_29> synthesized.


Synthesizing Unit <convert_func_call_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_7> synthesized.


Synthesizing Unit <concat_94752cfe6a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_94752cfe6a> synthesized.


Synthesizing Unit <reinterpret_b5050de978>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_b5050de978> synthesized.


Synthesizing Unit <scale_ccd10303d7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_ccd10303d7> synthesized.


Synthesizing Unit <reinterpret_f88c654950>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_f88c654950> synthesized.


Synthesizing Unit <xlslice_30>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<11:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_30> synthesized.


Synthesizing Unit <xlslice_31>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_31> synthesized.


Synthesizing Unit <convert_func_call_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_8> synthesized.


Synthesizing Unit <concat_2826c43530>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_2826c43530> synthesized.


Synthesizing Unit <reinterpret_a24d852164>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_a24d852164> synthesized.


Synthesizing Unit <mux_8e733acc00>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <mux_8e733acc00> synthesized.


Synthesizing Unit <xlslice_17>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_17> synthesized.


Synthesizing Unit <xlslice_18>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_18> synthesized.


Synthesizing Unit <scale_883ceb17ec>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_883ceb17ec> synthesized.


Synthesizing Unit <reinterpret_438cdd9555>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_438cdd9555> synthesized.


Synthesizing Unit <xlslice_32>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<13:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_32> synthesized.


Synthesizing Unit <xlslice_33>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_33> synthesized.


Synthesizing Unit <convert_func_call_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_9> synthesized.


Synthesizing Unit <concat_8e53793314>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_8e53793314> synthesized.


Synthesizing Unit <reinterpret_d51df7ac30>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d51df7ac30> synthesized.


Synthesizing Unit <scale_09d9c75679>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_09d9c75679> synthesized.


Synthesizing Unit <reinterpret_4389dc89bf>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_4389dc89bf> synthesized.


Synthesizing Unit <xlslice_34>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_34> synthesized.


Synthesizing Unit <xlslice_35>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<7:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_35> synthesized.


Synthesizing Unit <convert_func_call_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_10> synthesized.


Synthesizing Unit <concat_f2f6490a28>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_f2f6490a28> synthesized.


Synthesizing Unit <reinterpret_de38ef9df5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_de38ef9df5> synthesized.


Synthesizing Unit <reinterpret_ceef4fc23d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_ceef4fc23d> synthesized.


Synthesizing Unit <xlslice_36>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<17:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_36> synthesized.


Synthesizing Unit <xlslice_37>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<8:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_37> synthesized.


Synthesizing Unit <xlslice_19>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<5:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_19> synthesized.


Synthesizing Unit <mux_181e58d842>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 18-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
Unit <mux_181e58d842> synthesized.


Synthesizing Unit <xlslice_20>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_20> synthesized.


Synthesizing Unit <xlslice_21>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_21> synthesized.


Synthesizing Unit <scale_6d627f2811>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_6d627f2811> synthesized.


Synthesizing Unit <convert_func_call_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_11> synthesized.


Synthesizing Unit <concat_9d608cd669>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_9d608cd669> synthesized.


Synthesizing Unit <reinterpret_e2e786e1ed>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_e2e786e1ed> synthesized.


Synthesizing Unit <scale_1a387a5a22>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_1a387a5a22> synthesized.


Synthesizing Unit <reinterpret_a5a2f0dd62>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_a5a2f0dd62> synthesized.


Synthesizing Unit <xlslice_38>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<19:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_38> synthesized.


Synthesizing Unit <xlslice_39>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_39> synthesized.


Synthesizing Unit <convert_func_call_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_12> synthesized.


Synthesizing Unit <concat_a9f0cfc482>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_a9f0cfc482> synthesized.


Synthesizing Unit <reinterpret_d517af3309>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_d517af3309> synthesized.


Synthesizing Unit <xlslice_22>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_22> synthesized.


Synthesizing Unit <mux_c83be1b493>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 22-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <mux_c83be1b493> synthesized.


Synthesizing Unit <xlslice_23>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_23> synthesized.


Synthesizing Unit <scale_38e99696aa>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_38e99696aa> synthesized.


Synthesizing Unit <reinterpret_41416f6188>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_41416f6188> synthesized.


Synthesizing Unit <xlslice_40>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<21:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_40> synthesized.


Synthesizing Unit <xlslice_41>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_41> synthesized.


Synthesizing Unit <convert_func_call_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_13> synthesized.


Synthesizing Unit <concat_6188124172>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_6188124172> synthesized.


Synthesizing Unit <reinterpret_a106f99236>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_a106f99236> synthesized.


Synthesizing Unit <scale_d11c4b5145>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_d11c4b5145> synthesized.


Synthesizing Unit <reinterpret_8f5500aea5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_8f5500aea5> synthesized.


Synthesizing Unit <xlslice_42>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<23:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_42> synthesized.


Synthesizing Unit <xlslice_43>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<11:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_43> synthesized.


Synthesizing Unit <convert_func_call_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_14> synthesized.


Synthesizing Unit <xlslice_24>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_24> synthesized.


Synthesizing Unit <counter_9b03e3d644>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <rst_limit_join_44_1<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <count_reg_join_44_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <count_reg_20_23<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <counter_9b03e3d644> synthesized.


Synthesizing Unit <mux_0eccfc7565>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 26-bit register for signal <pipe_16_22<0>>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <mux_0eccfc7565> synthesized.


Synthesizing Unit <xlslice_25>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlslice_25> synthesized.


Synthesizing Unit <xlslice_26>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_26> synthesized.


Synthesizing Unit <scale_a1339d14c7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_a1339d14c7> synthesized.


Synthesizing Unit <convert_func_call_15>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_15> synthesized.


Synthesizing Unit <concat_e5ffcbc394>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_e5ffcbc394> synthesized.


Synthesizing Unit <reinterpret_eb72d4ea08>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_eb72d4ea08> synthesized.


Synthesizing Unit <scale_11a6418200>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <scale_11a6418200> synthesized.


Synthesizing Unit <reinterpret_445612bb74>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_445612bb74> synthesized.


Synthesizing Unit <xlslice_44>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<27:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_44> synthesized.


Synthesizing Unit <xlslice_45>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<13:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_45> synthesized.


Synthesizing Unit <convert_func_call_16>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_16> synthesized.


Synthesizing Unit <concat_22467883b2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <concat_22467883b2> synthesized.


Synthesizing Unit <reinterpret_0d1490be80>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_0d1490be80> synthesized.


Synthesizing Unit <xlslice_27>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlslice_27> synthesized.


Synthesizing Unit <reinterpret_c2430bbd90>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_c2430bbd90> synthesized.


Synthesizing Unit <xlslice_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<29:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_7> synthesized.


Synthesizing Unit <xlslice_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_8> synthesized.


Synthesizing Unit <mux_d99e59b6d4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_d99e59b6d4> synthesized.


Synthesizing Unit <reinterpret_c5d4d59b73>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_c5d4d59b73> synthesized.


Synthesizing Unit <xlslice_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_3> synthesized.


Synthesizing Unit <xlslice_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<31:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_4> synthesized.


Synthesizing Unit <convert_func_call_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_2> synthesized.


Synthesizing Unit <convert_func_call_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_3> synthesized.


Synthesizing Unit <convert_func_call_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <convert_func_call_4> synthesized.


Synthesizing Unit <xlslice_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_9> synthesized.


Synthesizing Unit <xlslice_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <x<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlslice_10> synthesized.


Synthesizing Unit <reinterpret_3f7e3674f6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <reinterpret_3f7e3674f6> synthesized.


Synthesizing Unit <mux_10eb3a1f2d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <mux_10eb3a1f2d> synthesized.


Synthesizing Unit <constant_37567836aa>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_37567836aa> synthesized.


Synthesizing Unit <constant_0604807f72>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <constant_0604807f72> synthesized.


Synthesizing Unit <relational_b4b277ae0f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit comparator not equal for signal <result_14_3_rel<0>>.
    Summary:
	inferred   1 Comparator(s).
Unit <relational_b4b277ae0f> synthesized.


Synthesizing Unit <single_reg_w_init_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <single_reg_w_init_1> synthesized.


Synthesizing Unit <xlcounter_free_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_1> synthesized.


Synthesizing Unit <led0_sync_entity_63dd83c044>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <led0_sync_entity_63dd83c044> synthesized.


Synthesizing Unit <xlcounter_free_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_2> synthesized.


Synthesizing Unit <xlconvert_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_1> synthesized.


Synthesizing Unit <single_reg_w_init_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <single_reg_w_init_2> synthesized.


Synthesizing Unit <conv_entity_15155d9586>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <conv_entity_15155d9586> synthesized.


Synthesizing Unit <c_to_ri_entity_98aee0f6b0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_98aee0f6b0> synthesized.


Synthesizing Unit <ri_to_c_entity_a9bc973482>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_a9bc973482> synthesized.


Synthesizing Unit <srl17e_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_3> synthesized.


Synthesizing Unit <srl17e_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_4> synthesized.


Synthesizing Unit <srl17e_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_5> synthesized.


Synthesizing Unit <xlcounter_limit_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <op_thresh0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlcounter_limit_2> synthesized.


Synthesizing Unit <xlsprom_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_1> synthesized.


Synthesizing Unit <srl17e_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_6> synthesized.


Synthesizing Unit <srl17e_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_1> synthesized.


Synthesizing Unit <c_to_ri_d_entity_a317bb28ca>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_d_entity_a317bb28ca> synthesized.


Synthesizing Unit <xlconvert_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_6> synthesized.


Synthesizing Unit <ri_to_c_entity_1fce6a81e9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_1fce6a81e9> synthesized.


Synthesizing Unit <srl17e_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_7> synthesized.


Synthesizing Unit <xlmult_v9_0_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_2> synthesized.


Synthesizing Unit <srl17e_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_2> synthesized.


Synthesizing Unit <xlspram_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_2> synthesized.


Synthesizing Unit <xlcounter_limit_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8006.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_3> synthesized.


Synthesizing Unit <xlsprom_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_2> synthesized.


Synthesizing Unit <srl17e_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_8> synthesized.


Synthesizing Unit <xlconvert_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_7> synthesized.


Synthesizing Unit <srl17e_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_9> synthesized.


Synthesizing Unit <single_reg_w_init_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <single_reg_w_init_3> synthesized.


Synthesizing Unit <srl17e_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_14> synthesized.


Synthesizing Unit <srl17e_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_10> synthesized.


Synthesizing Unit <xlsprom_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_3> synthesized.


Synthesizing Unit <xlsprom_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_4> synthesized.


Synthesizing Unit <xlsprom_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_5> synthesized.


Synthesizing Unit <xlsprom_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_6> synthesized.


Synthesizing Unit <xlcounter_free_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_3> synthesized.


Synthesizing Unit <xlcounter_free_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_5> synthesized.


Synthesizing Unit <xlspram_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_3> synthesized.


Synthesizing Unit <xlcounter_limit_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8006.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_4> synthesized.


Synthesizing Unit <srl17e_15>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_15> synthesized.


Synthesizing Unit <srl17e_16>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_16> synthesized.


Synthesizing Unit <xlcounter_free_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_6> synthesized.


Synthesizing Unit <xlspram_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_4> synthesized.


Synthesizing Unit <xlcounter_limit_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8006.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_5> synthesized.


Synthesizing Unit <c_to_ri_entity_a0b35914a5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_a0b35914a5> synthesized.


Synthesizing Unit <xlconvert_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_8> synthesized.


Synthesizing Unit <ri_to_c_entity_198280dd40>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_198280dd40> synthesized.


Synthesizing Unit <c_to_ri_entity_f5baeb3113>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_f5baeb3113> synthesized.


Synthesizing Unit <xlconvert_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_9> synthesized.


Synthesizing Unit <ri_to_c_entity_0182c718d6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_0182c718d6> synthesized.


Synthesizing Unit <xlcounter_free_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_7> synthesized.


Synthesizing Unit <xlspram_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_5> synthesized.


Synthesizing Unit <xlcounter_limit_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8006.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_6> synthesized.


Synthesizing Unit <srl17e_17>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_17> synthesized.


Synthesizing Unit <xlcounter_free_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_8> synthesized.


Synthesizing Unit <srl17e_18>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_18> synthesized.


Synthesizing Unit <xlspram_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_6> synthesized.


Synthesizing Unit <xlcounter_limit_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8006.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_7> synthesized.


Synthesizing Unit <c_to_ri_entity_a951dc1c31>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_a951dc1c31> synthesized.


Synthesizing Unit <xlconvert_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_10> synthesized.


Synthesizing Unit <ri_to_c_entity_0af4711b5a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_0af4711b5a> synthesized.


Synthesizing Unit <c_to_ri_entity_30752a13a2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_30752a13a2> synthesized.


Synthesizing Unit <xlconvert_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_11> synthesized.


Synthesizing Unit <ri_to_c_entity_8fd349198e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_8fd349198e> synthesized.


Synthesizing Unit <c_to_ri1_entity_5470105349>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri1_entity_5470105349> synthesized.


Synthesizing Unit <c_to_ri_entity_4b0a5ce28e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_4b0a5ce28e> synthesized.


Synthesizing Unit <xlmult_v9_0_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_3> synthesized.


Synthesizing Unit <ri_to_c_entity_2e4578f875>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_2e4578f875> synthesized.


Synthesizing Unit <xlmult_v9_0_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<17:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_4> synthesized.


Synthesizing Unit <srl17e_27>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_27> synthesized.


Synthesizing Unit <srl17e_28>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_28> synthesized.


Synthesizing Unit <srl17e_19>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_19> synthesized.


Synthesizing Unit <srl17e_20>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_20> synthesized.


Synthesizing Unit <srl17e_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_11> synthesized.


Synthesizing Unit <xlsprom_dist_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlsprom_dist_1> synthesized.


Synthesizing Unit <xlsprom_dist_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlsprom_dist_2> synthesized.


Synthesizing Unit <xlsprom_dist_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlsprom_dist_3> synthesized.


Synthesizing Unit <xlcounter_free_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_9> synthesized.


Synthesizing Unit <srl17e_29>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_29> synthesized.


Synthesizing Unit <xlcounter_free_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_10> synthesized.


Synthesizing Unit <srl17e_21>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_21> synthesized.


Synthesizing Unit <srl17e_30>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_30> synthesized.


Synthesizing Unit <srl17e_31>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_31> synthesized.


Synthesizing Unit <c_to_ri_entity_5d74bd6338>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_5d74bd6338> synthesized.


Synthesizing Unit <xlconvert_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_12> synthesized.


Synthesizing Unit <ri_to_c_entity_ec7bef57b0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_ec7bef57b0> synthesized.


Synthesizing Unit <c_to_ri_entity_c71c9ba5a3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_c71c9ba5a3> synthesized.


Synthesizing Unit <xlconvert_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_13> synthesized.


Synthesizing Unit <ri_to_c_entity_63f3687651>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_63f3687651> synthesized.


Synthesizing Unit <c_to_ri_entity_ae7a64a88c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_ae7a64a88c> synthesized.


Synthesizing Unit <xlmult_v9_0_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<17:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_5> synthesized.


Synthesizing Unit <ri_to_c_entity_ea87272015>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_ea87272015> synthesized.


Synthesizing Unit <xlmult_v9_0_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<19:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_6> synthesized.


Synthesizing Unit <srl17e_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_12> synthesized.


Synthesizing Unit <srl17e_32>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_32> synthesized.


Synthesizing Unit <srl17e_22>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_22> synthesized.


Synthesizing Unit <xlsprom_dist_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlsprom_dist_4> synthesized.


Synthesizing Unit <xlsprom_dist_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlsprom_dist_5> synthesized.


Synthesizing Unit <xlsprom_dist_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlsprom_dist_6> synthesized.


Synthesizing Unit <xlcounter_free_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_11> synthesized.


Synthesizing Unit <srl17e_33>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_33> synthesized.


Synthesizing Unit <srl17e_23>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_23> synthesized.


Synthesizing Unit <xlcounter_free_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_12> synthesized.


Synthesizing Unit <srl17e_24>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_24> synthesized.


Synthesizing Unit <srl17e_25>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_25> synthesized.


Synthesizing Unit <c_to_ri_entity_9d09d1fddc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_9d09d1fddc> synthesized.


Synthesizing Unit <xlconvert_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_14> synthesized.


Synthesizing Unit <ri_to_c_entity_f68b008a78>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_f68b008a78> synthesized.


Synthesizing Unit <c_to_ri_entity_a1756e98d3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_a1756e98d3> synthesized.


Synthesizing Unit <xlconvert_15>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_15> synthesized.


Synthesizing Unit <ri_to_c_entity_daa531ef30>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_daa531ef30> synthesized.


Synthesizing Unit <c_to_ri_entity_aa5451072f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_aa5451072f> synthesized.


Synthesizing Unit <xlmult_v9_0_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<19:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_7> synthesized.


Synthesizing Unit <ri_to_c_entity_e18ea9efe4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_e18ea9efe4> synthesized.


Synthesizing Unit <xlmult_v9_0_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<21:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_8> synthesized.


Synthesizing Unit <srl17e_34>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_34> synthesized.


Synthesizing Unit <srl17e_35>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_35> synthesized.


Synthesizing Unit <srl17e_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_13> synthesized.


Synthesizing Unit <xlsprom_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_7> synthesized.


Synthesizing Unit <xlsprom_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_8> synthesized.


Synthesizing Unit <xlsprom_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_9> synthesized.


Synthesizing Unit <xlcounter_free_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_13> synthesized.


Synthesizing Unit <srl17e_36>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_36> synthesized.


Synthesizing Unit <c_to_ri_entity_e60c6e23f7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_e60c6e23f7> synthesized.


Synthesizing Unit <xlconvert_16>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_16> synthesized.


Synthesizing Unit <ri_to_c_entity_25be8ec1e0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_25be8ec1e0> synthesized.


Synthesizing Unit <c_to_ri_entity_89efdf8d69>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_89efdf8d69> synthesized.


Synthesizing Unit <xlconvert_17>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_17> synthesized.


Synthesizing Unit <ri_to_c_entity_c1c70e83c4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_c1c70e83c4> synthesized.


Synthesizing Unit <c_to_ri_entity_791c94a238>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_791c94a238> synthesized.


Synthesizing Unit <xlmult_v9_0_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<21:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_9> synthesized.


Synthesizing Unit <ri_to_c_entity_730f613117>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <ri_to_c_entity_730f613117> synthesized.


Synthesizing Unit <xlmult_v9_0_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmp_p<23:20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_10> synthesized.


Synthesizing Unit <srl17e_26>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <srl17e_26> synthesized.


Synthesizing Unit <xlsprom_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_10> synthesized.


Synthesizing Unit <xlsprom_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_11> synthesized.


Synthesizing Unit <xlsprom_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlsprom_12> synthesized.


Synthesizing Unit <c_to_ri_entity_018c749daa>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_to_ri_entity_018c749daa> synthesized.


Synthesizing Unit <xlmult_v9_0_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <core_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <core_clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rfd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_core_ce> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <conv_a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <xlmult_v9_0_1> synthesized.


Synthesizing Unit <xlconvert_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_3> synthesized.


Synthesizing Unit <xlconvert_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_4> synthesized.


Synthesizing Unit <xlconvert_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlconvert_5> synthesized.


Synthesizing Unit <xlcounter_free_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <din> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <load<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <xlcounter_free_4> synthesized.


Synthesizing Unit <single_reg_w_init_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <single_reg_w_init_4> synthesized.


Synthesizing Unit <xlcounter_limit_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <up<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <low_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <high_cnt_to> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cnt_to<63:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit comparator equal for signal <op_thresh0$cmp_eq0000> created at line 8006.
    Summary:
	inferred   1 Comparator(s).
Unit <xlcounter_limit_1> synthesized.


Synthesizing Unit <xlspram_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <sinit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <xlspram_1> synthesized.


Synthesizing Unit <synth_reg_w_init_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <synth_reg_w_init_1> synthesized.


Synthesizing Unit <acc_cnt_entity_b094c4628c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <acc_cnt_entity_b094c4628c> synthesized.


Synthesizing Unit <adc_5g_dmux_entity_cb544fc405>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <adc_5g_dmux_entity_cb544fc405> synthesized.


Synthesizing Unit <synth_reg_w_init_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <synth_reg_w_init_2> synthesized.


Synthesizing Unit <synth_reg_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_3> synthesized.


Synthesizing Unit <synth_reg_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_4> synthesized.


Synthesizing Unit <synth_reg_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_5> synthesized.


Synthesizing Unit <c_gen_entity_bf95befd11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_gen_entity_bf95befd11> synthesized.


Synthesizing Unit <synth_reg_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_6> synthesized.


Synthesizing Unit <synth_reg_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_1> synthesized.


Synthesizing Unit <mult_add_im_entity_4d48caf85c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <mult_add_im_entity_4d48caf85c> synthesized.


Synthesizing Unit <tap_delay_entity_cff57329e0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <tap_delay_entity_cff57329e0> synthesized.


Synthesizing Unit <synth_reg_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_7> synthesized.


Synthesizing Unit <synth_reg_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_2> synthesized.


Synthesizing Unit <c_gen_entity_ef9f0daf96>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_gen_entity_ef9f0daf96> synthesized.


Synthesizing Unit <synth_reg_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_8> synthesized.


Synthesizing Unit <synth_reg_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_9> synthesized.


Synthesizing Unit <synth_reg_w_init_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <synth_reg_w_init_3> synthesized.


Synthesizing Unit <synth_reg_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_14> synthesized.


Synthesizing Unit <synth_reg_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_10> synthesized.


Synthesizing Unit <c_gen_entity_f5b434272f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_gen_entity_f5b434272f> synthesized.


Synthesizing Unit <c_gen_entity_cc4b8f0ddf>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_gen_entity_cc4b8f0ddf> synthesized.


Synthesizing Unit <c_gen_entity_3a38054343>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_gen_entity_3a38054343> synthesized.


Synthesizing Unit <c_gen_entity_c08b0d88a0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <c_gen_entity_c08b0d88a0> synthesized.


Synthesizing Unit <delay_b_entity_3753017bc5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <delay_b_entity_3753017bc5> synthesized.


Synthesizing Unit <synth_reg_15>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_15> synthesized.


Synthesizing Unit <delay_b_entity_b883cd2ae1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <delay_b_entity_b883cd2ae1> synthesized.


Synthesizing Unit <synth_reg_16>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_16> synthesized.


Synthesizing Unit <delay_b_entity_2b6a1841aa>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <delay_b_entity_2b6a1841aa> synthesized.


Synthesizing Unit <synth_reg_17>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_17> synthesized.


Synthesizing Unit <delay_b_entity_5498b3c6d7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <delay_b_entity_5498b3c6d7> synthesized.


Synthesizing Unit <synth_reg_18>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_18> synthesized.


Synthesizing Unit <twiddle_gen1_entity_d4edc5d5b8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <twiddle_gen1_entity_d4edc5d5b8> synthesized.


Synthesizing Unit <twiddle_gen2_entity_781a24cbd1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <twiddle_gen2_entity_781a24cbd1> synthesized.


Synthesizing Unit <twiddle_gen3_entity_b330f53aa7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <twiddle_gen3_entity_b330f53aa7> synthesized.


Synthesizing Unit <synth_reg_29>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_29> synthesized.


Synthesizing Unit <synth_reg_30>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_30> synthesized.


Synthesizing Unit <synth_reg_19>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_19> synthesized.


Synthesizing Unit <synth_reg_20>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_20> synthesized.


Synthesizing Unit <synth_reg_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_11> synthesized.


Synthesizing Unit <synth_reg_31>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_31> synthesized.


Synthesizing Unit <synth_reg_21>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_21> synthesized.


Synthesizing Unit <synth_reg_22>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_22> synthesized.


Synthesizing Unit <synth_reg_32>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_32> synthesized.


Synthesizing Unit <twiddle_gen1_entity_ad96421b04>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <twiddle_gen1_entity_ad96421b04> synthesized.


Synthesizing Unit <twiddle_gen2_entity_43d8e43601>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <twiddle_gen2_entity_43d8e43601> synthesized.


Synthesizing Unit <twiddle_gen3_entity_6929dde8bc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <twiddle_gen3_entity_6929dde8bc> synthesized.


Synthesizing Unit <synth_reg_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_12> synthesized.


Synthesizing Unit <synth_reg_33>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_33> synthesized.


Synthesizing Unit <synth_reg_23>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_23> synthesized.


Synthesizing Unit <synth_reg_34>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_34> synthesized.


Synthesizing Unit <synth_reg_24>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_24> synthesized.


Synthesizing Unit <synth_reg_25>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_25> synthesized.


Synthesizing Unit <synth_reg_26>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_26> synthesized.


Synthesizing Unit <twiddle_gen1_entity_0b2791cb0c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <twiddle_gen1_entity_0b2791cb0c> synthesized.


Synthesizing Unit <twiddle_gen2_entity_584fce07b3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <twiddle_gen2_entity_584fce07b3> synthesized.


Synthesizing Unit <twiddle_gen3_entity_92ffe16428>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <twiddle_gen3_entity_92ffe16428> synthesized.


Synthesizing Unit <synth_reg_35>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_35> synthesized.


Synthesizing Unit <synth_reg_36>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_36> synthesized.


Synthesizing Unit <synth_reg_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_13> synthesized.


Synthesizing Unit <synth_reg_27>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_27> synthesized.


Synthesizing Unit <synth_reg_37>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_37> synthesized.


Synthesizing Unit <twiddle_gen1_entity_3c24058275>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <twiddle_gen1_entity_3c24058275> synthesized.


Synthesizing Unit <twiddle_gen2_entity_875d51f938>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <twiddle_gen2_entity_875d51f938> synthesized.


Synthesizing Unit <twiddle_gen3_entity_9616316372>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <twiddle_gen3_entity_9616316372> synthesized.


Synthesizing Unit <synth_reg_28>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:647 - Input <clr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <synth_reg_28> synthesized.


Synthesizing Unit <addr_entity_0d667c409d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <addr_entity_0d667c409d> synthesized.


Synthesizing Unit <bram_entity_58889dfc6b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <bram_entity_58889dfc6b> synthesized.


Synthesizing Unit <freeze_cntr_entity_21031db3e7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <freeze_cntr_entity_21031db3e7> synthesized.


Synthesizing Unit <synth_reg_w_init_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <synth_reg_w_init_4> synthesized.


Synthesizing Unit <delay_bram_entity_bb7690a1f7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <delay_bram_entity_bb7690a1f7> synthesized.


Synthesizing Unit <xlclockdriver>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5_cw.vhd".
WARNING:Xst:1780 - Signal <internal_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ce_vec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found T flip-flop for signal <clk_num<0>>.
    Summary:
	inferred   1 T-type flip-flop(s).
Unit <xlclockdriver> synthesized.


Synthesizing Unit <xlregister_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlregister_1> synthesized.


Synthesizing Unit <convert_pipeline_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<6:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_1> synthesized.


Synthesizing Unit <xldelay_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_3> synthesized.


Synthesizing Unit <xldelay_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_1> synthesized.


Synthesizing Unit <xldelay_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_4> synthesized.


Synthesizing Unit <xldelay_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_2> synthesized.


Synthesizing Unit <xldelay_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_5> synthesized.


Synthesizing Unit <xldelay_6>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_6> synthesized.


Synthesizing Unit <xldelay_7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_7> synthesized.


Synthesizing Unit <addsub_96c9bdbd23>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit adder for signal <internal_s_69_5_addsub>.
    Found 14-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_96c9bdbd23> synthesized.


Synthesizing Unit <xldelay_11>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_11> synthesized.


Synthesizing Unit <biplex_commutator_01_entity_d94d0f5a44>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_01_entity_d94d0f5a44> synthesized.


Synthesizing Unit <xldelay_12>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_12> synthesized.


Synthesizing Unit <xldelay_13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_13> synthesized.


Synthesizing Unit <addsub_eb4d860591>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit adder for signal <internal_s_69_5_addsub>.
    Found 6-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_eb4d860591> synthesized.


Synthesizing Unit <addsub_9c7e273d9e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 6-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_9c7e273d9e> synthesized.


Synthesizing Unit <addsub_a184f24b37>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit adder for signal <internal_s_69_5_addsub>.
    Found 7-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_a184f24b37> synthesized.


Synthesizing Unit <addsub_7fcae3aac5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 7-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_7fcae3aac5> synthesized.


Synthesizing Unit <biplex_commutator_01_entity_d9d6a6b3e7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_01_entity_d9d6a6b3e7> synthesized.


Synthesizing Unit <xldelay_14>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_14> synthesized.


Synthesizing Unit <xldelay_15>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_15> synthesized.


Synthesizing Unit <addsub_45089cbef1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <internal_s_69_5_addsub>.
    Found 8-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_45089cbef1> synthesized.


Synthesizing Unit <addsub_8540835a91>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 8-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_8540835a91> synthesized.


Synthesizing Unit <addsub_9da8efbf9f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit adder for signal <internal_s_69_5_addsub>.
    Found 9-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_9da8efbf9f> synthesized.


Synthesizing Unit <addsub_13f365b626>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 9-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_13f365b626> synthesized.


Synthesizing Unit <xldelay_8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_8> synthesized.


Synthesizing Unit <addsub_68fd003b58>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit adder for signal <internal_s_69_5_addsub>.
    Found 8-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_68fd003b58> synthesized.


Synthesizing Unit <xldelay_16>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_16> synthesized.


Synthesizing Unit <xldelay_17>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_17> synthesized.


Synthesizing Unit <addsub_544c0104be>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit adder for signal <internal_s_69_5_addsub>.
    Found 14-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_544c0104be> synthesized.


Synthesizing Unit <addsub_beefa26759>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 28-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  28 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_beefa26759> synthesized.


Synthesizing Unit <addsub_f8eb1451fa>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 14-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_f8eb1451fa> synthesized.


Synthesizing Unit <addsub_bd2bd198b1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit adder for signal <internal_s_69_5_addsub>.
    Found 10-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_bd2bd198b1> synthesized.


Synthesizing Unit <convert_pipeline_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<8:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 9-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_2> synthesized.


Synthesizing Unit <xldelay_26>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_26> synthesized.


Synthesizing Unit <xldelay_18>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_18> synthesized.


Synthesizing Unit <xldelay_19>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_19> synthesized.


Synthesizing Unit <xldelay_27>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_27> synthesized.


Synthesizing Unit <addsub_793ae25d23>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit adder for signal <internal_s_69_5_addsub>.
    Found 10-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_793ae25d23> synthesized.


Synthesizing Unit <addsub_3700bc31ba>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 10-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_3700bc31ba> synthesized.


Synthesizing Unit <addsub_74b65e93f7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit adder for signal <internal_s_69_5_addsub>.
    Found 11-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_74b65e93f7> synthesized.


Synthesizing Unit <addsub_89c5949a28>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 11-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_89c5949a28> synthesized.


Synthesizing Unit <xldelay_9>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_9> synthesized.


Synthesizing Unit <addsub_9c69b3eb3e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit adder for signal <internal_s_69_5_addsub>.
    Found 10-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_9c69b3eb3e> synthesized.


Synthesizing Unit <xldelay_20>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_20> synthesized.


Synthesizing Unit <addsub_4d1a74115a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit adder for signal <internal_s_69_5_addsub>.
    Found 16-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_4d1a74115a> synthesized.


Synthesizing Unit <addsub_d014357f6e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 32-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_d014357f6e> synthesized.


Synthesizing Unit <addsub_6c5172b36d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 16-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_6c5172b36d> synthesized.


Synthesizing Unit <convert_pipeline_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<10:9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 11-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_3> synthesized.


Synthesizing Unit <xldelay_28>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_28> synthesized.


Synthesizing Unit <xldelay_21>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_21> synthesized.


Synthesizing Unit <xldelay_22>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_22> synthesized.


Synthesizing Unit <xldelay_23>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_23> synthesized.


Synthesizing Unit <addsub_470ffe01d4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit adder for signal <internal_s_69_5_addsub>.
    Found 12-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_470ffe01d4> synthesized.


Synthesizing Unit <addsub_388a97573b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 12-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_388a97573b> synthesized.


Synthesizing Unit <addsub_ed74d532a0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit adder for signal <internal_s_69_5_addsub>.
    Found 13-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_ed74d532a0> synthesized.


Synthesizing Unit <addsub_f11535f968>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 13-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_f11535f968> synthesized.


Synthesizing Unit <xldelay_10>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_10> synthesized.


Synthesizing Unit <addsub_d661929060>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 12-bit adder for signal <internal_s_69_5_addsub>.
    Found 12-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_d661929060> synthesized.


Synthesizing Unit <addsub_c8df442ec4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit adder for signal <internal_s_69_5_addsub>.
    Found 18-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c8df442ec4> synthesized.


Synthesizing Unit <addsub_6dd6aca36b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 36-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_6dd6aca36b> synthesized.


Synthesizing Unit <addsub_21a1218bfe>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 19-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 18-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_21a1218bfe> synthesized.


Synthesizing Unit <convert_pipeline_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<12:11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_4> synthesized.


Synthesizing Unit <xldelay_24>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_24> synthesized.


Synthesizing Unit <xldelay_29>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_29> synthesized.


Synthesizing Unit <addsub_4a1b074932>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit adder for signal <internal_s_69_5_addsub>.
    Found 14-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_4a1b074932> synthesized.


Synthesizing Unit <addsub_f3687289ea>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 14-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_f3687289ea> synthesized.


Synthesizing Unit <addsub_79dc8835bc>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit adder for signal <internal_s_69_5_addsub>.
    Found 15-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_79dc8835bc> synthesized.


Synthesizing Unit <addsub_f4e99698eb>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 15-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_f4e99698eb> synthesized.


Synthesizing Unit <addsub_c0d1d84d6b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit adder for signal <internal_s_69_5_addsub>.
    Found 14-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  14 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_c0d1d84d6b> synthesized.


Synthesizing Unit <xldelay_25>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xldelay_25> synthesized.


Synthesizing Unit <addsub_a9cdc93774>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 21-bit adder for signal <internal_s_69_5_addsub>.
    Found 20-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_a9cdc93774> synthesized.


Synthesizing Unit <addsub_370c0f2c47>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 21-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 40-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_370c0f2c47> synthesized.


Synthesizing Unit <addsub_5777994232>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_71_5_addsub<20>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 21-bit subtractor for signal <internal_s_71_5_addsub>.
    Found 20-bit register for signal <op_mem_91_20<0>>.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_5777994232> synthesized.


Synthesizing Unit <convert_pipeline_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <quantized_result_out<14:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit adder for signal <quantized_result_in>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <convert_pipeline_5> synthesized.


Synthesizing Unit <addsub_b088568adf>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<30:26>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 31-bit adder for signal <internal_s_69_5_addsub>.
    Found 60-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  60 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_b088568adf> synthesized.


Synthesizing Unit <xlregister_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlregister_2> synthesized.


Synthesizing Unit <addsub_df91aa4f5b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <prev_mode_93_22> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<54:45>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <internal_s_69_5_addsub<12:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cout_mem_92_22_back<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 55-bit adder for signal <internal_s_69_5_addsub>.
    Found 64-bit register for signal <op_mem_91_20>.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <addsub_df91aa4f5b> synthesized.


Synthesizing Unit <default_clock_driver>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5_cw.vhd".
Unit <default_clock_driver> synthesized.


Synthesizing Unit <posedge1_entity_a7b163b634>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <posedge1_entity_a7b163b634> synthesized.


Synthesizing Unit <r4_power15_1_entity_08daeed395>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_power15_1_entity_08daeed395> synthesized.


Synthesizing Unit <xlconvert_pipeline_1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlconvert_pipeline_1> synthesized.


Synthesizing Unit <fir_coef_entity_0af9e81caa>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_coef_entity_0af9e81caa> synthesized.


Synthesizing Unit <fir_core_entity_b2bda55e40>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_core_entity_b2bda55e40> synthesized.


Synthesizing Unit <fir_coef_entity_a48abeed74>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_coef_entity_a48abeed74> synthesized.


Synthesizing Unit <mult_add_im_entity_bcb889fa3c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <mult_add_im_entity_bcb889fa3c> synthesized.


Synthesizing Unit <fir_coef_entity_fde0a7d7ec>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_coef_entity_fde0a7d7ec> synthesized.


Synthesizing Unit <fir_coef_entity_a9c667a245>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_coef_entity_a9c667a245> synthesized.


Synthesizing Unit <fir_coef_entity_743c550e81>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_coef_entity_743c550e81> synthesized.


Synthesizing Unit <fir_coef_entity_ca7af2f237>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_coef_entity_ca7af2f237> synthesized.


Synthesizing Unit <fir_quantize_entity_3e3c098987>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_quantize_entity_3e3c098987> synthesized.


Synthesizing Unit <fir_coef_entity_3a20e324e3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_coef_entity_3a20e324e3> synthesized.


Synthesizing Unit <fir_core_entity_163ba41dfd>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_core_entity_163ba41dfd> synthesized.


Synthesizing Unit <biplex_commutator_23_entity_b69fa550ff>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_23_entity_b69fa550ff> synthesized.


Synthesizing Unit <biplex_commutator_ac_entity_54dd4bc092>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_ac_entity_54dd4bc092> synthesized.


Synthesizing Unit <butterfly0_entity_aff70b2e29>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly0_entity_aff70b2e29> synthesized.


Synthesizing Unit <butterfly1_entity_1f08db8b49>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly1_entity_1f08db8b49> synthesized.


Synthesizing Unit <butterfly2_entity_c160579bda>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly2_entity_c160579bda> synthesized.


Synthesizing Unit <butterfly3j_entity_271a801ff3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly3j_entity_271a801ff3> synthesized.


Synthesizing Unit <biplex_commutator_23_entity_7fb7fc50cf>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_23_entity_7fb7fc50cf> synthesized.


Synthesizing Unit <biplex_commutator_ac_entity_dfed73a955>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_ac_entity_dfed73a955> synthesized.


Synthesizing Unit <butterfly0_entity_72dac021db>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly0_entity_72dac021db> synthesized.


Synthesizing Unit <butterfly1_entity_0677f389ed>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly1_entity_0677f389ed> synthesized.


Synthesizing Unit <butterfly2_entity_b8a2a5841b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly2_entity_b8a2a5841b> synthesized.


Synthesizing Unit <butterfly3j_entity_099a68bb38>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly3j_entity_099a68bb38> synthesized.


Synthesizing Unit <xlconvert_pipeline_2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlconvert_pipeline_2> synthesized.


Synthesizing Unit <delay_b_entity_14ddfa4fc3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <delay_b_entity_14ddfa4fc3> synthesized.


Synthesizing Unit <delay_b_entity_dfb07df534>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <delay_b_entity_dfb07df534> synthesized.


Synthesizing Unit <butterfly0_entity_6af82f5f7a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly0_entity_6af82f5f7a> synthesized.


Synthesizing Unit <butterfly1_entity_64372e40fa>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly1_entity_64372e40fa> synthesized.


Synthesizing Unit <butterfly2_entity_c19c587f13>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly2_entity_c19c587f13> synthesized.


Synthesizing Unit <butterfly3j_entity_9ef24f7440>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly3j_entity_9ef24f7440> synthesized.


Synthesizing Unit <xlconvert_pipeline_3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlconvert_pipeline_3> synthesized.


Synthesizing Unit <delay_b_entity_84884a866a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <delay_b_entity_84884a866a> synthesized.


Synthesizing Unit <delay_b_entity_b4c9d9259e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <delay_b_entity_b4c9d9259e> synthesized.


Synthesizing Unit <butterfly0_entity_4679b2c42e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly0_entity_4679b2c42e> synthesized.


Synthesizing Unit <butterfly1_entity_011a8b0075>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly1_entity_011a8b0075> synthesized.


Synthesizing Unit <butterfly2_entity_a719dc5ac2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly2_entity_a719dc5ac2> synthesized.


Synthesizing Unit <butterfly3j_entity_8b0dcaa1a8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly3j_entity_8b0dcaa1a8> synthesized.


Synthesizing Unit <xlconvert_pipeline_4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlconvert_pipeline_4> synthesized.


Synthesizing Unit <delay_b_entity_4f06581ffe>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <delay_b_entity_4f06581ffe> synthesized.


Synthesizing Unit <delay_b_entity_166f3522d2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <delay_b_entity_166f3522d2> synthesized.


Synthesizing Unit <butterfly0_entity_d9dedc65d0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly0_entity_d9dedc65d0> synthesized.


Synthesizing Unit <butterfly2_entity_d9ed76fd30>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly2_entity_d9ed76fd30> synthesized.


Synthesizing Unit <butterfly3j_entity_a84819e721>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <butterfly3j_entity_a84819e721> synthesized.


Synthesizing Unit <xlconvert_pipeline_5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <xlconvert_pipeline_5> synthesized.


Synthesizing Unit <acc_cntrl_entity_67047630d4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <acc_cntrl_entity_67047630d4> synthesized.


Synthesizing Unit <pulse_ext1_entity_53273fddd4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <pulse_ext1_entity_53273fddd4> synthesized.


Synthesizing Unit <snap_adc_entity_99300148c0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <snap_adc_entity_99300148c0> synthesized.


Synthesizing Unit <snap_vacc0_entity_1bd38304d0>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <snap_vacc0_entity_1bd38304d0> synthesized.


Synthesizing Unit <snap_vacc1_entity_10ea8504ad>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <snap_vacc1_entity_10ea8504ad> synthesized.


Synthesizing Unit <snap_vacc2_entity_26e85db58a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <snap_vacc2_entity_26e85db58a> synthesized.


Synthesizing Unit <snap_vacc3_entity_d368eba1a5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <snap_vacc3_entity_d368eba1a5> synthesized.


Synthesizing Unit <fir_quantize_entity_b762b10f40>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_quantize_entity_b762b10f40> synthesized.


Synthesizing Unit <fir_tap_1_entity_ee823ccef7>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_tap_1_entity_ee823ccef7> synthesized.


Synthesizing Unit <fir_core_entity_041061a131>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_core_entity_041061a131> synthesized.


Synthesizing Unit <fir_core_entity_44873ab87f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_core_entity_44873ab87f> synthesized.


Synthesizing Unit <fir_tap_1_entity_ec02ecd219>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_tap_1_entity_ec02ecd219> synthesized.


Synthesizing Unit <fir_tap_2_entity_09bcd6958c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_tap_2_entity_09bcd6958c> synthesized.


Synthesizing Unit <quadplex_commutator_entity_d4e6378bb1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <quadplex_commutator_entity_d4e6378bb1> synthesized.


Synthesizing Unit <r4_butterfly_entity_72033f4f93>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_butterfly_entity_72033f4f93> synthesized.


Synthesizing Unit <quadplex_commutator_entity_f55e98f9e3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <quadplex_commutator_entity_f55e98f9e3> synthesized.


Synthesizing Unit <r4_butterfly_entity_56fdac0b6d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_butterfly_entity_56fdac0b6d> synthesized.


Synthesizing Unit <cmpy1_entity_75b32ca762>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <cmpy1_entity_75b32ca762> synthesized.


Synthesizing Unit <cmpy2_entity_931a85117b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <cmpy2_entity_931a85117b> synthesized.


Synthesizing Unit <r4_butterfly_entity_c8cc4a8113>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_butterfly_entity_c8cc4a8113> synthesized.


Synthesizing Unit <biplex_commutator_01_entity_fff6943893>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_01_entity_fff6943893> synthesized.


Synthesizing Unit <biplex_commutator_23_entity_9bd429b2f4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_23_entity_9bd429b2f4> synthesized.


Synthesizing Unit <biplex_commutator_ac_entity_943774afc8>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_ac_entity_943774afc8> synthesized.


Synthesizing Unit <cmpy1_entity_d225e9005b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <cmpy1_entity_d225e9005b> synthesized.


Synthesizing Unit <cmpy2_entity_dcc5229fd2>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <cmpy2_entity_dcc5229fd2> synthesized.


Synthesizing Unit <r4_butterfly_entity_952b014598>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_butterfly_entity_952b014598> synthesized.


Synthesizing Unit <biplex_commutator_01_entity_c3364d7166>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_01_entity_c3364d7166> synthesized.


Synthesizing Unit <biplex_commutator_23_entity_2fdd1636f3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_23_entity_2fdd1636f3> synthesized.


Synthesizing Unit <biplex_commutator_ac_entity_c2228c1162>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_ac_entity_c2228c1162> synthesized.


Synthesizing Unit <cmpy1_entity_c4a650cdc4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <cmpy1_entity_c4a650cdc4> synthesized.


Synthesizing Unit <cmpy2_entity_a03450ad39>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <cmpy2_entity_a03450ad39> synthesized.


Synthesizing Unit <r4_butterfly_entity_e2f6f41a01>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_butterfly_entity_e2f6f41a01> synthesized.


Synthesizing Unit <biplex_commutator_01_entity_9d89f64305>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_01_entity_9d89f64305> synthesized.


Synthesizing Unit <biplex_commutator_23_entity_dd2d5f9f2d>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_23_entity_dd2d5f9f2d> synthesized.


Synthesizing Unit <biplex_commutator_ac_entity_81df6b4fb1>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <biplex_commutator_ac_entity_81df6b4fb1> synthesized.


Synthesizing Unit <cmpy1_entity_fbda3b4720>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <cmpy1_entity_fbda3b4720> synthesized.


Synthesizing Unit <cmpy2_entity_e126ee77de>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <cmpy2_entity_e126ee77de> synthesized.


Synthesizing Unit <pulse_ext_entity_1b0df989e5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <pulse_ext_entity_1b0df989e5> synthesized.


Synthesizing Unit <fir_4_entity_6a0e71b633>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_4_entity_6a0e71b633> synthesized.


Synthesizing Unit <vacc0_entity_f654429430>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <vacc0_entity_f654429430> synthesized.


Synthesizing Unit <fir_tap_2_entity_6afbc69baa>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_tap_2_entity_6afbc69baa> synthesized.


Synthesizing Unit <fir_tap_3_entity_8cdcece030>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_tap_3_entity_8cdcece030> synthesized.


Synthesizing Unit <fir_tap_4_entity_186d409008>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_tap_4_entity_186d409008> synthesized.


Synthesizing Unit <fir_tap_5_entity_29b3d0827f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_tap_5_entity_29b3d0827f> synthesized.


Synthesizing Unit <fir_tap_6_entity_9bff283805>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir_tap_6_entity_9bff283805> synthesized.


Synthesizing Unit <r4_dit_stage_1_entity_280c7c258f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_dit_stage_1_entity_280c7c258f> synthesized.


Synthesizing Unit <r4_twiddle_entity_0394c5cafe>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_twiddle_entity_0394c5cafe> synthesized.


Synthesizing Unit <quadplex_commutator_entity_f4af46e68b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <quadplex_commutator_entity_f4af46e68b> synthesized.


Synthesizing Unit <r4_twiddle_entity_a52b75ddc3>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_twiddle_entity_a52b75ddc3> synthesized.


Synthesizing Unit <quadplex_commutator_entity_9eff080c9f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <quadplex_commutator_entity_9eff080c9f> synthesized.


Synthesizing Unit <r4_twiddle_entity_258d262d07>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_twiddle_entity_258d262d07> synthesized.


Synthesizing Unit <quadplex_commutator_entity_82f07f5658>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <quadplex_commutator_entity_82f07f5658> synthesized.


Synthesizing Unit <r4_twiddle_entity_32f585031f>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_twiddle_entity_32f585031f> synthesized.


Synthesizing Unit <fir1_entity_b061a2406e>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <fir1_entity_b061a2406e> synthesized.


Synthesizing Unit <r4_dit_stage_2_entity_324a1afc8b>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_dit_stage_2_entity_324a1afc8b> synthesized.


Synthesizing Unit <r4_dit_stage_3_entity_6d40561b5a>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_dit_stage_3_entity_6d40561b5a> synthesized.


Synthesizing Unit <r4_dit_stage_4_entity_47f643cfd4>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_dit_stage_4_entity_47f643cfd4> synthesized.


Synthesizing Unit <r4_dit_stage_5_entity_996be35e6c>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_dit_stage_5_entity_996be35e6c> synthesized.


Synthesizing Unit <r4_dit_fft_entity_f719008c45>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
Unit <r4_dit_fft_entity_f719008c45> synthesized.


Synthesizing Unit <r4_5g_specd5>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5.vhd".
WARNING:Xst:646 - Signal <r4_5g_specd5_snap_vacc3_bram_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_snap_vacc2_bram_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_snap_vacc1_bram_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_snap_vacc0_bram_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_snap_adc_bram_data_out_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_sync3_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_sync2_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_sync1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_sync0_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_outofrange1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_outofrange0_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_dataq7_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_dataq6_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_dataq5_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_dataq4_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_dataq3_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_dataq2_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_dataq1_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_dataq0_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <r4_5g_specd5_adc_5g_dmux_user_data_valid_net> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <r4_5g_specd5> synthesized.


Synthesizing Unit <r4_5g_specd5_cw>.
    Related source file is "D:/casper10_1/projects/radix4/r4_5g_specD5/sysgen/synth_model/r4_5g_specd5_cw.vhd".
WARNING:Xst:647 - Input <ce> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <r4_5g_specd5_cw> synthesized.

WARNING:Xst:524 - All outputs of the instance <clk_probe> of the block <xlclkprobe> are unconnected in block <r4_5g_specd5_cw>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 220
 10-bit adder                                          : 19
 10-bit subtractor                                     : 4
 11-bit adder                                          : 10
 11-bit subtractor                                     : 4
 12-bit adder                                          : 7
 12-bit subtractor                                     : 4
 13-bit adder                                          : 10
 13-bit subtractor                                     : 4
 14-bit adder                                          : 47
 14-bit subtractor                                     : 4
 15-bit adder                                          : 13
 15-bit subtractor                                     : 10
 17-bit adder                                          : 3
 17-bit subtractor                                     : 6
 19-bit adder                                          : 3
 19-bit subtractor                                     : 6
 21-bit adder                                          : 3
 21-bit subtractor                                     : 6
 31-bit adder                                          : 4
 55-bit adder                                          : 4
 6-bit adder                                           : 4
 6-bit subtractor                                      : 4
 7-bit adder                                           : 12
 7-bit subtractor                                      : 4
 8-bit adder                                           : 7
 8-bit subtractor                                      : 4
 9-bit adder                                           : 10
 9-bit subtractor                                      : 4
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 344
 1-bit register                                        : 29
 10-bit register                                       : 39
 11-bit register                                       : 8
 12-bit register                                       : 11
 13-bit register                                       : 8
 14-bit register                                       : 71
 15-bit register                                       : 8
 16-bit register                                       : 12
 18-bit register                                       : 20
 20-bit register                                       : 12
 22-bit register                                       : 8
 26-bit register                                       : 8
 30-bit register                                       : 34
 32-bit register                                       : 25
 4-bit register                                        : 16
 6-bit register                                        : 8
 7-bit register                                        : 8
 8-bit register                                        : 11
 9-bit register                                        : 8
# Toggle Registers                                     : 2
 T flip-flop                                           : 2
# Comparators                                          : 47
 10-bit comparator equal                               : 24
 11-bit comparator not equal                           : 4
 25-bit comparator not equal                           : 2
 32-bit comparator greatequal                          : 1
 6-bit comparator equal                                : 4
 7-bit comparator equal                                : 4
 8-bit comparator equal                                : 4
 9-bit comparator equal                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <xlpersistentdff.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_487c95d8131ef26d.edn" "binary_counter_virtex5_10_0_487c95d8131ef26d.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_487c95d8131ef26d.ngo"...
Reading core <binary_counter_virtex5_10_0_487c95d8131ef26d_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_f8c7b661c01eeb1d.edn" "binary_counter_virtex5_10_0_f8c7b661c01eeb1d.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_f8c7b661c01eeb1d.ngo"...
Reading core <binary_counter_virtex5_10_0_f8c7b661c01eeb1d_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_1ee993c8ed57b9ce.edn" "binary_counter_virtex5_10_0_1ee993c8ed57b9ce.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_1ee993c8ed57b9ce.ngo"...
Reading core <binary_counter_virtex5_10_0_1ee993c8ed57b9ce_c_counter_binary_v10_0_xst_1.ngc>.
Reading core <bmg_24_vx5_916edb207080a9d0.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_db7cd8a2c586bcee.edn" "multiplier_virtex5_10_1_db7cd8a2c586bcee.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_db7cd8a2c586bcee.ngo"...
Reading core <multiplier_virtex5_10_1_db7cd8a2c586bcee_mult_gen_v10_1_xst_1.ngc>.
Reading core <bmg_24_vx5_9fbc240f5763bb94.ngc>.
Reading core <bmg_24_vx5_17f5cef47a567d97.ngc>.
Reading core <bmg_24_vx5_22468d6827fd0e85.ngc>.
Reading core <bmg_24_vx5_2c89c45c28fef7b6.ngc>.
Reading core <bmg_24_vx5_7bc1e03f2e4955ca.ngc>.
Reading core <bmg_24_vx5_8259598782c619da.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_092422ed79c7db12.edn" "binary_counter_virtex5_10_0_092422ed79c7db12.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_092422ed79c7db12.ngo"...
Reading core <binary_counter_virtex5_10_0_092422ed79c7db12_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_1c25d2b550c5fffc.edn" "binary_counter_virtex5_10_0_1c25d2b550c5fffc.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_1c25d2b550c5fffc.ngo"...
Reading core <binary_counter_virtex5_10_0_1c25d2b550c5fffc_c_counter_binary_v10_0_xst_1.ngc>.
Reading core <bmg_24_vx5_6fb941694e0a834d.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_01e34ae12479a5e1.edn" "binary_counter_virtex5_10_0_01e34ae12479a5e1.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_01e34ae12479a5e1.ngo"...
Reading core <binary_counter_virtex5_10_0_01e34ae12479a5e1_c_counter_binary_v10_0_xst_1.ngc>.
Reading core <bmg_24_vx5_685a21f0e7f36bff.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_722dc5ef3883365e.edn" "binary_counter_virtex5_10_0_722dc5ef3883365e.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_722dc5ef3883365e.ngo"...
Reading core <binary_counter_virtex5_10_0_722dc5ef3883365e_c_counter_binary_v10_0_xst_1.ngc>.
Reading core <bmg_24_vx5_8710d0c563708d0d.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_fe346e03af2452eb.edn" "binary_counter_virtex5_10_0_fe346e03af2452eb.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_fe346e03af2452eb.ngo"...
Reading core <binary_counter_virtex5_10_0_fe346e03af2452eb_c_counter_binary_v10_0_xst_1.ngc>.
Reading core <bmg_24_vx5_e8ed5e8ae23b2f64.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_1900b0ff8c195f36.edn" "multiplier_virtex5_10_1_1900b0ff8c195f36.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_1900b0ff8c195f36.ngo"...
Reading core <multiplier_virtex5_10_1_1900b0ff8c195f36_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_8241330e8139a185.edn" "multiplier_virtex5_10_1_8241330e8139a185.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_8241330e8139a185.ngo"...
Reading core <multiplier_virtex5_10_1_8241330e8139a185_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "dmg_33_vx5_3b5827b9b9c34c2c.edn" "dmg_33_vx5_3b5827b9b9c34c2c.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dmg_33_vx5_3b5827b9b9c34c2c.ngo"...
Reading core <dmg_33_vx5_3b5827b9b9c34c2c_dist_mem_gen_v3_3_xst_1.ngc>.
Executing edif2ngd -noa "dmg_33_vx5_6ab87bec3a8932d3.edn" "dmg_33_vx5_6ab87bec3a8932d3.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dmg_33_vx5_6ab87bec3a8932d3.ngo"...
Reading core <dmg_33_vx5_6ab87bec3a8932d3_dist_mem_gen_v3_3_xst_1.ngc>.
Executing edif2ngd -noa "dmg_33_vx5_af86f8a7a0de7d76.edn" "dmg_33_vx5_af86f8a7a0de7d76.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dmg_33_vx5_af86f8a7a0de7d76.ngo"...
Reading core <dmg_33_vx5_af86f8a7a0de7d76_dist_mem_gen_v3_3_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_ad5bcb1136ed8cf6.edn" "binary_counter_virtex5_10_0_ad5bcb1136ed8cf6.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_ad5bcb1136ed8cf6.ngo"...
Reading core <binary_counter_virtex5_10_0_ad5bcb1136ed8cf6_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_541e977e441ad0e7.edn" "multiplier_virtex5_10_1_541e977e441ad0e7.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_541e977e441ad0e7.ngo"...
Reading core <multiplier_virtex5_10_1_541e977e441ad0e7_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_0222debb9055fdfb.edn" "multiplier_virtex5_10_1_0222debb9055fdfb.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_0222debb9055fdfb.ngo"...
Reading core <multiplier_virtex5_10_1_0222debb9055fdfb_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "dmg_33_vx5_efe4f2e28a6a56b5.edn" "dmg_33_vx5_efe4f2e28a6a56b5.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dmg_33_vx5_efe4f2e28a6a56b5.ngo"...
Reading core <dmg_33_vx5_efe4f2e28a6a56b5_dist_mem_gen_v3_3_xst_1.ngc>.
Executing edif2ngd -noa "dmg_33_vx5_47bf930170fd8e60.edn" "dmg_33_vx5_47bf930170fd8e60.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dmg_33_vx5_47bf930170fd8e60.ngo"...
Reading core <dmg_33_vx5_47bf930170fd8e60_dist_mem_gen_v3_3_xst_1.ngc>.
Executing edif2ngd -noa "dmg_33_vx5_27954da46fb8f5d8.edn" "dmg_33_vx5_27954da46fb8f5d8.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "dmg_33_vx5_27954da46fb8f5d8.ngo"...
Reading core <dmg_33_vx5_27954da46fb8f5d8_dist_mem_gen_v3_3_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_924a7f7132ea4004.edn" "binary_counter_virtex5_10_0_924a7f7132ea4004.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_924a7f7132ea4004.ngo"...
Reading core <binary_counter_virtex5_10_0_924a7f7132ea4004_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_833a35886d0c544c.edn" "binary_counter_virtex5_10_0_833a35886d0c544c.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_833a35886d0c544c.ngo"...
Reading core <binary_counter_virtex5_10_0_833a35886d0c544c_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_b0c844385805a270.edn" "multiplier_virtex5_10_1_b0c844385805a270.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_b0c844385805a270.ngo"...
Reading core <multiplier_virtex5_10_1_b0c844385805a270_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_c90585d1a7e9d3a6.edn" "multiplier_virtex5_10_1_c90585d1a7e9d3a6.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_c90585d1a7e9d3a6.ngo"...
Reading core <multiplier_virtex5_10_1_c90585d1a7e9d3a6_mult_gen_v10_1_xst_1.ngc>.
Reading core <bmg_24_vx5_e356d8b9149f54d5.ngc>.
Reading core <bmg_24_vx5_c5c136a08dd56dbc.ngc>.
Reading core <bmg_24_vx5_9d8577c93c4baa0d.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_76ea00975735b561.edn" "binary_counter_virtex5_10_0_76ea00975735b561.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_76ea00975735b561.ngo"...
Reading core <binary_counter_virtex5_10_0_76ea00975735b561_c_counter_binary_v10_0_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_845caa9bc89072e0.edn" "multiplier_virtex5_10_1_845caa9bc89072e0.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_845caa9bc89072e0.ngo"...
Reading core <multiplier_virtex5_10_1_845caa9bc89072e0_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_35568d5aa6a70475.edn" "multiplier_virtex5_10_1_35568d5aa6a70475.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_35568d5aa6a70475.ngo"...
Reading core <multiplier_virtex5_10_1_35568d5aa6a70475_mult_gen_v10_1_xst_1.ngc>.
Reading core <bmg_24_vx5_462f2ec6a7a3f012.ngc>.
Reading core <bmg_24_vx5_cee1e5321fc14302.ngc>.
Reading core <bmg_24_vx5_2c49e6ef11a51d10.ngc>.
Executing edif2ngd -noa "multiplier_virtex5_10_1_1d18c2bc7f1da736.edn" "multiplier_virtex5_10_1_1d18c2bc7f1da736.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "multiplier_virtex5_10_1_1d18c2bc7f1da736.ngo"...
Reading core <multiplier_virtex5_10_1_1d18c2bc7f1da736_mult_gen_v10_1_xst_1.ngc>.
Executing edif2ngd -noa "binary_counter_virtex5_10_0_ed17144209261f47.edn" "binary_counter_virtex5_10_0_ed17144209261f47.ngo"
Release 10.1.03 - edif2ngd K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 10.1.03 edif2ngd K.39 (nt)
INFO:NgdBuild - Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
Writing module to "binary_counter_virtex5_10_0_ed17144209261f47.ngo"...
Reading core <binary_counter_virtex5_10_0_ed17144209261f47_c_counter_binary_v10_0_xst_1.ngc>.
Reading core <bmg_24_vx5_6f3d016421754f60.ngc>.
Loading core <xlpersistentdff> for timing and area information for instance <persistentdff_inst>.
Loading core <binary_counter_virtex5_10_0_487c95d8131ef26d_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_487c95d8131ef26d> for timing and area information for instance <comp11.core_instance11>.
Loading core <binary_counter_virtex5_10_0_f8c7b661c01eeb1d_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_f8c7b661c01eeb1d> for timing and area information for instance <comp12.core_instance12>.
Loading core <binary_counter_virtex5_10_0_1ee993c8ed57b9ce_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_1ee993c8ed57b9ce> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_24_vx5_916edb207080a9d0> for timing and area information for instance <comp0.core_instance0>.
Loading core <multiplier_virtex5_10_1_db7cd8a2c586bcee_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_db7cd8a2c586bcee> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_24_vx5_9fbc240f5763bb94> for timing and area information for instance <comp0.core_instance0>.
Loading core <binary_counter_virtex5_10_0_1ee993c8ed57b9ce> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_24_vx5_17f5cef47a567d97> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_24_vx5_22468d6827fd0e85> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_24_vx5_2c89c45c28fef7b6> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_24_vx5_7bc1e03f2e4955ca> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_24_vx5_8259598782c619da> for timing and area information for instance <comp5.core_instance5>.
Loading core <binary_counter_virtex5_10_0_092422ed79c7db12_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_092422ed79c7db12> for timing and area information for instance <comp0.core_instance0>.
Loading core <binary_counter_virtex5_10_0_1c25d2b550c5fffc_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_1c25d2b550c5fffc> for timing and area information for instance <comp1.core_instance1>.
Loading core <bmg_24_vx5_6fb941694e0a834d> for timing and area information for instance <comp1.core_instance1>.
Loading core <binary_counter_virtex5_10_0_01e34ae12479a5e1_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_01e34ae12479a5e1> for timing and area information for instance <comp2.core_instance2>.
Loading core <binary_counter_virtex5_10_0_1ee993c8ed57b9ce> for timing and area information for instance <comp2.core_instance2>.
Loading core <bmg_24_vx5_685a21f0e7f36bff> for timing and area information for instance <comp2.core_instance2>.
Loading core <binary_counter_virtex5_10_0_1c25d2b550c5fffc> for timing and area information for instance <comp3.core_instance3>.
Loading core <binary_counter_virtex5_10_0_722dc5ef3883365e_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_722dc5ef3883365e> for timing and area information for instance <comp3.core_instance3>.
Loading core <bmg_24_vx5_8710d0c563708d0d> for timing and area information for instance <comp3.core_instance3>.
Loading core <binary_counter_virtex5_10_0_fe346e03af2452eb_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_fe346e03af2452eb> for timing and area information for instance <comp4.core_instance4>.
Loading core <binary_counter_virtex5_10_0_01e34ae12479a5e1> for timing and area information for instance <comp4.core_instance4>.
Loading core <bmg_24_vx5_e8ed5e8ae23b2f64> for timing and area information for instance <comp4.core_instance4>.
Loading core <binary_counter_virtex5_10_0_722dc5ef3883365e> for timing and area information for instance <comp5.core_instance5>.
Loading core <multiplier_virtex5_10_1_1900b0ff8c195f36_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_1900b0ff8c195f36> for timing and area information for instance <comp1.core_instance1>.
Loading core <multiplier_virtex5_10_1_8241330e8139a185_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_8241330e8139a185> for timing and area information for instance <comp2.core_instance2>.
Loading core <dmg_33_vx5_3b5827b9b9c34c2c_dist_mem_gen_v3_3_xst_1> for timing and area information for instance <BU2>.
Loading core <dmg_33_vx5_3b5827b9b9c34c2c> for timing and area information for instance <comp0.core_instance0>.
Loading core <dmg_33_vx5_6ab87bec3a8932d3_dist_mem_gen_v3_3_xst_1> for timing and area information for instance <BU2>.
Loading core <dmg_33_vx5_6ab87bec3a8932d3> for timing and area information for instance <comp1.core_instance1>.
Loading core <dmg_33_vx5_af86f8a7a0de7d76_dist_mem_gen_v3_3_xst_1> for timing and area information for instance <BU2>.
Loading core <dmg_33_vx5_af86f8a7a0de7d76> for timing and area information for instance <comp2.core_instance2>.
Loading core <binary_counter_virtex5_10_0_ad5bcb1136ed8cf6_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_ad5bcb1136ed8cf6> for timing and area information for instance <comp5.core_instance5>.
Loading core <binary_counter_virtex5_10_0_fe346e03af2452eb> for timing and area information for instance <comp6.core_instance6>.
Loading core <multiplier_virtex5_10_1_541e977e441ad0e7_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_541e977e441ad0e7> for timing and area information for instance <comp3.core_instance3>.
Loading core <multiplier_virtex5_10_1_0222debb9055fdfb_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_0222debb9055fdfb> for timing and area information for instance <comp4.core_instance4>.
Loading core <dmg_33_vx5_efe4f2e28a6a56b5_dist_mem_gen_v3_3_xst_1> for timing and area information for instance <BU2>.
Loading core <dmg_33_vx5_efe4f2e28a6a56b5> for timing and area information for instance <comp3.core_instance3>.
Loading core <dmg_33_vx5_47bf930170fd8e60_dist_mem_gen_v3_3_xst_1> for timing and area information for instance <BU2>.
Loading core <dmg_33_vx5_47bf930170fd8e60> for timing and area information for instance <comp4.core_instance4>.
Loading core <dmg_33_vx5_27954da46fb8f5d8_dist_mem_gen_v3_3_xst_1> for timing and area information for instance <BU2>.
Loading core <dmg_33_vx5_27954da46fb8f5d8> for timing and area information for instance <comp5.core_instance5>.
Loading core <binary_counter_virtex5_10_0_924a7f7132ea4004_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_924a7f7132ea4004> for timing and area information for instance <comp7.core_instance7>.
Loading core <binary_counter_virtex5_10_0_833a35886d0c544c_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_833a35886d0c544c> for timing and area information for instance <comp8.core_instance8>.
Loading core <multiplier_virtex5_10_1_b0c844385805a270_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_b0c844385805a270> for timing and area information for instance <comp5.core_instance5>.
Loading core <multiplier_virtex5_10_1_c90585d1a7e9d3a6_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_c90585d1a7e9d3a6> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_24_vx5_e356d8b9149f54d5> for timing and area information for instance <comp6.core_instance6>.
Loading core <bmg_24_vx5_c5c136a08dd56dbc> for timing and area information for instance <comp7.core_instance7>.
Loading core <bmg_24_vx5_9d8577c93c4baa0d> for timing and area information for instance <comp8.core_instance8>.
Loading core <binary_counter_virtex5_10_0_76ea00975735b561_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_76ea00975735b561> for timing and area information for instance <comp9.core_instance9>.
Loading core <multiplier_virtex5_10_1_845caa9bc89072e0_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_845caa9bc89072e0> for timing and area information for instance <comp7.core_instance7>.
Loading core <multiplier_virtex5_10_1_35568d5aa6a70475_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_35568d5aa6a70475> for timing and area information for instance <comp8.core_instance8>.
Loading core <bmg_24_vx5_462f2ec6a7a3f012> for timing and area information for instance <comp9.core_instance9>.
Loading core <bmg_24_vx5_cee1e5321fc14302> for timing and area information for instance <comp10.core_instance10>.
Loading core <bmg_24_vx5_2c49e6ef11a51d10> for timing and area information for instance <comp11.core_instance11>.
Loading core <multiplier_virtex5_10_1_1d18c2bc7f1da736_mult_gen_v10_1_xst_1> for timing and area information for instance <BU2>.
Loading core <multiplier_virtex5_10_1_1d18c2bc7f1da736> for timing and area information for instance <comp9.core_instance9>.
Loading core <binary_counter_virtex5_10_0_ed17144209261f47_c_counter_binary_v10_0_xst_1> for timing and area information for instance <BU2>.
Loading core <binary_counter_virtex5_10_0_ed17144209261f47> for timing and area information for instance <comp10.core_instance10>.
Loading core <binary_counter_virtex5_10_0_1ee993c8ed57b9ce> for timing and area information for instance <comp0.core_instance0>.
Loading core <bmg_24_vx5_6f3d016421754f60> for timing and area information for instance <comp5.core_instance5>.
Loading device for application Rf_Device from file '5vsx95t.nph' in environment c:\xilinx\10.1\ise.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 220
 10-bit adder                                          : 19
 10-bit subtractor                                     : 4
 11-bit adder                                          : 10
 11-bit subtractor                                     : 4
 12-bit adder                                          : 7
 12-bit subtractor                                     : 4
 13-bit adder                                          : 10
 13-bit subtractor                                     : 4
 14-bit adder                                          : 50
 14-bit subtractor                                     : 10
 15-bit adder                                          : 10
 15-bit subtractor                                     : 4
 16-bit adder                                          : 3
 16-bit subtractor                                     : 6
 18-bit adder                                          : 3
 18-bit subtractor                                     : 6
 20-bit adder                                          : 3
 20-bit subtractor                                     : 6
 26-bit adder                                          : 4
 45-bit adder                                          : 4
 6-bit adder                                           : 4
 6-bit subtractor                                      : 4
 7-bit adder                                           : 12
 7-bit subtractor                                      : 4
 8-bit adder                                           : 7
 8-bit subtractor                                      : 4
 9-bit adder                                           : 10
 9-bit subtractor                                      : 4
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 9410
 Flip-Flops                                            : 9410
# Comparators                                          : 47
 10-bit comparator equal                               : 24
 11-bit comparator not equal                           : 4
 25-bit comparator not equal                           : 2
 32-bit comparator greatequal                          : 1
 6-bit comparator equal                                : 4
 7-bit comparator equal                                : 4
 8-bit comparator equal                                : 4
 9-bit comparator equal                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <c_to_ri_d_entity_a317bb28ca>: instances <slice_im>, <slice_re> of unit <xlslice_14> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_adc_entity_99300148c0>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_adc_entity_99300148c0>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc0_entity_1bd38304d0>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc0_entity_1bd38304d0>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc1_entity_10ea8504ad>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc1_entity_10ea8504ad>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc2_entity_26e85db58a>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc2_entity_26e85db58a>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc3_entity_d368eba1a5>: instances <constant1>, <constant2> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <snap_vacc3_entity_d368eba1a5>: instances <constant1>, <constant_x0> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specd5>: instances <constant12>, <constant3> of unit <constant_6293007044> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specd5>: instances <delay14>, <delay7> of unit <delay_e18fb31a3d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specd5>: instances <delay24>, <delay41> of unit <delay_e18fb31a3d> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specd5>: instances <delay26>, <delay43> of unit <delay_23d71a76f2> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specd5>: instances <delay28>, <delay29> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specd5>: instances <delay28>, <delay31> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <r4_5g_specd5>: instances <delay28>, <delay45> of unit <delay_9f02caa990> are equivalent, second instance is removed
WARNING:Xst:1293 - FF/Latch <op_mem_46_20_0_8> has a constant value of 0 in block <shift_7ed19d199d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_0_9> has a constant value of 0 in block <shift_7ed19d199d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_1_8> has a constant value of 0 in block <shift_7ed19d199d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_46_20_1_9> has a constant value of 0 in block <shift_7ed19d199d>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <op_mem_91_20_0_0> has a constant value of 0 in block <addsub_b088568adf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_0_1> has a constant value of 0 in block <addsub_b088568adf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_0_2> has a constant value of 0 in block <addsub_b088568adf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_0_3> has a constant value of 0 in block <addsub_b088568adf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_1_0> has a constant value of 0 in block <addsub_b088568adf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_1_1> has a constant value of 0 in block <addsub_b088568adf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_1_2> has a constant value of 0 in block <addsub_b088568adf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <op_mem_91_20_1_3> has a constant value of 0 in block <addsub_b088568adf>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <op_mem_20_24_0_0> in Unit <delay_672d2b8d1e> is equivalent to the following 10 FFs/Latches, which will be removed : <op_mem_20_24_0_1> <op_mem_20_24_0_2> <op_mem_20_24_0_3> <op_mem_20_24_0_4> <op_mem_20_24_0_5> <op_mem_20_24_0_6> <op_mem_20_24_0_7> <op_mem_20_24_0_8> <op_mem_20_24_0_9> <op_mem_20_24_0_10> 
INFO:Xst:2261 - The FF/Latch <delay28/op_mem_20_24_0> in Unit <r4_5g_specd5> is equivalent to the following 2 FFs/Latches, which will be removed : <delay24/op_mem_20_24_0> <delay26/op_mem_20_24_0> 
INFO:Xst:2261 - The FF/Latch <delay24/op_mem_20_24_1> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <delay26/op_mem_20_24_1> 
WARNING:Xst:1293 - FF/Latch <op_mem_20_24_0_0> has a constant value of 0 in block <delay_672d2b8d1e>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_im_80436eedbe/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir1_b061a2406e/fir_tap_6_9bff283805/fir_core_44873ab87f/mult_add_re_057a251b3e/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_im_bcb889fa3c/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.
WARNING:Xst:2677 - Node <fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/mult_add_re_eb07998a80/add/op_mem_91_20_0_13> of sequential type is unconnected in block <r4_5g_specd5>.

Optimizing unit <r4_5g_specd5_cw> ...

Optimizing unit <delay_3f5b23b538> ...

Optimizing unit <delay_6a4d004582> ...

Optimizing unit <delay_f73e91d273> ...

Optimizing unit <delay_5e53a8130e> ...

Optimizing unit <delay_672d2b8d1e> ...

Optimizing unit <srl17e_8> ...

Optimizing unit <srl17e_14> ...

Optimizing unit <srl17e_20> ...

Optimizing unit <srl17e_29> ...

Optimizing unit <srl17e_30> ...

Optimizing unit <srl17e_31> ...

Optimizing unit <srl17e_12> ...

Optimizing unit <srl17e_22> ...

Optimizing unit <srl17e_33> ...

Optimizing unit <srl17e_25> ...

Optimizing unit <srl17e_34> ...

Optimizing unit <srl17e_13> ...

Optimizing unit <srl17e_36> ...

Optimizing unit <srl17e_26> ...

Optimizing unit <addsub_b088568adf> ...

Optimizing unit <addsub_df91aa4f5b> ...

Optimizing unit <r4_5g_specd5> ...
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_re/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_re/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_im/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_im/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_re/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_re/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_im/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_re/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_re/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_im/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_im/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_re/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_re/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_im/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_im/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_im/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_im/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_re/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_re/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_re/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_re/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_re/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_re/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/add_im/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly1_1f08db8b49/sub_im/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_re/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_re/op_mem_91_20_0_0> 
INFO:Xst:2261 - The FF/Latch <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/add_im/op_mem_91_20_0_0> in Unit <r4_5g_specd5> is equivalent to the following FF/Latch, which will be removed : <r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/op_mem_91_20_0_0> 
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_1_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_1_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_1_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_1_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_1_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_1_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_1_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_1_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_4_c373dac359/power_adder/op_mem_91_20_1_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_1_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_1_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_1_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_1_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_1_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_1_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_1_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_1_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_3_e0b61967bc/power_adder/op_mem_91_20_1_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_1_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_1_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_1_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_1_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_1_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_1_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_1_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_1_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_2_12d45ad09a/power_adder/op_mem_91_20_1_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_1_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_1_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_1_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_1_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_1_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_1_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_1_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_1_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/r4_power15_1_08daeed395/power_adder/op_mem_91_20_1_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_1_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay27/op_mem_20_24_2_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_1_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay44/op_mem_20_24_2_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay18/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay19/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay39/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay40/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay25/op_mem_20_24_1_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_0> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay42/op_mem_20_24_1_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_13> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_14> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_15> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_16> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_17> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_18> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_19> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_20> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_21> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_22> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_23> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_24> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_25> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_26> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_27> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_28> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_29> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_30> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_0_31> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_1> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_2> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_3> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_4> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_5> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_6> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_7> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_8> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_9> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_10> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_11> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_12> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_13> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_14> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_15> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_16> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_17> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_18> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_19> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_20> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_21> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_22> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_23> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_24> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_25> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_26> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_27> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_28> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_29> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_30> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay20/op_mem_20_24_1_31> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_0_21> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_0_22> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_0_23> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_0_24> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_0_25> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_0_26> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_0_27> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_0_28> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_0_29> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_0_30> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_0_31> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_1_21> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_1_22> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_1_23> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_1_24> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_1_25> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_1_26> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_1_27> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_1_28> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_1_29> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_1_30> of sequential type is unconnected in block <r4_5g_specd5_cw>.
WARNING:Xst:2677 - Node <r4_5g_specd5_x0/delay23/op_mem_20_24_1_31> of sequential type is unconnected in block <r4_5g_specd5_cw>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> <r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> <r4_5g_specd5_x0/fir_5_a92b00fed6/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy2_931a85117b/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> <r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> <r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> <r4_5g_specd5_x0/fir1_b061a2406e/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy3_89f40ed840/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> <r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/delay26/op_mem_20_24_2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/vacc0_f654429430/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <r4_5g_specd5_x0/vacc2_382018753d/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy3_285a8bbcd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy1_c4a650cdc4/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/delay14/op_mem_20_24_0> in Unit <r4_5g_specd5_cw> is equivalent to the following FF/Latch : <r4_5g_specd5_x0/pulse_ext1_53273fddd4/posedge_5092b87e87/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/vacc1_eecb265a08/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following FF/Latch : <r4_5g_specd5_x0/vacc3_d6600d8df0/pulse_ext_1b0df989e5/posedge_7d7f501f17/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/delay24/op_mem_20_24_1> in Unit <r4_5g_specd5_cw> is equivalent to the following FF/Latch : <r4_5g_specd5_x0/pulse_ext2_2bbdd5fd0e/posedge_5092b87e87/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy2_dcc5229fd2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> <r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/delay10/op_mem_20_24_0> in Unit <r4_5g_specd5_cw> is equivalent to the following 5 FFs/Latches : <r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <r4_5g_specd5_x0/fir_4_6a0e71b633/fir_tap_1_ec02ecd219/fir_coef_3a20e324e3/sync_delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[16].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_3_6d40561b5a/r4_twiddle_a52b75ddc3/cmpy1_d225e9005b/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> <r4_5g_specd5_x0/fir_2_d9bca7026d/fir_quantize_b762b10f40/quantize_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy3_f59912bbdc/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy1_fbda3b4720/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[15].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[14].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_2_324a1afc8b/r4_twiddle_0394c5cafe/cmpy1_75b32ca762/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy2_e126ee77de/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_re/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[20].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_5_996be35e6c/r4_twiddle_32f585031f/cmpy3_a67d3b67f2/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[17].fde_used.u2> in Unit <r4_5g_specd5_cw> is equivalent to the following 2 FFs/Latches : <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[18].fde_used.u2> <r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_4_47f643cfd4/r4_twiddle_258d262d07/cmpy2_a03450ad39/convert_im/convert/latency_fpr.reg_fpr/partial_one.last_srl17e/reg_array[19].fde_used.u2> 

Final Macro Processing ...

Processing Unit <r4_5g_specd5_cw> :
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_30>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/acc_cntrl_67047630d4/delay/op_mem_20_24_0_31>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_13>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_14>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_15>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_16>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_17>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_18>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_19>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_20>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_21>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_22>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_23>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_24>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_25>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_26>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_27>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_28>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay27/op_mem_20_24_2_29>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_13>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_14>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_15>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_16>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_17>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_18>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_19>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_20>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_21>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_22>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_23>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_24>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_25>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_26>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_27>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_28>.
	Found 5-bit shift register for signal <r4_5g_specd5_x0/delay44/op_mem_20_24_2_29>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay17/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay38/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay46/op_mem_20_24_0_29>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_0>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_1>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_2>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_3>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_4>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_5>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_6>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_7>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_8>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_9>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_10>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_11>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_12>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_13>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_14>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_15>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_16>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_17>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_18>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_19>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_20>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_21>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_22>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_23>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_24>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_25>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_26>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_27>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_28>.
	Found 3-bit shift register for signal <r4_5g_specd5_x0/delay5/op_mem_20_24_0_29>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_13>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_14>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_15>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_16>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_17>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_18>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_19>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_20>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_21>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_22>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_23>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_24>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_25>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_26>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_27>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_28>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay25/op_mem_20_24_1_29>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_13>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_14>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_15>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_16>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_17>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_18>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_19>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_20>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_21>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_22>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_23>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_24>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_25>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_26>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_27>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_28>.
	Found 4-bit shift register for signal <r4_5g_specd5_x0/delay42/op_mem_20_24_1_29>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(3)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(7)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(11)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(15)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(18)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(19)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(23)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(27)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specd5_acc_cnt_user_data_in(31)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(3)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(7)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(11)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(15)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(18)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(19)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(23)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(27)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc0_bram_data_in(31)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(3)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(7)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(11)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(15)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(18)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(19)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(23)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(27)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc1_bram_data_in(31)>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/delay20/op_mem_20_24_1_0>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(3)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(7)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(11)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(15)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(18)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(19)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(23)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(27)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specd5_sync_cnt_user_data_in(31)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(3)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(7)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(11)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(15)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(18)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(19)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(23)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(27)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc2_bram_data_in(31)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(3)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(7)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(11)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(15)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(18)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(19)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(23)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(27)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_vacc3_bram_data_in(31)>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift/op_mem_46_20_1_0>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift/op_mem_46_20_1_1>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift/op_mem_46_20_1_2>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift/op_mem_46_20_1_3>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift/op_mem_46_20_1_4>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift/op_mem_46_20_1_5>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift/op_mem_46_20_1_6>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift/op_mem_46_20_1_7>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift1/op_mem_46_20_1_0>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift1/op_mem_46_20_1_1>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift1/op_mem_46_20_1_2>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift1/op_mem_46_20_1_3>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift1/op_mem_46_20_1_4>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift1/op_mem_46_20_1_5>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift1/op_mem_46_20_1_6>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift1/op_mem_46_20_1_7>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift4/op_mem_46_20_1_0>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift4/op_mem_46_20_1_1>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift4/op_mem_46_20_1_2>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift4/op_mem_46_20_1_3>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift4/op_mem_46_20_1_4>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift4/op_mem_46_20_1_5>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift4/op_mem_46_20_1_6>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift4/op_mem_46_20_1_7>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift5/op_mem_46_20_1_0>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift5/op_mem_46_20_1_1>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift5/op_mem_46_20_1_2>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift5/op_mem_46_20_1_3>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift5/op_mem_46_20_1_4>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift5/op_mem_46_20_1_5>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift5/op_mem_46_20_1_6>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/shift5/op_mem_46_20_1_7>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/delay12/op_mem_20_24_1>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/delay14/op_mem_20_24_1>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/delay36/op_mem_20_24_1>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/delay47/op_mem_20_24_1>.
	Found 2-bit shift register for signal <r4_5g_specd5_x0/delay8/op_mem_20_24_1>.
	Found 2-bit shift register for signal <r4_5g_specd5_led1_new_acc_gateway>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(28)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(29)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(30)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(24)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(25)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(26)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(12)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(13)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(14)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(20)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(21)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(22)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(8)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(9)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(10)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(4)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(5)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(6)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(0)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(1)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(2)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(16)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(17)>.
	Found 2-bit shift register for signal <r4_5g_specd5_snap_adc_bram_data_in(18)>.
Unit <r4_5g_specd5_cw> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7749
 Flip-Flops                                            : 7749
# Shift Registers                                      : 464
 2-bit shift register                                  : 255
 3-bit shift register                                  : 141
 4-bit shift register                                  : 34
 5-bit shift register                                  : 34

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : r4_5g_specd5_cw.ngc
Output Format                      : NGC
Optimization Goal                  : SPEED
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 898

Cell Usage :
# BELS                             : 12629
#      GND                         : 283
#      INV                         : 120
#      LUT1                        : 1167
#      LUT2                        : 2432
#      LUT3                        : 792
#      LUT4                        : 171
#      LUT5                        : 68
#      LUT6                        : 248
#      MUXCY                       : 3437
#      VCC                         : 229
#      XORCY                       : 3682
# FlipFlops/Latches                : 9326
#      FD                          : 30
#      FDE                         : 7626
#      FDRE                        : 1482
#      FDSE                        : 188
# RAMS                             : 70
#      RAMB18                      : 66
#      RAMB36_EXP                  : 4
# Shift Registers                  : 1779
#      SRL16E                      : 1315
#      SRLC16E                     : 464
# DSPs                             : 92
#      DSP48E                      : 92
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            9326  out of  58880    15%  
 Number of Slice LUTs:                 6777  out of  58880    11%  
    Number used as Logic:              4998  out of  58880     8%  
    Number used as Memory:             1779  out of  24320     7%  
       Number used as SRL:             1779

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9669
   Number with an unused Flip Flop:     343  out of   9669     3%  
   Number with an unused LUT:          2892  out of   9669    29%  
   Number of fully used LUT-FF pairs:  6434  out of   9669    66%  
   Number of unique control sets:       140

IO Utilization: 
 Number of IOs:                         898
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               37  out of    244    15%  
    Number using Block RAM only:         37
 Number of DSP48Es:                      92  out of    640    14%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                        | Clock buffer(FF name)                                                                                                                                                                                         | Load  |
------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                                                                                                 | NONE(persistentdff_inst/q)                                                                                                                                                                                    | 11611 |
r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/dbiterr | NONE(r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP) | 1     |
r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/dbiterr      | NONE(r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)      | 1     |
r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr | NONE(r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP) | 1     |
r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/dbiterr      | NONE(r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)      | 1     |
r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr | NONE(r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP) | 1     |
r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/dbiterr      | NONE(r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)      | 1     |
r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr | NONE(r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP) | 1     |
r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/dbiterr      | NONE(r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)      | 1     |
r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr | NONE(r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP) | 1     |
r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/dbiterr      | NONE(r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)      | 1     |
r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/dbiterr      | NONE(r4_5g_specd5_x0/fir1_b061a2406e/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)      | 1     |
r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_2_d9bca7026d/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_5_a92b00fed6/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_core_b2bda55e40/tap_delay_cff57329e0/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_1_ee823ccef7/fir_coef_0af9e81caa/c_gen_bf95befd11/mem/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_core_041061a131/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_2_6afbc69baa/fir_coef_a48abeed74/c_gen_ef9f0daf96/mem/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_core_b52a29c98d/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_3_8cdcece030/fir_coef_fde0a7d7ec/c_gen_f5b434272f/mem/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_core_81e1ec3467/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_4_186d409008/fir_coef_a9c667a245/c_gen_cc4b8f0ddf/mem/comp3.core_instance3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/dbiterr| NONE(r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_core_a4d9e3b0b5/tap_delay_67ad385707/bram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)| 1     |
r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_5_29b3d0827f/fir_coef_743c550e81/c_gen_3a38054343/mem/comp4.core_instance4/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/dbiterr     | NONE(r4_5g_specd5_x0/fir_6_4cccc3f3ed/fir_tap_6_9bff283805/fir_coef_ca7af2f237/c_gen_c08b0d88a0/mem/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM18.SP)     | 1     |
r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/dbiterr                             | NONE(r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)                             | 1     |
r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/dbiterr                             | NONE(r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)                             | 1     |
r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/dbiterr                             | NONE(r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)                             | 1     |
r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/dbiterr                             | NONE(r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)                             | 1     |
------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                                                                  | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/dbiterr(r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/XST_GND:G)| NONE(r4_5g_specd5_x0/vacc0_f654429430/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)| 8     |
r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/dbiterr(r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/XST_GND:G)| NONE(r4_5g_specd5_x0/vacc1_eecb265a08/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)| 8     |
r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/dbiterr(r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/XST_GND:G)| NONE(r4_5g_specd5_x0/vacc2_382018753d/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)| 8     |
r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/dbiterr(r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/XST_GND:G)| NONE(r4_5g_specd5_x0/vacc3_d6600d8df0/delay_bram_bb7690a1f7/single_port_ram/comp5.core_instance5/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.SINGLE_PRIM36.SP)| 8     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.944ns (Maximum Frequency: 253.550MHz)
   Minimum input arrival time before clock: 1.377ns
   Maximum output required time after clock: 2.237ns
   Maximum combinational path delay: 0.238ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.944ns (frequency: 253.550MHz)
  Total number of paths / destination ports: 112525 / 17335
-------------------------------------------------------------------------
Delay:               3.944ns (Levels of Logic = 3)
  Source:            r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP (RAM)
  Destination:       r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/op_mem_91_20_0_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP to r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/op_mem_91_20_0_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18:CLKA->DOA2     4   2.180   1.085  U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5.ram/SP.WIDE_PRIM18.SP (douta(2))
     end scope: 'BU2'
     end scope: 'r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/quadplex_commutator_d4e6378bb1/biplex_commutator_01_d94d0f5a44/delay_lo_1204181b0a/bram/comp1.core_instance1'
     LUT6:I0->O            3   0.094   0.491  r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/internal_s_71_5_addsub(3)11 (r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/internal_s_71_5_addsub(3)_bdd0)
     LUT3:I2->O            1   0.094   0.000  r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/internal_s_71_5_addsub(3)2 (r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/internal_s_71_5_addsub(3))
     FDE:D                    -0.018          r4_5g_specd5_x0/r4_dit_fft_f719008c45/r4_dit_stage_1_280c7c258f/r4_butterfly_72033f4f93/butterfly0_aff70b2e29/sub_im/op_mem_91_20_0_3
    ----------------------------------------
    Total                      3.944ns (2.368ns logic, 1.576ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 207 / 203
-------------------------------------------------------------------------
Offset:              1.377ns (Levels of Logic = 1)
  Source:            r4_5g_specd5_snap_vacc3_ctrl_user_data_out(1) (PAD)
  Destination:       r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination Clock: clk rising

  Data Path: r4_5g_specd5_snap_vacc3_ctrl_user_data_out(1) to r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I1->O            1   0.094   0.336  r4_5g_specd5_x0/snap_vacc3_d368eba1a5/logical1/fully_2_1_bit1 (r4_5g_specd5_x0/snap_vacc3_d368eba1a5/logical1_y_net)
     FDRE:R                    0.573          r4_5g_specd5_x0/snap_vacc3_d368eba1a5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    ----------------------------------------
    Total                      1.377ns (1.041ns logic, 0.336ns route)
                                       (75.6% logic, 24.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 364 / 331
-------------------------------------------------------------------------
Offset:              2.237ns (Levels of Logic = 7)
  Source:            r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:       r4_5g_specd5_led0_sync_gateway (PAD)
  Source Clock:      clk rising

  Data Path: r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to r4_5g_specd5_led0_sync_gateway
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (q(0))
     end scope: 'BU2'
     end scope: 'r4_5g_specd5_x0/pulse_ext1_53273fddd4/counter3/comp0.core_instance0'
     LUT6:I0->O            1   0.094   0.000  r4_5g_specd5_x0/pulse_ext1_53273fddd4/relational5/Mcompar_result_14_3_rel(0)_lut(0) (r4_5g_specd5_x0/pulse_ext1_53273fddd4/relational5/Mcompar_result_14_3_rel(0)_lut(0))
     MUXCY:S->O            1   0.372   0.000  r4_5g_specd5_x0/pulse_ext1_53273fddd4/relational5/Mcompar_result_14_3_rel(0)_cy(0) (r4_5g_specd5_x0/pulse_ext1_53273fddd4/relational5/Mcompar_result_14_3_rel(0)_cy(0))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specd5_x0/pulse_ext1_53273fddd4/relational5/Mcompar_result_14_3_rel(0)_cy(1) (r4_5g_specd5_x0/pulse_ext1_53273fddd4/relational5/Mcompar_result_14_3_rel(0)_cy(1))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specd5_x0/pulse_ext1_53273fddd4/relational5/Mcompar_result_14_3_rel(0)_cy(2) (r4_5g_specd5_x0/pulse_ext1_53273fddd4/relational5/Mcompar_result_14_3_rel(0)_cy(2))
     MUXCY:CI->O           1   0.026   0.000  r4_5g_specd5_x0/pulse_ext1_53273fddd4/relational5/Mcompar_result_14_3_rel(0)_cy(3) (r4_5g_specd5_x0/pulse_ext1_53273fddd4/relational5/Mcompar_result_14_3_rel(0)_cy(3))
     MUXCY:CI->O          25   0.148   0.000  r4_5g_specd5_x0/pulse_ext1_53273fddd4/relational5/Mcompar_result_14_3_rel(0)_cy(4) (r4_5g_specd5_led0_sync_gateway)
    ----------------------------------------
    Total                      2.237ns (1.163ns logic, 1.074ns route)
                                       (52.0% logic, 48.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.238ns (Levels of Logic = 1)
  Source:            r4_5g_specd5_snap_vacc0_ctrl_user_data_out(2) (PAD)
  Destination:       r4_5g_specd5_snap_vacc0_bram_we (PAD)

  Data Path: r4_5g_specd5_snap_vacc0_ctrl_user_data_out(2) to r4_5g_specd5_snap_vacc0_bram_we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I3->O           10   0.094   0.000  r4_5g_specd5_x0/snap_vacc0_1bd38304d0/freeze_cntr_dafa6a18e0/logical1/fully_2_1_bit1 (r4_5g_specd5_snap_vacc0_bram_we)
    ----------------------------------------
    Total                      0.238ns (0.238ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 586.00 secs
Total CPU time to Xst completion: 586.61 secs
 
--> 

Total memory usage is 701220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 2467 (   0 filtered)
Number of infos    :  106 (   0 filtered)

