<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › cris › include › arch-v32 › mach-a3 › mach › hwregs › iop › asm › iop_sap_out_defs_asm.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../../../../../index.html"></a><h1>iop_sap_out_defs_asm.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __iop_sap_out_defs_asm_h</span>
<span class="cp">#define __iop_sap_out_defs_asm_h</span>

<span class="cm">/*</span>
<span class="cm"> * This file is autogenerated from</span>
<span class="cm"> *   file:           iop_sap_out.r</span>
<span class="cm"> * </span>
<span class="cm"> *   by ../../../tools/rdesc/bin/rdes2c -asm -outfile iop_sap_out_defs_asm.h iop_sap_out.r</span>
<span class="cm"> * Any changes here will be lost.</span>
<span class="cm"> *</span>
<span class="cm"> * -*- buffer-read-only: t -*-</span>
<span class="cm"> */</span>

<span class="cp">#ifndef REG_FIELD</span>
<span class="cp">#define REG_FIELD( scope, reg, field, value ) \</span>
<span class="cp">  REG_FIELD_X_( value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_FIELD_X_( value, shift ) ((value) &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_STATE</span>
<span class="cp">#define REG_STATE( scope, reg, field, symbolic_value ) \</span>
<span class="cp">  REG_STATE_X_( regk_##scope##_##symbolic_value, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_STATE_X_( k, shift ) (k &lt;&lt; shift)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_MASK</span>
<span class="cp">#define REG_MASK( scope, reg, field ) \</span>
<span class="cp">  REG_MASK_X_( reg_##scope##_##reg##___##field##___width, reg_##scope##_##reg##___##field##___lsb )</span>
<span class="cp">#define REG_MASK_X_( width, lsb ) (((1 &lt;&lt; width)-1) &lt;&lt; lsb)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_LSB</span>
<span class="cp">#define REG_LSB( scope, reg, field ) reg_##scope##_##reg##___##field##___lsb</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_BIT</span>
<span class="cp">#define REG_BIT( scope, reg, field ) reg_##scope##_##reg##___##field##___bit</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR</span>
<span class="cp">#define REG_ADDR( scope, inst, reg ) REG_ADDR_X_(inst, reg_##scope##_##reg##_offset)</span>
<span class="cp">#define REG_ADDR_X_( inst, offs ) ((inst) + offs)</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef REG_ADDR_VECT</span>
<span class="cp">#define REG_ADDR_VECT( scope, inst, reg, index ) \</span>
<span class="cp">         REG_ADDR_VECT_X_(inst, reg_##scope##_##reg##_offset, index, \</span>
<span class="cp">			 STRIDE_##scope##_##reg )</span>
<span class="cp">#define REG_ADDR_VECT_X_( inst, offs, index, stride ) \</span>
<span class="cp">                          ((inst) + offs + (index) * stride)</span>
<span class="cp">#endif</span>

<span class="cm">/* Register rw_gen_gated, scope iop_sap_out, type rw */</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated___clk0_src___lsb 0</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated___clk0_src___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated___clk0_gate_src___lsb 2</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated___clk0_gate_src___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated___clk0_force_src___lsb 4</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated___clk0_force_src___width 3</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated___clk1_src___lsb 7</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated___clk1_src___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated___clk1_gate_src___lsb 9</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated___clk1_gate_src___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated___clk1_force_src___lsb 11</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated___clk1_force_src___width 3</span>
<span class="cp">#define reg_iop_sap_out_rw_gen_gated_offset 0</span>

<span class="cm">/* Register rw_bus, scope iop_sap_out, type rw */</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_clk_sel___lsb 0</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_clk_sel___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_clk_ext___lsb 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_clk_ext___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_gated_clk___lsb 4</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_gated_clk___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_gated_clk___bit 4</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_clk_inv___lsb 5</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_clk_inv___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_clk_inv___bit 5</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_delay___lsb 6</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_delay___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte0_delay___bit 6</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_clk_sel___lsb 7</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_clk_sel___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_clk_ext___lsb 9</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_clk_ext___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_gated_clk___lsb 11</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_gated_clk___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_gated_clk___bit 11</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_clk_inv___lsb 12</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_clk_inv___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_clk_inv___bit 12</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_delay___lsb 13</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_delay___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte1_delay___bit 13</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_clk_sel___lsb 14</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_clk_sel___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_clk_ext___lsb 16</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_clk_ext___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_gated_clk___lsb 18</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_gated_clk___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_gated_clk___bit 18</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_clk_inv___lsb 19</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_clk_inv___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_clk_inv___bit 19</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_delay___lsb 20</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_delay___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte2_delay___bit 20</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_clk_sel___lsb 21</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_clk_sel___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_clk_ext___lsb 23</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_clk_ext___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_gated_clk___lsb 25</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_gated_clk___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_gated_clk___bit 25</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_clk_inv___lsb 26</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_clk_inv___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_clk_inv___bit 26</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_delay___lsb 27</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_delay___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus___byte3_delay___bit 27</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_offset 4</span>

<span class="cm">/* Register rw_bus_lo_oe, scope iop_sap_out, type rw */</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_sel___lsb 0</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_sel___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_ext___lsb 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_ext___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_gated_clk___lsb 4</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_gated_clk___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_gated_clk___bit 4</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_inv___lsb 5</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_inv___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_clk_inv___bit 5</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_delay___lsb 6</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_delay___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_delay___bit 6</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_logic___lsb 7</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_logic___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_logic_src___lsb 9</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte0_logic_src___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_sel___lsb 11</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_sel___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_ext___lsb 13</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_ext___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_gated_clk___lsb 15</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_gated_clk___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_gated_clk___bit 15</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_inv___lsb 16</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_inv___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_clk_inv___bit 16</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_delay___lsb 17</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_delay___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_delay___bit 17</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_logic___lsb 18</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_logic___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_logic_src___lsb 20</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe___byte1_logic_src___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_lo_oe_offset 8</span>

<span class="cm">/* Register rw_bus_hi_oe, scope iop_sap_out, type rw */</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_sel___lsb 0</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_sel___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_ext___lsb 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_ext___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_gated_clk___lsb 4</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_gated_clk___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_gated_clk___bit 4</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_inv___lsb 5</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_inv___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_clk_inv___bit 5</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_delay___lsb 6</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_delay___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_delay___bit 6</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_logic___lsb 7</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_logic___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_logic_src___lsb 9</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte2_logic_src___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_sel___lsb 11</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_sel___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_ext___lsb 13</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_ext___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_gated_clk___lsb 15</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_gated_clk___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_gated_clk___bit 15</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_inv___lsb 16</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_inv___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_clk_inv___bit 16</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_delay___lsb 17</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_delay___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_delay___bit 17</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_logic___lsb 18</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_logic___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_logic_src___lsb 20</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe___byte3_logic_src___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_bus_hi_oe_offset 12</span>

<span class="cp">#define STRIDE_iop_sap_out_rw_gio 4</span>
<span class="cm">/* Register rw_gio, scope iop_sap_out, type rw */</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_clk_sel___lsb 0</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_clk_sel___width 3</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_clk_ext___lsb 3</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_clk_ext___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_gated_clk___lsb 5</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_gated_clk___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_gated_clk___bit 5</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_clk_inv___lsb 6</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_clk_inv___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_clk_inv___bit 6</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_delay___lsb 7</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_delay___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_delay___bit 7</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_logic___lsb 8</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_logic___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_logic_src___lsb 10</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___out_logic_src___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_clk_sel___lsb 12</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_clk_sel___width 3</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_clk_ext___lsb 15</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_clk_ext___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_gated_clk___lsb 17</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_gated_clk___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_gated_clk___bit 17</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_clk_inv___lsb 18</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_clk_inv___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_clk_inv___bit 18</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_delay___lsb 19</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_delay___width 1</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_delay___bit 19</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_logic___lsb 20</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_logic___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_logic_src___lsb 22</span>
<span class="cp">#define reg_iop_sap_out_rw_gio___oe_logic_src___width 2</span>
<span class="cp">#define reg_iop_sap_out_rw_gio_offset 16</span>


<span class="cm">/* Constants */</span>
<span class="cp">#define regk_iop_sap_out_always                   0x00000001</span>
<span class="cp">#define regk_iop_sap_out_and                      0x00000002</span>
<span class="cp">#define regk_iop_sap_out_clk0                     0x00000000</span>
<span class="cp">#define regk_iop_sap_out_clk1                     0x00000001</span>
<span class="cp">#define regk_iop_sap_out_clk12                    0x00000004</span>
<span class="cp">#define regk_iop_sap_out_clk200                   0x00000000</span>
<span class="cp">#define regk_iop_sap_out_ext                      0x00000002</span>
<span class="cp">#define regk_iop_sap_out_gated                    0x00000003</span>
<span class="cp">#define regk_iop_sap_out_gio0                     0x00000000</span>
<span class="cp">#define regk_iop_sap_out_gio1                     0x00000000</span>
<span class="cp">#define regk_iop_sap_out_gio16                    0x00000002</span>
<span class="cp">#define regk_iop_sap_out_gio17                    0x00000002</span>
<span class="cp">#define regk_iop_sap_out_gio24                    0x00000003</span>
<span class="cp">#define regk_iop_sap_out_gio25                    0x00000003</span>
<span class="cp">#define regk_iop_sap_out_gio8                     0x00000001</span>
<span class="cp">#define regk_iop_sap_out_gio9                     0x00000001</span>
<span class="cp">#define regk_iop_sap_out_gio_out10                0x00000005</span>
<span class="cp">#define regk_iop_sap_out_gio_out18                0x00000006</span>
<span class="cp">#define regk_iop_sap_out_gio_out2                 0x00000004</span>
<span class="cp">#define regk_iop_sap_out_gio_out26                0x00000007</span>
<span class="cp">#define regk_iop_sap_out_inv                      0x00000001</span>
<span class="cp">#define regk_iop_sap_out_nand                     0x00000003</span>
<span class="cp">#define regk_iop_sap_out_no                       0x00000000</span>
<span class="cp">#define regk_iop_sap_out_none                     0x00000000</span>
<span class="cp">#define regk_iop_sap_out_one                      0x00000001</span>
<span class="cp">#define regk_iop_sap_out_rw_bus_default           0x00000000</span>
<span class="cp">#define regk_iop_sap_out_rw_bus_hi_oe_default     0x00000000</span>
<span class="cp">#define regk_iop_sap_out_rw_bus_lo_oe_default     0x00000000</span>
<span class="cp">#define regk_iop_sap_out_rw_gen_gated_default     0x00000000</span>
<span class="cp">#define regk_iop_sap_out_rw_gio_default           0x00000000</span>
<span class="cp">#define regk_iop_sap_out_rw_gio_size              0x00000020</span>
<span class="cp">#define regk_iop_sap_out_spu_gio6                 0x00000002</span>
<span class="cp">#define regk_iop_sap_out_spu_gio7                 0x00000003</span>
<span class="cp">#define regk_iop_sap_out_timer_grp0_tmr2          0x00000000</span>
<span class="cp">#define regk_iop_sap_out_timer_grp0_tmr3          0x00000001</span>
<span class="cp">#define regk_iop_sap_out_timer_grp1_tmr2          0x00000002</span>
<span class="cp">#define regk_iop_sap_out_timer_grp1_tmr3          0x00000003</span>
<span class="cp">#define regk_iop_sap_out_tmr200                   0x00000001</span>
<span class="cp">#define regk_iop_sap_out_yes                      0x00000001</span>
<span class="cp">#endif </span><span class="cm">/* __iop_sap_out_defs_asm_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:9}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../../../../../javascript/docco.min.js"></script>
</html>
