{"vcs1":{"timestamp_begin":1730722363.291034681, "rt":0.83, "ut":0.37, "st":0.18}}
{"vcselab":{"timestamp_begin":1730722364.235479214, "rt":0.53, "ut":0.25, "st":0.13}}
{"link":{"timestamp_begin":1730722364.855393087, "rt":0.36, "ut":0.14, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730722362.872549047}
{"VCS_COMP_START_TIME": 1730722362.872549047}
{"VCS_COMP_END_TIME": 1730722365.504542204}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all -timescale=1ps/1ps -f ../00_src/flist.f"}
{"vcs1": {"peak_mem": 382412}}
{"vcselab": {"peak_mem": 263256}}
