{
  "design": {
    "design_info": {
      "boundary_crc": "0x850416B020CD1A41",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../led_switch_vivado.gen/sources_1/bd/led_switch_design",
      "name": "led_switch_design",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "led_slave_axi_to_wire_0": "",
      "switch_master_wire_t_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_100M": "",
      "switch_master_wire_t_0_axi_periph": {
        "s00_couplers": {
          "auto_pc": ""
        }
      },
      "xlconstant_0": "",
      "xlconstant_1": "",
      "debouncer_0": "",
      "edge_detector_0": "",
      "system_ila_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "led_switch_design_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "run": {
        "type": "data",
        "direction": "I",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "sw": {
        "type": "data",
        "direction": "I",
        "left": "15",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      },
      "led": {
        "type": "data",
        "direction": "O",
        "left": "7",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "led_slave_axi_to_wire_0": {
        "vlnv": "xilinx.com:hls:led_slave_axi_to_wire:1.0",
        "ip_revision": "2113304050",
        "xci_name": "led_switch_design_led_slave_axi_to_wire_0_0",
        "xci_path": "ip\\led_switch_design_led_slave_axi_to_wire_0_0\\led_switch_design_led_slave_axi_to_wire_0_0.xci",
        "inst_hier_path": "led_slave_axi_to_wire_0"
      },
      "switch_master_wire_t_0": {
        "vlnv": "xilinx.com:hls:switch_master_wire_to_axi:1.0",
        "ip_revision": "2113305231",
        "xci_name": "led_switch_design_switch_master_wire_t_0_0",
        "xci_path": "ip\\led_switch_design_switch_master_wire_t_0_0\\led_switch_design_switch_master_wire_t_0_0.xci",
        "inst_hier_path": "switch_master_wire_t_0",
        "interface_ports": {
          "m_axi_BUS_A": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_m_axi_BUS_A",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_m_axi_BUS_A": {
              "range": "16E",
              "width": "64"
            }
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "led_switch_design_clk_wiz_0",
        "xci_path": "ip\\led_switch_design_clk_wiz_0\\led_switch_design_clk_wiz_0.xci",
        "inst_hier_path": "clk_wiz",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "led_switch_design_rst_clk_wiz_100M_0",
        "xci_path": "ip\\led_switch_design_rst_clk_wiz_100M_0\\led_switch_design_rst_clk_wiz_100M_0.xci",
        "inst_hier_path": "rst_clk_wiz_100M",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "switch_master_wire_t_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip\\led_switch_design_switch_master_wire_t_0_axi_periph_1\\led_switch_design_switch_master_wire_t_0_axi_periph_1.xci",
        "inst_hier_path": "switch_master_wire_t_0_axi_periph",
        "xci_name": "led_switch_design_switch_master_wire_t_0_axi_periph_1",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "29",
                "xci_name": "led_switch_design_auto_pc_0",
                "xci_path": "ip\\led_switch_design_auto_pc_0\\led_switch_design_auto_pc_0.xci",
                "inst_hier_path": "switch_master_wire_t_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_switch_master_wire_t_0_axi_periph": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "switch_master_wire_t_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "switch_master_wire_t_0_axi_periph_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "switch_master_wire_t_0_axi_periph_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "led_switch_design_xlconstant_0_0",
        "xci_path": "ip\\led_switch_design_xlconstant_0_0\\led_switch_design_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0x10"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "led_switch_design_xlconstant_0_1",
        "xci_path": "ip\\led_switch_design_xlconstant_0_1\\led_switch_design_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0x18"
          },
          "CONST_WIDTH": {
            "value": "64"
          }
        }
      },
      "debouncer_0": {
        "vlnv": "xilinx.com:hls:debouncer:1.0",
        "ip_revision": "2113300900",
        "xci_name": "led_switch_design_debouncer_0_0",
        "xci_path": "ip\\led_switch_design_debouncer_0_0\\led_switch_design_debouncer_0_0.xci",
        "inst_hier_path": "debouncer_0"
      },
      "edge_detector_0": {
        "vlnv": "xilinx.com:hls:edge_detector:1.0",
        "ip_revision": "2113302633",
        "xci_name": "led_switch_design_edge_detector_0_0",
        "xci_path": "ip\\led_switch_design_edge_detector_0_0\\led_switch_design_edge_detector_0_0.xci",
        "inst_hier_path": "edge_detector_0"
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "ip_revision": "15",
        "xci_name": "led_switch_design_system_ila_0_0",
        "xci_path": "ip\\led_switch_design_system_ila_0_0\\led_switch_design_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_ADV_TRIGGER": {
            "value": "true"
          },
          "C_EN_STRG_QUAL": {
            "value": "1"
          },
          "C_MON_TYPE": {
            "value": "MIX"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "2"
          },
          "C_NUM_OF_PROBES": {
            "value": "7"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE3_TYPE": {
            "value": "0"
          },
          "C_PROBE4_TYPE": {
            "value": "0"
          },
          "C_PROBE5_TYPE": {
            "value": "0"
          },
          "C_PROBE6_TYPE": {
            "value": "0"
          },
          "C_SLOT_0_APC_EN": {
            "value": "0"
          },
          "C_SLOT_0_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "C_SLOT_1_APC_EN": {
            "value": "0"
          },
          "C_SLOT_1_AXI_AR_SEL_DATA": {
            "value": "0"
          },
          "C_SLOT_1_AXI_AR_SEL_TRIG": {
            "value": "0"
          },
          "C_SLOT_1_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_R_SEL_DATA": {
            "value": "0"
          },
          "C_SLOT_1_AXI_R_SEL_TRIG": {
            "value": "0"
          },
          "C_SLOT_1_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_1_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      }
    },
    "interface_nets": {
      "switch_master_wire_t_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "switch_master_wire_t_0_axi_periph/M00_AXI",
          "led_slave_axi_to_wire_0/s_axi_BUS_A",
          "system_ila_0/SLOT_0_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "switch_master_wire_t_0_m_axi_BUS_A": {
        "interface_ports": [
          "switch_master_wire_t_0/m_axi_BUS_A",
          "switch_master_wire_t_0_axi_periph/S00_AXI",
          "system_ila_0/SLOT_1_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "led_slave_axi_to_wire_0/ap_clk",
          "switch_master_wire_t_0_axi_periph/ACLK",
          "switch_master_wire_t_0_axi_periph/S00_ACLK",
          "switch_master_wire_t_0_axi_periph/M00_ACLK",
          "debouncer_0/ap_clk",
          "edge_detector_0/ap_clk",
          "system_ila_0/clk",
          "switch_master_wire_t_0/ap_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked"
        ]
      },
      "debouncer_0_output_r": {
        "ports": [
          "debouncer_0/output_r",
          "edge_detector_0/input_r"
        ]
      },
      "edge_detector_0_rising_edge_r": {
        "ports": [
          "edge_detector_0/rising_edge_r",
          "switch_master_wire_t_0/ap_start"
        ]
      },
      "input_r_0_1": {
        "ports": [
          "run",
          "debouncer_0/input_r",
          "system_ila_0/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "led_slave_axi_to_wire_0_wire_out": {
        "ports": [
          "led_slave_axi_to_wire_0/wire_out",
          "led",
          "system_ila_0/probe1"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "led_slave_axi_to_wire_0/ap_rst_n",
          "switch_master_wire_t_0_axi_periph/S00_ARESETN",
          "switch_master_wire_t_0_axi_periph/M00_ARESETN",
          "switch_master_wire_t_0_axi_periph/ARESETN",
          "system_ila_0/resetn",
          "switch_master_wire_t_0/ap_rst_n"
        ]
      },
      "rst_clk_wiz_100M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_reset",
          "debouncer_0/ap_rst",
          "edge_detector_0/ap_rst"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz/clk_in1"
        ]
      },
      "wire_in_0_1": {
        "ports": [
          "sw",
          "system_ila_0/probe2",
          "switch_master_wire_t_0/wire_in"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "wire_out1": {
        "ports": [
          "switch_master_wire_t_0/wire_out1",
          "system_ila_0/probe3"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "wire_out1_ap_vld": {
        "ports": [
          "switch_master_wire_t_0/wire_out1_ap_vld",
          "system_ila_0/probe4"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "wire_out2": {
        "ports": [
          "switch_master_wire_t_0/wire_out2",
          "system_ila_0/probe5"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "wire_out2_ap_vld": {
        "ports": [
          "switch_master_wire_t_0/wire_out2_ap_vld",
          "system_ila_0/probe6"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "switch_master_wire_t_0/axi_out1"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "switch_master_wire_t_0/axi_out2"
        ]
      }
    },
    "addressing": {
      "/switch_master_wire_t_0": {
        "address_spaces": {
          "Data_m_axi_BUS_A": {
            "segments": {
              "SEG_led_slave_axi_to_wire_0_Reg": {
                "address_block": "/led_slave_axi_to_wire_0/s_axi_BUS_A/Reg",
                "offset": "0x0000000000000000",
                "range": "64K",
                "offset_base_param": "C_S_AXI_BUS_A_BASEADDR",
                "offset_high_param": "C_S_AXI_BUS_A_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}