// Seed: 2744873098
module module_0 (
    input tri id_0
);
  wire id_2;
  supply0 id_3;
  assign id_3 = 1;
  assign {1'b0, id_3, (1) & 1} = 1;
  assign module_1.id_2 = 0;
  generate
    uwire id_4;
    wire  id_6;
  endgenerate
  assign id_4 = id_3;
  always id_4 = id_4;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wand id_3,
    output supply0 id_4,
    input wand id_5,
    input wor id_6,
    output wire id_7,
    input tri id_8,
    input wire id_9,
    output wire id_10,
    output supply1 id_11,
    input tri id_12
);
  wire id_14;
  xnor primCall (id_3, id_6, id_2, id_12, id_5, id_9, id_14);
  module_0 modCall_1 (id_8);
endmodule
