/*
 * Copyright (c) 2017-2018, Intel Corporation.
 * Intel, the Intel logo, Intel, MegaCore, NIOS II, Quartus and TalkBack
 * words and logos are trademarks of Intel Corporation or its subsidiaries
 * in the U.S. and/or other countries. Other marks and brands may be
 * claimed as the property of others. See Trademarks on intel.com for
 * full list of Intel trademarks or the Trademarks & Brands Names Database
 * (if Intel) or see www.intel.com/legal (if Altera).
 * All rights reserved.
 *
 * This software is available to you under a choice of one of two
 * licenses. You may choose to be licensed under the terms of the GNU
 * General Public License (GPL) Version 2, available from the file
 * COPYING in the main directory of this source tree, or the
 * BSD 3-Clause license below:
 *
 *     Redistribution and use in source and binary forms, with or
 *     without modification, are permitted provided that the following
 *     conditions are met:
 *
 *      - Redistributions of source code must retain the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer.
 *
 *      - Redistributions in binary form must reproduce the above
 *        copyright notice, this list of conditions and the following
 *        disclaimer in the documentation and/or other materials
 *        provided with the distribution.
 *
 *      - Neither Intel nor the names of its contributors may be
 *        used to endorse or promote products derived from this
 *        software without specific prior written permission.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
 * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
 * BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
 * ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 */

// AUTOGENERATED BY QSYS_GENERATE, DO NOT MODIFY

#ifndef INTEL_FPGA_PCIE_IP_PARAMS
#define INTEL_FPGA_PCIE_IP_PARAMS

#define RXM   0
#define HPRXM 1
#define BAM   2

@@ for { set i 0 } { $i < 6 } { incr i } {
@@     set type [lindex $bar_types $i]
#define BAR${i}_TYPE $type
@@ }

@@ if {$dma_supported} {
#define DMA_SUPPORTED       1
// 1 == g3x8 and below; 4 == g3x16
#define DMA_VERSION_MAJOR   $dma_version_major
@@ if {[info exists dma_interrupt_enabled]} {
// 0 == interrupt disabled; 1 == interrupt enabled
#define INTERRUPT_ENABLED   $dma_interrupt_enabled
@@}
@@ if {[info exists dma_interrupt_type]} {
// 1 == MSI INTTERRUPT; 2 == MSI-X INTERRUPT
#define INTERRUPT_TYPE $dma_interrupt_type     
@@}
@@}


#endif /* INTEL_FPGA_PCIE_IP_PARAMS */
