#Timing report of worst 37 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                   Incr      Path
--------------------------------------------------------------------------------------
clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                        13.792    13.792
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                        1.393    15.185
delay_dff_Q_9_D_LUT2_O_15.t_frag.XAB[0] (T_FRAG)                       2.299    17.484
delay_dff_Q_9_D_LUT2_O_15.t_frag.XZ[0] (T_FRAG)                        0.909    18.394
delay_dff_Q_26.QD[0] (Q_FRAG)                                          0.000    18.394
data arrival time                                                               18.394

clock clk (rise edge)                                                  0.000     0.000
clock source latency                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                               0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                        13.792    13.792
clock uncertainty                                                      0.000    13.792
cell hold time                                                         0.571    14.363
data required time                                                              14.363
--------------------------------------------------------------------------------------
data required time                                                             -14.363
data arrival time                                                               18.394
--------------------------------------------------------------------------------------
slack (MET)                                                                      4.030


#Path 2
Startpoint: delay_dff_Q_19.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                       13.802    13.802
delay_dff_Q_19.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    15.195
delay_dff_Q_9_D_LUT3_O_4.t_frag.XSL[0] (T_FRAG)                       2.386    17.580
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                        1.041    18.622
delay_dff_Q_19.QD[0] (Q_FRAG)                                         0.000    18.622
data arrival time                                                              18.622

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                       13.802    13.802
clock uncertainty                                                     0.000    13.802
cell hold time                                                        0.571    14.373
data required time                                                             14.373
-------------------------------------------------------------------------------------
data required time                                                            -14.373
data arrival time                                                              18.622
-------------------------------------------------------------------------------------
slack (MET)                                                                     4.248


#Path 3
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                       12.110    12.110
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    13.502
delay_dff_Q_9_D_LUT3_O_8.t_frag.XSL[0] (T_FRAG)                       2.386    15.888
delay_dff_Q_9_D_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                        1.041    16.929
delay_dff_Q_25.QD[0] (Q_FRAG)                                         0.000    16.929
data arrival time                                                              16.929

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                       12.110    12.110
clock uncertainty                                                     0.000    12.110
cell hold time                                                        0.571    12.681
data required time                                                             12.681
-------------------------------------------------------------------------------------
data required time                                                            -12.681
data arrival time                                                              16.929
-------------------------------------------------------------------------------------
slack (MET)                                                                     4.248


#Path 4
Startpoint: delay_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                       12.044    12.044
delay_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    13.437
delay_dff_Q_9_D_LUT3_O_2.t_frag.XSL[0] (T_FRAG)                       2.498    15.935
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                        1.041    16.976
delay_dff_Q_16.QD[0] (Q_FRAG)                                         0.000    16.976
data arrival time                                                              16.976

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                       12.044    12.044
clock uncertainty                                                     0.000    12.044
cell hold time                                                        0.571    12.615
data required time                                                             12.615
-------------------------------------------------------------------------------------
data required time                                                            -12.615
data arrival time                                                              16.976
-------------------------------------------------------------------------------------
slack (MET)                                                                     4.361


#Path 5
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                      11.221    11.221
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    12.614
delay_dff_Q_9_D_LUT3_O.t_frag.XSL[0] (T_FRAG)                       2.498    15.112
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.041    16.153
delay_dff_Q_5.QD[0] (Q_FRAG)                                        0.000    16.153
data arrival time                                                            16.153

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                      11.221    11.221
clock uncertainty                                                   0.000    11.221
cell hold time                                                      0.571    11.792
data required time                                                           11.792
-----------------------------------------------------------------------------------
data required time                                                          -11.792
data arrival time                                                            16.153
-----------------------------------------------------------------------------------
slack (MET)                                                                   4.361


#Path 6
Startpoint: delay_dff_Q_18.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                       13.058    13.058
delay_dff_Q_18.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    14.451
delay_dff_Q_9_D_LUT3_O_3.t_frag.XSL[0] (T_FRAG)                       2.498    16.949
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                        1.041    17.990
delay_dff_Q_18.QD[0] (Q_FRAG)                                         0.000    17.990
data arrival time                                                              17.990

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                       13.058    13.058
clock uncertainty                                                     0.000    13.058
cell hold time                                                        0.571    13.629
data required time                                                             13.629
-------------------------------------------------------------------------------------
data required time                                                            -13.629
data arrival time                                                              17.990
-------------------------------------------------------------------------------------
slack (MET)                                                                     4.361


#Path 7
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                       12.975    12.975
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    14.367
delay_dff_Q_9_D_LUT3_O_7.t_frag.XSL[0] (T_FRAG)                       2.508    16.875
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                        1.041    17.916
delay_dff_Q_23.QD[0] (Q_FRAG)                                         0.000    17.916
data arrival time                                                              17.916

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                       12.975    12.975
clock uncertainty                                                     0.000    12.975
cell hold time                                                        0.571    13.545
data required time                                                             13.545
-------------------------------------------------------------------------------------
data required time                                                            -13.545
data arrival time                                                              17.916
-------------------------------------------------------------------------------------
slack (MET)                                                                     4.371


#Path 8
Startpoint: delay_dff_Q_22.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                       11.457    11.457
delay_dff_Q_22.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    12.850
delay_dff_Q_9_D_LUT3_O_6.t_frag.XSL[0] (T_FRAG)                       2.508    15.358
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                        1.041    16.399
delay_dff_Q_22.QD[0] (Q_FRAG)                                         0.000    16.399
data arrival time                                                              16.399

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                       11.457    11.457
clock uncertainty                                                     0.000    11.457
cell hold time                                                        0.571    12.028
data required time                                                             12.028
-------------------------------------------------------------------------------------
data required time                                                            -12.028
data arrival time                                                              16.399
-------------------------------------------------------------------------------------
slack (MET)                                                                     4.371


#Path 9
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                       11.176    11.176
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                       1.393    12.568
delay_dff_Q_9_D_LUT3_O_5.t_frag.XSL[0] (T_FRAG)                       2.508    15.076
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                        1.041    16.117
delay_dff_Q_21.QD[0] (Q_FRAG)                                         0.000    16.117
data arrival time                                                              16.117

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                       11.176    11.176
clock uncertainty                                                     0.000    11.176
cell hold time                                                        0.571    11.746
data required time                                                             11.746
-------------------------------------------------------------------------------------
data required time                                                            -11.746
data arrival time                                                              16.117
-------------------------------------------------------------------------------------
slack (MET)                                                                     4.371


#Path 10
Startpoint: delay_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                        11.248    11.248
delay_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                        1.393    12.641
delay_dff_Q_9_D_LUT3_O_1.t_frag.XSL[0] (T_FRAG)                       2.508    15.149
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                        1.041    16.190
delay_dff_Q_9.QD[0] (Q_FRAG)                                          0.000    16.190
data arrival time                                                              16.190

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                        11.248    11.248
clock uncertainty                                                     0.000    11.248
cell hold time                                                        0.571    11.819
data required time                                                             11.819
-------------------------------------------------------------------------------------
data required time                                                            -11.819
data arrival time                                                              16.190
-------------------------------------------------------------------------------------
slack (MET)                                                                     4.371


#Path 11
Startpoint: delay_dff_Q_25.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                  12.110    12.110
delay_dff_Q_25.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    13.502
delay_dff_Q_9_D_LUT2_O_14_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       4.066    17.568
delay_dff_Q_9_D_LUT2_O_14_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.543
delay_dff_Q_9_D_LUT2_O_14.t_frag.XAB[0] (T_FRAG)                                 2.591    21.134
delay_dff_Q_9_D_LUT2_O_14.t_frag.XZ[0] (T_FRAG)                                  0.909    22.043
delay_dff_Q_24.QD[0] (Q_FRAG)                                                    0.000    22.043
data arrival time                                                                         22.043

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                  13.761    13.761
clock uncertainty                                                                0.000    13.761
cell hold time                                                                   0.571    14.332
data required time                                                                        14.332
------------------------------------------------------------------------------------------------
data required time                                                                       -14.332
data arrival time                                                                         22.043
------------------------------------------------------------------------------------------------
slack (MET)                                                                                7.711


#Path 12
Startpoint: num_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
num_dff_Q_6.QCK[0] (Q_FRAG)                                                                      13.765    13.765
num_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.393    15.158
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_1_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.276    17.433
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_1_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    18.780
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                 2.400    21.180
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  0.909    22.089
num_dff_Q_6.QD[0] (Q_FRAG)                                                                        0.000    22.089
data arrival time                                                                                          22.089

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                          0.000     0.000
num_dff_Q_6.QCK[0] (Q_FRAG)                                                                      13.765    13.765
clock uncertainty                                                                                 0.000    13.765
cell hold time                                                                                    0.571    14.336
data required time                                                                                         14.336
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -14.336
data arrival time                                                                                          22.089
-----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                 7.753


#Path 13
Startpoint: delay_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                  12.198    12.198
delay_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    13.590
delay_dff_Q_9_D_LUT2_O_3_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.276    15.866
delay_dff_Q_9_D_LUT2_O_3_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    17.212
delay_dff_Q_9_D_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                 2.400    19.612
delay_dff_Q_9_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                  0.909    20.521
delay_dff_Q_6.QD[0] (Q_FRAG)                                                    0.000    20.521
data arrival time                                                                        20.521

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                  12.198    12.198
clock uncertainty                                                               0.000    12.198
cell hold time                                                                  0.571    12.769
data required time                                                                       12.769
-----------------------------------------------------------------------------------------------
data required time                                                                      -12.769
data arrival time                                                                        20.521
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               7.753


#Path 14
Startpoint: delay_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                  12.072    12.072
delay_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    13.464
delay_dff_Q_9_D_LUT2_O_2_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.306    15.770
delay_dff_Q_9_D_LUT2_O_2_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    17.103
delay_dff_Q_9_D_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                 2.400    19.503
delay_dff_Q_9_D_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                  0.909    20.412
delay_dff_Q_4.QD[0] (Q_FRAG)                                                    0.000    20.412
data arrival time                                                                        20.412

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                  12.072    12.072
clock uncertainty                                                               0.000    12.072
cell hold time                                                                  0.571    12.643
data required time                                                                       12.643
-----------------------------------------------------------------------------------------------
data required time                                                                      -12.643
data arrival time                                                                        20.412
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               7.770


#Path 15
Startpoint: delay_dff_Q_17.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                  13.999    13.999
delay_dff_Q_17.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    15.391
delay_dff_Q_9_D_LUT2_O_12_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.337    17.728
delay_dff_Q_9_D_LUT2_O_12_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    19.061
delay_dff_Q_9_D_LUT2_O_12.t_frag.XAB[0] (T_FRAG)                                 2.400    21.461
delay_dff_Q_9_D_LUT2_O_12.t_frag.XZ[0] (T_FRAG)                                  0.909    22.370
delay_dff_Q_17.QD[0] (Q_FRAG)                                                    0.000    22.370
data arrival time                                                                         22.370

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                  13.999    13.999
clock uncertainty                                                                0.000    13.999
cell hold time                                                                   0.571    14.570
data required time                                                                        14.570
------------------------------------------------------------------------------------------------
data required time                                                                       -14.570
data arrival time                                                                         22.370
------------------------------------------------------------------------------------------------
slack (MET)                                                                                7.801


#Path 16
Startpoint: delay_dff_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                  11.248    11.248
delay_dff_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    12.641
delay_dff_Q_9_D_LUT2_O_5_I1_LUT3_O.t_frag.XSL[0] (T_FRAG)                       3.605    16.246
delay_dff_Q_9_D_LUT2_O_5_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.975    17.221
delay_dff_Q_9_D_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                 2.591    19.811
delay_dff_Q_9_D_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                  0.909    20.721
delay_dff_Q_8.QD[0] (Q_FRAG)                                                    0.000    20.721
data arrival time                                                                        20.721

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                  12.323    12.323
clock uncertainty                                                               0.000    12.323
cell hold time                                                                  0.571    12.893
data required time                                                                       12.893
-----------------------------------------------------------------------------------------------
data required time                                                                      -12.893
data arrival time                                                                        20.721
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               7.827


#Path 17
Startpoint: delay_dff_Q_20.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                  10.353    10.353
delay_dff_Q_20.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    11.745
delay_dff_Q_9_D_LUT2_O_13_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.233    13.979
delay_dff_Q_9_D_LUT2_O_13_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    15.312
delay_dff_Q_9_D_LUT2_O_13.t_frag.XAB[0] (T_FRAG)                                 2.591    17.902
delay_dff_Q_9_D_LUT2_O_13.t_frag.XZ[0] (T_FRAG)                                  0.909    18.812
delay_dff_Q_20.QD[0] (Q_FRAG)                                                    0.000    18.812
data arrival time                                                                         18.812

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                  10.353    10.353
clock uncertainty                                                                0.000    10.353
cell hold time                                                                   0.571    10.923
data required time                                                                        10.923
------------------------------------------------------------------------------------------------
data required time                                                                       -10.923
data arrival time                                                                         18.812
------------------------------------------------------------------------------------------------
slack (MET)                                                                                7.888


#Path 18
Startpoint: delay_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                 11.211    11.211
delay_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    12.604
delay_dff_Q_9_D_LUT2_O_8_I1_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.233    14.837
delay_dff_Q_9_D_LUT2_O_8_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    16.170
delay_dff_Q_9_D_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                                 2.591    18.761
delay_dff_Q_9_D_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                  0.909    19.670
delay_dff_Q_12.QD[0] (Q_FRAG)                                                   0.000    19.670
data arrival time                                                                        19.670

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                 11.211    11.211
clock uncertainty                                                               0.000    11.211
cell hold time                                                                  0.571    11.782
data required time                                                                       11.782
-----------------------------------------------------------------------------------------------
data required time                                                                      -11.782
data arrival time                                                                        19.670
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               7.888


#Path 19
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                  11.281    11.281
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    12.674
delay_dff_Q_9_D_LUT2_O_11_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.276    14.949
delay_dff_Q_9_D_LUT2_O_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    16.296
delay_dff_Q_9_D_LUT2_O_11.t_frag.XAB[0] (T_FRAG)                                 2.591    18.886
delay_dff_Q_9_D_LUT2_O_11.t_frag.XZ[0] (T_FRAG)                                  0.909    19.796
delay_dff_Q_15.QD[0] (Q_FRAG)                                                    0.000    19.796
data arrival time                                                                         19.796

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                  11.281    11.281
clock uncertainty                                                                0.000    11.281
cell hold time                                                                   0.571    11.852
data required time                                                                        11.852
------------------------------------------------------------------------------------------------
data required time                                                                       -11.852
data arrival time                                                                         19.796
------------------------------------------------------------------------------------------------
slack (MET)                                                                                7.943


#Path 20
Startpoint: delay_dff_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                  11.184    11.184
delay_dff_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    12.577
delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O.t_frag.XA2[0] (T_FRAG)                       2.276    14.852
delay_dff_Q_9_D_LUT2_O_4_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.346    16.198
delay_dff_Q_9_D_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                 2.591    18.789
delay_dff_Q_9_D_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                  0.909    19.698
delay_dff_Q_7.QD[0] (Q_FRAG)                                                    0.000    19.698
data arrival time                                                                        19.698

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                  11.184    11.184
clock uncertainty                                                               0.000    11.184
cell hold time                                                                  0.571    11.755
data required time                                                                       11.755
-----------------------------------------------------------------------------------------------
data required time                                                                      -11.755
data arrival time                                                                        19.698
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               7.943


#Path 21
Startpoint: delay_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                12.072    12.072
delay_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    13.464
delay_dff_Q_9_D_LUT2_O_I1_LUT4_O.c_frag.BAB[0] (C_FRAG)                       3.160    16.625
delay_dff_Q_9_D_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        0.909    17.534
delay_dff_Q_9_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 3.087    20.621
delay_dff_Q_9_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  0.909    21.530
delay_dff_Q_2.QD[0] (Q_FRAG)                                                  0.000    21.530
data arrival time                                                                      21.530

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                12.932    12.932
clock uncertainty                                                             0.000    12.932
cell hold time                                                                0.571    13.503
data required time                                                                     13.503
---------------------------------------------------------------------------------------------
data required time                                                                    -13.503
data arrival time                                                                      21.530
---------------------------------------------------------------------------------------------
slack (MET)                                                                             8.027


#Path 22
Startpoint: delay_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                  12.142    12.142
delay_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    13.534
delay_dff_Q_9_D_LUT2_O_1_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                       2.673    16.207
delay_dff_Q_9_D_LUT2_O_1_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.378    17.586
delay_dff_Q_9_D_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                 3.087    20.672
delay_dff_Q_9_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                  0.909    21.582
delay_dff_Q_3.QD[0] (Q_FRAG)                                                    0.000    21.582
data arrival time                                                                        21.582

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                  12.142    12.142
clock uncertainty                                                               0.000    12.142
cell hold time                                                                  0.571    12.712
data required time                                                                       12.712
-----------------------------------------------------------------------------------------------
data required time                                                                      -12.712
data arrival time                                                                        21.582
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               8.869


#Path 23
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                            13.830    13.830
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                            1.393    15.222
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.779    19.001
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    19.853
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2.t_frag.XA1[0] (T_FRAG)                                 3.056    22.909
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.392    24.300
num_dffe_Q.QD[0] (Q_FRAG)                                                              0.000    24.300
data arrival time                                                                               24.300

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                            13.830    13.830
clock uncertainty                                                                      0.000    13.830
cell hold time                                                                         0.571    14.401
data required time                                                                              14.401
------------------------------------------------------------------------------------------------------
data required time                                                                             -14.401
data arrival time                                                                               24.300
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      9.900


#Path 24
Startpoint: num_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                           Incr      Path
----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
num_dff_Q_5.QCK[0] (Q_FRAG)                                                   12.942    12.942
num_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                   1.393    14.335
num_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.BA1[0] (C_FRAG)                          4.902    19.236
num_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                           1.392    20.628
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_1.t_frag.XAB[0] (T_FRAG)                       3.371    24.000
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                        0.909    24.909
num_dff_Q_4.QD[0] (Q_FRAG)                                                     0.000    24.909
data arrival time                                                                       24.909

clock clk (rise edge)                                                          0.000     0.000
clock source latency                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                       0.000     0.000
num_dff_Q_4.QCK[0] (Q_FRAG)                                                   13.901    13.901
clock uncertainty                                                              0.000    13.901
cell hold time                                                                 0.571    14.472
data required time                                                                      14.472
----------------------------------------------------------------------------------------------
data required time                                                                     -14.472
data arrival time                                                                       24.909
----------------------------------------------------------------------------------------------
slack (MET)                                                                             10.437


#Path 25
Startpoint: num_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
num_dff_Q.QCK[0] (Q_FRAG)                                                             13.018    13.018
num_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                             1.393    14.411
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_1.t_frag.XAB[0] (T_FRAG)                       4.461    18.872
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0_1.t_frag.XZ[0] (T_FRAG)                        0.852    19.724
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O.t_frag.XA2[0] (T_FRAG)                        3.268    22.992
num_dffe_Q_EN_LUT3_O_I1_LUT3_I2_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.435    24.426
num_dff_Q_5.QD[0] (Q_FRAG)                                                             0.000    24.426
data arrival time                                                                               24.426

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                               0.000     0.000
num_dff_Q_5.QCK[0] (Q_FRAG)                                                           12.942    12.942
clock uncertainty                                                                      0.000    12.942
cell hold time                                                                         0.571    13.513
data required time                                                                              13.513
------------------------------------------------------------------------------------------------------
data required time                                                                             -13.513
data arrival time                                                                               24.426
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                     10.914


#Path 26
Startpoint: delay_dff_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                 11.211    11.211
delay_dff_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    12.604
delay_dff_Q_9_D_LUT2_O_7_I1_LUT4_O.c_frag.BSL[0] (C_FRAG)                       4.032    16.636
delay_dff_Q_9_D_LUT2_O_7_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041    17.677
delay_dff_Q_9_D_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                 5.188    22.866
delay_dff_Q_9_D_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                  0.909    23.775
delay_dff_Q_11.QD[0] (Q_FRAG)                                                   0.000    23.775
data arrival time                                                                        23.775

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                 12.219    12.219
clock uncertainty                                                               0.000    12.219
cell hold time                                                                  0.571    12.790
data required time                                                                       12.790
-----------------------------------------------------------------------------------------------
data required time                                                                      -12.790
data arrival time                                                                        23.775
-----------------------------------------------------------------------------------------------
slack (MET)                                                                              10.985


#Path 27
Startpoint: delay_dff_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                  10.388    10.388
delay_dff_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    11.781
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.BB2[0] (C_FRAG)                       3.164    14.944
delay_dff_Q_9_D_LUT2_O_10_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.378    16.323
delay_dff_Q_9_D_LUT2_O_10.t_frag.XAB[0] (T_FRAG)                                 4.875    21.197
delay_dff_Q_9_D_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                  0.909    22.107
delay_dff_Q_14.QD[0] (Q_FRAG)                                                    0.000    22.107
data arrival time                                                                         22.107

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                  10.388    10.388
clock uncertainty                                                                0.000    10.388
cell hold time                                                                   0.571    10.959
data required time                                                                        10.959
------------------------------------------------------------------------------------------------
data required time                                                                       -10.959
data arrival time                                                                         22.107
------------------------------------------------------------------------------------------------
slack (MET)                                                                               11.148


#Path 28
Startpoint: delay_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                        12.072    12.072
delay_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                        1.393    13.464
delay_dff_Q_9_D_LUT2_O_I1_LUT4_O.c_frag.BAB[0] (C_FRAG)                               3.160    16.625
delay_dff_Q_9_D_LUT2_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                0.909    17.534
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.172    20.706
num_dffe_Q_EN_LUT3_O_I0_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        0.852    21.558
delay_dff_Q_9_D_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                                       2.486    24.044
delay_dff_Q_9_D_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                        1.041    25.086
delay_dff_Q_10.QD[0] (Q_FRAG)                                                         0.000    25.086
data arrival time                                                                              25.086

clock clk (rise edge)                                                                 0.000     0.000
clock source latency                                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                              0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                       12.081    12.081
clock uncertainty                                                                     0.000    12.081
cell hold time                                                                        0.571    12.652
data required time                                                                             12.652
-----------------------------------------------------------------------------------------------------
data required time                                                                            -12.652
data arrival time                                                                              25.086
-----------------------------------------------------------------------------------------------------
slack (MET)                                                                                    12.433


#Path 29
Startpoint: delay_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                 12.044    12.044
delay_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    13.437
delay_dff_Q_9_D_LUT2_O_9_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                       4.924    18.361
delay_dff_Q_9_D_LUT2_O_9_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.108    19.468
delay_dff_Q_9_D_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                 5.567    25.035
delay_dff_Q_9_D_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                  0.909    25.944
delay_dff_Q_13.QD[0] (Q_FRAG)                                                   0.000    25.944
data arrival time                                                                        25.944

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                 12.109    12.109
clock uncertainty                                                               0.000    12.109
cell hold time                                                                  0.571    12.680
data required time                                                                       12.680
-----------------------------------------------------------------------------------------------
data required time                                                                      -12.680
data arrival time                                                                        25.944
-----------------------------------------------------------------------------------------------
slack (MET)                                                                              13.265


#Path 30
Startpoint: num_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : num_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
num_dff_Q_5.QCK[0] (Q_FRAG)                                                12.942    12.942
num_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    14.335
num_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.BA1[0] (C_FRAG)                       4.902    19.236
num_dffe_Q_EN_LUT3_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.392    20.628
num_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 2.765    23.393
num_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  0.975    24.368
num_dffe_Q.QEN[0] (Q_FRAG)                                                  2.363    26.731
data arrival time                                                                    26.731

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                 13.830    13.830
clock uncertainty                                                           0.000    13.830
cell hold time                                                             -0.394    13.435
data required time                                                                   13.435
-------------------------------------------------------------------------------------------
data required time                                                                  -13.435
data arrival time                                                                    26.731
-------------------------------------------------------------------------------------------
slack (MET)                                                                          13.296


#Path 31
Startpoint: num_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
num_dff_Q_6.QCK[0] (Q_FRAG)                                                13.765    13.765
num_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    15.158
e_mux4x0_Q_A_LUT3_O.t_frag.XSL[0] (T_FRAG)                                  4.093    19.251
e_mux4x0_Q_A_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.041    20.292
e_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                           2.700    22.992
e_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                            1.392    24.384
$iopadmap$helloworldfpga.e.O_DAT[0] (BIDIR_CELL)                            5.007    29.391
$iopadmap$helloworldfpga.e.O_PAD_$out[0] (BIDIR_CELL)                       9.726    39.117
out:e.outpad[0] (.output)                                                   0.000    39.117
data arrival time                                                                    39.117

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                   -0.000
data arrival time                                                                    39.117
-------------------------------------------------------------------------------------------
slack (MET)                                                                          39.117


#Path 32
Startpoint: num_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
num_dffe_Q.QCK[0] (Q_FRAG)                                                 13.830    13.830
num_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.393    15.222
f_LUT3_O_I2_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   4.332    19.554
f_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    0.909    20.463
f_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             2.435    22.899
f_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              0.852    23.751
$iopadmap$helloworldfpga.f.O_DAT[0] (BIDIR_CELL)                            6.170    29.921
$iopadmap$helloworldfpga.f.O_PAD_$out[0] (BIDIR_CELL)                       9.726    39.647
out:f.outpad[0] (.output)                                                   0.000    39.647
data arrival time                                                                    39.647

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                   -0.000
data arrival time                                                                    39.647
-------------------------------------------------------------------------------------------
slack (MET)                                                                          39.647


#Path 33
Startpoint: num_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
num_dff_Q_5.QCK[0] (Q_FRAG)                                                12.942    12.942
num_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    14.335
g_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         3.309    17.644
g_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          0.975    18.618
g_LUT3_O_I2_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                        2.738    21.356
g_LUT3_O_I2_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                         0.852    22.208
d_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             3.139    25.347
d_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              0.975    26.322
$iopadmap$helloworldfpga.d.O_DAT[0] (BIDIR_CELL)                            4.096    30.417
$iopadmap$helloworldfpga.d.O_PAD_$out[0] (BIDIR_CELL)                       9.726    40.143
out:d.outpad[0] (.output)                                                   0.000    40.143
data arrival time                                                                    40.143

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                   -0.000
data arrival time                                                                    40.143
-------------------------------------------------------------------------------------------
slack (MET)                                                                          40.143


#Path 34
Startpoint: num_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
num_dff_Q_4.QCK[0] (Q_FRAG)                                                         13.901    13.901
num_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                         1.393    15.294
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XAB[0] (T_FRAG)                       2.294    17.588
g_LUT3_O_I1_LUT3_O_I0_LUT2_O_I1_LUT2_I0.t_frag.XZ[0] (T_FRAG)                        0.852    18.440
c_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                      5.049    23.488
c_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                       0.909    24.398
$iopadmap$helloworldfpga.c.O_DAT[0] (BIDIR_CELL)                                     7.162    31.559
$iopadmap$helloworldfpga.c.O_PAD_$out[0] (BIDIR_CELL)                                9.726    41.285
out:c.outpad[0] (.output)                                                            0.000    41.285
data arrival time                                                                             41.285

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                            -0.000
data arrival time                                                                             41.285
----------------------------------------------------------------------------------------------------
slack (MET)                                                                                   41.285


#Path 35
Startpoint: num_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
num_dff_Q_5.QCK[0] (Q_FRAG)                                                12.942    12.942
num_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    14.335
g_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                         3.309    17.644
g_LUT3_O_I2_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                          0.975    18.618
g_LUT3_O_I2_LUT3_O_I0_LUT2_I1.t_frag.XAB[0] (T_FRAG)                        2.738    21.356
g_LUT3_O_I2_LUT3_O_I0_LUT2_I1.t_frag.XZ[0] (T_FRAG)                         0.852    22.208
g_LUT3_O.t_frag.XB2[0] (T_FRAG)                                             2.341    24.550
g_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.378    25.928
$iopadmap$helloworldfpga.g.O_DAT[0] (BIDIR_CELL)                            5.889    31.817
$iopadmap$helloworldfpga.g.O_PAD_$out[0] (BIDIR_CELL)                       9.726    41.543
out:g.outpad[0] (.output)                                                   0.000    41.543
data arrival time                                                                    41.543

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                   -0.000
data arrival time                                                                    41.543
-------------------------------------------------------------------------------------------
slack (MET)                                                                          41.543


#Path 36
Startpoint: num_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
num_dff_Q_6.QCK[0] (Q_FRAG)                                                13.765    13.765
num_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    15.158
a_LUT2_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                                   4.382    19.539
a_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    0.975    20.514
a_LUT2_O.t_frag.XSL[0] (T_FRAG)                                             3.189    23.703
a_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.041    24.745
$iopadmap$helloworldfpga.a.O_DAT[0] (BIDIR_CELL)                            7.369    32.113
$iopadmap$helloworldfpga.a.O_PAD_$out[0] (BIDIR_CELL)                       9.726    41.839
out:a.outpad[0] (.output)                                                   0.000    41.839
data arrival time                                                                    41.839

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                   -0.000
data arrival time                                                                    41.839
-------------------------------------------------------------------------------------------
slack (MET)                                                                          41.839


#Path 37
Startpoint: num_dff_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:b.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
num_dff_Q_6.QCK[0] (Q_FRAG)                                                13.765    13.765
num_dff_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                1.393    15.158
b_mux4x0_Q_A_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  3.924    19.082
b_mux4x0_Q_A_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   0.909    19.991
b_mux4x0_Q.t_frag.XA1[0] (T_FRAG)                                           4.869    24.861
b_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                            1.392    26.252
$iopadmap$helloworldfpga.b.O_DAT[0] (BIDIR_CELL)                            6.757    33.009
$iopadmap$helloworldfpga.b.O_PAD_$out[0] (BIDIR_CELL)                       9.726    42.735
out:b.outpad[0] (.output)                                                   0.000    42.735
data arrival time                                                                    42.735

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                   -0.000
data arrival time                                                                    42.735
-------------------------------------------------------------------------------------------
slack (MET)                                                                          42.735


#End of timing report
