0.7
2020.2
May 22 2024
19:03:11
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/csv_file_dump.svh,1755634772,verilog,,,,,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/dataflow_monitor.sv,1755634772,systemVerilog,C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/df_fifo_interface.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/df_process_interface.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/seq_loop_interface.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/upc_loop_interface.svh,,C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/dump_file_agent.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/csv_file_dump.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/sample_agent.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/loop_sample_agent.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/sample_manager.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/nodf_module_monitor.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/df_fifo_interface.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/df_fifo_monitor.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/df_process_interface.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/df_process_monitor.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/seq_loop_interface.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/seq_loop_monitor.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/upc_loop_interface.svh;C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/df_fifo_interface.svh,1755634772,verilog,,,,df_fifo_intf,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/df_fifo_monitor.svh,1755634772,verilog,,,,,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/df_process_interface.svh,1755634772,verilog,,,,df_process_intf,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/df_process_monitor.svh,1755634772,verilog,,,,,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/dump_file_agent.svh,1755634772,verilog,,,,,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/fifo_para.vh,1755634772,verilog,,,,,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/loop_sample_agent.svh,1755634772,verilog,,,,,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject.autotb.v,1755634772,systemVerilog,,,C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/fifo_para.vh,apatb_myproject_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject.v,1755634295,systemVerilog,,,,myproject,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_conv_2d_cl_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config2_s.v,1755633701,systemVerilog,,,,myproject_conv_2d_cl_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config2_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config5_s.v,1755634105,systemVerilog,,,,myproject_dense_resource_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_config5_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_6_2_5_3_0_config5_s.v,1755634072,systemVerilog,,,,myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_6_2_5_3_0_config5_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_6_2_5_3_0_config5_s_w5_ROM_AUTO_1R.v,1755634071,systemVerilog,,,,myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_6_2_5_3_0_config5_s_w5_ROM_AUTO_1R,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w5_d2_S.v,1755634292,systemVerilog,,,,myproject_fifo_w5_d2_S;myproject_fifo_w5_d2_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_fifo_w6_d2_S.v,1755634293,systemVerilog,,,,myproject_fifo_w6_d2_S;myproject_fifo_w6_d2_S_ShiftReg,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_fill_buffer.v,1755633405,systemVerilog,,,,myproject_fill_buffer,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_flow_control_loop_pipe_no_ap_cont.v,1755634317,systemVerilog,,,,myproject_flow_control_loop_pipe_no_ap_cont,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_5ns_3s_8_1_1.v,1755634071,systemVerilog,,,,myproject_mul_5ns_3s_8_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_mul_6s_5ns_10_1_1.v,1755634071,systemVerilog,,,,myproject_mul_6s_5ns_10_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config3_s.v,1755633981,systemVerilog,,,,myproject_relu_ap_fixed_6_2_5_3_0_ap_fixed_6_2_5_3_0_relu_config3_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_softmax_stable_ap_fixed_ap_fixed_6_2_5_3_0_softmax_config6_s.v,1755634111,systemVerilog,,,,myproject_softmax_stable_ap_fixed_ap_fixed_6_2_5_3_0_softmax_config6_s,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/myproject_sparsemux_209_7_5_1_1.v,1755634071,systemVerilog,,,,myproject_sparsemux_209_7_5_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_23;floating_point_v7_1_18;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/nodf_module_interface.svh,1755634772,verilog,,,,nodf_module_intf,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/nodf_module_monitor.svh,1755634772,verilog,,,,,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/sample_agent.svh,1755634772,verilog,,,,,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/sample_manager.svh,1755634772,verilog,,,,,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/seq_loop_interface.svh,1755634772,verilog,,,,seq_loop_intf,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/seq_loop_monitor.svh,1755634772,verilog,,,,,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/upc_loop_interface.svh,1755634772,verilog,,,,upc_loop_intf,,,,,,,,
C:/Users/96898/Desktop/FPGA/hls_cnn/myproject_prj/solution1/sim/verilog/upc_loop_monitor.svh,1755634772,verilog,,,,,,,,,,,,
