
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 101818                       # Simulator instruction rate (inst/s)
host_mem_usage                              201488056                       # Number of bytes of host memory used
host_op_rate                                   113427                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 41068.10                       # Real time elapsed on the host
host_tick_rate                               26075243                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4181490697                       # Number of instructions simulated
sim_ops                                    4658211178                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.070861                       # Number of seconds simulated
sim_ticks                                1070860687724                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6374518                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12748863                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     76.554152                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       170197536                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    222323064                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      3327086                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    292577931                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     11234166                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     11237220                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3054                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       345936842                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        14478828                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted          108                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads         630408303                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        621500033                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      3326104                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          325899684                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     136436606                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     14803612                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     88554883                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   2181490696                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2430264586                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   2555168016                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.951117                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.130763                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1847727224     72.31%     72.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    262980981     10.29%     82.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    161946254      6.34%     88.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     38964396      1.52%     90.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     23030556      0.90%     91.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     12202991      0.48%     91.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     21285174      0.83%     92.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     50593834      1.98%     94.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    136436606      5.34%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2555168016                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     13215432                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        2079228571                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             515429908                       # Number of loads committed
system.switch_cpus.commit.membars            16448180                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1477466220     60.79%     60.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     85546809      3.52%     64.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv      1644761      0.07%     64.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd     27351777      1.13%     65.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp     18093453      0.74%     66.25% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt      7446123      0.31%     66.56% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult     24672658      1.02%     67.57% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc     29690884      1.22%     68.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv      4154490      0.17%     68.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc     28996142      1.19%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     70.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1644768      0.07%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     70.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    515429908     21.21%     91.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    208126593      8.56%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2430264586                       # Class of committed instruction
system.switch_cpus.commit.refs              723556501                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts         217850265                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          2181490696                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2430264586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.177182                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.177182                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    2060440991                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred          1000                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    165691715                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     2553120442                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        100366149                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         317350453                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        3349482                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          3576                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles      86503033                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           345936842                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         182263886                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            2380681410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        591770                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             2349902032                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         6700928                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.134710                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    183978216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    195910530                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.915067                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   2568010112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.018605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.440469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       2059615335     80.20%     80.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        119221145      4.64%     84.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         25492766      0.99%     85.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         41154204      1.60%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         37305535      1.45%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         17656374      0.69%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         21878958      0.85%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         12144519      0.47%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        233541276      9.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2568010112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1129                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3777038                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        332134379                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.972314                       # Inst execution rate
system.switch_cpus.iew.exec_refs            760714541                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          210503796                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles       457683979                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     531228840                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     14856206                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts      1384071                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    211955447                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   2518742476                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     550210745                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      5286806                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    2496913738                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        7563005                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     184266057                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3349482                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     195011745                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1100467                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads     21224910                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        31421                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     19099933                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     15798910                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      3828848                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        31421                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1159492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2617546                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        2440066663                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            2472077130                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.682377                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        1665044567                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.962643                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             2473259039                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       2789058363                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1798683008                       # number of integer regfile writes
system.switch_cpus.ipc                       0.849486                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.849486                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1501164849     59.99%     59.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     85558365      3.42%     63.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv       1644761      0.07%     63.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     28980705      1.16%     64.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     18094199      0.72%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      8114337      0.32%     65.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     25501783      1.02%     66.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc     29690891      1.19%     67.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      4973726      0.20%     68.09% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc     35010636      1.40%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1644768      0.07%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            3      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     69.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    551175713     22.03%     91.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    210645744      8.42%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2502200544                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            44168430                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.017652                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8514848     19.28%     19.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            76      0.00%     19.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult      3202176      7.25%     26.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc      2069203      4.68%     31.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv            12      0.00%     31.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc       793030      1.80%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     33.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       18763457     42.48%     75.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      10825628     24.51%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     2281061746                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   7097306619                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2235801463                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   2296482874                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         2503886269                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2502200544                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     14856207                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     88477772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        54835                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        52595                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    162966878                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   2568010112                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.974373                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.792986                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1689456556     65.79%     65.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    326336702     12.71%     78.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    161406347      6.29%     84.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    117044379      4.56%     89.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     84323485      3.28%     92.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     44934465      1.75%     94.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     94499827      3.68%     98.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     27114024      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     22894327      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2568010112                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.974373                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      265307164                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    519327846                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses    236275667                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes    310768741                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     47317228                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     11075022                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    531228840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    211955447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      2939897486                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      170623437                       # number of misc regfile writes
system.switch_cpus.numCycles               2568011241                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       784438958                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    2708309678                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      181676577                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        135697590                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       23072146                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        198344                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    4481541067                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     2535318047                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   2841057903                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         364550811                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       20198151                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        3349482                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     263285877                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps        132748095                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   2805357261                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1016687390                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     20256900                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         522674518                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     14856208                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups    356009467                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           4937549579                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5050481390                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads        292187806                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes       189798094                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          174                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6507893                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6507715                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13015788                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6507889                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6298724                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1240574                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5133771                       # Transaction distribution
system.membus.trans_dist::ReadExReq             75792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            75792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6298726                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      9596589                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      9526790                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19123379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19123379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    490256256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    484475264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    974731520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               974731520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6374518                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6374518    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6374518                       # Request fanout histogram
system.membus.reqLayer0.occupancy         14241272812                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         14000873739                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        60006386259                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6418405                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2614522                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           39                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11641835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            89488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           89488                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6418368                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19523564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19523681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1008870656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1008880640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7748503                       # Total snoops (count)
system.tol2bus.snoopTraffic                 158793472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         14256398                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.456513                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.498130                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7748335     54.35%     54.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6507889     45.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    174      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14256398                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7719393912                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13568875590                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             81315                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data    409457664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         409460224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     80796160                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       80796160                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3198888                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3198908                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       631220                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            631220                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         2391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    382363148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            382365539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            2391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      75449740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            75449740                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      75449740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         2391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    382363148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           457815279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   1261442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6329872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000352812334                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        71688                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        71688                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           10372385                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           1190637                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3198908                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    631220                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6397816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 1262440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 67904                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                  998                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           207514                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           179843                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           160091                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           166475                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           189974                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           182935                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1103915                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           750844                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           242725                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          1095923                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          649380                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          452225                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          336403                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          216006                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          205697                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          189962                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            57126                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            34043                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            38430                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            37308                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            40144                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            48339                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            42209                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            41365                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           112208                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           308216                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          150604                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           89044                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           99063                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           47839                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           46312                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           69165                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.09                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                112072834930                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               31649560000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           230758684930                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    17705.28                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               36455.28                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4498919                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 816686                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                71.07                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               64.74                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6397816                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             1262440                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3036229                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3036134                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 129951                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 127501                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     51                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                     46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 56015                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 56301                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 71550                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 71675                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 71761                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 71752                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 71775                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 71794                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 71766                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 71795                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 71911                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 71898                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 71816                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 72022                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 71960                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 71690                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 71688                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 71688                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   559                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    11                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2275718                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   213.490381                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   170.199183                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   191.591528                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        77858      3.42%      3.42% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1591196     69.92%     73.34% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       272514     11.97%     85.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       106346      4.67%     89.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        63824      2.80%     92.79% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        50600      2.22%     95.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        55316      2.43%     97.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        20443      0.90%     98.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        37621      1.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2275718                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        71688                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     88.296870                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    84.478800                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    25.894221                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15             1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23           10      0.01%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31          143      0.20%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39          628      0.88%      1.09% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         1781      2.48%      3.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         3559      4.96%      8.54% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         5674      7.91%     16.45% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         7509     10.47%     26.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         8749     12.20%     39.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87         8907     12.42%     51.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95         8237     11.49%     63.05% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103         7393     10.31%     73.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111         5932      8.27%     81.64% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         4461      6.22%     87.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         3094      4.32%     92.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         2188      3.05%     95.23% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143         1359      1.90%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          887      1.24%     98.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159          542      0.76%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-167          291      0.41%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::168-175          164      0.23%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::176-183           78      0.11%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::184-191           46      0.06%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199           27      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::200-207           14      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::208-215            8      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::216-223            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-231            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        71688                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        71688                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.595902                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.573749                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.867598                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           15402     21.48%     21.48% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             257      0.36%     21.84% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           54773     76.40%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             434      0.61%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             813      1.13%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        71688                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             405114368                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                4345856                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               80730560                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              409460224                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            80796160                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      378.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       75.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   382.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    75.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        3.54                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    2.96                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1070860345557                       # Total gap between requests
system.mem_ctrls0.avgGap                    279588.66                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    405111808                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     80730560                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2390.600410816282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 378304865.090361952782                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 75388480.430245503783                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6397776                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      1262440                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      2093560                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 230756591370                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24906170276554                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     52339.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     36068.25                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  19728597.22                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   70.02                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          9384052020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          4987734345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        24192611940                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        4815194220                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    448921985670                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy     33170822880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      610005069555                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       569.639988                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE  82392190786                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 952710176938                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6864603060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3648615465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        21002959740                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy        1769392080                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    446533752930                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     35181778080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      599533769835                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       559.861592                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  87665597370                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 947436770354                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    406475648                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         406477952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     77997312                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       77997312                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3175591                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3175609                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       609354                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            609354                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         2152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    379578457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            379580609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            2152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      72836096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            72836096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      72836096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         2152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    379578457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           452416705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   1217752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6291757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000345096664                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        69174                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        69174                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           10292561                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           1149462                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3175610                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    609354                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6351220                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 1218708                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 59427                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                  956                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           169678                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           233864                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           157225                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           226521                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           182676                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           194756                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1145325                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           778173                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           168708                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          1053544                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          611526                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          486393                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          269532                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          207357                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          207736                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          198779                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            58050                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            34574                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            37562                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            37212                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            40706                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            48871                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            42042                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            41423                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            51501                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           322773                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          148520                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           89851                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          101325                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           48214                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           45892                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           69217                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.10                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.21                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                109593909665                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               31458965000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           227565028415                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    17418.55                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               36168.55                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4501954                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 790056                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                71.55                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.88                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6351220                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             1218708                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3007472                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3007596                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 138844                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 136602                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    642                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    637                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 54348                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 54646                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 69026                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 69145                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 69249                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 69238                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 69251                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 69270                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 69248                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 69275                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 69381                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 69375                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 69313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 69485                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 69414                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 69177                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 69174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 69174                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2217506                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   216.733603                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   171.094245                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   198.547790                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        76686      3.46%      3.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1551472     69.96%     73.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       252571     11.39%     84.81% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       102676      4.63%     89.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        62876      2.84%     92.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        50967      2.30%     94.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        55409      2.50%     97.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        21162      0.95%     98.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        43687      1.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2217506                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        69174                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     90.955865                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    86.903899                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    27.102124                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23           10      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31          111      0.16%      0.17% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          555      0.80%      0.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         1499      2.17%      3.14% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         2994      4.33%      7.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         5037      7.28%     14.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         6709      9.70%     24.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         7858     11.36%     35.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87         8330     12.04%     47.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95         7987     11.55%     59.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103         7025     10.16%     69.56% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         5968      8.63%     78.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         4701      6.80%     84.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         3444      4.98%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135         2544      3.68%     93.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143         1618      2.34%     95.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151         1137      1.64%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159          671      0.97%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-167          421      0.61%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::168-175          271      0.39%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-183          130      0.19%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::184-191           70      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-199           35      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207           23      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-215           14      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::216-223            6      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-231            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::232-239            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-247            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        69174                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        69174                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.603912                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.582177                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.859127                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           14534     21.01%     21.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             276      0.40%     21.41% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           53185     76.89%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             422      0.61%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             749      1.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        69174                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             402674752                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                3803328                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               77934912                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              406478080                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            77997312                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      376.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       72.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   379.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    72.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        3.51                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    2.94                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1070860366407                       # Total gap between requests
system.mem_ctrls1.avgGap                    282924.85                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2304                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    402672448                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     77934912                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2151.540369734653                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 376026921.723905384541                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 72777825.251613572240                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           36                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6351184                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      1218708                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1490350                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 227563538065                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24912621948432                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     41398.61                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35830.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  20441830.16                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   70.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          8663526060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          4604746740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        22873525500                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        4579469460                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    447497593290                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy     34369569600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      607121099130                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       566.946855                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE  85533138129                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 949569229595                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7169538180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3810688530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        22049862240                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy        1777096800                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    84532668480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    449819280810                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     32415197280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      601574332320                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       561.767127                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  80463652977                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35758320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 954638714747                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       133376                       # number of demand (read+write) hits
system.l2.demand_hits::total                   133377                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       133376                       # number of overall hits
system.l2.overall_hits::total                  133377                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      6374480                       # number of demand (read+write) misses
system.l2.demand_misses::total                6374518                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           38                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      6374480                       # number of overall misses
system.l2.overall_misses::total               6374518                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3766761                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 554589836799                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     554593603560                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3766761                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 554589836799                       # number of overall miss cycles
system.l2.overall_miss_latency::total    554593603560                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      6507856                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6507895                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6507856                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6507895                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.979505                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.979505                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.979505                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.979505                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 99125.289474                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 87001.580803                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87001.653076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 99125.289474                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 87001.580803                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87001.653076                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1240574                       # number of writebacks
system.l2.writebacks::total                   1240574                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      6374480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6374518                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6374480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6374518                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3443708                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 500108512346                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 500111956054                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3443708                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 500108512346                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 500111956054                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.979505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.979505                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.979505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.979505                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 90623.894737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 78454.793543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78454.866086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 90623.894737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 78454.793543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78454.866086                       # average overall mshr miss latency
system.l2.replacements                        7748503                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1373948                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1373948                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1373948                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1373948                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           39                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               39                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           39                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           39                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      5133731                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       5133731                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        13696                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13696                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        75792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               75792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6929740611                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6929740611                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        89488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             89488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.846952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.846952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 91431.029805                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91431.029805                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        75792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          75792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6281820988                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6281820988                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.846952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.846952                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82882.375290                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82882.375290                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3766761                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3766761                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974359                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 99125.289474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99125.289474                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3443708                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3443708                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 90623.894737                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90623.894737                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       119680                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            119680                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6298688                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6298688                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 547660096188                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 547660096188                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6418368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6418368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.981354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.981354                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86948.281323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86948.281323                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6298688                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6298688                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 493826691358                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 493826691358                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.981354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.981354                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 78401.516531                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78401.516531                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     7881945                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7748567                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.017213                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.912193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    52.087413                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.186128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.813866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 215998327                       # Number of tag accesses
system.l2.tags.data_accesses                215998327                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    929139312276                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1070860687724                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    182263830                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2182468194                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    182263830                       # number of overall hits
system.cpu.icache.overall_hits::total      2182468194                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          874                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           56                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            930                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          874                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           56                       # number of overall misses
system.cpu.icache.overall_misses::total           930                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      5249613                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5249613                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      5249613                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5249613                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2000205238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    182263886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2182469124                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    182263886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2182469124                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 93743.089286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5644.745161                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 93743.089286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5644.745161                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          183                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           61                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          289                       # number of writebacks
system.cpu.icache.writebacks::total               289                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           17                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           39                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3825558                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3825558                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3825558                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3825558                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 98091.230769                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98091.230769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 98091.230769                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98091.230769                       # average overall mshr miss latency
system.cpu.icache.replacements                    289                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    182263830                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2182468194                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          874                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           56                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           930                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      5249613                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5249613                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    182263886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2182469124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 93743.089286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5644.745161                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3825558                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3825558                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 98091.230769                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98091.230769                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.933967                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2182469107                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               913                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2390437.138007                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   603.916697                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    20.017270                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967815                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.032079                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999894                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       85116296749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      85116296749                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    633374888                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    652363319                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1285738207                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    633374888                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    652363319                       # number of overall hits
system.cpu.dcache.overall_hits::total      1285738207                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6166984                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     37399889                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       43566873                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6166984                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     37399889                       # number of overall misses
system.cpu.dcache.overall_misses::total      43566873                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 3042503846456                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 3042503846456                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 3042503846456                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 3042503846456                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    639541872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    689763208                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1329305080                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    639541872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    689763208                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1329305080                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.054221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032774                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.054221                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032774                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 81350.611668                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69835.258694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 81350.611668                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69835.258694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       252120                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    185771965                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2850                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets         1098607                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    88.463158                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   169.097744                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2897739                       # number of writebacks
system.cpu.dcache.writebacks::total           2897739                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     30892102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     30892102                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     30892102                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     30892102                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6507787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6507787                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6507787                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6507787                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 563967069255                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 563967069255                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 563967069255                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 563967069255                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009435                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004896                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009435                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004896                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 86660.345407                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86660.345407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 86660.345407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86660.345407                       # average overall mshr miss latency
system.cpu.dcache.replacements               12674655                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    453489005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    459038566                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       912527571                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      5828631                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     37306596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      43135227                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 3034920915519                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3034920915519                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    459317636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    496345162                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    955662798                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012690                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.075163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 81350.786213                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70358.292435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     30811588                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     30811588                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6495008                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6495008                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 563770501710                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 563770501710                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013086                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006796                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 86800.586190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86800.586190                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    179885883                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    193324753                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      373210636                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        93293                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       431646                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7582930937                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7582930937                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    180224236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    193418046                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    373642282                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000482                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001155                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81280.813534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17567.476444                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        80514                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        80514                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        12779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12779                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    196567545                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    196567545                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000066                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 15382.075671                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15382.075671                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     13495618                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     14803492                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     28299110                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           73                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          169                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          242                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     15638334                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     15638334                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     13495691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     14803661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     28299352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000009                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 92534.520710                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64621.214876                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          100                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           69                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           69                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4536543                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4536543                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        65747                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        65747                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     13495691                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     14803512                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     28299203                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     13495691                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     14803512                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     28299203                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999312                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1355011431                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12674911                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.905006                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   135.741364                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   120.257947                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.530240                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.469758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       44361591231                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      44361591231                       # Number of data accesses

---------- End Simulation Statistics   ----------
