 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : multn_NBITS32
Version: Q-2019.12
Date   : Sat Dec  3 23:44:24 2022
****************************************

Operating Conditions: uk65lscllmvbbr_108c125_wc   Library: uk65lscllmvbbr_108c125_wc
Wire Load Model Mode: top

  Startpoint: acc_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: acc_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  multn_NBITS32      wl0                   uk65lscllmvbbr_108c125_wc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                  0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  acc_reg[0]/CK (DFEQM2RA)                               0.000      0.000 r
  acc_reg[0]/Q (DFEQM2RA)                                0.193      0.193 r
  add_54/A[0] (multn_NBITS32_DW01_add_1)                 0.000      0.193 r
  add_54/U781/Z (ND2M2R)                                 0.074      0.266 f
  add_54/U554/Z (OAI21M2R)                               0.107      0.373 r
  add_54/U587/Z (AOI21M2R)                               0.086      0.459 f
  add_54/U555/Z (OAI21M2R)                               0.097      0.557 r
  add_54/U508/Z (AOI21M2R)                               0.082      0.638 f
  add_54/U504/Z (OAI21M2R)                               0.099      0.737 r
  add_54/U594/Z (AOI21M2R)                               0.086      0.823 f
  add_54/U572/Z (OAI21M2R)                               0.106      0.929 r
  add_54/U586/Z (AOI21B01M2R)                            0.089      1.018 f
  add_54/U571/Z (OAI21M2R)                               0.107      1.126 r
  add_54/U585/Z (AOI21B01M2R)                            0.089      1.215 f
  add_54/U570/Z (OAI21M2R)                               0.107      1.322 r
  add_54/U584/Z (AOI21B01M2R)                            0.089      1.411 f
  add_54/U569/Z (OAI21M2R)                               0.107      1.518 r
  add_54/U583/Z (AOI21B01M2R)                            0.089      1.607 f
  add_54/U568/Z (OAI21M2R)                               0.107      1.714 r
  add_54/U582/Z (AOI21B01M2R)                            0.089      1.803 f
  add_54/U567/Z (OAI21M2R)                               0.107      1.910 r
  add_54/U581/Z (AOI21B01M2R)                            0.089      1.999 f
  add_54/U566/Z (OAI21M2R)                               0.107      2.106 r
  add_54/U580/Z (AOI21B01M2R)                            0.089      2.195 f
  add_54/U565/Z (OAI21M2R)                               0.107      2.302 r
  add_54/U579/Z (AOI21B01M2R)                            0.089      2.391 f
  add_54/U564/Z (OAI21M2R)                               0.107      2.498 r
  add_54/U578/Z (AOI21B01M2R)                            0.089      2.588 f
  add_54/U563/Z (OAI21M2R)                               0.107      2.695 r
  add_54/U577/Z (AOI21B01M2R)                            0.089      2.784 f
  add_54/U562/Z (OAI21M2R)                               0.107      2.891 r
  add_54/U576/Z (AOI21B01M2R)                            0.089      2.980 f
  add_54/U561/Z (OAI21M2R)                               0.107      3.087 r
  add_54/U575/Z (AOI21B01M2R)                            0.089      3.176 f
  add_54/U560/Z (OAI21M2R)                               0.107      3.283 r
  add_54/U574/Z (AOI21B01M2R)                            0.089      3.372 f
  add_54/U559/Z (OAI21M2R)                               0.107      3.479 r
  add_54/U573/Z (AOI21B01M2R)                            0.089      3.568 f
  add_54/U605/Z (OAI21M2R)                               0.090      3.658 r
  add_54/U496/Z (XOR2M2RA)                               0.119      3.777 f
  add_54/SUM[63] (multn_NBITS32_DW01_add_1)              0.000      3.777 f
  U370/Z (AN2M2R)                                        0.085      3.862 f
  acc_reg[63]/D (DFEQM2RA)                               0.000      3.862 f
  data arrival time                                                 3.862

  clock clk (rise edge)                                  4.000      4.000
  clock network delay (ideal)                            0.000      4.000
  acc_reg[63]/CK (DFEQM2RA)                              0.000      4.000 r
  library setup time                                    -0.114      3.886
  data required time                                                3.886
  --------------------------------------------------------------------------
  data required time                                                3.886
  data arrival time                                                -3.862
  --------------------------------------------------------------------------
  slack (MET)                                                       0.024


1
