<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="CSI Control Register 1"><meta name="keywords" content="rust, rustlang, rust-lang, CSICR1"><title>imxrt_ral::csi::CSICR1 - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" href="../../../normalize.css"><link rel="stylesheet" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" href="../../../ayu.css" disabled><link rel="stylesheet" href="../../../dark.css" disabled><link rel="stylesheet" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script defer src="../../../main.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../imxrt_ral/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div></a><h2></h2></nav><nav class="sidebar"><a class="sidebar-logo" href="../../../imxrt_ral/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div></a><h2 class="location"><a href="#">Module CSICR1</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#modules">Modules</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1 class="fqn">Module <a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">csi</a>::<wbr><a class="mod" href="#">CSICR1</a><button id="copy-path" onclick="copy_path(this)" title="Copy item path to clipboard"><img src="../../../clipboard.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../../../src/imxrt_ral/blocks/imxrt1052/csi.rs.html#38">source</a> · <a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span></div><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>CSI Control Register 1</p>
</div></details><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2><div class="item-table"><div class="item-row"><div class="item-left module-item"><a class="mod" href="CCIR_EN/index.html" title="imxrt_ral::csi::CSICR1::CCIR_EN mod">CCIR_EN</a></div><div class="item-right docblock-short">CCIR656 Interface Enable</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="CCIR_MODE/index.html" title="imxrt_ral::csi::CSICR1::CCIR_MODE mod">CCIR_MODE</a></div><div class="item-right docblock-short">CCIR Mode Select</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="CLR_RXFIFO/index.html" title="imxrt_ral::csi::CSICR1::CLR_RXFIFO mod">CLR_RXFIFO</a></div><div class="item-right docblock-short">Asynchronous RXFIFO Clear</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="CLR_STATFIFO/index.html" title="imxrt_ral::csi::CSICR1::CLR_STATFIFO mod">CLR_STATFIFO</a></div><div class="item-right docblock-short">Asynchronous STATFIFO Clear</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="COF_INT_EN/index.html" title="imxrt_ral::csi::CSICR1::COF_INT_EN mod">COF_INT_EN</a></div><div class="item-right docblock-short">Change Of Image Field (COF) Interrupt Enable</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="EOF_INT_EN/index.html" title="imxrt_ral::csi::CSICR1::EOF_INT_EN mod">EOF_INT_EN</a></div><div class="item-right docblock-short">End-of-Frame Interrupt Enable. This bit enables and disables the EOF interrupt.</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="EXT_VSYNC/index.html" title="imxrt_ral::csi::CSICR1::EXT_VSYNC mod">EXT_VSYNC</a></div><div class="item-right docblock-short">External VSYNC Enable</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FB1_DMA_DONE_INTEN/index.html" title="imxrt_ral::csi::CSICR1::FB1_DMA_DONE_INTEN mod">FB1_DMA_DONE_INTEN</a></div><div class="item-right docblock-short">Frame Buffer1 DMA Transfer Done Interrupt Enable</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FB2_DMA_DONE_INTEN/index.html" title="imxrt_ral::csi::CSICR1::FB2_DMA_DONE_INTEN mod">FB2_DMA_DONE_INTEN</a></div><div class="item-right docblock-short">Frame Buffer2 DMA Transfer Done Interrupt Enable</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="FCC/index.html" title="imxrt_ral::csi::CSICR1::FCC mod">FCC</a></div><div class="item-right docblock-short">FIFO Clear Control</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="GCLK_MODE/index.html" title="imxrt_ral::csi::CSICR1::GCLK_MODE mod">GCLK_MODE</a></div><div class="item-right docblock-short">Gated Clock Mode Enable</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="HSYNC_POL/index.html" title="imxrt_ral::csi::CSICR1::HSYNC_POL mod">HSYNC_POL</a></div><div class="item-right docblock-short">HSYNC Polarity Select</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="INV_DATA/index.html" title="imxrt_ral::csi::CSICR1::INV_DATA mod">INV_DATA</a></div><div class="item-right docblock-short">Invert Data Input. This bit enables or disables internal inverters on the data lines.</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="INV_PCLK/index.html" title="imxrt_ral::csi::CSICR1::INV_PCLK mod">INV_PCLK</a></div><div class="item-right docblock-short">Invert Pixel Clock Input</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="PACK_DIR/index.html" title="imxrt_ral::csi::CSICR1::PACK_DIR mod">PACK_DIR</a></div><div class="item-right docblock-short">Data Packing Direction</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="PIXEL_BIT/index.html" title="imxrt_ral::csi::CSICR1::PIXEL_BIT mod">PIXEL_BIT</a></div><div class="item-right docblock-short">Pixel Bit</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="PRP_IF_EN/index.html" title="imxrt_ral::csi::CSICR1::PRP_IF_EN mod">PRP_IF_EN</a></div><div class="item-right docblock-short">CSI-PrP Interface Enable</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="REDGE/index.html" title="imxrt_ral::csi::CSICR1::REDGE mod">REDGE</a></div><div class="item-right docblock-short">Valid Pixel Clock Edge Select</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="RF_OR_INTEN/index.html" title="imxrt_ral::csi::CSICR1::RF_OR_INTEN mod">RF_OR_INTEN</a></div><div class="item-right docblock-short">RxFIFO Overrun Interrupt Enable. This bit enables the RX FIFO overrun interrupt.</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="RXFF_INTEN/index.html" title="imxrt_ral::csi::CSICR1::RXFF_INTEN mod">RXFF_INTEN</a></div><div class="item-right docblock-short">RxFIFO Full Interrupt Enable. This bit enables the RxFIFO full interrupt.</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="SFF_DMA_DONE_INTEN/index.html" title="imxrt_ral::csi::CSICR1::SFF_DMA_DONE_INTEN mod">SFF_DMA_DONE_INTEN</a></div><div class="item-right docblock-short">STATFIFO DMA Transfer Done Interrupt Enable</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="SF_OR_INTEN/index.html" title="imxrt_ral::csi::CSICR1::SF_OR_INTEN mod">SF_OR_INTEN</a></div><div class="item-right docblock-short">STAT FIFO Overrun Interrupt Enable. This bit enables the STATFIFO overrun interrupt.</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="SOF_INTEN/index.html" title="imxrt_ral::csi::CSICR1::SOF_INTEN mod">SOF_INTEN</a></div><div class="item-right docblock-short">Start Of Frame (SOF) Interrupt Enable. This bit enables the SOF interrupt.</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="SOF_POL/index.html" title="imxrt_ral::csi::CSICR1::SOF_POL mod">SOF_POL</a></div><div class="item-right docblock-short">SOF Interrupt Polarity. This bit controls the condition that generates an SOF interrupt.</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="STATFF_INTEN/index.html" title="imxrt_ral::csi::CSICR1::STATFF_INTEN mod">STATFF_INTEN</a></div><div class="item-right docblock-short">STATFIFO Full Interrupt Enable. This bit enables the STAT FIFO interrupt.</div></div><div class="item-row"><div class="item-left module-item"><a class="mod" href="SWAP16_EN/index.html" title="imxrt_ral::csi::CSICR1::SWAP16_EN mod">SWAP16_EN</a></div><div class="item-right docblock-short">SWAP 16-Bit Enable</div></div></div></section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="imxrt_ral" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.66.0 (69f9c33d7 2022-12-12)" ></div></body></html>