{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 28 09:30:20 2016 " "Info: Processing started: Thu Jul 28 09:30:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mesure_f -c mesure_f " "Info: Command: quartus_sta mesure_f -c mesure_f" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mesure_f.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'mesure_f.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name sysclk sysclk " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name sysclk sysclk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fx fx " "Info: create_clock -period 1.000 -name fx fx" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_25mhz~reg0 clk_25mhz~reg0 " "Info: create_clock -period 1.000 -name clk_25mhz~reg0 clk_25mhz~reg0" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name startCnt startCnt " "Info: create_clock -period 1.000 -name startCnt startCnt" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.522 " "Info: Worst-case setup slack is -3.522" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.522       -73.100 clk_25mhz~reg0  " "Info:    -3.522       -73.100 clk_25mhz~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.189       -64.224 fx  " "Info:    -3.189       -64.224 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625       -35.413 startCnt  " "Info:    -1.625       -35.413 startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348       -42.912 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -1.348       -42.912 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002        -0.002 sysclk  " "Info:    -0.002        -0.002 sysclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.828 " "Info: Worst-case hold slack is -0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828       -23.030 startCnt  " "Info:    -0.828       -23.030 startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193        -0.193 sysclk  " "Info:    -0.193        -0.193 sysclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116        -1.856 fx  " "Info:    -0.116        -1.856 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454         0.000 clk_25mhz~reg0  " "Info:     0.454         0.000 clk_25mhz~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.761         0.000 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.761         0.000 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.071 fx  " "Info:    -3.000       -52.071 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -95.168 startCnt  " "Info:    -1.487       -95.168 startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -46.097 clk_25mhz~reg0  " "Info:    -1.487       -46.097 clk_25mhz~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.719         0.000 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.719         0.000 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.674         0.000 sysclk  " "Info:     9.674         0.000 sysclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.087 " "Info: Worst-case setup slack is -3.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.087       -63.628 clk_25mhz~reg0  " "Info:    -3.087       -63.628 clk_25mhz~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.700       -53.484 fx  " "Info:    -2.700       -53.484 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.723       -39.037 startCnt  " "Info:    -1.723       -39.037 startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.057       -33.680 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -1.057       -33.680 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034         0.000 sysclk  " "Info:     0.034         0.000 sysclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.570 " "Info: Worst-case hold slack is -0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570       -15.047 startCnt  " "Info:    -0.570       -15.047 startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178        -0.178 sysclk  " "Info:    -0.178        -0.178 sysclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091        -1.456 fx  " "Info:    -0.091        -1.456 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401         0.000 clk_25mhz~reg0  " "Info:     0.401         0.000 clk_25mhz~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.705         0.000 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.705         0.000 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.071 fx  " "Info:    -3.000       -52.071 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -95.168 startCnt  " "Info:    -1.487       -95.168 startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -46.097 clk_25mhz~reg0  " "Info:    -1.487       -46.097 clk_25mhz~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.719         0.000 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.719         0.000 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.624         0.000 sysclk  " "Info:     9.624         0.000 sysclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{startCnt\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.100" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.070" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -rise_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -fall_to \[get_clocks \{PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{fx\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{sysclk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{startCnt\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{fx\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -rise_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_25mhz~reg0\}\] -fall_to \[get_clocks \{clk_25mhz~reg0\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.003 " "Info: Worst-case setup slack is -1.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.003       -15.882 clk_25mhz~reg0  " "Info:    -1.003       -15.882 clk_25mhz~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.882       -12.732 fx  " "Info:    -0.882       -12.732 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563       -17.936 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:    -0.563       -17.936 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086        -0.244 startCnt  " "Info:    -0.086        -0.244 startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266         0.000 sysclk  " "Info:     0.266         0.000 sysclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.551 " "Info: Worst-case hold slack is -0.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.551       -16.097 startCnt  " "Info:    -0.551       -16.097 startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.095        -0.095 sysclk  " "Info:    -0.095        -0.095 sysclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.036         0.000 fx  " "Info:     0.036         0.000 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 clk_25mhz~reg0  " "Info:     0.186         0.000 clk_25mhz~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     0.303         0.000 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -52.482 fx  " "Info:    -3.000       -52.482 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -64.000 startCnt  " "Info:    -1.000       -64.000 startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -31.000 clk_25mhz~reg0  " "Info:    -1.000       -31.000 clk_25mhz~reg0 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.798         0.000 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "Info:     4.798         0.000 PLL_test_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.316         0.000 sysclk  " "Info:     9.316         0.000 sysclk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "375 " "Info: Peak virtual memory: 375 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 28 09:30:25 2016 " "Info: Processing ended: Thu Jul 28 09:30:25 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
