#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov  8 13:47:31 2024
# Process ID: 5808
# Current directory: /home/lohitaksh/FPGA_project/hyperbolic
# Command line: vivado
# Log file: /home/lohitaksh/FPGA_project/hyperbolic/vivado.log
# Journal file: /home/lohitaksh/FPGA_project/hyperbolic/vivado.jou
# Running On: GU603VV, OS: Linux, CPU Frequency: 680.670 MHz, CPU Physical cores: 10, Host memory: 16403 MB
#-----------------------------------------------------------
start_gui
open_project /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.xpr
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
reset_project
launch_runs impl_1 -jobs 14
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd}
update_module_reference design_2_design_1_wrapper_0_0
set_property is_enabled false [get_files  /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_2/hdl/design_2_wrapper.v]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 14
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
save_constraints
report_utilization -name utilization_1
launch_simulation -mode post-synthesis -type functional
source blk_tb.tcl
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
set_property location {1815 -425} [get_bd_ports sel]
set_property location {-186 -82} [get_bd_ports sel]
regenerate_bd_layout
set_property location {8 2161 -3} [get_bd_cells BitShift_1]
set_property location {7 1874 -1} [get_bd_cells TwoOneMux_1]
set_property location {7 1932 -126} [get_bd_cells TwoOneMux_1]
set_property location {8 2214 -138} [get_bd_cells BitShift_1]
set_property location {4 1109 -185} [get_bd_cells splitter_0]
set_property location {3 793 -169} [get_bd_cells cordic_0]
set_property location {3 796 -180} [get_bd_cells cordic_0]
set_property location {2 382 -179} [get_bd_cells xbip_multadd_0]
set_property location {1 160 -497} [get_bd_cells xlconstant_1]
set_property location {1 143 58} [get_bd_cells xlconstant_0]
regenerate_bd_layout
undo
regenerate_bd_layout
undo
write_bd_layout -format pdf -orientation landscape /home/lohitaksh/FPGA_project/hyperbolic/design_1.pdf
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_1/design_1.bd}
current_design impl_1
open_bd_design {/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/sources_1/bd/design_2/design_2.bd}
