State assignment for hardwired VLSI control units