Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jan 17 15:31:48 2026
| Host         : cse-es62-02.cse.chalmers.se running 64-bit Rocky Linux release 9.6 (Blue Onyx)
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu55c-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs                   | 156337 | 107889 |          0 |   1303680 | 11.99 |
|   LUT as Logic             | 145177 | 101912 |          0 |   1303680 | 11.14 |
|   LUT as Memory            |  11160 |   5977 |          0 |    600960 |  1.86 |
|     LUT as Distributed RAM |   7546 |   4564 |            |           |       |
|     LUT as Shift Register  |   3614 |   1413 |            |           |       |
| CLB Registers              | 246708 | 136116 |          0 |   2607360 |  9.46 |
|   Register as Flip Flop    | 246704 | 136112 |          0 |   2607360 |  9.46 |
|   Register as Latch        |      0 |      0 |          0 |   2607360 |  0.00 |
|   Register as AND/OR       |      4 |      4 |          0 |   2607360 | <0.01 |
| CARRY8                     |   2748 |    946 |          0 |    162960 |  1.69 |
| F7 Muxes                   |   4583 |   1684 |          0 |    651840 |  0.70 |
| F8 Muxes                   |   1225 |    451 |          0 |    325920 |  0.38 |
| F9 Muxes                   |      0 |      0 |          0 |    162960 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 429    |          Yes |           - |          Set |
| 4105   |          Yes |           - |        Reset |
| 7149   |          Yes |         Set |            - |
| 235021 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+--------+------------+-----------+-------+
|                  Site Type                 |  Used  |  Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+--------+------------+-----------+-------+
| CLB                                        |  37271 |      0 |          0 |    162960 | 22.87 |
|   CLBL                                     |  19670 |      0 |            |           |       |
|   CLBM                                     |  17601 |      0 |            |           |       |
| LUT as Logic                               | 145177 | 101912 |          0 |   1303680 | 11.14 |
|   using O5 output only                     |   2626 |        |            |           |       |
|   using O6 output only                     | 105496 |        |            |           |       |
|   using O5 and O6                          |  37055 |        |            |           |       |
| LUT as Memory                              |  11160 |   5977 |          0 |    600960 |  1.86 |
|   LUT as Distributed RAM                   |   7546 |   4564 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |    780 |        |            |           |       |
|     using O5 and O6                        |   6766 |        |            |           |       |
|   LUT as Shift Register                    |   3614 |   1413 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |   1996 |        |            |           |       |
|     using O5 and O6                        |   1618 |        |            |           |       |
| CLB Registers                              | 246708 |      0 |          0 |   2607360 |  9.46 |
|   Register driven from within the CLB      | 104422 |        |            |           |       |
|   Register driven from outside the CLB     | 142286 |        |            |           |       |
|     LUT in front of the register is unused |  93169 |        |            |           |       |
|     LUT in front of the register is used   |  49117 |        |            |           |       |
| Unique Control Sets                        |   7899 |        |          0 |    325920 |  2.42 |
+--------------------------------------------+--------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  311 |     0 |          0 |      2016 | 15.43 |
|   RAMB36/FIFO*    |  296 |   193 |          0 |      2016 | 14.68 |
|     RAMB36E2 only |  296 |       |            |           |       |
|   RAMB18          |   30 |     6 |          0 |      4032 |  0.74 |
|     RAMB18E2 only |   30 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       960 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |    4 |     4 |          0 |      9024 |  0.04 |
|   DSP48E2 only |    4 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   12 |    12 |          0 |       624 |  1.92 |
| HPIOB_M          |    6 |     6 |          0 |       288 |  2.08 |
|   INPUT          |    3 |       |            |           |       |
|   OUTPUT         |    3 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    5 |     5 |          0 |       288 |  1.74 |
|   INPUT          |    5 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    1 |     1 |          0 |        48 |  2.08 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       288 |  0.35 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       288 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3744 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        48 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   44 |    31 |          0 |      1008 |  4.37 |
|   BUFGCE             |   17 |     6 |          0 |       288 |  5.90 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        48 |  2.08 |
|   BUFG_GT            |   24 |    22 |          0 |       576 |  4.17 |
|   BUFGCTRL*          |    1 |     1 |          0 |        96 |  1.04 |
| PLL                  |    1 |     1 |          0 |        24 |  4.17 |
| MMCM                 |    3 |     1 |          0 |        12 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+--------+
|       Site Type      | Used | Fixed | Prohibited | Available |  Util% |
+----------------------+------+-------+------------+-----------+--------+
| CMACE4               |    1 |     1 |          0 |         8 |  12.50 |
| GTYE4_CHANNEL        |   20 |    20 |          0 |        40 |  50.00 |
| GTYE4_COMMON         |    5 |     4 |          0 |        10 |  50.00 |
| HBM_REF_CLK          |    2 |     2 |          0 |         2 | 100.00 |
| HBM_SNGLBLI_INTF_APB |    2 |     2 |          0 |        32 |   6.25 |
| HBM_SNGLBLI_INTF_AXI |   32 |    32 |          0 |        32 | 100.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |   0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        20 |   0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        20 |   0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |   0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 |  25.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |   0.00 |
+----------------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         3 | 33.33 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 235021 |            Register |
| LUT6                 |  54020 |                 CLB |
| LUT3                 |  45654 |                 CLB |
| LUT4                 |  29493 |                 CLB |
| LUT5                 |  27905 |                 CLB |
| LUT2                 |  20862 |                 CLB |
| RAMD32               |  11922 |                 CLB |
| FDSE                 |   7149 |            Register |
| MUXF7                |   4583 |                 CLB |
| LUT1                 |   4298 |                 CLB |
| FDCE                 |   4105 |            Register |
| SRL16E               |   3835 |                 CLB |
| CARRY8               |   2748 |                 CLB |
| RAMS32               |   1678 |                 CLB |
| SRLC32E              |   1383 |                 CLB |
| MUXF8                |   1225 |                 CLB |
| RAMD64E              |    672 |                 CLB |
| FDPE                 |    429 |            Register |
| RAMB36E2             |    296 |            BLOCKRAM |
| RAMS64E              |     40 |                 CLB |
| HBM_SNGLBLI_INTF_AXI |     32 |            Advanced |
| RAMB18E2             |     30 |            BLOCKRAM |
| BUFG_GT              |     24 |               Clock |
| GTYE4_CHANNEL        |     20 |            Advanced |
| BUFG_GT_SYNC         |     19 |               Clock |
| BUFGCE               |     17 |               Clock |
| SRLC16E              |     14 |                 CLB |
| IBUFCTRL             |      8 |              Others |
| INBUF                |      7 |                 I/O |
| GTYE4_COMMON         |      5 |            Advanced |
| DSP48E2              |      4 |          Arithmetic |
| AND2B1L              |      4 |              Others |
| OBUF                 |      3 |                 I/O |
| MMCME4_ADV           |      3 |               Clock |
| IBUFDS_GTE4          |      2 |                 I/O |
| HBM_SNGLBLI_INTF_APB |      2 |            Advanced |
| HBM_REF_CLK          |      2 |            Advanced |
| HARD_SYNC            |      2 |            Register |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| DIFFINBUF            |      1 |                 I/O |
| CMACE4               |      1 |            Advanced |
| BUFGCTRL             |      1 |               Clock |
| BUFGCE_DIV           |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------------------+------+
|                  Ref Name                  | Used |
+--------------------------------------------+------+
| xsdbm                                      |    1 |
| ulp_xbar_3                                 |    1 |
| ulp_xbar_2                                 |    1 |
| ulp_ulp_ucs_0                              |    1 |
| ulp_ulp_cmp_0                              |    1 |
| ulp_s00_regslice_20                        |    1 |
| ulp_s00_regslice_19                        |    1 |
| ulp_s00_regslice_18                        |    1 |
| ulp_regslice_control_userpf_2              |    1 |
| ulp_regslice_control_userpf_1              |    1 |
| ulp_regslice_control_userpf_0              |    1 |
| ulp_proc_sys_reset_kernel_slr1_0           |    1 |
| ulp_proc_sys_reset_ctrl_slr2_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0             |    1 |
| ulp_networklayer_0_0                       |    1 |
| ulp_m03_regslice_0                         |    1 |
| ulp_m02_regslice_0                         |    1 |
| ulp_m01_regslice_0                         |    1 |
| ulp_m00_regslice_0                         |    1 |
| ulp_krnl_proj_split_0_0                    |    1 |
| ulp_ii_level0_wire_0                       |    1 |
| ulp_hmss_0_0                               |    1 |
| ulp_cmac_0_0                               |    1 |
| ulp_axi_vip_data_0                         |    1 |
| ulp_axi_vip_ctrl_userpf_2                  |    1 |
| ulp_axi_vip_ctrl_userpf_1                  |    1 |
| ulp_axi_vip_ctrl_userpf_0                  |    1 |
| ulp_axi_gpio_null_2                        |    1 |
| ulp_axi_gpio_null_1                        |    1 |
| ulp_axi_gpio_null_0                        |    1 |
| ulp_auto_cc_5                              |    1 |
| ulp_auto_cc_4                              |    1 |
| ulp_auto_cc_3                              |    1 |
| ulp_auto_cc_2                              |    1 |
| ulp_auto_cc_1                              |    1 |
| ulp_auto_cc_0                              |    1 |
| ulp                                        |    1 |
| level0_ii_level0_pipe_0                    |    1 |
| blp_wrapper                                |    1 |
| bd_85ad_vip_S00_0                          |    1 |
| bd_85ad_util_vector_logic_0                |    1 |
| bd_85ad_slice0_12_0                        |    1 |
| bd_85ad_interconnect0_12_0                 |    1 |
| bd_85ad_init_reduce_0                      |    1 |
| bd_85ad_hbm_reset_sync_SLR2_0              |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0              |    1 |
| bd_85ad_hbm_inst_0                         |    1 |
| bd_85ad_axi_apb_bridge_inst_0              |    1 |
| bd_7cf0_bsip_0                             |    1 |
| bd_7cf0_bs_switch_1_0                      |    1 |
| bd_7cf0_axi_jtag_0                         |    1 |
| bd_58f6_xsdbm_0                            |    1 |
| bd_58f6_lut_buffer_0                       |    1 |
| bd_22c0_xbar_1                             |    1 |
| bd_22c0_xbar_0                             |    1 |
| bd_22c0_psreset_kernel_01_0                |    1 |
| bd_22c0_psreset_kernel_00_0                |    1 |
| bd_22c0_psreset_hbm_0                      |    1 |
| bd_22c0_psreset_aclk_freerun_0             |    1 |
| bd_22c0_gpio_ucs_control_status_0          |    1 |
| bd_22c0_gpio_gapping_demand_0              |    1 |
| bd_22c0_gapping_demand_update_0            |    1 |
| bd_22c0_gapping_demand_toggle_0            |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0 |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0 |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0       |    1 |
| bd_22c0_frequency_counter_aclk_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0       |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_hbm_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0       |    1 |
| bd_22c0_clock_throttling_avg_0             |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0  |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0  |    1 |
| bd_22c0_clock_shutdown_latch_0             |    1 |
| bd_22c0_clkwiz_hbm_0                       |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0            |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0            |    1 |
| bd_22c0_clk_hbm_adapt_0                    |    1 |
| bd_22c0_build_info_0                       |    1 |
| bd_22c0_auto_cc_0                          |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_01_adapt_0             |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_00_adapt_0             |    1 |
| bd_097b_user_debug_hub_0                   |    1 |
| bd_097b_user_debug_bridge_0                |    1 |
| bd_097b_build_info_0                       |    1 |
+--------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  5094 |       |     23040 | 22.11 |
|   SLR1 -> SLR2                   |  2589 |       |           | 11.24 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  2505 |       |           | 10.87 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  5342 |       |     23040 | 23.19 |
|   SLR0 -> SLR1                   |  2796 |       |           | 12.14 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  2546 |       |           | 11.05 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 10436 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2405 |  100 |
| SLR1      | 2526 |    0 | 2446 |
| SLR0      |   63 | 2733 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0 |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+-------+--------+-------+--------+--------+--------+
| CLB                        |  8130 |  22273 |  6868 |  14.79 |  41.25 |  12.72 |
|   CLBL                     |  4236 |  11865 |  3569 |  14.47 |  40.52 |  12.19 |
|   CLBM                     |  3894 |  10408 |  3299 |  15.16 |  42.10 |  13.35 |
| CLB LUTs                   | 32176 |  98465 | 25696 |   7.32 |  22.79 |   5.95 |
|   LUT as Logic             | 29382 |  91624 | 24171 |   6.68 |  21.21 |   5.60 |
|     using O5 output only   |   915 |   1266 |   445 |   0.21 |   0.29 |   0.10 |
|     using O6 output only   | 21335 |  66999 | 17162 |   4.85 |  15.51 |   3.97 |
|     using O5 and O6        |  7132 |  23359 |  6564 |   1.62 |   5.41 |   1.52 |
|   LUT as Memory            |  2794 |   6841 |  1525 |   1.36 |   3.46 |   0.77 |
|     LUT as Distributed RAM |   936 |   5790 |   820 |   0.46 |   2.93 |   0.41 |
|       using O5 output only |     0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   240 |    536 |     4 |   0.12 |   0.27 |  <0.01 |
|       using O5 and O6      |   696 |   5254 |   816 |   0.34 |   2.66 |   0.41 |
|     LUT as Shift Register  |  1858 |   1051 |   705 |   0.90 |   0.53 |   0.36 |
|       using O5 output only |     0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |  1146 |    179 |   671 |   0.56 |   0.09 |   0.34 |
|       using O5 and O6      |   712 |    872 |    34 |   0.35 |   0.44 |   0.02 |
| CLB Registers              | 52720 | 158491 | 35497 |   6.00 |  18.34 |   4.11 |
| CARRY8                     |   300 |   2340 |   108 |   0.55 |   4.33 |   0.20 |
| F7 Muxes                   |   838 |   3308 |   437 |   0.38 |   1.53 |   0.20 |
| F8 Muxes                   |   191 |   1034 |     0 |   0.17 |   0.96 |   0.00 |
| F9 Muxes                   |     0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    60 |    201 |    50 |   8.93 |  29.91 |   7.44 |
|   RAMB36/FIFO              |    57 |    189 |    50 |   8.48 |  28.13 |   7.44 |
|   RAMB18                   |     6 |     24 |     0 |   0.45 |   1.79 |   0.00 |
| URAM                       |     0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |      0 |     4 |   0.00 |   0.00 |   0.13 |
| Unique Control Sets        |  1883 |   4959 |  1115 |   1.71 |   4.59 |   1.03 |
+----------------------------+-------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   4 |
| SLR0      |        12 |    5.77 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        12 |         |          0 |          |          0 |          |  20 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


