Analysis & Synthesis report for cpu0
Mon Nov 14 19:42:44 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |cpu0|timer:f4|state
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 14 19:42:44 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; cpu0                                        ;
; Top-level Entity Name              ; cpu0                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,561                                       ;
;     Total combinational functions  ; 1,285                                       ;
;     Dedicated logic registers      ; 330                                         ;
; Total registers                    ; 330                                         ;
; Total pins                         ; 61                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                                      ; cpu0               ; cpu0               ;
; Family name                                                                ; Cyclone IV E       ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; Maximum DSP Block Usage                                                    ; -1                 ; -1                 ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Maximum Number of M4K/M9K/M20K/M10K Memory Blocks                          ; -1                 ; -1                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+
; cpu0.vhd                         ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/cpu0.vhd       ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/alu.vhd        ;         ;
; ar.vhd                           ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ar.vhd         ;         ;
; bus_mux.vhd                      ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/bus_mux.vhd    ;         ;
; controller.vhd                   ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/controller.vhd ;         ;
; flag_reg.vhd                     ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/flag_reg.vhd   ;         ;
; ir.vhd                           ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/ir.vhd         ;         ;
; pc.vhd                           ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/pc.vhd         ;         ;
; reg.vhd                          ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg.vhd        ;         ;
; reg_mux.vhd                      ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg_mux.vhd    ;         ;
; reg_out.vhd                      ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg_out.vhd    ;         ;
; reg_testa.vhd                    ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/reg_testa.vhd  ;         ;
; t1.vhd                           ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/t1.vhd         ;         ;
; t2.vhd                           ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/t2.vhd         ;         ;
; t3.vhd                           ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/t3.vhd         ;         ;
; timer.vhd                        ; yes             ; User VHDL File  ; C:/Users/Kenneth/Desktop/code v2.0 LSRR/CSR-basic  schVHDL OK/cpu/timer.vhd      ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,561     ;
;                                             ;           ;
; Total combinational functions               ; 1285      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1013      ;
;     -- 3 input functions                    ; 196       ;
;     -- <=2 input functions                  ; 76        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 1224      ;
;     -- arithmetic mode                      ; 61        ;
;                                             ;           ;
; Total registers                             ; 330       ;
;     -- Dedicated logic registers            ; 330       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 61        ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 330       ;
; Total fan-out                               ; 6232      ;
; Average fan-out                             ; 3.56      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |cpu0                      ; 1285 (0)          ; 330 (0)      ; 0           ; 0            ; 0       ; 0         ; 61   ; 0            ; |cpu0               ; work         ;
;    |alu:f2|                ; 434 (434)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|alu:f2        ; work         ;
;    |ar:f10|                ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|ar:f10        ; work         ;
;    |bus_mux:bm|            ; 380 (380)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|bus_mux:bm    ; work         ;
;    |controller:f1|         ; 139 (139)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|controller:f1 ; work         ;
;    |flag_reg:f3|           ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|flag_reg:f3   ; work         ;
;    |ir:f6|                 ; 1 (1)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|ir:f6         ; work         ;
;    |pc:f11|                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|pc:f11        ; work         ;
;    |reg:r0|                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r0        ; work         ;
;    |reg:r10|               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r10       ; work         ;
;    |reg:r11|               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r11       ; work         ;
;    |reg:r12|               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r12       ; work         ;
;    |reg:r13|               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r13       ; work         ;
;    |reg:r14|               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r14       ; work         ;
;    |reg:r15|               ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r15       ; work         ;
;    |reg:r1|                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r1        ; work         ;
;    |reg:r2|                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r2        ; work         ;
;    |reg:r3|                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r3        ; work         ;
;    |reg:r4|                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r4        ; work         ;
;    |reg:r5|                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r5        ; work         ;
;    |reg:r6|                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r6        ; work         ;
;    |reg:r7|                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r7        ; work         ;
;    |reg:r8|                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r8        ; work         ;
;    |reg:r9|                ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg:r9        ; work         ;
;    |reg_mux:rm|            ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg_mux:rm    ; work         ;
;    |reg_out:f12|           ; 266 (266)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg_out:f12   ; work         ;
;    |reg_testa:f5|          ; 1 (1)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|reg_testa:f5  ; work         ;
;    |t1:f7|                 ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|t1:f7         ; work         ;
;    |timer:f4|              ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cpu0|timer:f4      ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |cpu0|timer:f4|state                                       ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; controller:f1|wr                                    ; controller:f1|Mux23 ; yes                    ;
; controller:f1|alu_in_sel[0]                         ; controller:f1|Mux38 ; yes                    ;
; controller:f1|alu_in_sel[1]                         ; controller:f1|Mux38 ; yes                    ;
; controller:f1|alu_in_sel[2]                         ; controller:f1|Mux38 ; yes                    ;
; controller:f1|dest_reg[1]                           ; controller:f1|Mux84 ; yes                    ;
; controller:f1|dest_reg[0]                           ; controller:f1|Mux84 ; yes                    ;
; controller:f1|dest_reg[3]                           ; controller:f1|Mux84 ; yes                    ;
; controller:f1|dest_reg[2]                           ; controller:f1|Mux84 ; yes                    ;
; controller:f1|sour_reg[1]                           ; controller:f1|Mux84 ; yes                    ;
; controller:f1|sour_reg[0]                           ; controller:f1|Mux84 ; yes                    ;
; controller:f1|sour_reg[3]                           ; controller:f1|Mux84 ; yes                    ;
; controller:f1|sour_reg[2]                           ; controller:f1|Mux84 ; yes                    ;
; controller:f1|offset[0]                             ; controller:f1|Mux84 ; yes                    ;
; controller:f1|offset[1]                             ; controller:f1|Mux84 ; yes                    ;
; controller:f1|offset[2]                             ; controller:f1|Mux84 ; yes                    ;
; controller:f1|offset[3]                             ; controller:f1|Mux84 ; yes                    ;
; controller:f1|offset[4]                             ; controller:f1|Mux84 ; yes                    ;
; controller:f1|offset[5]                             ; controller:f1|Mux84 ; yes                    ;
; controller:f1|offset[6]                             ; controller:f1|Mux84 ; yes                    ;
; controller:f1|offset[7]                             ; controller:f1|Mux84 ; yes                    ;
; controller:f1|sst[0]                                ; controller:f1|Mux84 ; yes                    ;
; controller:f1|sst[1]                                ; controller:f1|Mux84 ; yes                    ;
; controller:f1|alu_func[1]                           ; controller:f1|Mux84 ; yes                    ;
; controller:f1|alu_func[2]                           ; controller:f1|Mux84 ; yes                    ;
; controller:f1|sci[0]                                ; controller:f1|Mux50 ; yes                    ;
; controller:f1|sci[1]                                ; controller:f1|Mux50 ; yes                    ;
; controller:f1|alu_func[0]                           ; controller:f1|Mux84 ; yes                    ;
; alu:f2|high_bit                                     ; alu:f2|Mux16        ; yes                    ;
; controller:f1|rec[1]                                ; controller:f1|Mux15 ; yes                    ;
; controller:f1|rec[0]                                ; controller:f1|Mux15 ; yes                    ;
; Number of user-specified and inferred latches = 30  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; alu:f2|alu_out[0]                                      ;    ;
; alu:f2|alu_out[1]                                      ;    ;
; alu:f2|alu_out[2]                                      ;    ;
; alu:f2|alu_out[3]                                      ;    ;
; alu:f2|alu_out[4]                                      ;    ;
; alu:f2|alu_out[5]                                      ;    ;
; alu:f2|alu_out[6]                                      ;    ;
; alu:f2|alu_out[7]                                      ;    ;
; alu:f2|alu_out[8]                                      ;    ;
; alu:f2|alu_out[9]                                      ;    ;
; alu:f2|alu_out[10]                                     ;    ;
; alu:f2|alu_out[11]                                     ;    ;
; alu:f2|alu_out[12]                                     ;    ;
; alu:f2|alu_out[13]                                     ;    ;
; alu:f2|alu_out[14]                                     ;    ;
; alu:f2|alu_out[15]                                     ;    ;
; controller:f1|en_reg                                   ;    ;
; controller:f1|en_pc                                    ;    ;
; Number of logic cells representing combinational loops ; 18 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; reg_testa:f5|q[15]                    ; Stuck at GND due to stuck port data_in ;
; timer:f4|counter_timer                ; Merged with timer:f4|counter           ;
; reg_testa:f5|q[11]                    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 330   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 328   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 309   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cpu0|ar:f10|q[7]          ;
; 18:1               ; 9 bits    ; 108 LEs       ; 108 LEs              ; 0 LEs                  ; No         ; |cpu0|bus_mux:bm|Mux2      ;
; 22:1               ; 7 bits    ; 98 LEs        ; 84 LEs               ; 14 LEs                 ; No         ; |cpu0|bus_mux:bm|Mux14     ;
; 22:1               ; 16 bits   ; 224 LEs       ; 208 LEs              ; 16 LEs                 ; No         ; |cpu0|bus_mux:bm|Mux20     ;
; 1:1                ; 16 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |cpu0|alu:f2|Add0          ;
; 49:1               ; 7 bits    ; 224 LEs       ; 119 LEs              ; 105 LEs                ; No         ; |cpu0|reg_out:f12|Mux46    ;
; 43:1               ; 2 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |cpu0|reg_out:f12|Mux36    ;
; 44:1               ; 7 bits    ; 203 LEs       ; 119 LEs              ; 84 LEs                 ; No         ; |cpu0|reg_out:f12|Mux40    ;
; 27:1               ; 14 bits   ; 252 LEs       ; 196 LEs              ; 56 LEs                 ; No         ; |cpu0|alu:f2|Mux13         ;
; 14:1               ; 8 bits    ; 72 LEs        ; 8 LEs                ; 64 LEs                 ; No         ; |cpu0|controller:f1|Mux53  ;
; 14:1               ; 4 bits    ; 36 LEs        ; 4 LEs                ; 32 LEs                 ; No         ; |cpu0|controller:f1|Mux71  ;
; 16:1               ; 4 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; No         ; |cpu0|controller:f1|Mux79  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Nov 14 19:42:24 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cpu0 -c cpu0
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (11104): Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file cpu0.vhd
    Info (12022): Found design unit 1: cpu0-behave
    Info (12023): Found entity 1: cpu0
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behave
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file ar.vhd
    Info (12022): Found design unit 1: ar-behave
    Info (12023): Found entity 1: ar
Info (12021): Found 2 design units, including 1 entities, in source file bus_dir.vhd
    Info (12022): Found design unit 1: bus_dir-behave
    Info (12023): Found entity 1: bus_dir
Info (12021): Found 2 design units, including 1 entities, in source file bus_mux.vhd
    Info (12022): Found design unit 1: bus_mux-behave
    Info (12023): Found entity 1: bus_mux
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-behave
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file flag_reg.vhd
    Info (12022): Found design unit 1: flag_reg-behave
    Info (12023): Found entity 1: flag_reg
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: ir-behave
    Info (12023): Found entity 1: ir
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-behave
    Info (12023): Found entity 1: pc
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: reg-behave
    Info (12023): Found entity 1: reg
Info (12021): Found 2 design units, including 1 entities, in source file reg_mux.vhd
    Info (12022): Found design unit 1: reg_mux-behave
    Info (12023): Found entity 1: reg_mux
Info (12021): Found 2 design units, including 1 entities, in source file reg_out.vhd
    Info (12022): Found design unit 1: reg_out-behave
    Info (12023): Found entity 1: reg_out
Info (12021): Found 2 design units, including 1 entities, in source file reg_test.vhd
    Info (12022): Found design unit 1: reg_test-behave
    Info (12023): Found entity 1: reg_test
Info (12021): Found 2 design units, including 1 entities, in source file reg_testa.vhd
    Info (12022): Found design unit 1: reg_testa-behave
    Info (12023): Found entity 1: reg_testa
Info (12021): Found 2 design units, including 1 entities, in source file t1.vhd
    Info (12022): Found design unit 1: t1-behave
    Info (12023): Found entity 1: t1
Info (12021): Found 2 design units, including 1 entities, in source file t2.vhd
    Info (12022): Found design unit 1: t2-behave
    Info (12023): Found entity 1: t2
Info (12021): Found 2 design units, including 1 entities, in source file t3.vhd
    Info (12022): Found design unit 1: t3-behave
    Info (12023): Found entity 1: t3
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: timer-behave
    Info (12023): Found entity 1: timer
Info (12021): Found 2 design units, including 1 entities, in source file sp_reg.vhd
    Info (12022): Found design unit 1: sp_reg-behave
    Info (12023): Found entity 1: sp_reg
Info (12127): Elaborating entity "cpu0" for the top level hierarchy
Info (12128): Elaborating entity "controller" for hierarchy "controller:f1"
Warning (10492): VHDL Process Statement warning at controller.vhd(315): signal "counter_timer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(318): signal "counter_timer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(349): signal "counter_timer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at controller.vhd(355): signal "counter_timer" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable "dest_reg", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable "sour_reg", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable "offset", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable "sci", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable "sst", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable "alu_out_sel", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable "alu_in_sel", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable "alu_func", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable "wr", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controller.vhd(19): inferring latch(es) for signal or variable "rec", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rec[0]" at controller.vhd(19)
Info (10041): Inferred latch for "rec[1]" at controller.vhd(19)
Info (10041): Inferred latch for "wr" at controller.vhd(19)
Info (10041): Inferred latch for "alu_func[0]" at controller.vhd(19)
Info (10041): Inferred latch for "alu_func[1]" at controller.vhd(19)
Info (10041): Inferred latch for "alu_func[2]" at controller.vhd(19)
Info (10041): Inferred latch for "alu_func[3]" at controller.vhd(19)
Info (10041): Inferred latch for "alu_in_sel[0]" at controller.vhd(19)
Info (10041): Inferred latch for "alu_in_sel[1]" at controller.vhd(19)
Info (10041): Inferred latch for "alu_in_sel[2]" at controller.vhd(19)
Info (10041): Inferred latch for "sst[0]" at controller.vhd(19)
Info (10041): Inferred latch for "sst[1]" at controller.vhd(19)
Info (10041): Inferred latch for "sci[0]" at controller.vhd(19)
Info (10041): Inferred latch for "sci[1]" at controller.vhd(19)
Info (10041): Inferred latch for "offset[0]" at controller.vhd(19)
Info (10041): Inferred latch for "offset[1]" at controller.vhd(19)
Info (10041): Inferred latch for "offset[2]" at controller.vhd(19)
Info (10041): Inferred latch for "offset[3]" at controller.vhd(19)
Info (10041): Inferred latch for "offset[4]" at controller.vhd(19)
Info (10041): Inferred latch for "offset[5]" at controller.vhd(19)
Info (10041): Inferred latch for "offset[6]" at controller.vhd(19)
Info (10041): Inferred latch for "offset[7]" at controller.vhd(19)
Info (10041): Inferred latch for "sour_reg[0]" at controller.vhd(19)
Info (10041): Inferred latch for "sour_reg[1]" at controller.vhd(19)
Info (10041): Inferred latch for "sour_reg[2]" at controller.vhd(19)
Info (10041): Inferred latch for "sour_reg[3]" at controller.vhd(19)
Info (10041): Inferred latch for "dest_reg[0]" at controller.vhd(19)
Info (10041): Inferred latch for "dest_reg[1]" at controller.vhd(19)
Info (10041): Inferred latch for "dest_reg[2]" at controller.vhd(19)
Info (10041): Inferred latch for "dest_reg[3]" at controller.vhd(19)
Info (10041): Inferred latch for "en_reg" at controller.vhd(349)
Info (10041): Inferred latch for "en_pc" at controller.vhd(349)
Info (12128): Elaborating entity "alu" for hierarchy "alu:f2"
Warning (10631): VHDL Process Statement warning at alu.vhd(16): inferring latch(es) for signal or variable "temp2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at alu.vhd(16): inferring latch(es) for signal or variable "high_bit", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "high_bit" at alu.vhd(16)
Info (12128): Elaborating entity "flag_reg" for hierarchy "flag_reg:f3"
Info (12128): Elaborating entity "timer" for hierarchy "timer:f4"
Info (12128): Elaborating entity "reg_testa" for hierarchy "reg_testa:f5"
Info (12128): Elaborating entity "ir" for hierarchy "ir:f6"
Info (12128): Elaborating entity "t1" for hierarchy "t1:f7"
Info (12128): Elaborating entity "t2" for hierarchy "t2:f8"
Info (12128): Elaborating entity "t3" for hierarchy "t3:f9"
Info (12128): Elaborating entity "ar" for hierarchy "ar:f10"
Info (12128): Elaborating entity "pc" for hierarchy "pc:f11"
Info (12128): Elaborating entity "reg_out" for hierarchy "reg_out:f12"
Warning (10036): Verilog HDL or VHDL warning at reg_out.vhd(16): object "temp" assigned a value but never read
Info (12128): Elaborating entity "reg" for hierarchy "reg:r0"
Info (12128): Elaborating entity "reg_mux" for hierarchy "reg_mux:rm"
Info (12128): Elaborating entity "bus_mux" for hierarchy "bus_mux:bm"
Warning (13012): Latch controller:f1|wr has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|WideOr4
Warning (13012): Latch controller:f1|alu_in_sel[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|state.s0
Warning (13012): Latch controller:f1|alu_in_sel[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|WideOr4
Warning (13012): Latch controller:f1|alu_in_sel[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|output[1]
Warning (13012): Latch controller:f1|dest_reg[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|output[1]
Warning (13012): Latch controller:f1|dest_reg[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|output[1]
Warning (13012): Latch controller:f1|dest_reg[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|output[1]
Warning (13012): Latch controller:f1|dest_reg[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|output[1]
Warning (13012): Latch controller:f1|sour_reg[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|output[1]
Warning (13012): Latch controller:f1|sour_reg[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|output[1]
Warning (13012): Latch controller:f1|sour_reg[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|output[1]
Warning (13012): Latch controller:f1|sour_reg[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|output[1]
Warning (13012): Latch controller:f1|offset[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:f6|q[14]
Warning (13012): Latch controller:f1|offset[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:f6|q[14]
Warning (13012): Latch controller:f1|offset[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:f6|q[14]
Warning (13012): Latch controller:f1|offset[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:f6|q[14]
Warning (13012): Latch controller:f1|offset[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:f6|q[14]
Warning (13012): Latch controller:f1|offset[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:f6|q[14]
Warning (13012): Latch controller:f1|offset[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:f6|q[14]
Warning (13012): Latch controller:f1|offset[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:f6|q[14]
Warning (13012): Latch controller:f1|sst[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|WideOr4
Warning (13012): Latch controller:f1|sst[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|WideOr4
Warning (13012): Latch controller:f1|alu_func[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:f6|q[14]
Warning (13012): Latch controller:f1|alu_func[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:f6|q[14]
Warning (13012): Latch controller:f1|sci[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|output[1]
Warning (13012): Latch controller:f1|sci[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:f6|q[12]
Warning (13012): Latch controller:f1|alu_func[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ir:f6|q[14]
Warning (13012): Latch alu:f2|high_bit has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal controller:f1|alu_func[0]
Warning (13012): Latch controller:f1|rec[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|output[1]
Warning (13012): Latch controller:f1|rec[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:f4|output[1]
Info (286030): Timing-Driven Synthesis is running
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1651 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 37 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 1590 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings
    Info: Peak virtual memory: 4716 megabytes
    Info: Processing ended: Mon Nov 14 19:42:44 2022
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:18


