Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Amir/Desktop/term 6/logical_circuit_lab/project/Project_Final/Project_Final/Main/test_isim_beh.exe -prj C:/Users/Amir/Desktop/term 6/logical_circuit_lab/project/Project_Final/Project_Final/Main/test_beh.prj work.test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Amir/Desktop/term 6/logical_circuit_lab/project/Project_Final/Project_Final/Main/Main.vhd" into library work
Parsing VHDL file "C:/Users/Amir/Desktop/term 6/logical_circuit_lab/project/Project_Final/Project_Final/Main/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture behavioral of entity Main [main_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Compiled 8 VHDL Units
Built simulation executable C:/Users/Amir/Desktop/term 6/logical_circuit_lab/project/Project_Final/Project_Final/Main/test_isim_beh.exe
Fuse Memory Usage: 37296 KB
Fuse CPU Usage: 843 ms
