# Verification-of-a-Loadable-Mod-12-Counter-Using-SystemVerilog