#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Oct  3 18:25:03 2019
# Process ID: 16364
# Current directory: C:/Users/adam/Desktop/FPGA_Projects/kalman_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4880 C:\Users\adam\Desktop\FPGA_Projects\kalman_sim\kalman_sim.xpr
# Log file: C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/vivado.log
# Journal file: C:/Users/adam/Desktop/FPGA_Projects/kalman_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source kalman_tb.tcl
close_sim
launch_simulation
source kalman_tb.tcl
set_property -dict [list CONFIG.Out_Width {14} CONFIG.Latency {1}] [get_ips subtractor2]
generate_target all [get_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci]
export_ip_user_files -of_objects [get_files C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source kalman_tb.tcl
set_property -dict [list CONFIG.Out_Width {15} CONFIG.Latency {1}] [get_ips subtractor2]
generate_target all [get_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci]
export_ip_user_files -of_objects [get_files C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
close_sim
launch_simulation
source kalman_tb.tcl
close_sim
close_project
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.xpr
set_property -dict [list CONFIG.latency {20}] [get_ips divider]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/divider/divider.xci]
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/divider/divider.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PortAWidth {15} CONFIG.OutputWidthHigh {46}] [get_ips multiplier]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/multiplier/multiplier.xci]
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/multiplier/multiplier.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/multiplier/multiplier.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PortBWidth {15} CONFIG.OutputWidthHigh {46}] [get_ips multiplier2]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/multiplier2/multiplier2.xci]
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/multiplier2/multiplier2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/multiplier2/multiplier2.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.latency {20}] [get_ips divider2]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/divider2/divider2.xci]
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/divider2/divider2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/divider2/divider2.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.latency {20}] [get_ips divider3]
generate_target all [get_files  C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/divider3/divider3.xci]
export_ip_user_files -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/divider3/divider3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sources_1/ip/divider3/divider3.xci] -directory C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files -ipstatic_source_dir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/questa} {riviera=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
file mkdir C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sim_1/new/kal_tb.v w ]
add_files -fileset sim_1 C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.srcs/sim_1/new/kal_tb.v
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
close_project
open_project C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source kalman_tb.tcl
close_sim
close_project
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_project
open_project C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.xpr
update_compile_order -fileset sources_1
set_property part xc7z010clg400-1 [current_project]
file mkdir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/constrs_1
file mkdir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/constrs_1/new
close [ open C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/constrs_1/new/kal.xdc w ]
add_files -fileset constrs_1 C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/constrs_1/new/kal.xdc
close_project
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG_Klaman/project_tt.xpr
update_compile_order -fileset sources_1
launch_simulation
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_project
open_project C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/Users/adam/Documents/Quantaser_RP_FPGA/FOG/project_tt.xpr
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
close_project
open_project C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
open_run synth_1 -name synth_1
remove_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/adder C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/adder
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name adder -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Width {14} CONFIG.B_Width {14} CONFIG.Out_Width {14} CONFIG.Latency {1} CONFIG.B_Value {00000000000000}] [get_ips adder]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
remove_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder2/adder2.xci
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder2
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/adder2 C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/adder2
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name adder2 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.B_Width {14} CONFIG.Out_Width {16} CONFIG.Latency {1} CONFIG.B_Value {00000000000000}] [get_ips adder2]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder2/adder2.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder2/adder2.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder2/adder2.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder2/adder2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder2/adder2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
remove_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/divider.xci
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/divider C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/divider
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name divider -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {16} CONFIG.fractional_width {16} CONFIG.latency {36}] [get_ips divider]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/divider.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/divider.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/divider.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/divider.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.latency_configuration {Manual} CONFIG.latency {10} CONFIG.ACLKEN {true}] [get_ips divider]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/divider.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/divider.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider/divider.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor/subtractor.xci
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/subtractor C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/subtractor
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name subtractor -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Width {32} CONFIG.B_Width {32} CONFIG.Add_Mode {Subtract} CONFIG.Out_Width {32} CONFIG.Latency {1} CONFIG.B_Value {00000000000000000000000000000000}] [get_ips subtractor]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor/subtractor.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor/subtractor.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor/subtractor.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor/subtractor.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor/subtractor.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
remove_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/multiplier C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/multiplier
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAWidth {15} CONFIG.PortBWidth {32} CONFIG.ClockEnable {true} CONFIG.OutputWidthHigh {46}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multiplier -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAWidth {15} CONFIG.PortBWidth {32} CONFIG.ClockEnable {true} CONFIG.OutputWidthHigh {46}] [get_ips multiplier]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
remove_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
file delete -force c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/mult_gen_0
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/mult_gen_0 C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/mult_gen_0
remove_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/divider2 C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/divider2
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name divider2 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {32} CONFIG.latency_configuration {Manual} CONFIG.latency {10} CONFIG.ACLKEN {true} CONFIG.fractional_width {32}] [get_ips divider2]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider2/divider2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
remove_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/subtractor2 C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/subtractor2
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name subtractor2 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Width {14} CONFIG.B_Width {14} CONFIG.Out_Width {14} CONFIG.Latency {1} CONFIG.B_Value {00000000000000}] [get_ips subtractor2]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/subtractor2/subtractor2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
remove_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/multiplier2.xci
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/multiplier2 C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/multiplier2
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multiplier2 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAWidth {32} CONFIG.PortBWidth {15} CONFIG.ClockEnable {true} CONFIG.OutputWidthHigh {46}] [get_ips multiplier2]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/multiplier2.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/multiplier2.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/multiplier2.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/multiplier2.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier2/multiplier2.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/divider3.xci
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/divider3 C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/divider3
create_ip -name div_gen -vendor xilinx.com -library ip -version 5.1 -module_name divider3 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.dividend_and_quotient_width {32} CONFIG.divisor_width {32} CONFIG.ACLKEN {true} CONFIG.fractional_width {32} CONFIG.latency {36}] [get_ips divider3]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/divider3.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/divider3.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/divider3.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/divider3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/divider3/divider3.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
remove_files  C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/adder3.xci
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/adder3 C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/adder3
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name adder3 -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Width {14} CONFIG.B_Width {32} CONFIG.Out_Width {32} CONFIG.Latency {1} CONFIG.B_Value {00000000000000000000000000000000}] [get_ips adder3]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/adder3.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/adder3.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/adder3.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/adder3.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder3/adder3.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_design
remove_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci
file delete -force c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/adder C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/adder
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name adder -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.A_Width {14} CONFIG.B_Width {14} CONFIG.Out_Width {14} CONFIG.Latency {1} CONFIG.B_Value {00000000000000}] [get_ips adder]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
remove_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci
file delete -force c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/adder C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/adder
remove_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier/multiplier.xci
file delete -force c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multiplier
file delete -force C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ip/multiplier C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts/multiplier
create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 -module_name adder -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/adder/adder.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multipler -dir c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAWidth {15} CONFIG.PortBWidth {32} CONFIG.ClockEnable {true} CONFIG.OutputWidthHigh {46}] [get_ips multipler]
generate_target {instantiation_template} [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multipler/multipler.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multipler/multipler.xci]
generate_target all [get_files  c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multipler/multipler.xci]
export_ip_user_files -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multipler/multipler.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/ip/multipler/multipler.xci] -directory C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files -ipstatic_source_dir C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/modelsim} {questa=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/questa} {riviera=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/riviera} {activehdl=C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
add_files -norecurse C:/Users/adam/Desktop/red_pitaya_pll.sv
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close [ open C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/new/pll_test.v w ]
add_files C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sources_1/new/pll_test.v
update_compile_order -fileset sources_1
set_property source_mgmt_mode DisplayOnly [current_project]
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2017} -strategy {Vivado Implementation Defaults}
current_run [get_runs impl_2]
set_property top pll_test.v [current_fileset]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pll_test [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sim_1/new/pll_test_tb.v w ]
add_files -fileset sim_1 C:/Users/adam/Desktop/FPGA_Projects/kalman_sim/kalman_sim.srcs/sim_1/new/pll_test_tb.v
set_property top pll_test_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
source pll_test_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source pll_test_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source pll_test_tb.tcl
close_sim
launch_simulation
source pll_test_tb.tcl
close_sim
launch_simulation
source pll_test_tb.tcl
close_sim
launch_simulation
source pll_test_tb.tcl
close_sim
launch_simulation
source pll_test_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source pll_test_tb.tcl
close_sim
launch_simulation
source pll_test_tb.tcl
close_sim
launch_simulation
source pll_test_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source pll_test_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source pll_test_tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
launch_simulation
source pll_test_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top kalman [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top kalman_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source kalman_tb.tcl
