$date
	Thu Apr 25 15:45:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MUX_tb $end
$var wire 32 ! out [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$var reg 1 $ select $end
$scope module uut $end
$var wire 32 % a [31:0] $end
$var wire 32 & b [31:0] $end
$var wire 1 $ select $end
$var wire 32 ' out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100010100001010110011 '
b10100001101100101100001111010100 &
b100010100001010110011 %
0$
b10100001101100101100001111010100 #
b100010100001010110011 "
b100010100001010110011 !
$end
#10
b10100001101100101100001111010100 !
b10100001101100101100001111010100 '
1$
#20
