// Seed: 1652447026
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge 1 or posedge 1) begin : LABEL_0
    id_4 = !id_1;
  end
endmodule
module module_0 (
    output logic id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    input tri1 id_4,
    inout logic id_5,
    input tri0 id_6,
    output supply0 id_7,
    input uwire module_1,
    output tri0 id_9
);
  always @(posedge id_5) id_0 = #("") 1'b0;
  wire id_11;
  tri1 id_12 = !id_5;
  wire id_13;
  supply1 id_14;
  wire id_15;
  wand id_16;
  wire id_17 = id_13;
  wire id_18;
  wire id_19;
  wire id_20;
  id_21(
      .id_0(1), .id_1(1), .id_2((1)), .id_3(id_13), .id_4(1)
  );
  wire id_22 = ~(id_3) ? 1 : id_12;
  module_0 modCall_1 (
      id_19,
      id_16,
      id_15,
      id_17,
      id_22
  );
  wire id_23;
endmodule
