.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000001111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000011010000000001
000000000000000010
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100000000
000000000000000000000000001011000000101001010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000101100000001111000000000000
000000000000000000100000000101001101010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000011001011011010010000000000
000000010000000000000000000000101010011010010000000000

.logic_tile 19 8
000000000000000111100000010011111101011001010000000000
000000000000000000100010100101011111110000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000010100001001111011100010000000000
000000000000000000000100000000001110011100010000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000010000000000000000001000011010011010010000000000
000000010000000000000000001001011001100101100000000000
000000010000000011100111000101011010101000000000000000
000000010000000000000000000000110000101000000000000000
000000010000001000000000000001011101110111100000000000
000000010000000001000000000101011111001011100000000000
000000010000000001000010000101101010010101010000000000
000000010000000000100100000000110000010101010000000000

.logic_tile 20 8
000000000000000000000000000111000001000000001000000000
000000000100000000000010110000101110000000000000000000
111000000000000101000110100111001000001100111000000000
000000000000001101100000000000001110110011000000000000
110000000000000000000010000011001000001100111000000000
010000000000000111000100000000001011110011000000000000
000000000000001101100000000011101001001100111000000000
000000000000000101000010110000001000110011000000000000
000000010000000011100000010101101000001100111000000000
000000010000001101100011100000101001110011000000000000
000000010000001000000110100001101000001100111000000000
000000010000000011000000000000001010110011000000000000
000000010000000011100000000001101000001100111000000000
000000010000000111000011100000101100110011000000000000
000000010000000011100000001101101001001100110100000000
000000010000000000000000001011001010110011000010000000

.logic_tile 21 8
000000000000000101100110110000000000000000001000000000
000000000000000000000010100000001110000000000000001000
111000000000000101100000000000001110001100111100000000
000000001100000000000000000000001000110011000000000000
010000000000000000000010000000001000001100111100000000
110000000000000000000000000000001001110011000010000000
000000000000001000000000010000001000001100111100000000
000000000000000101000010100000001001110011000010000000
000000010000000000000000000101101000001100111110000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001000110011000000000000
000000010000000101000000000101101000001100111100000000
000000010000000000100000000000100000110011000000000000
000000010000000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000000000

.logic_tile 22 8
000000000000000101100000010101111100000000000000000000
000000000000000000000011111001110000000010100000000000
111000000000000001100110010000011001111000110100000010
000000000000000000000010101011011100110100110010000000
110000100000000000000110001111001100101001010110000010
000001000000000000000000000101010000111101010010100000
000000001100000101100111001011100001001111000000000000
000000000000000000000111101011001011000110000000000000
000010110000000000000011101000001100111000110100000100
000000010000001001000000000111011011110100110010000000
000000010000001101100110101011100000001100110000000000
000000010000000001000000001001000000110011000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000011100000001100000000101101101111000100100000000
000000010000000000100000000001101000010000100010000101

.logic_tile 23 8
000000000000000000000111111111001100110100010100000000
000000000000000000000010001011111100010100000001000001
111000000000000000000000001011111110000000000000000000
000000000000000000000000000101011101000010000000000000
110001000000000000000011101011111110000000000000000000
000010000000000000000100000101011101001000000000000000
000000000000001101100000000011001101100000000100000010
000000000000000101000000001111101110111001010010000000
000000010000001000000110111111001110100001010110000000
000000010000001011000010100011011011100010100010000001
000000010000001101100110001000001111000001000000000000
000000010000000101000011111111011101000010000000000000
000000010000001001100010000001001111101000110100000000
000000010001011011000010000011111111000000110000000011
000000010000000000000110110001001110101000000000000000
000000010000001111000010100000100000101000000000000000

.logic_tile 24 8
000000000000000000000110100111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000001000000000000000000001000000001000000000
000000000000000101000000000000001111000000000000000000
000000000000001000000000000001001000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001010110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000011110000001000110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001110110011000001000000
000000010000001000000000000000001000001100111000000000
000000010000000111000000000000001101110011000000000000
000000010000000000000000011000001000001100110000000000
000000010000001111000011101101000000110011000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001011000000000000000000000000000000
000001000010000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000001000000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000011100100000000000000000000000000000

.logic_tile 26 8
000000000000000000000110010000000000000000001000000000
000000000000000000000010000000001101000000000000001000
111000000000000001100000000011100000000000001000000000
000000000010001101000000000000100000000000000000000000
110000000000000000000000000000001000001100111110000010
110000000000000000000000000000001001110011000000000100
000000000000000000000000000000001000001100111110000001
000000000000000000000000000000001001110011000000000100
000000010000000000000000000000001001001100111110000111
000000010000000000000010010000001100110011000010000000
000000010000001000000110000000001001001100111100000001
000000010010000001000010010000001000110011000011000100
000000010000000000000010000111101000001100111100000100
000000010000000000000000000000100000110011000010000010
010000010000000000000000010000001001001100111100000100
010000010000000000000010000000001101110011000010000110

.logic_tile 27 8
000000000000000000000110000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000101100000001001001110010000000000100000
000000000010000000000000000001011001000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001000000000000000011101010000000000000000000
000000000000100000000000001101111100010000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000011000000000000011010000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000111000000000011000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000001000000000000000011000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000010000001101100000010011000001000000001000000000
000000010000000111000011100000001100000000000000000000
000000010000001000000000010011100000000000001000000000
000000011100000111000011100000101100000000000000000000
000000010000000101100000000111000000000000001000000000
000000010000000001000000000000001110000000000000000000
000000010000001000000000010101000000000000001000000000
000000010000001111000011110000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000111
000000000000000000000000000000000000000000000011100111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000111010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011011111000011100000000000
000000000000000000000000001111001101000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001000000000000111011111000001100000000000
000000010000000011000000000011111111000000110000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000101100110100011011101011010010000000000
000000010000000000000010101111011101110011000000000000

.logic_tile 19 9
000000000000000001000000000001111011110100000000000000
000000000000000111100000001111101001101000010000000000
000000000000000000000111000001011101100000000000000000
000000000000000000000110010001001101000000000000000000
000000000000000000000000000001111011001010110000000000
000000000000000101000000001111101001110101000000000010
000000000000001111000110100000011010001100000000000000
000000000000000001000000000000011110001100000000000000
000000010000000000000000001111000000111111110000000000
000010010000001001000000001101000000000000000000000000
000000010000000001000010001011111010100000000000000000
000000010000001001000000000011001000000000000000000000
000000010000000001100110100001101010000111000000000000
000000010000000101000000000011101110001111000000000000
000000010000000000000000000011111011001000010000000000
000000010000000000000000000001001100111000100000000000

.logic_tile 20 9
000001000000000000000010100001111001011010010000000000
000000000000000000000100000000101101011010010000000000
000000000000000101000110001000001010001100110000000000
000000000000000000100000001011010000110011000000000010
000000000000000000000111100111101001100001010000000000
000000000000001111000100000111111010000010110000000000
000000000000000011100111001011100001001111000000000000
000000000000000000100100000001101001101001010000000000
000000010000000000000000001111101111101101000000000000
000000010000000000000000001101101111001100000000000000
000000010000000000000111010111011011001111110000000000
000000010000000000000010101001001111110000000000000000
000000010000001101100010001111011111001111110000000000
000000010000000001000000001111011011110000000000000000
000000010000001000000110111101101110100000000000000000
000000010000000011000011000111111010000000000000000000

.logic_tile 21 9
000000000100000000000010101011101100100000000000000000
000000000000000000000100001011011101000000000000000000
000000000000001000000000000101001101100101100000000000
000000000000000001000000000000101111100101100000000000
000000000000000000000110011011011100001000010000000000
000000000000000000000010001011101101110100010000000000
000000000000000000000000000000011000011010010000000000
000000000000000000000000001111001001100101100000000000
000000010000001011100111000011001010010101010000000000
000000010000011011100110101111010000111100000000000000
000000010000000011100000000111001110000111000000000000
000000010000000000100011101101101110001111000000000100
000000010000001011100010111111001000010110100000000000
000000010000000001100010100001110000111100000000000000
000000010000000000000000001011001010101001010000000000
000000010000000000000010001111010000000011110000000000

.logic_tile 22 9
000000000001000000000010000000000000000000000000000000
000000000000100000000010110000000000000000000000000000
000000000000001101000000001111100001100000010000000000
000000000000000111100010110001001100000000000000000100
000000000000001001100010101001011001001000010000000000
000000000000000111000100000001101001111000100000000000
000000000000000111100010100011111011010110100000000000
000000000000001101100110111001011010000110100000100000
000000010000000000000000001001111011000000000000000000
000000010000010000000000000101011000100000000000000000
000000010000001001100000001001001010000000000000000000
000000010000000001000000000101111010000000100000000000
000001010000010000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000111000000011101011110000000000000000100
000000010000000000000011001111000000010100000000000000

.logic_tile 23 9
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000001101000000000001100000000000001000000000
000000000000000101100000000000100000000000000000001000
000010000000000000000010100101100000000000001000000000
000000000000001101000110110000001010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000000000001100000000000001000000000
000000000000001111100011110000001010000000000000000000
000010010000000000000000000101100000000000001000000000
000000010110000000000000000000100000000000000000000000
000000010001010000000000000000000001000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000000000001000000001000000000
000000011000000000000000000000001001000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000001000000000010000001000001100111110000011
000000000000000001000011110000001000110011000000010100
111000000001000000000010100000001000001100110100000001
000000000000000101000000000000001100110011000001000100
010000000000000001100000000000000000000000000000000000
010000000000000000100000000000000000000000000000000000
000000000000000000000000001001011001000010000010000000
000000000000000000000010101101001001000000000000100000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000101000000000010000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000001100000010110100010000001
000000010000000000000000000000100000010110100000100000
110000010000000000000000000000000001001111000010000001
010000010000000000000000000000001011001111000000100000

.logic_tile 27 9
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000010000000000000000000000000000001000000000
000000001010000000000000000000001010000000000000000000
000000000000001111100000000000001000001100111000000000
000000000000000111000000000000001101110011000000000001
000000100000000000000000000101001000001100111000000000
000001000000000000000000000000000000110011000000000001
000010110000101000000000010111001000001100111000000000
000000010000001011000011010000100000110011000000000001
000000010000000000000000000000001000001100111000000001
000000010000000000000000000000001110110011000000000000
000000010000001000000010010111101000001100111000000001
000010010000000011000011000000100000110011000000000000
000000010000000000000000010011001000001100111000000001
000000010000000000000011010000000000110011000000000000

.logic_tile 28 9
000000000000000000000000000000001000000011110100000001
000000000000000000000000000000000000000011110000010000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000101000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000000000101000000000000001000000000
000010000000000000000000000000001100000000000000000000
000000000000010101000000000000000000000000001000000000
000000000000100000000000000000001100000000000000000000
000010100000000000000000000011100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000010000000101000000000000000001000000001000000000
000000010000001101100000000000001101000000000000000000
000000011110000011100000000111000000000000001000000000
000000010000001101000010110000101000000000000000000000
000000010000000000000010100000000001000000001000000000
000000010000000000000100000000001111000000000000000000
000100010000000101000010100111100000000000001000000000
000000010000000000100100000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100001000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000001000001100011100001011010110101000000000000
000000000000000000000100000101011111000101110000000010
000000000000000000000010101111100001001111000000000000
000000001100001101000100000101101001110000110000000000
000000000000000111000011111001011110100000000000000000
000000000000100000100110000111111010000000000000000000
000010000000011111000000001101011011000000000000000000
000001000000101111100010111011101100100000000000000000
000000000001000000000110000001011010101000010000000000
000000001000000000000000001111011010111000000000000010
000000000000000001000010001111100001001111000000000000
000000000000000101100100000101101001101001010000000000
000000000000000000000010101101011111010110100000000000
000000000000000000000010100101101100000110100000000000
000000000000001101000110000101011000000111000000000000
000000000000000101000010101111001101001111000000000000

.logic_tile 20 10
000000000000001000000010100011101011001111010000000000
000001000000101101000100000001111011101011010000000000
000000000000001101100000011001111100001010110000000000
000000000000001111000011100001111001110101000000000010
000000000000011000000000001001101001110000100000100000
000000000000001111000010111001011101010100100000000000
000000000000000101000110000011001100011110000000000000
000000000000001101100010110000011111011110000000000000
000000000000001001000000011011011011001000010000000000
000000000000000101000010100101011001111000100000000000
000000000000001000000010011101111000001111110000000000
000000000000000001000010001011101011110000000000000000
000000000000000000000000000000001110011010010000000000
000000000000000000000010100011011101100101100000000000
000000000000000000000000000000011101011100010000000000
000000000000000000000000000101001010101100100000000000

.logic_tile 21 10
000000000000000000000000000001111010001000010000000000
000000000000000000000000001011001111101000000000000000
000000000000000001100110000011100000100000010000000000
000000000000001111000000000000001111100000010000000000
000000000100000001100000000101111000000011100000000000
000000000000000000000000001111011101000011110000000000
000010100000001101000000000101011111010111100000000000
000001000000000001100000001011011100000111110000000000
000001100000000000000111001111111111101001100000000000
000000000000000000000110110001011110000000110000000000
000000000000000101000000001101111100110000000000000000
000000000000001101100000000011001101100110100000000000
000000000000000000000110110001111010110101000000000000
000001000000000000000010101111001101000101110001000000
000000000000001101100010111001111111000000000000000000
000000000000000101000111011111001110100000000000000000

.logic_tile 22 10
000001000000000111100000000000000001000000001000000000
000010100000000000100000000000001110000000000000001000
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101000111100000001001001100111010000000
000000000000000000100110110000001111110011000001100000
000000000000000000000000010101001000001100111000000000
000000000000000000000011100000000000110011000001100000
000000000000000000000010100000001001001100111010000000
000000000000000000000100000000001101110011000001000000
000000000000000000000000000000001000001100111010000000
000000001100000000000010110000001011110011000001000000
000000000000000000000000000101101000111100001001000000
000000000000000000000000000000100000111100000011000100
000000000000000101000111000101001001110100010000000000
000000000000000000100000000001101000000100100000000000

.logic_tile 23 10
000000000000000000000000010011100000000000001000000000
000000000000000000000011110000100000000000000000001000
000000000000000111100000000111100000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000101000011110000001001000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000000111000000000000101110000000000000000000
000000000000010101100000000001100000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000110100001000001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000001101100000010000000000000000001000000000
000000000000000101000010100000001010000000000000000000

.logic_tile 24 10
000000000000000111100010000101001001011100000000000010
000000000000001001100000001111101100111100000000010001
000000000000001111100011110000011000000011110000000000
000000000000000111100111110000000000000011110000000000
000000000000000000000111110001011000000000000000000000
000000000000000000000010001101111000010000000000000000
000000000000000000000000001001100000000000000000000000
000000000000000000000000000001100000010110100000000100
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000001000000010110100000000000
000000000000001111000000000000000000010110100000000000
000000000000000000000110000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000010000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000111100000000001000000001000000000
000000000000000111000000000000001110000000000000001000
000000000100001000000000010000000001000000001000000000
000001000000001011000011000000001101000000000000000000
000000000000000000000111110001000001000000001000000000
000000000000000000000011000000101000000000000000000000
000000000011010000000000010101000001000000001000000000
000000000000100111000011010000101011000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000101000000000000000000000
000000001010000000000110100101000000000000001000000000
000000000000010000000000000000101011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000101100000000001100000000000001000000000
000000000000000000000000000000101001000000000000000000

.logic_tile 27 10
000000000000000000000000000000001000001100111000000000
000000000000000000000010110000001001110011000000010000
111000000101010000000010110111101000001100111000000000
000000000000001101000110000000100000110011000000000000
110000000000000101000000000101101000111100001000000000
010000000000001101100000000000100000111100000000000000
000000000100000000000110010000001000000011110000000000
000000000000000000000011110000000000000011110010000000
000000000000000000000000010000001011000000010000000000
000000000000000000000011100101001001000000100000000110
000000000000000001100010100000000001001111000100000100
000000000000010000000100000000001100001111000001100110
000000000000000000000000000011111001000100000000000000
000000000000000000000000001001111000000000000000000000
110000000000000011100010100000011011001100110100000110
110000000000010000000100000000011100110011000001100100

.logic_tile 28 10
000000000000001000000000000011000000010110100000000000
000000000000000101000000000000100000010110100000000000
000000100000000000000000000000001100000011110000000000
000001000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000100000000000000110010111100000010110100000000000
000001000000000000000110010000000000010110100000000000
000000000000000001100000000001000000010110100000000000
000000000000000000100000000000000000010110100000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000001000000110010111100000010110100000000000
000000000000001001000110010000100000010110100000000000

.logic_tile 29 10
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000100000000000011110000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000101000010100001011110110011110000000000
000000000000000001100111110111001001001100000000000000
000000000000001000000000000011111000011001010000000000
000000000000001111000000000000001111011001010000000000
000000000000000111100000001001001100101000010000000000
000000000000000000100010010111111100110000010000000010
000000000000000000000000000011011110110001100000000000
000000000000000000000000001011001001001101100000000010
000000000000001000000110100101001110110100010000000000
000000000000000001000000000101101000000100100000000000
000000000001011000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000001100000010001011110000100000000000000
000000000000000111000010100111001001010010100000000000
000000000000001101000000000111001001000000010000000000
000000000000000101000000000000011110000000010000000000

.logic_tile 20 11
000000000000000000000000000000000000000000001000000000
000000000000001101000000000000001101000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100011101000001100111010100000
000000000000000000000100000000000000110011000000000100
000000000000000000000010100001001000001100111000100000
000000000000000000000100000000000000110011000000000000
000000000000000000000000010000001001001100111010000000
000000000000000000000011000000001011110011000000100010
000000000000000001000000010101001000001100111000000000
000000000000000001100011010000100000110011000000100010
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001100111100000000100010
000000000000000101100000000111101000010100000000000000
000000000000000000000000000000000000010100000000000000

.logic_tile 21 11
000000000000000000000000000001111101011000110000000000
000000000000000000000010110000001011011000110000000000
111000000000001101100110001001100000001001000000000000
000000000000001001000111101001001011110110110000000000
010000000000000101000000010111001101001100110000000000
010000000000000000000010100101001111110011000000000000
000000000000001001100110100011011101111000110110000000
000000000000000101000011110000001111111000110000000001
000000000000000001100000000111001101001111110000000000
000010000000000001000000000101001111000011000000100000
000000000000000101000111010011111101111100010110000001
000000000000001001100110100000011011111100010000000000
000001000000101000000000001111111101111001010100000001
000000000000000001000000000001011100110000000000000000
110000000000001011100110001001111011000000010000000000
110000000000000101000010000001101010000000000000000000

.logic_tile 22 11
000000000000000000000010111111111100010100000000000000
000000000000000001000011011001100000000000000000100000
111000000000001101000000010001011111101000010100000000
000000000000001111000011111001001011111000100000000101
110000000000100001000110111101111001101000010100000000
010000000001000000100011011011001110111000100000000001
000000000010001101100111000000000000000000000000000000
000000000000000001000111110000000000000000000000000000
000011000000011001100010100000011010101100000000000000
000000000000000001000110110011011001011100000000000000
000000000000000001100000000101011011000000000000000000
000000000000000000000011100111011110100000000000000000
000000000000100000000000001101101010100000000000000000
000000000001010001000000000101111100101001010000000000
010001000000000111000000010101101010000000000000000000
010000000100000001000011000011011101000001000000000000

.logic_tile 23 11
000000000000000000000110010001001000011100000000000000
000000000000000000000110011001101011111100000001010000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000101000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000111100010100101100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000001011100000000001000000000000001000000000
000000000000001111100000000000000000000000000000000000
000000000000000101000000000001100000000000001000000000
000000000100000000000010100000001110000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000001000000000
000000001110000000000000000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000011100000000101000001000000001000000000
000000000000000000100000000000001111000000000000010000
111000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001001100111010000001000111100001000000001
000000000000001011100111010000000000111100000000000000
000000000000000001000000000111001010100000000000000000
000000000010000000100000000101111000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000010000101000000000000000100000000
110000000010000000000000000000000000000001000010100101

.logic_tile 27 11
000000000000000000000000000000000000000000000100100000
000000000000000101000000001101000000000010000001000001
111000000000001000000110000000001110000100000100100000
000010000000000001000000000000000000000000000000000001
000000000000000000000010000000000000000000100100000001
000000000000000000000000000000001000000000000001000000
000010000000100001000010001001101100101000000000000000
000001000000000000000000001001000000000000000000000000
000000000000001000000000000000000001000000100100000100
000000000000000001000000000000001011000000000000100100
000000000000000001000010000000000001000000100100000001
000000000000000000000000000000001100000000000000100010
000000000000000001000000000000011100000100000100000011
000000000000000000000000000000010000000000000011000100
110010100000000111100000000000011010000100000100000000
110001001000000000100000000000000000000000000000100100

.logic_tile 28 11
000000000000000001100111110111001001010000000000000000
000000000000000000000010010111111100000000000000000000
000000000001000101000111001101001001000000010000000000
000000000000000000100010110001111111000110100000000000
000000000000000111000111001000000000010110100000000000
000000000000000000000000001001000000101001010000000010
000000000000000011100111000000000000000000000000000000
000000000000000000100110111011000000000010000000000000
000000000000001000000110001011111011000000000000000000
000000000000000001000100000101111011000010000000000000
000000000000101000000010000000001110000011110000000000
000000000001000001000100000000000000000011110000000000
000000000000101001100000010001101110111111110000000000
000000000001011001100010010101101011011101110000000000
000000000000010000000000010001001101101000100010000010
000000000000000000000010000001101000010100100010100100

.logic_tile 29 11
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000111000000000101100000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001001100000000111100001000000001000000000
000000000000001001100000000000101010000000000000000000
000000000001000000000110000111000001000000001000000000
000000000000000000000100000000101000000000000000000000
000000000000000000000110000011100001000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000001001100000010111100001000000001000000000
000000000000001001100010010000001000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000000000000000010110000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000001100000000001011011000011100000000000
000000000000000000000000001101111100000011110000000000
000000000000000000000110010011001110111000100000000000
000000000000001101000110000111001111001000010000000000
000000000000000000000110001011001000000001000000000000
000000000000000000000000000011111010001101000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000000001001101001010110000000000
000000000000000000000000000101111100110101000000000000
000000000000000101000111000001011001101001000000000001
000000000000000101000000001101101110101100000000100000
000000000000000111000000000111001110000000010000000000
000000000000000000000000000011101110000000000000000000

.logic_tile 20 12
000000000000000000000010111001001101111001010100000001
000000000000000000000011011111111101110000000011000000
111000000000000101000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000101000110000000000000000000000000000000
010000000000000000100100000000000000000000000000000000
000000000000000001100110000000011111110000000110000000
000000000000000101100010110000011000110000000010000000
000000000000000000000010010001111010110000000000000000
000000000000000000000111000101111111010000010010000000
000000000000000000000000010101101010001100110010000000
000000000000000000000011000000010000110011000000000010
000000000000000000000110000000011001010000010000000000
000000000010000000000000000101011011100000100010000000
110000000000000001000010000111101101101000010100000000
110000000000000000000100001011111010110100010010000000

.logic_tile 21 12
000000000000000001000000000101100001000000000010000000
000000000000000000000000001101101000000110000000000000
111000000000001000000000010111111011110101000000000000
000000000000001001000010000101111111011010010000000000
110001000000001000000011100101100000000000000000000000
010000000000000101000100001101100000010110100000000000
000000000000000000000110100111001100111001010100000000
000000000000000000000010111011101000110000000000100010
000000000000000101000111011000001101100101100000000000
000000000000000111100010001111001011011010010000000000
000000000000000000000000001001100000001100110000000000
000000000000000111000010110111100000110011000000000000
000000000000000101000010000101000000101001010000000000
000000000000000000100100000111000000000000000000000000
110000000000001000000010100111111100111101000000000000
010000000000000001000110110101111100000010110000000000

.logic_tile 22 12
000000100001010000000011100101100001000000001000000000
000001000000101001000010100000001001000000000000000000
000000000000000000000010110011101001001100111000000000
000000000000000000000010100000001110110011000000000100
000000000000000101100000000111001001001100111000000000
000000000000000000000000000000001011110011000000000100
000000000000011000000110110101001001001100111000000000
000000000000000101000010000000001011110011000000000100
000000000001010101100000000011101001001100111000000101
000000000000100000000000000000001111110011000000000000
000000000000001101100000010001001001001100110000000100
000000000000000111000010010011001111110011000000000000
000000000000001000000000000111001001010000000000000000
000000000110000111000010000000111001010000000000000000
000000000000001000000110110001011101100000000000000000
000000000000000101000010100000111001100000000000000001

.logic_tile 23 12
000000000000000000000111100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000001111010100010000000000
000000000000000111000000001001011100101000100000000000
000000000001010000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010000000000000000000000000000000000000000000
000000000000000000000111101011101100001100110000000000
000000000000000000000100000001111001011010010000000000
000000000000000111100010000001001011100101000000000000
000000000000000000000000001011111100011010110000000000
000010100000000000000111101011001000000000010000000000
000001000001010000000100000111111001000000000000000000
000000000000000111100000000001101001001000000000000000
000000000000000000000000001001011100000000000000000000

.logic_tile 24 12
000000000000000000000111101111001001011100000000000001
000000000000000000000100001001001101111100000000010000
000000000000000000000000010000000000000000000000000000
000000001110000000000011010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000010000000001100000000110000000000
000000000000001001000000000000001100000000110010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001011001000000000000000000000
000000000000000001000000001101111011000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 26 12
000000000000001000000000000000000001000000001000000000
000000000000001001000000000000001100000000000000001000
000000000000000001100110010000011101001100111010000000
000000000000000000100110010000001000110011000000100000
000001000000000001100000010000001001001100111010000000
000000100000000000100010010000001001110011000000000000
000010100000001000000000000101001000001100111010000000
000000000000001001000000000000000000110011000000000100
000000000000000000000000000000001000001100111010000010
000000000000000000000000000000001000110011000000000000
000000000000010000000000000000001001001100111010000010
000000000000100101000000000000001001110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000010000001
000010100000000000000000000000001000001100111000000001
000000001010000000000000000000001011110011000000100000

.logic_tile 27 12
000000000000000000000010110000000001000000001000000000
000000000000000000000111010000001110000000000000001000
000000000000100000000010100001000001000000001000000000
000000000000000000000100000000101101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000010100000000000000000000000000000000000001000000000
000000000000000000000010110000001100000000000000000000
000000000000000101100110100001000000000000001000000000
000000000000000000000000000000101001000000000000000000
000011100001010000000110100001000001000000001000000000
000000000110000000000000000000101011000000000000000000
000000000000000000000010000001100000000000001000000000
000000000000000000000100000000101001000000000000000000
000010100001000001000000000001000000000000001000000000
000000000000100000000000000000101101000000000000000000

.logic_tile 28 12
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100111000000010110100000000000
000000000010000000000100000000000000010110100000000110
000000000000000000000000000000000000100000010000000000
000000000000000000000000000111001111010000100000000001
000000000001000000000000000000000000001111000000000000
000000000110000000000000000000001111001111000000000101
000000000000000000000011110111001100000001000000000000
000000000000000000000110101111111110000000000000000001
000000100101000000000000000011000000100000010000000000
000001000010101101000000000000101001100000010000000000
000000000000100001100110010000011001001100110000000000
000000000000010000100110010000011100110011000000000000
000000000000000001100000000111100000010110100000000000
000000001010000000100000000000000000010110100000000101

.logic_tile 29 12
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000100000000000000000000000000000000000001000000000
000000001000000000000000000000001101000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000001100000010001011011010110100000000000
000000000000000000000010001001011100101001000000000000
000000000000001001100000000001111010110000000000000000
000000000000001011100000000011001110011001010000000000
000000000000000000000000000001101111000000000000000000
000000000000000000000000000111001000100000000000000000
000000000000000001100000010011100001000000000000000000
000000000000000000100011100001001110110000110000000000
000000000000000101100000001101101110000000000000000000
000000000000000000000000000101101110000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 20 13
000000000000000001000000000011100000001100110000100001
000000000000001101100000000111100000110011000000000010
111000000000001000000000000111011011110000000100100001
000000000000001011000010110001011111110110100010000011
110000000000001000000000000000001010000100000000000000
010000000000001001000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001001011111101000010100000000
000000000000000000000000001001011000110100010010000010
010000000000000000000000001001001100111001010110000000
110000000000000000000010001111001000110000000010100000

.logic_tile 21 13
000000000000000101000000000000000001000000001000000000
000000000000000000100010110000001001000000000000001000
111000000000100101000010100001011000001100111000000000
000000000001001111100110110000110000110011000000000000
110000000011100000000000000101001000001100111000000000
010000000001111101000000000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000001010000000000010001001000001100111000000000
000000000000100000000011000000000000110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000000001000000110011000000000000
000000001110000000000110000000011000000000110000000000
000000000000000000000000000000011101000000110000000000
010000000000000000000110000000001110000100000110000000
010000000000000000000000000000010000000000000000000000

.logic_tile 22 13
000000000000000000000000010001100000000000001000000000
000000000000000000000011010000101101000000000000000000
000000000000000000000111000011101000001100111000000000
000000000000000000000100000000101101110011000000000001
000001000000100101000000000111101000001100111000000000
000000100001000000000011100000001001110011000000000001
000001000000000011100000000101101000001100111000000000
000000000000000000000000000000001111110011000000000001
000010000000000000000110000011101001001100111000000001
000001000000000000000111110000001110110011000000000000
000000000000000001000000010000001000111100001000000000
000000000000000000000011100000001011111100000000000000
000000000000010000000000010000000000000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000001001100000000000001000111100001000000000
000000000000000111100000000000001011111100000000000000

.logic_tile 23 13
000010100000000000000111000000000000000000000000000000
000001001100000000000100000000000000000000000000000000
000000000000000000000000001101011100110011000000000000
000000000000000000000000000101011001000000000000000000
000000000110001111000000000000011100010101010000000000
000000000000001111100000001011010000101010100000000000
000000000000000000000000010011111110110011000000000000
000000000000001111000011101011011010000000000000000000
000000000000000000000010011011111010110011000000000000
000000001110000000000111100111011111000000000000000000
000000000000001111000111110000000000000000000000000000
000000000000000101100010100000000000000000000000000000
000010100000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000011000000011100011000000000000001000000000
000000000000101111000100000000100000000000000000001000
000010000000000000000000000101100001000000001000000000
000000001100000000000000000000001110000000000000000000
000000000000000000000111100001001000001100111000000001
000000000000000000000000000000100000110011000000000000
000000000000001111000000010011101001001100111000000000
000000000000001111100011110000101010110011000000000000
000000100000000000000010000000001000001100111000000000
000001000000001001000000000000001011110011000000000000
000010100001010000000000000011001001001100111000000000
000001000000100000000010000000001110110011000000000000
000000000001010000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000001000000000000000001001001001100111000000000
000000000000100001000000000000001110110011000000000000

.ramb_tile 25 13
000000000000000111100000010000000000000000
000000010000000000100011111001000000000000
111000000000000000000011101000000000000000
000000000000000111000100001011000000000000
010000001100000000000011100000000000000000
110000000000000000000110010011000000000000
000000000000000111100000000000000000000000
000000000000000000100000001101000000000000
000000000000001000000110100000000000000000
000000000000000111000010100111000000000000
000000000000000000000111000000000000000000
000000000000000000000000000001000000000000
000000000000000011100000001000000000000010
000000000000100000100000000101001101000000
010000000000000000000000000000000001000000
010000000000000000000000001011001001000000

.logic_tile 26 13
000001000000000000000000000000001001001100111000000000
000010100000000111000010010000001111110011000000010000
111000000000000000000010100001001000111100001000000000
000000000000000000000010100000000000111100000010000000
010000000000001000000010100101101001000010000000000000
010000000000000001000000000000001001000010000000000100
000010100001000101000010000101100000001100110100000000
000000000000100101000000000000101101110011000010000000
000000000000000000000010000000011011010000000010000000
000000000000000000000000000111001010100000000000000000
000010000001010000000000000000000000010110100010000100
000001000000100000000000000101000000101001010000000000
000000000000000001100000000101011001000000000000000010
000000000000000000000000001101011010000000100000000000
000000000001010000000010000101011001010000000000000000
000000000110000000000000000101111001000000000000000001

.logic_tile 27 13
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000010000
111000001100000000000000010011101000101000000000000010
000000000000000000000011001111000000000000000000000000
000000000000000001100000000011111010001000000000000000
000000000000100111000000000111101101000000000001000100
000000000000001111000000010000000000001111000010000000
000000001110010001100010010000001100001111000000000000
000000000000000001000000010000011010000100000100000101
000000000000000000000010010000010000000000000001100000
000000100000100011100110110101011101000100000000000000
000001000101011001100011000000011110000100000010000000
000000000000000001100000011000000000010110100000000001
000000000010000000100010101001000000101001010010000000
010010100000000000000000000000000000010110100000000001
110010000110011111000000000101000000101001010010000000

.logic_tile 28 13
000000000000000000000000000001111110100000000010000001
000000000000000000000010100000011001100000000000000110
111000000000001011100110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000111001011111011000110110000000000
000000000000000000000000000101101101000110100000000000
000001001110000011100000000000000001001111000000000000
000000000000000101100000000000001001001111000000000000
000000000001010000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001110101000000010010000000000000000000000000000
000000000001000111000110000000000000000000000000000000
000000000000000000000000001001111000010000000000000000
000000000000000000000000000001011011000000000000000000
110000000000100000000000010000000000000000100100000100
010000000000000000000011010000001101000000000001100010

.logic_tile 29 13
000000000000000000000110100001000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000100000000000011100111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000101111000000000000000000
000001000000000000000011100000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001100000000011000001000000001000000000
000000000000000000100000000000001011000000000000000000
000000001100000000000111010011100001000000001000000000
000000000000000000000011110000101001000000000000000000
000000000000000011100000000111100001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000001000000110010101100001000000001000000000
000000000000000111000111100000101111000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000011011110001100111000000000
000000000000000000000000000000010000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001101100110100011001000001100110000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 20 14
000000000000000101100000010001000000000000000100000000
000000000000000000000010100000000000000001000000000000
111000000000001000000000000000000001000000100100100000
000000000000000001000000000000001010000000000000000000
110001000000000000000110100000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000001001100110000000001010000100000100100000
000000000000000101000000000000010000000000000000000000
000000000000000000000000000001011010000000000000000000
000000000000000000000010101001001011010000000000000000
000000000000000000000110100001111011110001110000000000
000000000000000000000000000000011101110001110000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
010000000000000000000000000000011010000011110100000000
110000000000000000000000000000010000000011110000000000

.logic_tile 21 14
000000000000000101000010100101000000000000000100000000
000000000000000000000011100000100000000001000000100000
111000000000000101000000010001100000000000000100100000
000000000000000101000010000000000000000001000000000000
010000000000000000000000000001000000000000000100000001
010000000000000000000010100000000000000001000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001001000000000000000000
000000000000000000000000001001111000000000100000000000
000000000000001000000000000000000001000000100100000000
000000000000000001000000000000001000000000000000000010
000000000001010000000000001000000000010110100100000000
000000000000000000000000001001000000101001010000100000
010000000000000000000000000011100001100000010000000110
110000000000000000000000000001001000000000000001100000

.logic_tile 22 14
000000000000000000000011100000000001000000001000000000
000000000110000000000000000000001000000000000000010000
111000000000001000000010110101101000111100001000000000
000000000000001011000011010000100000111100000000000000
110000000001010001000000010000000001000000001000000000
000010000000100000000011010000001001000000000000000000
000000000000000101000011100101101000111100001000000000
000000000000000000000100000000100000111100000000000000
000000000001000000000000000000000000000000001000000000
000000000000100000000000000000001010000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010
000000000000000000000111001001011001001000010110000100
000000000000000000000000001111111000011110110000000000
000000000000000000000111000101101110011101000110000000
000000000000000000000100001001011011111000100010000000

.logic_tile 23 14
000000000000001111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000101000000010000011100110011000000000000
000000000000000101100011100000001000110011000000000000
000000000000000101000010110001101101100000000000000000
000000000000001001000010000101001001000000000000000000
000000000000000001000000000101011110100000000000000000
000000000000001001100000000000101011100000000010000000
000000000001000001100000001101011011100010000000000000
000000000000100000000000000101001101000100010000000000
000000000000001000000000011001011000100000000000000000
000000000000000011000011100111001110000100000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000101001000001100110000000000
000000000000000000000000000000101011110011000000010000
000000000000000111100000001000000000010110100000000001
000000000000000000000000000001000000101001010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000010110100000000000
000000000000000000000000000011000000101001010000000010

.ramt_tile 25 14
000000010000100000000000000000000000000000
000000000001010000000000000000000000000000
101000010000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000111100000000000000000
110000000000000000000100000000000000000000
000000000000000001000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 26 14
000000000000001000000000010101011111101101010000000000
000000000000000001000010100111011101011000100000000000
111000000000001011100111111011111111100000010000000000
000000000110001001000011011001101011111110100000000000
010000000000000000000011100000001010000100000100000000
110000000000000111000010010000010000000000000000000000
000000100001010000000000011001011101010100000000000000
000001000000100000000010100011111001011000000000000000
000000000000001000000000000000000001001111000010000000
000000000000000111000010110000001001001111000000000000
000000001011010011100110010001001111000001000000000100
000000000000000000000010000111011101101011010000000000
000000000000001001100110010000011001001100110000000000
000000000000000111000010010011001000110011000000000000
000000000000000011100000000011011101000010100000000000
000000000000000000100010111111111001000010010000000000

.logic_tile 27 14
000000000000000111100000000111100000000000001000000000
000000000000000000100000000000000000000000000000001000
000000001110010000000010100000000001000000001000000000
000010000000000000000010100000001011000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010000000101000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010000000001011000000000000000000
000000000000000000000000000001100000000000001000000000
000001000000000000000010000000101000000000000000000000
000000000000000000000010100001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000101000000000000100000000000000000000000

.logic_tile 28 14
000000000000000000000010100101100000000000001000000000
000000000000000000000100000000000000000000000000001000
000000000000000000000000010001100000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000011010000101101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001101000010000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000101111000000000000000000
000000000000000000000010010011100001000000001000000000
000000100000010000000010010000101011000000000000000000
000000000000000000000110000101100001000000001000000000
000000000000000000000100000000101111000000000000000000
000000000000000000000110000011000001000000001000000000
000000000000000000000100000000101101000000000000000000

.logic_tile 29 14
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101011000000000000010000
111000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101001111100000100000100
000000000000000000000000000011101010011100000000000000
000000000000000011100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000011010000100000100000000
000000000000001101100000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001111111111000010000000000000
100000000000000000000000001111011110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000001001000100000000
000000000000000000000000000000101110001001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000101100000001000000000001001000100000100
000000000000000000000000000011001110000110000000000000
000000000000000101000010100000000000000000000000000000
000000000000001101100110110000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000011100000101001010000000100
000000000000000000000000001111000000111111110000000000
000000000000000000000111001101100000101001010000100000
000000000000000000000100001111000000000000000010000100
000000000000100000000000000000001100000100000000000000
000000000001010000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000010000001100000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000001010000000000001101101111000000110000000000
000000000000000000000010111111011001000000100000100000

.logic_tile 22 15
000000000000001101000010110111100000100000010100000000
000000000000000111000011100001001010111001110011000100
111000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000111010001001110011101000100000001
000000000000000111000011010001011011111000100010000000
000000000000000011100000000001011010010001110110000000
000000000000000000000000001001001101111000100000000000
000000100000000000000111000101001010010110110110000000
000001000000010000000010001001011000011001110000000000
000000000000000000000000001001001110111101010110000000
000000000000000001000000001001010000010100000000000000
000000000010000000000010100000001011010000110000000010
000000000000000000000110111011001100100000110000000000
000000000000000000000000000001000001001001000000000000
000000000000000101000010000000101111001001000000000000

.logic_tile 23 15
000000000000000000000111000101011101101000110100000000
000000000000000000000110110000111011101000110001000001
111000000000000101000111001101100001101001010110000001
000000000000000000100110110001001101100110010001000000
110000000000000000000010010011101101001000010100000001
000000000000000000000011001001111110011110110000000001
000000000000000011100010011000011000110100010110000000
000000000000000000100111011011011001111000100000000001
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000011111101011111110011000000000000
000000000000000000100111011101111100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000010001000011101101100010100000000
000000000000000000100000001001011101011100100000000011

.logic_tile 24 15
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000001000000010100001100000000000001000000000
000000000010001011000011110000001011000000000000000000
000000000000000101000111100001100000000000001000000000
000001000000000000000011100000100000000000000000000000
000000000001001000000000000111000000000000001000000000
000000000100001011000011100000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000010000000000000001100001000000001000000000
000000000010000000000000000000001011000000000000000000
000000000000000001000011100101100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001010000000000000000000

.ramb_tile 25 15
000001000000101000000000010000000000000000
000010110001001111000010010001000000000000
111000000000000000000011101000000000000000
000000000100001111000111001001000000000000
010000000000000000000011101000000000000000
110000000000000000000000001001000000000000
000000100000001111100000001000000000000000
000000000010000111000010010101000000000000
000000000000000000000000001000000000000000
000000001000000000000000000001000000000000
000000000000000000000000001000000000000000
000000000000100000000000001111000000000000
000000100000001000000000001000000000000000
000000000000001011000000000101001001000000
110000000000000001000000001000000000000000
110000000000000000000010001101001110000000

.logic_tile 26 15
000000000001000000000010100111000000000000001000000000
000000100000000000000100000000000000000000000000001000
000010100000000101010010100111000001000000001000000000
000000000000000000100100000000101000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000001000111100111100111000001000000001000000000
000000000000000101000000000000101010000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100000000000000000000111000001000000001000000000
000001001000000000000000000000101001000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000001000000000000001111000000000000000000
000000100000000000000110100101100000000000001000000000
000000000100100000000000000000000000000000000000000000

.logic_tile 27 15
000000000010001111000000000001100000000000001000000000
000000000000000111100000000000000000000000000000010000
111000000000000011100000001101101001111100000000000000
000000000000000000100011110111001111011100000000000000
010000000000001111000111000000000001000000100110000000
110000000000001011000000000000001001000000000001000000
000000000000000111000000000111000001000000000000100000
000000000000000000000011100011001011000110000000000000
000000000000000101100000000001000000000000000100000001
000010000000010000000000000000000000000001000001000000
000000000000000000000000000001000000000000000100100000
000000000000000000000000000000000000000001000000000100
000000000000000001100000000000000000000000100110000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000010000000000010110100000000000
000000000100001101000010100101000000101001010001000000

.logic_tile 28 15
000000001110000111000111010111100000000000001000000000
000000000000000000000111000000000000000000000000010000
111001000000000000000011101001001001011100000000000000
000000100000000000000111100101101111111100000000000000
010000000000000011100011111001000000000000000000000000
110000000000000000000011001001001100001001000000000000
000001000000000000000000000000000000001111000000100000
000010100000000001000000000000001011001111000000000010
000000000010000000000000000000000000010110100000000000
000000000000000001000000000101000000101001010000000110
000000000000000000000000001000000000000000000100000000
000010000000000000000000001001000000000010000001000000
000000000000100000000000011000001000000001000000000000
000000000001010000000010001001011010000010000000000000
000000000000000000000000010000001010000000010000000000
000000000000000101000010001111001001000000100000100000

.logic_tile 29 15
000000000000000000000110110101100000000000001000000000
000000000000000000000011000000000000000000000000001000
000000000000001000000000010111100000000000001000000000
000000000000000111000011110000001011000000000000000000
000000000000000000000000010001000000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000001000000000010111100001000000001000000000
000000000000000101000011010000001011000000000000000000
000000000000000000000010000011000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000101100000000001100001000000001000000000
000000000000000000100000000000101100000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000101100000000001000000000000001000000000
000000000000000000100000000000100000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
111000000000000000000110001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001011011110000100000000000000
000000000000000000000000001001101101000000000010000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100000000111100000001100110000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 19 16
000000000000001101000000000000000001000000001000000000
000000000000000101000000000000001010000000000000001000
000000000000000000000000010101000000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000001101100000000001101000001100111000000000
000000000000001001000010100000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 20 16
000000000000000000000010100111101001100000000000000000
000000000000001101000100000000011101100000000000000000
000000000000001001100110100001011110100000000000000000
000000000000000101000000000000001001100000000000000000
000000000000001000000000001000001010101000000000000010
000000000000000001000010101011010000010100000000000100
000000000000000101100000000000001110010000000000000100
000000000000000000000000000111011100100000000000000000
000000000000001001100111000001101110000010000000000000
000000000000001011000000000000101111000010000000000000
000000000000000101000110000001111011000010000000000000
000000000000000001100011111111001100000000000000000000
000000000000000101000111000101011101100000000000000000
000000000000001101100110110011011100000000000000000001
000000000000001011100000000111000001100000010000000000
000000000000000001100000001011001000000000000000000000

.logic_tile 21 16
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110001000000000000000000100000000
000000000000000000000100001111000000000010000000000010
110000000000000000000000000001100000010000100100000000
100000000000000000000000000000101100010000100000000000
000000000000000000000000000000000001001001000100000000
000000000000000000000000001111001001000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110101111101100000010000000000000
000000000000000000000000001011001111000000000000000001
000000000000000000000000000011101111100000000000000100
000000000000000000000010100011111110000000000000000000
000000000000000101100000011000000001001001000100000000
000000000000000000000010101011001001000110000000000010

.logic_tile 22 16
000000000001010101100000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110100111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000100100000000000010100001001000001100111000000000
000001000000000000000000000000000000110011000000000000
000000000000001101100010100101101000001100111000000000
000000000000000101000000000000100000110011000000000000

.logic_tile 23 16
000000000000000000000110110000000000000000000000000000
000000001010000000000010100000000000000000000000000000
111000000000000101100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010101001100000000000000100000000
100000000000000000000100001111100000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000011001001100000100000000
000000000000000000000000000000001111001100000000000000
000000000000000000000000000000011110000001010100000000
000000000000000000000000001001010000000010100000000000
000000000001000000000000010000000000000000100100000000
000000000000100000000010000000001001000000000000000000
000000000000000000000110000000001010001100110000000000
000000000000000000000100001111010000110011000000000000

.logic_tile 24 16
000000100000000000000111100001100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000001011111000000000000000000000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000000111100011100101101001011100000000000000
000000000010001111000000001101101000111100000000000001
000000000001000111000011110111111011010000010000000000
000000000110100000100111100000111100010000010000000000
000000000000000101000000000001001100101001010000000000
000000000010000000100000001111101010011000110000000000
000010000000000001100000000011111010101000000000000000
000000001100000001000000000000000000101000000000000000
000000000001000000000110000001001101110001100000000000
000000000010000000000000000101101100001101100000000000
000000000000000000000010000111001010101100100000000000
000000000000000000000000001001101100010011010000000000

.ramt_tile 25 16
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
101000010000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000000000000011100000000000000000
110000000010000000000000000000000000000001
000010100001000011100000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000001
010010100000000000000000000000000000000000
110000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000011100000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000010000000001000000001000000000
000000001110000000000011010000001010000000000000000000
000000000000000001000000001001001000011100000010000000
000000000000000000000000001111001010111100000000000000
000000000001011111000111000000001100000011110010000000
000000000000000001000000000000000000000011110000000000
000000000000101000000000000000000001001111000010000000
000010100001011101000000000000001010001111000000000000
000010100001011000000000000000011000000011110010000000
000001000000100101000000000000010000000011110000000000
000000000000000000000000011111000001001001000000000000
000000000000100101000010110111001100010000100000000010
000010000001010101100110100000000000010110100010000000
000000000100000000000100001111000000101001010000000000

.logic_tile 27 16
000000000001000000000111000101000000000000001000000000
000001000000100000000000000000100000000000000000001000
111000000000000111100000010011000000000000001000000000
000000000000000111100011000000100000000000000000000000
110000000000000000000011100001101001001100111100000001
110000000100000000000011100000001001110011000000000001
000000000001010000000011110001101000001100111110000001
000010000000000000000011000000000000110011000000000000
000000000000000000000000010101101000001100111000000000
000000000000000001000010110000101100110011000001000000
000000000000000000000000000000001000001100111000000001
000000000000000000000000000000001001110011000001000000
000000000000000000000010000101101000001100111000000000
000000000000000000000000000000101011110011000001100000
000000000000000000000000000101101001001100111000000000
000000001010000000000000000000101011110011000001100000

.logic_tile 28 16
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001011000000000000001000
000000000000000011100000000001000001000000001000000000
000000001010000000000000000000101010000000000000000000
000000000000000001000111010101000000000000001000000000
000000000000000001000111010000000000000000000000000000
000000000000000000000111000001001000001100111000000001
000000000000000101000000000000101100110011000000100000
000000000000000001000010000011001000001100111010000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000001001001001100111010000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000010
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001011110011000000000010

.logic_tile 29 16
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000010000
000000000000001000000000000000001000111100001000100000
000000000110000001000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110010000000
000000000000000000000000000000000000000011110000100000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011110000000000

.io_tile 0 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 6 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000000000000110010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000000000111100000000000000100000000
100000000000000000000000001011000000101001010000000000
000000000000001000000000000111001100000001010100000000
000000000000000001000000000000110000000001010000000000
000000000000000000000010111011111111000000000000000000
000000000000000101000011001001111100000010000000000000
000000000000000000000010110000011110000100000100000000
000000000000000101000010100000010000000000000000000000
000000000000001000000110100001111010101000000000000000
000000000000000101000010100000100000101000000010000000
000000000000001000000110100011101100100000000000000000
000000000000000101000010101011101111000000000000000000

.logic_tile 19 17
000000000000001000000110110000001000001100111000000000
000000000000000101000010100000001000110011000000010000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000001000001
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001110110011000000000001
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001001110011000000000001
000000000000000000000000000000001000001100111000000000
000000000000000000000010110000001001110011000000000001
000000000000000101100000010011001000001100111000000000
000000000000000000000010100000100000110011000000000001
000000000000000101000000000000001001001100111000000001
000000000000000000000000000000001101110011000000000001
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 20 17
000000000000001000000110100000001011110000000000000000
000000000000000101000000000000011010110000000000000000
111000000000001000000000000001011110000000000000000000
000000000000000101000000001111001101000100000000000000
010000000000001101100000011011100001100000010000000000
100000000000000101000010101011101100000000000000000000
000000000000000101100110110101111000000010100000000000
000000000000000000000010101001100000000000000000000000
000000000000000000000010110111011010000010000000000000
000000000000000000000111010111011010000000000000000000
000000000000000101000010100101001101000001000100000000
000000000000001101100110110000011110000001000000000000
000000000000000101000000000111111010010100000100000000
000000000000001101100010111011010000000000000000000000
000000000000001101000000001101111100000000000000000000
000000000000000101100000000011111010000100000000000001

.logic_tile 21 17
000000000001000000000000001011001101000010000000000000
000000001100100000000000000011011001000000000000000000
111000000000000000000000010000000000000000000100000000
000000000000000000000010010011000000000010000000000010
110000000001000000000000001000000000000000000100000000
100000000000100000000000000011000000000010000000000000
000000000000000000000000000000000000000000000100000000
000000001100000000000000001011000000000010000000000000
000000000000000101100110100011111110101000000000000000
000000000000000000000000000000010000101000000000000100
000010100000001011100110110011100000000000000100000000
000000000000000101100010100000100000000001000000000000
000000000000000000000000001011101111000010000000000000
000000000000000101000000001011101110000000000000000000
000001000000000101100000010000011110000100000100000000
000000101000000000000010010000000000000000000000000000

.logic_tile 22 17
000000000000000101100000010111001000001100111000000000
000000000000000000010010100000100000110011000000010000
000000000000000000000110100000001000001100111000000000
000000001100000000000000000000001000110011000000000000
000001000010000000000110100000001000001100111000000000
000010100000000000000000000000001111110011000000000000
000000000000000101100000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000100000000000000000001000001100111000000000
000000000001000000000000000000001001110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000100000001010000000110010000001001001100111000000000
000100000000000000000110010000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000

.logic_tile 23 17
000000000000000111100000000011001010101000010000000000
000000000000000000100000001101001010110100000000000000
111000000000000000000010100000011100101000000000000000
000000000000000000000000001101000000010100000000000000
110000000000001111000011110000000000000000000000000000
100000000000001101100111110000000000000000000000000000
000000000000000000000110100000000000010110100100000000
000000000000000000000000001011000000101001010000000110
000000000000000001100110010111111000010000000000000000
000000000000000000000010011011011111000000000000000100
000000000000000000000000000000011010000100000100000000
000000000000000001000000000000010000000000000000000000
000000000000000000000110000111111000000000000010000000
000000000000000000000100001111011101000001000000000000
000000000000001111000000000111100001010000100100000000
000000000000001001000000000001001110110000110000100000

.logic_tile 24 17
000000000000001111000110100001100000000000001000000000
000000000000000101100100000000101010000000000000000000
000010000000001101000011100111101000001100111000000000
000001000000000111000110100000101010110011000010000000
000010100000101111100000000101101001001100111000000000
000000000001011111000000000000101011110011000010000000
000000000000000000000010110001101001001100111000000000
000000001110000101000010000000101010110011000010000000
000000000000000000000000000001001000001100111010000000
000000000000000000000010000000001000110011000000000000
000000000001010001000000001011001000011100010000000000
000000000000000000000000000011101001100011100000000100
000000000000000000000000000111011001110000000000000000
000000000000000000000011101011101000000000110000000000
000010000000010000000110000011011001001100110000000000
000000000000100000000000001111101000110011000000000000

.ramb_tile 25 17
000000000100001111000111001000000000000000
000000010010001111100100001111000000000000
111000000000000000000000010001000000000000
000000000000000000000010111101000000000000
010000000000000000000011101000000000000000
110000000000000000000010000101000000000000
000000000000000111000000001001100000000001
000000000000001001000000000101100000000000
000000000001000000000000001000000000000000
000001000000000000000010000111000000000000
000000000000000101000000000011000000000000
000000000000000001000010110001100000010000
000000000001010000000011101000000000000000
000000001000000000000000001011000000000000
110000000000010101000010100111000001001000
010000000000100000100000001001101100000000

.logic_tile 26 17
000000000000010000000000010011000001000000001000000000
000000000000000000000011110000101000000000000000000000
000000000110001111100000010101101001001100111000000000
000001000010001001000010010000001100110011000001100000
000100000000001000000000000001101001001100111000000001
000100000000000111000000000000001001110011000000000000
000000000000000001100000000001001001001100111010000000
000001000000000000100000000000101110110011000000000100
000000000000000000000011100101001000001100111010000000
000000000000000000000000000000001111110011000000000000
000000001001000111000000000000001000001100111000000010
000000000000101111000000000000001111110011000000000001
000000000000100000000110100000001001001100111000000000
000000000001000000000011110000001100110011000000000000
000000000000001000000000000000001001001100111000000000
000000001010000101000011110000001111110011000000000000

.logic_tile 27 17
000000000000001000000110100001001001001100111001000000
000000000000000001000100000000101001110011000001010001
000000000100000000000111010001101001001100110010000000
000000000000100101000111100000101001110011000001100000
000000000000000001100000000000000000011001100000000000
000000000000000000000000000001001010100110010001000000
000001000000001101000010101111100000001100110000000000
000000000000011001000000001111000000110011000000000000
000000000000000000000000001000000001011001100000000000
000000000000000000000000000001001011100110010000000000
000000000000000000000000000101111000101000000000000000
000000001010000000000000000000100000101000000001000000
000000000000001000000000001111000001110000110000000000
000000000000000001000000000101001000001111000001000000
000000000000000001100000011001100000001100110000000000
000000000000000000000010000101000000110011000000100000

.logic_tile 28 17
000000000000000000000000000000001001001100110000000000
000000000000000000000000001111001100110011000001010000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000001000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000001
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000011110
000000000000110100
001011110000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000111100000101001010100000000
000000000000000111000000000001100000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000001100000010100000000
100000000000000000000000000001001010010000100000000000
000000000000000001100000001001000000101001010100000000
000000000000000000100000000111000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000001001000000101001010100000000
000000000000000000000000000011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000000000000101000010100000000000000000000000000000

.logic_tile 19 18
000000000000001000000000000011001000001100111000000000
000000000000000101000000000000000000110011000001010010
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000010000011
000000000000000000000110100011101000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000000101100000000011101000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000001001000000000000001000001100111000000000
000000000000000101000000000000001011110011000000000001
000000000000000000000110110101101000001100111000000000
000000000000000000000010100000000000110011000000000010
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000010
000000000000000101100000000011001000001100111000000000
000000000000000000000000000000000000110011000000000001

.logic_tile 20 18
000000000000000101000010111101100000101001010100000000
000000000000000101000010101101000000000000000000000000
111000000000000101000111101000000000100000010100000000
000000000000000101100000000101001111010000100000000000
010000000000000101000110100001011010100000000000000000
100000000000000000100010100001011010000000000000000000
000000000000000101000110100000011000100000000000000001
000000000000001101100010111001001011010000000000000000
000000000000000000000000000000011010110000000000000000
000000000000000000000000000000011010110000000000100000
000000000000000001000000001000011011000000100100000000
000000000000000000000000000011001001000000010000000000
000000000000000000000000010001111100000000000100000000
000000000000000000000010011101000000000010100000000000
000000000000000000000000001000001001001000000100000000
000000000000000000000000000101011100000100000000000000

.logic_tile 21 18
000000000000000001100110010000000001000000100100000000
000000000000000101000011100000001110000000000000000000
111000000000000000000000001011011111000010000000000000
000000000000000000000000001111001101000000000000000000
110010000000000000000000000011000000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000000000000000000000011110110000000000000000
000000000000000000000010100000011000110000000000000000
000010000000000101100110110101101000100000000000000000
000000000000000101000010100001111001000000000000000000
000000000000001000000110100000000000000000100100000000
000000000000100101000000000000001101000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000101100110010011101100000010000000000000
000000000000000000000010101011011100000000000000000000

.logic_tile 22 18
000000001100001000000000010111101000001100111000000000
000000000000000101000010100000100000110011000000010000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000
000100000001000000000000000111001000001100111000000000
000100000000100000000000000000000000110011000000000000
000000000000000101100000010101101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000110100011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101100000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000101101000001100111000000000
000000000100000101000000000000100000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001100110011000000000000

.logic_tile 23 18
000000000000001000000000000101000000000000000100000000
000000000000000101000000000000100000000001000000000000
111000000000001000000010100101000001100000010000000000
000000000000000101000100000000101001100000010001000000
110000000001010000000010110000000000000000000000000000
100000000000000000000110100000000000000000000000000000
000000000000000000000110100000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000100000000000001101011000101110000000000000
000000000011010000000011110001001101100010110000000000
111000000000011111100000000000000001000000100100000000
000000001010000001100000000000001010000000000000000000
010000001100101000000010000001100000000000000100000000
010000000001000011000100000000000000000001000000000000
000000100000001101000000000001100000000000000000000000
000001000100000111000000000000000000000001000000000000
000001000000000000000000011111011100000000000011000101
000010100000000000000010000011001011000100000000100001
000000000001000001000000001001101110111101010000000000
000000000110100001000000000101000000010100000000000001
000000001100001001100000001000011000111000100000000000
000000000000001101000000000001001101110100010000000001
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000100000

.ramt_tile 25 18
000000100000001000000111000000000000000000
000000010000001111000000000101000000000000
111000000000000111000111110001000000000000
000000010000000000000111011001000000000100
110000000000000111100111100000000000000000
010000000000000000100100001111000000000000
000010000000000001000111001101100000000000
000000000000000000000100001001100000010000
000000100001010000000000011000000000000000
000010000000000001000011011001000000000000
000000000000000000000000001011000000000000
000000000000000000000000001111000000100000
000000000000000000000010000000000000000000
000000000000000000000000001101000000000000
010010100000000000000010001111100001000010
110001000000000001000010000001101110000000

.logic_tile 26 18
000000000000000000000000000011101000001100111000000000
000000100000001101000000000000000000110011000000010001
111000000000001000000010100000001000111100001010000000
000000001000001101000010100000000000111100000000000000
010001000000001000000011110000000001000000100100000000
110010000000000111000110000000001001000000000000000000
000010000001001000000000000000000001000000100100000000
000000000000000001000000000000001001000000000000000000
000000000000000000000110000111000000000000000100000000
000000000001010000000000000000000000000001000000000001
000010100001000011100000000000011001110001010000000001
000001000000100000100000001011001001110010100000000001
000000000000001000000000001111011010000010000000000000
000000000000000001000000000001001000000111000010000000
000000000000000000000000000001100000101001010000000000
000000001010000000000000001101101010100110010010000000

.logic_tile 27 18
000000000000000000000011011000000000000000000100000000
000000000000000000000010001101000000000010000000000000
111000000011010101000010101000011100001110100000000000
000000000000000000100100001111011110001101010000000000
000000000000001000000010101011011111101000000000000000
000000000000000001000110111111101101100100000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000010111001000000000010000000000000
000000000000001000000110010001101010111101010100000000
000000000000001011000011101001010000111111110000000000
000000000000000001100000000011011101100000010000000000
000000000000010000000011110101111110010000010000000000
000000000000001001100000000011111010111101110100000000
000000000000000011000000000000011011111101110000100000
000000000000000000000111011111001101111100110100000000
000000000000001101000111110111001001111110110000100000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
010000000001000000000000000011100000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 19 19
000000000000000000000110100001101000001100111000000000
000000000000001101000010110000000000110011000000010000
000000000000000101000000010000001001001100111000000000
000000000000000000100010100000001011110011000000000000
000000000000000101100000010000001000001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000010110000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 20 19
000000000000001011100110101001101100000000000000000000
000000000000000101000010100011010000000010100000000000
000000000000000011100110011101111011000010000000000000
000000000000000101000011110101011011000000000000000000
000000000000000101100111010111011100000000000000000000
000000000000001101000110101101011100001000000000000000
000000000000001101100110111011001000001001010000000000
000000000000000101000010101111111000010110100000000000
000000000000001000000110001101011001010010100010000000
000000000000001001000110001001011111110111110000000000
000000000000001000000010100000011000101000000010000000
000000000000001001000100000101010000010100000000100000
000000000000001101100000010001001010000010000000000000
000000000000000001100010000101111000000000000000000000
000000000000000000000011100111011000100000000000000000
000000000000000000000110000001001111000000000000000000

.logic_tile 21 19
000000000000010011100110101000000000000000000100000000
000000000000001101100000000111000000000010000000000000
111000000000000000000000011001100001100000010000000000
000000000000000101000010000111001011000000000000000001
110000000000001000000111001001000000100000010000000000
100000000000001011000110010001001100000000000000000010
000000000000000000000010100000011000000000100000000001
000000000000000000000110001001011100000000010000000000
000000100000000101000000011101001000000010000000000000
000001000000001111000011001101011000000001010000000000
000000000000000101000000001101000000001001000000000000
000000000000000000000010000011101010010110100000000000
000000000000001000000000000011101011110100010000000000
000000000000000101000000001011011101111001010000000000
000000000000001101100000000000000000000000100100000000
000000000000000011000000000000001110000000000000000000

.logic_tile 22 19
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000010000
000000000000000000000110100011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000010000000001000000000000000001001001100111000000000
000000000000000101000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001101100000010011001000001100111000000000
000000000000000101000010100000000000110011000000000000
000000001100000101100000010000001000001100111000000000
000000000000000000000010100000001010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000001000000000000000001001001100110000000000
000000000000000101000000000000001110110011000000000000

.logic_tile 23 19
000000000000000101100110110001000000000000000100000000
000000000000000000010010100000000000000001000000000000
111001000000001000000110110000011000000100000100000000
000000000000000101000011010000000000000000000000000000
110000000000000000000000000000011010000100000100000000
100000000000000000000000000000010000000000000000000000
000000000000000101100000010001101000000010000000000000
000000000000000000000010100001011001000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000100000000000000000000000000000000000000100100000000
000100000000000000000000000000001001000000000000000000
000000000000100000000000001101111001000100000000000000
000000000001000000000000001001011011000000000000000000

.logic_tile 24 19
000000000000100011100000001000011011000000010000000001
000000000001000101000000000101001011000000100000000000
111000000000000101000111011001011111000000010000000000
000000000000000101000111110001001001000001000000000000
010001001100000000000010100111000001101001010000000000
110000100000000111000000001111001000100110010000000001
000000000000000011100111000000000000000000000100000000
000000000000000001000000000111000000000010000000000000
000000000000100000000010001000011011000001000000000000
000000000001000000000100000101001011000010000000000001
000000000000000000000000000001101110001101100000000000
000000000000000000000000000111011000100100110000000000
000001000000001000000110001101001101101111100000000000
000000000000000011000000001001011000100000100000000000
000000000000000001100000001101111010000001010000000000
000000000000000000000000000101010000000000000000000010

.ramb_tile 25 19
000000001110000000000000011000000000000000
000000010000100111000010101101000000000000
111000000000000001100000000101100000000000
000000000000000000100000001101000000000000
010000000000000111100110100000000000000000
110000000000000000100110011001000000000000
000000000000000111100110000111100000000000
000000000110000000100100001111100000000000
000001000000000011100111001000000000000000
000000100000000000000000000111000000000000
000000000001010000000000010001000000000000
000000000000100001000010010011000000100000
000000000000000000000000011000000000000000
000000000000000000000010101011000000000000
110000000000000001100010000101000001000000
010000000000000000100000001011001000000000

.logic_tile 26 19
000000000000000000000111100000001100001011100000000000
000000000000000000000100000011011101000111010000000000
111000000001000000000010101101111101100000010000000000
000000000110100101000100000101101100010000010000000000
110000000000000111000000000011111010101000000000100000
110000000000000101000000000011110000111101010010000000
000000000000000011100110111111101011100000010000000000
000000001100001101100011010101101001010000010000000000
000000000000000000000011100001111100000010100000000000
000000000000000111000111110000100000000010100010000000
000000000001010101000110000101100001011111100000000000
000000000000000001000000001001001010001001000000000000
000000000000001000000011100111001011101000000001000000
000000000000010001000000000011001000100000010000000000
000010000000000000010111000000000001000000100100000000
000000001010000000000100000000001011000000000001000000

.logic_tile 27 19
000000000000000000000010100111000001010110100000000000
000000000000000101000000000111101110011001100000000000
111000000000001101100111010011111001110000010000000000
000000000000001011000111111111011101010000000000000000
000000000000000101100110100101001001100000000000000000
000000000000001101000011101011111010110000100000000000
000000000000001101000000001001011010101000000000000000
000000000000000101100000001001001011100100000000000000
000000000000001000000000010001111010111101110100000000
000000000000001011000011100101001011110110110000100000
000000000000001111000010101011011100100001010000000000
000000000000001111000100001011001001010000000000000000
000000000000000111000000011011111100100000000000000000
000000000000000001100010100011011000111000000000000000
000000000000000001000000000101111000100001010000000000
000000000000000000000000000111001010100000000000000000

.logic_tile 28 19
000000000000001101100000010000000000000000000000000000
000000000000000101000010000000000000000000000000000000
111000000000000000000110001001001100111101110100100000
000000000000000000000000001001001000110110110000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000101000010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101101001101000000000000000
000000000000000000000000000011111101010000100000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000010100000000000000000000100000000
100000000000000101000010101101000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000011010000000110100000000
000000000000000000000000000000001010000000110000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000010001000011110001000000000000000
000000000000000000000000000011011101000100000000000000

.logic_tile 20 20
000000000000001101000000011001111111100000000000000000
000000000000001011000011001011001000000000000000000000
000000000000000001100111010101101100000010000000000000
000000000000001101000111000011001011000001010000000000
000000000000001101000111000001011100100000000000000000
000000000000000011100110110111011101000000000000000000
000000000000001011100000001101101010100010100000000000
000000000000000011100010111101011011010100010000000000
000000000000000001100000000101111011011101110000000000
000000000000001001100010000000011111011101110000000000
000000000000001000000110010011111000000010000000000000
000000000000000001000010000101011011010000000000000000
000000000000001001100110010111101110100010000000000000
000000000000001001000110010001101001000000000000000000
000000000000000000000010010111001011010110000000000000
000000000000000011000010101111101001000000000000000000

.logic_tile 21 20
000000000000001000000000000000001101000000110000100000
000000000000000111000000000000001110000000110000000001
111000000000001001100110001101000000001001000000000000
000000000000001111000010010101101111010110100000000000
110000000000000101000011101001111010000000000000000000
110000000000001001000000001111111110000000100000100000
000000000000000011100000001001101101000010100000100000
000000000001000101100010010011001000000000100000000000
000000000000001101000000000011100000100000010000000000
000000000000000101000000000000101010100000010000000000
000000000000000101000110000001111110010010000010000000
000000000000000001100100000000111010010010000000000000
000000000001010101100011011000000000000000000100000000
000000000000100000000010110011000000000010001000000000
010000000000000101100011100001000000001001000000000000
110000000000000000000100000000001100001001000000000100

.logic_tile 22 20
000000000000000111100000000000000000001001000010000000
000000000000000000000000001101001010000110000000000100
000000000000001111100000000000001011001101000000000000
000000000000000101100000000001011111001110000000000000
000000100000000101000010101101111100000001010000000000
000001000000000000100100000001101011000001000000000000
000000000000000000000000010000001010000001010000100000
000000000000000000000010001011000000000010100000000000
000000000000001001000110111111001100111111110000000000
000000000000000001100110011011001101111100100000000000
000000000000000001100110111111011110000000000000000100
000000000000000000100011001011101111000100000000000000
000000000000001001100010100011011000000010000000000000
000000000000000011100010101011101010000110000000000000
000010000000000101000000010111001100101000000000000000
000001000000000000000010100000000000101000000000000000

.logic_tile 23 20
000000001100000001100010111001000000101001010000000000
000000000000000000000110100001100000000000000001000000
111000000000000101100000000101111010010000100000000000
000000000000101101000000001001101011101101010000000000
010000001100000000000010101011000000111111110010000000
010000000000000000000110110111100000010110100000000000
000000000000000101000110000001101011000010000000000000
000000000000000000100000000011011000000000000000000000
000000000000001101000110000111000000001111000000000000
000000000000000001100000000111101100000110000000100000
000000001110000000000000000101111010000010000000000000
000000000000000000000000001101011001000000000000100000
000000000000000011100000000001001100000010100000000000
000000000000000000100010000000000000000010100001000000
000000000000000001100000000101011010000011010100000000
000000000000000000000000000000111011000011010000000000

.logic_tile 24 20
000000000000000101000000000011101110111010110000000000
000000000000000101000000001101101110001010000000000000
111000000000000111100110000000011010000100000110000000
000000000000000111100010100000010000000000000010000000
000000000000100111100111100001111011110011000000000000
000000000001001101100100000101011000000000000000000000
000000000000000001100010101101101100111111110000000000
000000000000000101000010111001011000101111110000000010
000001000000001001000000010000000000000000100110000001
000000100000000001100010000000001000000000000010000000
000000000000000000000111000000000000011001100000000000
000000000000000000000000000101001111100110010000000000
000000001110000001000000010101100000000000000111000100
000000000000000001000011000000000000000001000000000000
110000000000001111100000001011011000100000000000000000
110000000000000011000000000111011100001000000000000000

.ramt_tile 25 20
000000001100001000000000011000000000000000
000000010000001011000011001011000000000000
111000000000001000000000000101000000000000
000010010000000111000000001011000000100000
010000000000001011100111101000000000000000
010000000000001111100100000011000000000000
000000000000000001000111100111000000000000
000000000000000000000100000101000000010000
000000000000000111000111000000000000000000
000000000000000000000000001101000000000000
000010000000000000000010001001000000000000
000000000000000001000110001011000000010000
000000001110000111000000001000000000000000
000000001000000000100000001101000000000000
010000000000000000000000000101100001000000
010000000000001111000000000011001110100000

.logic_tile 26 20
000010001110000001100110000000000000000000000100000000
000011100000000101000000001101000000000010000000000000
111000000000000000000110001111001100101001000000000000
000000000000000101000000001001101010010000000000000000
000000000000000000000111011111001100100000010000000000
000000001100000011000111000111111100010100000000000000
000000000000001001000000001001001110001001000000000000
000000000000000111000000000101001100000001010000000000
000000000100001001000110010000000001000000100100000000
000000000000000001000110000000001010000000000000000000
000000000000000000000000000000001101111101110100000000
000000000000000000000000000001011111111110110000000010
000001000000001001000010101101001110100001010000000000
000000100000000111000111110001101100010000000000000000
000000000000000101100000010000000000000000000100000000
000000000000000000000010001001000000000010000000000000

.logic_tile 27 20
000000000000010000000110010101000000000000000100100000
000000001110100000000011110000100000000001000000000000
111000000000001111100110010001011011101000000000000000
000000000000000111010010001001111000011000000000000000
000000000000001001100000010001100001101111010100100000
000000000000000001000011010101101001111111110000000000
000000000000001001000110101000000000000000000100000000
000000000000001111100000000101000000000010000000000000
000000000000000000000000001101011001100000010000000000
000000001100000000000000000101001011100000100000100000
000001000000001111100111111000000000000000000100000000
000000000000011001100011101111000000000010000000000000
000000000000000000000000001001011101010111100000000000
000000000000000000000000000011101000111111010000000000
000000000000000001100000010011111111101000000000000000
000000000000000000000010011001101101011000000000000000

.logic_tile 28 20
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000100000101000000000000011000000100000100000000
000000000000001101100000000000000000000000000000000000
010000000001010000000000000000000001000000100100000000
000000000000100000000000000000001011000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000010000000000000000011000000100000100000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000001001111011000010000000000000
000000000000000000000000001101011000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000001001100010110001111010101010100000000000
000000000000000001000011010000100000101010100000000000
111000000000000000000110001000000000000000000100000000
000000000000001101000000000111000000000010001000000000
110000000000001000000011100000000000000000100100000000
010000000000000111000110100000001011000000000000000000
000000000000001111100000010001101000100010100000000000
000000000000000011100010110001011010101000100000000000
000000000000100000000000000101001000100000000000000000
000000000001010000000011110001111111000000000000000000
000000000000000000000110100111100001000110000000000001
000000000000000000000000000000001101000110000000000010
000000000000000000000110000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000101100000000000000001000000100100000000
110000000000000101000000000000001011000000000000000000

.logic_tile 21 21
000000100000000001100010100111011110000000000000000000
000000000000000000000100001111001100001000000000000000
111000000000000111000000000011001110010100000010100000
000000000000001111100000000000010000010100000000000010
110000000000001000000110000111011110000100000000000000
010000000000000001000000001111001100000000000000000000
000000000000000101000010100101011000110100110100000001
000000000000000000000000001001101010110001111000000000
000000000000000000000000011000011001000000100000000010
000000000000000101000011101101001010000000010000000010
000000000000000000000000000000000001100000010000000001
000000000000000000000000000001001110010000100000000100
000000000000001000000010100000011110000111000010000000
000000000000001001000000000011001111001011000000000000
110000000000000111100000001111001100000000000000000000
110000000000000101100000000111100000101000000000100010

.logic_tile 22 21
000000000000000000000010110001101010111011110010000000
000000000000000000000110100000011011111011110000000000
111000000000000001100010100001100000111111110010100000
000000000000011101000000001001001010011111100000100011
110000000000000001100010110111011100010010100000000000
010000000000001101000010010101101111100000010000000000
000000000000000000000110000101101111000000000000000000
000000000000000101000100001111111100000001000000000000
000000000000000000000110000101111000000000000000000000
000000000000000000000010111001011110000000010000000000
000000000000100101100000001111001010000000000000000000
000000000001010111000000000011101111000010000000000000
000000000000000001100110110000001100000100000100000000
000000000000000000100010100000010000000000001000000000
110000000000000001100000000111101111001000000000000000
010000000000000000100000000000001001001000000000000000

.logic_tile 23 21
000000000000000000000110010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000000000000010100000000001000000001000000000
000000000000000000000000000000001011000000000000000000
110000000000000101100000000000001000001100011100000000
010000000000000000000000001111001001001100100000000000
000000000000000011100000010101101000111010100100000001
000000000000000000100010001001001111101010110001000000
000000000110000000000000011001100000000000000000000000
000000000000000000000010010111101001000110000000000000
000000000000001000000111001001001111100111010100000000
000000000000010001000100001001111011011001110000000000
000000000000000000000110011000000000010110100000000000
000000000000000000000010000111000000101001010000000000
000000000110000001100000001011101010101001000000000000
000000000000000000000000001011001001010100100010000100

.logic_tile 24 21
000000000000101000000000011000011010111000100000000000
000000000001011111000010100101001000110100010000000010
111000000000000000000000010000001000000100000100000000
000000000000000111000010100000010000000000001001000000
110000000000000000000111000000000000000000100100000000
110000000000000000000100000000001001000000000010000000
000000000000001011100000010001100000000000000100000000
000000000000000011000011100000100000000001000010000000
000000000000000000000000000000011100000100000100000000
000000001100000000000000000000010000000000000010000000
000000000000000000000110000000000001000000100100000000
000000000000000000000100000000001101000000001010000000
000000000000100000000011101000011010110100010000000000
000000000001010000000100000101011011111000100001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000001000000000001000000000000000
000000010000001011000000000001000000000000
111000000000000000000000010101100000000000
000000000000000111000011000011100000000000
010010100000001000000110001000000000000000
110001000000100101000100000101000000000000
000000001010000011100111111011100000000000
000000000000001001100010100101000000000000
000000000000000101100111101000000000000000
000000000000000001000000001001000000000000
000000000000000000000000000011000000000000
000000000000000001000000000101000000010000
000000001110000000000011100000000000000000
000000000000000000000000000001000000000000
110000000000000001000000001111000000000000
110000000000000000000000001101101101000001

.logic_tile 26 21
000000000000000000000000010000000000000000000110000000
000000000000000000000011011011000000000010000000000000
111000000000000000000011110101101100101000000000100000
000000000000000000000011100101110000111110100000000000
110000000000001000000010000011111010000000000000000000
110000000000000001000000001001101011010000000000000000
000000000000000000000111100000011000000100000100000000
000000000000000111000100000000010000000000000001000000
000000000000000000000000010000011000000100000100000000
000010100000000000000010110000010000000000000001000000
000000000000000000000010001101001001110001100000000000
000000000000000000000000001011111111100110000000000000
000000000000001000000111100111011100000001000000000000
000000000000000111000000001101011001000000000000000000
000000000000000000000000001001001011000000000000000000
000000000000001111000011110111111101000100000000000000

.logic_tile 27 21
000000000000000000000111111101001011100000000000000000
000000000000000000000110101001011010000000000001100000
111000000000000101100110111101101001111101110100000000
000000000000000000000011111011111011111100110000000010
000000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000001100111010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000111101001011000111101110100000000
000000000000000000000100001101111001111100110010000000
000000000000000000000000001101101110111101010100000000
000000000000010000000000000001110000101010100010000000

.logic_tile 28 21
000000000000000101000000000000000000000000001000000000
000000000000000000000010100000001111000000000000001000
000000000000000000000000000111101110001100111000000000
000000000000000000000000000000010000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000000000000110100001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000010100101101000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000000101100000000001001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 29 21
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000010000000000000000000000000100000000001000000000000
000000000000000101000000000001000000000000000100000000
000000000000000000100000000000100000000001000000000000
000000000000000000000000000000001010000100000100000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001001010000000100000000000
000000000000000000000000001001101100000000000001000000

.logic_tile 30 21
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000100000000010000
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 22
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000001000000000010000000000000000000000000000
000000000000001111000011100000000000000000000000000000
111000000000001101000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000000001000000000000000000000000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000100100000000
000000000000000000000010000000001001000000001000000000
000000000000000000000000000001000001101111010000000100
000000000000000000000000000000001000101111010000000000
000000000000000000000000000001101100010111110000000000
000000000000000000000000000000010000010111110001000000
110000000000000101100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000000000000000111100011011100111010110000000000
000000000000000000000100000000001101111010110000000001
000000000000001000000110100000000001001111000010000000
000000000000000101000000000000001011001111000010000000
000000000000001000000000000000000000000000100000000000
000000000000000101000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000001110001101000000000000011100111011110100100000
000000000000001011000000000101011000110111110000000000
111000000000000000000000000000011010101000000000000000
000000000000000000000000000001010000010100000000000010
110000000000000011100000000000011010000100000000000000
010000000000000101100010100000000000000000000000000000
000000000000000000000110000000000000000000000100100000
000000000000000101000010100101000000000010000000000000
000000000000000000000000010101101011111101000100000001
000000000000000000000010000000111011111101001000000110
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000001111100000000000001111000011010000000000
110000000000000001100000000111011110000011100000000000

.logic_tile 23 22
000010000000000000000010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000000000000000011100111000000000000000110000000
110000000000000000000000000000000000000001001000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001000000000000001001100111110100000000000
000000000000000111000000000000100000111110100001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000111000000010000000000000000
000000010000000000000011100101000000000000
111000000000000111100000011101100000000010
000000010000001111100011100101100000000000
010000000000000111100010011000000000000000
010000000000000000100011110011000000000000
000000000000001111000111100101100000000000
000000000000000111000000001101000000010000
000000000000000000000000001000000000000000
000000000000000000000000001111000000000000
000000000000000000000000001101000000000000
000000000000000001000000000001100000010000
000000001110000000000000001000000000000000
000000000000000000000000001001000000000000
010000000000000001000010000111100001000010
010000000000000001000000000001001110000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000011011011100000000000000000
000000000000000000000000000000011011100000000000000000
111000000000000000000000000011011110000010000000000000
000000000000000000000000000111101101000000000000000000
010000000000000000000110001101011100101000000000000000
000000000000001101000000001011000000000000000000000000
000000000000100000000010110000001010000011110100000000
000000000000000000000110000000010000000011110000000000
000000000001010001100110110000011110000100000100000000
000000000000100101000010100000010000000000000000000000
000000000000000101000000000000000000000000100100000000
000000000000000000000010100000001110000000000000000000
000000000000001000000000000111101111000010000000000000
000000000000000101000010100011111111000000000000000000
110000000000000101100110110011000000000000000100000000
000000000000000000000010100000100000000001000000000000

.logic_tile 28 22
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000010000
000000000000000101100110100011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000001010000000000000001101000001100111000000000
000000000000100000000000000000100000110011000000000000
000000000000001000000000000011001000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000001000000000010000001001001100111000000000
000000000000000101000010100000001110110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000000000110100101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100000000011101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
111000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000101100110100000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000100000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000010101011011010100000000000000000
000000000000000000000000000011001111000000000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
010000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000001001000000001011000000000010000000000000
000000000000000101100000010000000000000000000100000000
000000000000000101000010101111000000000010000000000000
000000000000001000000110100011000000000000000100000000
000000000000000101000000000000100000000001000000000000
000000000000001000000110100000001100000100000100000000
000000000000000101000000000000000000000000000000000000
110000000000000101100000000000001101000001000000000000
000000000000000000000000001001001101000010000000000000

.logic_tile 28 23
000000000000000101100000000001001000001100111000000000
000000000000000000000000000000000000110011000000010000
000000000000001101100000010001101000001100111000000000
000000000000000101000010100000100000110011000000000000
000000000000000000000110110001101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000010110000000000110011000000000000
000000000000000101100000000011001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000001100000000000000100000000
000000000000000101000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000001000001000001100110000000000
000000000000000000000000001101000000110011000000010000
111000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000001000000000000000000100000000
000000010000000001000000001001000000000010000000000000
110000010000000000000000000000000000000000100100000000
000000010000000000000000000000001110000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 25 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 21
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 25 15
0000022502600263022502210027000300000006002602260006044600460006
0000011201361335033413310132011200000237033403340336033403340233
0000032603700275026302240330033200000223033502240231033002310223
0000001301320330023502710136001300000220022002200226032002310222
0000002200010011001100110001002200000224033402351337023503340220
1111026002640262026202600260022000000037026102200000000000010011
0000026102710371037302370223022000000026002300270137002700230022
0000002302250225022502210221002300000224022403350337022202220220
0000002302310375073007300274002311111335133513371335133513351333
0000017703310015006302240330003300000231022002220220026402210222
0000002602600371037002710221022000000011011400040005004400040033
0000023503720372037303700231022100000011011600260262037103300331
0000001101140110001301360136003300000261022700230006006203320331
0044000400060000011100060000000000000277022600220013015401100233
0000001500170033023100330013001100000000000001110004033102200220
0000044200440006000100110330002200000237000600000000000000020233

.ram_data 25 13
0000506204223622542214225220320000006000620062206000644064006000
0000677001321111011055510132233000007720007200627730113201323320
0000677201104400326055000110223200007640136001725562006213703200
0000373341720573562615004110332200004000400040006660510044102222
0000732272006200220062003200332200000062017211627733112201320022
1111066262206200240022000220002200006220142215221522112214222222
0000406240627173737326220222002200002662500014001510140050000000
0000762010621062306254221022322000000162037233733373653201220022
0000370242706233403341330132332011111111111177311173117355333331
0000773100625522333045110231331000005333732073005762112211223320
0000637005321533053205321132113200007710221122113310730023103333
0000153242736273737220620022113200007110661126310273117200221132
0000771022512251777000730073113200001062162272203700237002331133
0000400060000000110060000000000000007762011060113711667102333332
4000732060000000000000002000332000000000000011104000573006600220
0000201101107100760006600264220000005100710033001320330031001100

.sym 2 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 3 $PACKER_GND_NET_$glb_clk
.sym 4 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 5 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O_$glb_sr
.sym 6 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_$glb_ce
.sym 7 CLK$SB_IO_IN_$glb_clk
.sym 8 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_ce
.sym 1625 CLK$SB_IO_IN
.sym 1742 CLK$SB_IO_IN
.sym 1764 CLK$SB_IO_IN
.sym 1856 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 1884 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 1959 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 2080 CLK$SB_IO_IN
.sym 2536 CLK$SB_IO_IN
.sym 2992 CLK$SB_IO_IN
.sym 3339 CLK$SB_IO_IN
.sym 6098 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 22606 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 36505 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 38238 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 54550 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 60728 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 64306 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 64599 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 64610 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 65058 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 67521 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 68021 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 68250 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 68506 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 68646 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 68659 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 69606 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1[0]
.sym 69611 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2[1]
.sym 69728 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 69731 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 69734 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 69752 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 70358 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 70588 _ridley.state_delay_c[2]
.sym 70589 _ridley.state_delay_c[1]
.sym 70591 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 70593 _ridley.state_delay_c[0]
.sym 70594 _ridley.state_delay_c[3]
.sym 70595 _ridley.state_delay_c_SB_LUT4_I2_O[1]
.sym 70711 _ridley.state_delay_c[8]
.sym 70713 _ridley.state_delay_c[12]
.sym 70714 _ridley.state_delay_c[11]
.sym 70715 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2[0]
.sym 70716 _ridley.state_delay_c[15]
.sym 70717 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[3]
.sym 70718 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2[1]
.sym 70738 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 70739 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 70834 _ridley.state_delay_c[22]
.sym 70836 _ridley.state_delay_c[13]
.sym 70837 _ridley.state_delay_c[20]
.sym 70839 _ridley.state_delay_c[21]
.sym 70847 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[3]
.sym 70848 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 70857 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 70958 _ridley.state_delay_c[30]
.sym 70959 _ridley.state_delay_c[29]
.sym 70960 _ridley.state_delay_c[31]
.sym 70963 _ridley.state_delay_c[28]
.sym 70979 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 71222 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 71335 $PACKER_VCC_NET
.sym 71472 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 72723 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 72740 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 73680 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[2]
.sym 73682 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 73684 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 73685 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 73686 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1[2]
.sym 73687 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 73707 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 73708 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 73710 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 73713 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 73730 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 73733 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 73739 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 73766 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 73767 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 73768 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 73797 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 73798 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 73799 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 73803 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 73804 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[3]
.sym 73805 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 73806 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2[0]
.sym 73807 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 73808 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 73809 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1[1]
.sym 73810 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 73817 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 73821 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 73860 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 73866 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 73867 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 73870 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 73873 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 73874 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 73875 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 73883 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 73884 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 73885 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 73886 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 73901 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 73902 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 73903 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 73904 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 73919 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 73920 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 73921 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 73922 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 73926 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 73927 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[2]
.sym 73928 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 73929 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 73930 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 73931 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[2]
.sym 73932 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 73933 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[1]
.sym 74049 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2[3]
.sym 74050 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 74051 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 74052 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 74053 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 74055 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[3]
.sym 74056 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[0]
.sym 74072 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[2]
.sym 74073 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 74173 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 74174 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 74175 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2[2]
.sym 74177 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0[0]
.sym 74178 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 74179 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 74184 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 74190 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 74195 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 74196 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 74198 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 74200 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 74295 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 74296 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 74297 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2[3]
.sym 74298 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0[2]
.sym 74299 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I3[2]
.sym 74311 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 74317 _ridley.cursor_y[3]
.sym 74328 _ridley.cursor_x[0]
.sym 74419 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[1]
.sym 74420 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[2]
.sym 74421 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[3]
.sym 74422 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[4]
.sym 74435 _ridley.cursor_x[0]
.sym 74438 _ridley.cursor_y[1]
.sym 74542 _ridley.state_delay_c[7]
.sym 74545 _ridley.state_delay_c[4]
.sym 74547 _ridley.state_delay_c[5]
.sym 74556 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 74666 _ridley.state_delay_c_SB_LUT4_I2_O[2]
.sym 74667 _ridley.state_delay_c_SB_LUT4_I2_O[3]
.sym 74668 _ridley.state_delay_c_SB_LUT4_I2_O[4]
.sym 74669 _ridley.state_delay_c_SB_LUT4_I2_O[5]
.sym 74670 _ridley.state_cursorpos_pos_SB_DFFESR_Q_E[1]
.sym 74671 _ridley.state_delay_c_SB_LUT4_I2_O[7]
.sym 74673 _ridley.text_font_addr_r[5]
.sym 74706 _ridley.state_delay_c[1]
.sym 74712 _ridley.state_delay_c_SB_LUT4_I2_O[1]
.sym 74723 _ridley.state_delay_c_SB_LUT4_I2_O[2]
.sym 74724 _ridley.state_delay_c_SB_LUT4_I2_O[3]
.sym 74734 _ridley.state_delay_c[0]
.sym 74740 _ridley.state_delay_c_SB_LUT4_I2_O[2]
.sym 74744 _ridley.state_delay_c_SB_LUT4_I2_O[1]
.sym 74756 _ridley.state_delay_c_SB_LUT4_I2_O[1]
.sym 74757 _ridley.state_delay_c_SB_LUT4_I2_O[2]
.sym 74758 _ridley.state_delay_c_SB_LUT4_I2_O[3]
.sym 74759 _ridley.state_delay_c[0]
.sym 74771 _ridley.state_delay_c[0]
.sym 74775 _ridley.state_delay_c_SB_LUT4_I2_O[3]
.sym 74781 _ridley.state_delay_c[0]
.sym 74782 _ridley.state_delay_c[1]
.sym 74784 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 74785 CLK$SB_IO_IN_$glb_clk
.sym 74787 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 74788 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 74789 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 74790 _ridley.state_delay_c_SB_LUT4_I2_O[11]
.sym 74791 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 74792 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 74793 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 74794 _ridley.state_delay_c_SB_LUT4_I2_O[15]
.sym 74807 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 74834 _ridley.state_cursorpos_pos_SB_DFFESR_Q_E[1]
.sym 74835 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2[1]
.sym 74840 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2[0]
.sym 74844 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 74846 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 74847 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 74848 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 74850 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 74851 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 74852 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 74854 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 74855 _ridley.state_delay_c_SB_LUT4_I2_O[11]
.sym 74856 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 74858 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74859 _ridley.state_delay_c_SB_LUT4_I2_O[15]
.sym 74862 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 74873 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 74874 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 74880 _ridley.state_delay_c_SB_LUT4_I2_O[11]
.sym 74882 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 74885 _ridley.state_cursorpos_pos_SB_DFFESR_Q_E[1]
.sym 74886 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 74887 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 74888 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74894 _ridley.state_delay_c_SB_LUT4_I2_O[15]
.sym 74898 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2[1]
.sym 74900 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2[0]
.sym 74903 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 74904 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 74905 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 74906 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 74907 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 74908 CLK$SB_IO_IN_$glb_clk
.sym 74910 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 74911 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 74912 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 74913 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 74914 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 74915 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 74916 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74917 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 74951 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 74964 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 74972 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 74979 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 74981 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74984 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 74985 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 74996 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 74998 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 75002 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 75003 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 75014 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 75015 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 75030 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 75031 CLK$SB_IO_IN_$glb_clk
.sym 75033 _ridley.state_delay_c_SB_LUT4_I2_O[24]
.sym 75034 _ridley.state_delay_c_SB_LUT4_I2_O[25]
.sym 75035 _ridley.state_delay_c_SB_LUT4_I2_O[26]
.sym 75036 _ridley.state_delay_c_SB_LUT4_I2_O[27]
.sym 75037 _ridley.state_delay_c_SB_LUT4_I2_O[28]
.sym 75038 _ridley.state_delay_c_SB_LUT4_I2_O[29]
.sym 75039 _ridley.state_delay_c_SB_LUT4_I2_O[30]
.sym 75040 _ridley.state_delay_c_SB_LUT4_I2_O[31]
.sym 75094 _ridley.state_delay_c_SB_LUT4_I2_O[28]
.sym 75095 _ridley.state_delay_c_SB_LUT4_I2_O[29]
.sym 75104 _ridley.state_delay_c_SB_LUT4_I2_O[30]
.sym 75105 _ridley.state_delay_c_SB_LUT4_I2_O[31]
.sym 75115 _ridley.state_delay_c_SB_LUT4_I2_O[30]
.sym 75120 _ridley.state_delay_c_SB_LUT4_I2_O[29]
.sym 75128 _ridley.state_delay_c_SB_LUT4_I2_O[31]
.sym 75145 _ridley.state_delay_c_SB_LUT4_I2_O[28]
.sym 75153 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 75154 CLK$SB_IO_IN_$glb_clk
.sym 75156 _ridley.state_delay_c[26]
.sym 75158 _ridley.state_delay_c[27]
.sym 75161 _ridley.state_delay_c[24]
.sym 75162 _ridley.state_delay_c[25]
.sym 75163 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 75168 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 75172 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 75177 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 75418 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 75424 _ridley.cursor_vis__SB_LUT4_I3_I0[1]
.sym 77535 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 77662 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 77758 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[1]
.sym 77759 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[2]
.sym 77760 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[3]
.sym 77761 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[4]
.sym 77762 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[5]
.sym 77763 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[6]
.sym 77764 _ridley.state_putchar_ch[7]
.sym 77781 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 77782 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 77784 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 77785 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 77786 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 77789 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 77799 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 77800 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1[0]
.sym 77804 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1[2]
.sym 77807 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 77809 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2[0]
.sym 77812 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1[1]
.sym 77813 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2[1]
.sym 77819 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 77821 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 77822 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[2]
.sym 77827 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 77829 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 77831 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 77832 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 77833 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 77834 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 77844 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 77845 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 77846 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[2]
.sym 77855 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1[2]
.sym 77857 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1[0]
.sym 77858 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1[1]
.sym 77862 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2[0]
.sym 77864 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2[1]
.sym 77867 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 77868 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 77869 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 77870 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 77874 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2[1]
.sym 77876 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2[0]
.sym 77880 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 77881 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[0]
.sym 77882 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 77883 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 77884 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 77885 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 77886 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 77887 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 77892 _ridley.state_putchar_ch[4]
.sym 77897 _ridley.state_putchar_ch[7]
.sym 77908 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 77909 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 77910 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 77911 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 77913 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 77915 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 77921 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 77922 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 77927 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 77928 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 77929 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[2]
.sym 77933 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 77934 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 77936 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 77937 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 77941 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 77942 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 77944 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 77945 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 77946 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[3]
.sym 77948 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 77954 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 77955 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 77956 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 77957 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 77960 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 77961 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 77962 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 77963 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 77966 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 77967 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 77968 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 77969 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 77974 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 77975 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 77978 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 77979 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 77984 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 77985 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 77986 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 77987 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 77990 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 77991 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 77992 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[3]
.sym 77993 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[2]
.sym 77996 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 77997 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 77998 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 77999 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 78003 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 78004 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 78005 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 78006 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 78007 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78008 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 78009 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[3]
.sym 78010 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 78023 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 78027 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 78038 _ridley.cursor_y_SB_DFFESR_Q_E
.sym 78045 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[2]
.sym 78047 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 78048 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 78051 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[0]
.sym 78053 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78054 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 78055 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 78056 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[2]
.sym 78057 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 78058 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[3]
.sym 78063 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 78064 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 78065 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78067 _ridley.cursor_y[0]
.sym 78070 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78071 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 78072 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78073 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 78074 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 78075 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[1]
.sym 78077 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78078 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[2]
.sym 78079 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 78080 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[3]
.sym 78083 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[2]
.sym 78084 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[1]
.sym 78085 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[0]
.sym 78089 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 78090 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 78091 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78092 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 78095 _ridley.cursor_y[0]
.sym 78096 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 78097 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78098 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 78101 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 78102 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[2]
.sym 78103 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78104 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[3]
.sym 78107 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[2]
.sym 78108 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[1]
.sym 78109 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[0]
.sym 78113 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 78114 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 78115 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 78116 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 78119 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78120 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78121 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 78122 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 78128 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78129 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 78130 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 78131 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 78132 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 78133 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 78139 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78143 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 78145 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 78147 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 78149 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 78151 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78153 _ridley.cursor_y[0]
.sym 78167 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78168 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 78169 _ridley.cursor_x[0]
.sym 78170 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2[2]
.sym 78171 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78176 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 78177 _ridley.cursor_y[0]
.sym 78183 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2[3]
.sym 78186 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 78187 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 78191 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 78192 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 78193 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78195 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 78196 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78200 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 78201 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 78202 _ridley.cursor_x[0]
.sym 78203 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 78207 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 78208 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78209 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78212 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78213 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2[2]
.sym 78214 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2[3]
.sym 78215 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 78218 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 78219 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2[3]
.sym 78220 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2[2]
.sym 78221 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78224 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 78225 _ridley.cursor_y[0]
.sym 78226 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78227 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 78236 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 78237 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 78238 _ridley.cursor_x[0]
.sym 78239 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 78243 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 78244 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 78245 _ridley.cursor_x[0]
.sym 78249 _ridley.cursor_y[3]
.sym 78252 _ridley.cursor_y[5]
.sym 78253 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 78254 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78255 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 78256 _ridley.cursor_y[4]
.sym 78265 _ridley.cursor_x[0]
.sym 78272 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78273 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78275 _ridley.cursor_y[1]
.sym 78276 _ridley.state_cursorpos_pos[10]
.sym 78277 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 78280 _ridley.state_cursorpos_pos[9]
.sym 78292 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78293 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0[2]
.sym 78295 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0[0]
.sym 78298 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 78300 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 78301 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 78305 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 78307 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78308 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 78311 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78314 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78315 _ridley.cursor_y[0]
.sym 78317 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 78319 _ridley.cursor_x[0]
.sym 78329 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 78330 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78331 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78332 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 78335 _ridley.cursor_y[0]
.sym 78336 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78337 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 78338 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78341 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78342 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 78343 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 78344 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78353 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 78354 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78355 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78356 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 78359 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 78360 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0[2]
.sym 78361 _ridley.cursor_x[0]
.sym 78362 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0[0]
.sym 78365 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78366 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 78367 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78368 _ridley.cursor_y[0]
.sym 78372 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78373 _ridley.cursor_y[0]
.sym 78374 _ridley.cursor_y_SB_DFFESR_Q_E
.sym 78378 _ridley.cursor_y[2]
.sym 78379 _ridley.cursor_y[1]
.sym 78385 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 78387 _ridley.cursor_y[5]
.sym 78389 _ridley.cursor_y[4]
.sym 78414 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 78415 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2[3]
.sym 78417 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78418 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78426 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78427 _ridley.cursor_x[0]
.sym 78430 _ridley.cursor_y[0]
.sym 78433 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78437 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78438 _ridley.cursor_y[0]
.sym 78441 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I3[2]
.sym 78446 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2[3]
.sym 78447 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 78448 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78449 _ridley.cursor_x[0]
.sym 78452 _ridley.cursor_y[0]
.sym 78453 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78454 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78455 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78458 _ridley.cursor_y[0]
.sym 78459 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78460 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 78461 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78464 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 78465 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 78466 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I3[2]
.sym 78470 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 78471 _ridley.cursor_x[0]
.sym 78472 _ridley.cursor_y[0]
.sym 78473 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78495 _ridley.state_cursorpos_pos[7]
.sym 78496 _ridley.state_cursorpos_pos[10]
.sym 78498 _ridley.state_cursorpos_pos[9]
.sym 78499 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_R_SB_LUT4_O_I2[1]
.sym 78500 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_R
.sym 78501 _ridley.state_cursorpos_pos[8]
.sym 78502 _ridley.state_cursorpos_pos[6]
.sym 78508 _ridley.cursor_y[2]
.sym 78512 _ridley.cursor_y[1]
.sym 78515 _ridley.state_cursorpos_pos[3]
.sym 78552 _ridley.state_cursorpos_pos[7]
.sym 78553 _ridley.state_cursorpos_pos[10]
.sym 78555 _ridley.state_cursorpos_pos[9]
.sym 78566 _ridley.state_cursorpos_pos[8]
.sym 78567 _ridley.state_cursorpos_pos[6]
.sym 78568 $nextpnr_ICESTORM_LC_8$O
.sym 78571 _ridley.state_cursorpos_pos[6]
.sym 78574 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 78576 _ridley.state_cursorpos_pos[7]
.sym 78578 _ridley.state_cursorpos_pos[6]
.sym 78580 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]
.sym 78582 _ridley.state_cursorpos_pos[8]
.sym 78584 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 78586 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[4]
.sym 78589 _ridley.state_cursorpos_pos[9]
.sym 78590 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]
.sym 78594 _ridley.state_cursorpos_pos[10]
.sym 78596 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[4]
.sym 78620 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_3_I2[1]
.sym 78622 _ridley.state_delay_c[6]
.sym 78624 _ridley.state_delay_c[16]
.sym 78663 _ridley.state_delay_c_SB_LUT4_I2_O[4]
.sym 78664 _ridley.state_delay_c_SB_LUT4_I2_O[5]
.sym 78674 _ridley.state_delay_c_SB_LUT4_I2_O[7]
.sym 78701 _ridley.state_delay_c_SB_LUT4_I2_O[7]
.sym 78718 _ridley.state_delay_c_SB_LUT4_I2_O[4]
.sym 78731 _ridley.state_delay_c_SB_LUT4_I2_O[5]
.sym 78738 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 78739 CLK$SB_IO_IN_$glb_clk
.sym 78741 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[0]
.sym 78742 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 78743 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 78744 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 78745 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 78746 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[0]
.sym 78747 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 78748 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[2]
.sym 78765 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 78767 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 78773 _ridley.state_delay_c[16]
.sym 78774 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78775 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 78782 _ridley.state_delay_c[2]
.sym 78783 _ridley.state_delay_c[7]
.sym 78786 _ridley.state_delay_c[4]
.sym 78788 _ridley.state_delay_c[3]
.sym 78791 _ridley.state_delay_c[1]
.sym 78794 _ridley.state_delay_c[6]
.sym 78795 _ridley.state_delay_c[0]
.sym 78796 _ridley.state_delay_c[5]
.sym 78814 $nextpnr_ICESTORM_LC_10$O
.sym 78817 _ridley.state_delay_c[0]
.sym 78820 _ridley.state_delay_c_SB_CARRY_CI_CO[2]
.sym 78822 _ridley.state_delay_c[1]
.sym 78826 _ridley.state_delay_c_SB_CARRY_CI_CO[3]
.sym 78829 _ridley.state_delay_c[2]
.sym 78830 _ridley.state_delay_c_SB_CARRY_CI_CO[2]
.sym 78832 _ridley.state_delay_c_SB_CARRY_CI_CO[4]
.sym 78834 _ridley.state_delay_c[3]
.sym 78836 _ridley.state_delay_c_SB_CARRY_CI_CO[3]
.sym 78838 _ridley.state_delay_c_SB_CARRY_CI_CO[5]
.sym 78841 _ridley.state_delay_c[4]
.sym 78842 _ridley.state_delay_c_SB_CARRY_CI_CO[4]
.sym 78844 _ridley.state_delay_c_SB_CARRY_CI_CO[6]
.sym 78847 _ridley.state_delay_c[5]
.sym 78848 _ridley.state_delay_c_SB_CARRY_CI_CO[5]
.sym 78850 _ridley.state_delay_c_SB_CARRY_CI_CO[7]
.sym 78852 _ridley.state_delay_c[6]
.sym 78854 _ridley.state_delay_c_SB_CARRY_CI_CO[6]
.sym 78856 _ridley.state_delay_c_SB_CARRY_CI_CO[8]
.sym 78859 _ridley.state_delay_c[7]
.sym 78860 _ridley.state_delay_c_SB_CARRY_CI_CO[7]
.sym 78864 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 78865 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 78866 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 78867 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 78868 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 78869 _ridley.state_delay_c[9]
.sym 78870 _ridley.state_delay_c[14]
.sym 78871 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 78888 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 78889 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 78892 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 78898 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 78899 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 78900 _ridley.state_delay_c_SB_CARRY_CI_CO[8]
.sym 78905 _ridley.state_delay_c[8]
.sym 78907 _ridley.state_delay_c[12]
.sym 78908 _ridley.state_delay_c[11]
.sym 78918 _ridley.state_delay_c[15]
.sym 78923 _ridley.state_delay_c[13]
.sym 78926 _ridley.state_delay_c[9]
.sym 78927 _ridley.state_delay_c[14]
.sym 78930 _ridley.state_delay_c[10]
.sym 78937 _ridley.state_delay_c_SB_CARRY_CI_CO[9]
.sym 78940 _ridley.state_delay_c[8]
.sym 78941 _ridley.state_delay_c_SB_CARRY_CI_CO[8]
.sym 78943 _ridley.state_delay_c_SB_CARRY_CI_CO[10]
.sym 78946 _ridley.state_delay_c[9]
.sym 78947 _ridley.state_delay_c_SB_CARRY_CI_CO[9]
.sym 78949 _ridley.state_delay_c_SB_CARRY_CI_CO[11]
.sym 78952 _ridley.state_delay_c[10]
.sym 78953 _ridley.state_delay_c_SB_CARRY_CI_CO[10]
.sym 78955 _ridley.state_delay_c_SB_CARRY_CI_CO[12]
.sym 78958 _ridley.state_delay_c[11]
.sym 78959 _ridley.state_delay_c_SB_CARRY_CI_CO[11]
.sym 78961 _ridley.state_delay_c_SB_CARRY_CI_CO[13]
.sym 78964 _ridley.state_delay_c[12]
.sym 78965 _ridley.state_delay_c_SB_CARRY_CI_CO[12]
.sym 78967 _ridley.state_delay_c_SB_CARRY_CI_CO[14]
.sym 78969 _ridley.state_delay_c[13]
.sym 78971 _ridley.state_delay_c_SB_CARRY_CI_CO[13]
.sym 78973 _ridley.state_delay_c_SB_CARRY_CI_CO[15]
.sym 78976 _ridley.state_delay_c[14]
.sym 78977 _ridley.state_delay_c_SB_CARRY_CI_CO[14]
.sym 78979 _ridley.state_delay_c_SB_CARRY_CI_CO[16]
.sym 78981 _ridley.state_delay_c[15]
.sym 78983 _ridley.state_delay_c_SB_CARRY_CI_CO[15]
.sym 78987 _ridley.state_delay_c[23]
.sym 78988 _ridley.state_delay_c[10]
.sym 78989 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 78990 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 78991 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 78992 _ridley.state_delay_c[17]
.sym 78993 _ridley.state_delay_c[19]
.sym 78994 _ridley.state_delay_c[18]
.sym 79012 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 79014 _ridley.state_delay_c_SB_LUT4_I2_O[11]
.sym 79016 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 79018 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 79020 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 79021 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 79023 _ridley.state_delay_c_SB_CARRY_CI_CO[16]
.sym 79028 _ridley.state_delay_c[22]
.sym 79039 _ridley.state_delay_c[20]
.sym 79041 _ridley.state_delay_c[21]
.sym 79044 _ridley.state_delay_c[23]
.sym 79045 _ridley.state_delay_c[16]
.sym 79050 _ridley.state_delay_c[19]
.sym 79051 _ridley.state_delay_c[18]
.sym 79057 _ridley.state_delay_c[17]
.sym 79060 _ridley.state_delay_c_SB_CARRY_CI_CO[17]
.sym 79062 _ridley.state_delay_c[16]
.sym 79064 _ridley.state_delay_c_SB_CARRY_CI_CO[16]
.sym 79066 _ridley.state_delay_c_SB_CARRY_CI_CO[18]
.sym 79068 _ridley.state_delay_c[17]
.sym 79070 _ridley.state_delay_c_SB_CARRY_CI_CO[17]
.sym 79072 _ridley.state_delay_c_SB_CARRY_CI_CO[19]
.sym 79074 _ridley.state_delay_c[18]
.sym 79076 _ridley.state_delay_c_SB_CARRY_CI_CO[18]
.sym 79078 _ridley.state_delay_c_SB_CARRY_CI_CO[20]
.sym 79080 _ridley.state_delay_c[19]
.sym 79082 _ridley.state_delay_c_SB_CARRY_CI_CO[19]
.sym 79084 _ridley.state_delay_c_SB_CARRY_CI_CO[21]
.sym 79087 _ridley.state_delay_c[20]
.sym 79088 _ridley.state_delay_c_SB_CARRY_CI_CO[20]
.sym 79090 _ridley.state_delay_c_SB_CARRY_CI_CO[22]
.sym 79092 _ridley.state_delay_c[21]
.sym 79094 _ridley.state_delay_c_SB_CARRY_CI_CO[21]
.sym 79096 _ridley.state_delay_c_SB_CARRY_CI_CO[23]
.sym 79099 _ridley.state_delay_c[22]
.sym 79100 _ridley.state_delay_c_SB_CARRY_CI_CO[22]
.sym 79102 _ridley.state_delay_c_SB_CARRY_CI_CO[24]
.sym 79104 _ridley.state_delay_c[23]
.sym 79106 _ridley.state_delay_c_SB_CARRY_CI_CO[23]
.sym 79110 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 79111 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 79112 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 79113 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 79114 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 79115 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 79116 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 79117 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 79126 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 79135 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 79137 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 79139 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 79145 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 79146 _ridley.state_delay_c_SB_CARRY_CI_CO[24]
.sym 79151 _ridley.state_delay_c[26]
.sym 79153 _ridley.state_delay_c[27]
.sym 79154 _ridley.state_delay_c[31]
.sym 79156 _ridley.state_delay_c[24]
.sym 79157 _ridley.state_delay_c[28]
.sym 79160 _ridley.state_delay_c[30]
.sym 79161 _ridley.state_delay_c[29]
.sym 79165 _ridley.state_delay_c[25]
.sym 79183 _ridley.state_delay_c_SB_CARRY_CI_CO[25]
.sym 79185 _ridley.state_delay_c[24]
.sym 79187 _ridley.state_delay_c_SB_CARRY_CI_CO[24]
.sym 79189 _ridley.state_delay_c_SB_CARRY_CI_CO[26]
.sym 79192 _ridley.state_delay_c[25]
.sym 79193 _ridley.state_delay_c_SB_CARRY_CI_CO[25]
.sym 79195 _ridley.state_delay_c_SB_CARRY_CI_CO[27]
.sym 79198 _ridley.state_delay_c[26]
.sym 79199 _ridley.state_delay_c_SB_CARRY_CI_CO[26]
.sym 79201 _ridley.state_delay_c_SB_CARRY_CI_CO[28]
.sym 79203 _ridley.state_delay_c[27]
.sym 79205 _ridley.state_delay_c_SB_CARRY_CI_CO[27]
.sym 79207 _ridley.state_delay_c_SB_CARRY_CI_CO[29]
.sym 79210 _ridley.state_delay_c[28]
.sym 79211 _ridley.state_delay_c_SB_CARRY_CI_CO[28]
.sym 79213 _ridley.state_delay_c_SB_CARRY_CI_CO[30]
.sym 79216 _ridley.state_delay_c[29]
.sym 79217 _ridley.state_delay_c_SB_CARRY_CI_CO[29]
.sym 79219 _ridley.state_delay_c_SB_CARRY_CI_CO[31]
.sym 79222 _ridley.state_delay_c[30]
.sym 79223 _ridley.state_delay_c_SB_CARRY_CI_CO[30]
.sym 79228 _ridley.state_delay_c[31]
.sym 79229 _ridley.state_delay_c_SB_CARRY_CI_CO[31]
.sym 79233 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 79234 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 79235 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[0]
.sym 79236 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[3]
.sym 79237 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 79238 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 79239 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 79240 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 79245 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 79248 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 79282 _ridley.state_delay_c_SB_LUT4_I2_O[24]
.sym 79283 _ridley.state_delay_c_SB_LUT4_I2_O[25]
.sym 79284 _ridley.state_delay_c_SB_LUT4_I2_O[26]
.sym 79285 _ridley.state_delay_c_SB_LUT4_I2_O[27]
.sym 79287 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 79293 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 79295 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 79305 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 79308 _ridley.state_delay_c_SB_LUT4_I2_O[26]
.sym 79319 _ridley.state_delay_c_SB_LUT4_I2_O[27]
.sym 79339 _ridley.state_delay_c_SB_LUT4_I2_O[24]
.sym 79340 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 79345 _ridley.state_delay_c_SB_LUT4_I2_O[25]
.sym 79349 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 79351 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 79352 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 79353 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 79354 CLK$SB_IO_IN_$glb_clk
.sym 79356 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[1]
.sym 79357 _ridley.state_delay_n[19]
.sym 79358 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 79359 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 79360 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 79361 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 79362 _ridley.state_delay_n[12]
.sym 79363 _ridley.state_delay_n[20]
.sym 79372 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 79377 _ridley.state[1]
.sym 79481 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 79483 _ridley.state_delay_n[23]
.sym 79484 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 79485 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O
.sym 79493 _ridley.cursor_vis__SB_DFFESS_Q_E
.sym 79497 _ridley.cursor_vis__SB_DFFESS_Q_E
.sym 79501 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 79614 _ridley.state_test_c[3]
.sym 79621 _ridley.cursor_vis__SB_LUT4_I3_I0[2]
.sym 79624 _ridley.state_SB_DFFESS_Q_S
.sym 79632 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 80120 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O
.sym 81716 _ridley.state_putchar_ch[0]
.sym 81737 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[0]
.sym 81835 _ridley.state_putchar_ch[1]
.sym 81836 _ridley.state_putchar_ch[2]
.sym 81837 _ridley.state_putchar_ch[3]
.sym 81838 _ridley.state_putchar_ch[4]
.sym 81839 _ridley.state_putchar_ch[5]
.sym 81840 _ridley.state_putchar_ch[6]
.sym 81841 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 81844 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 81860 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 81865 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 81866 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 81877 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 81879 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 81880 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 81882 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 81883 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 81886 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 81887 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 81888 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 81889 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 81891 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 81892 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 81893 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 81895 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 81898 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 81899 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 81900 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 81901 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 81904 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 81907 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 81909 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 81910 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 81913 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 81915 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 81916 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 81917 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 81919 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 81921 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 81922 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 81923 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 81925 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 81927 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 81928 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 81929 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 81931 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 81933 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 81934 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 81935 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 81937 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 81939 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 81940 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 81941 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 81943 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 81945 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 81946 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 81947 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 81950 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 81951 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 81952 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 81953 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 81954 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 81955 CLK$SB_IO_IN_$glb_clk
.sym 81957 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 81958 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 81959 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 81960 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 81961 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 81962 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 81963 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 81964 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 81984 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 81989 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 81990 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 81991 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 82001 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 82003 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 82005 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 82006 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82009 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 82011 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 82013 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 82020 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 82021 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 82022 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 82023 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 82025 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 82026 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 82028 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 82029 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 82032 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 82033 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 82034 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 82037 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 82040 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 82043 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 82044 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 82045 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 82046 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 82049 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 82050 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 82051 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 82055 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 82056 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 82057 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 82058 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 82061 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 82062 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 82063 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 82064 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 82067 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 82068 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 82069 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 82070 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 82073 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 82074 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 82075 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82076 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 82080 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]
.sym 82081 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 82082 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 82083 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 82084 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 82085 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 82086 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[2]
.sym 82087 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 82092 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82104 $PACKER_VCC_NET
.sym 82105 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 82114 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 82121 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 82124 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 82125 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 82126 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[2]
.sym 82127 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 82129 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 82131 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 82133 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 82134 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 82135 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 82136 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 82137 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]
.sym 82138 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 82139 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 82141 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82143 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[3]
.sym 82144 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 82147 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 82154 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 82155 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 82156 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 82157 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 82160 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[2]
.sym 82161 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 82162 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 82163 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[3]
.sym 82166 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 82167 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[2]
.sym 82168 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[3]
.sym 82169 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 82173 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]
.sym 82174 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 82175 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 82178 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 82179 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 82180 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 82181 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 82184 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 82185 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 82186 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 82187 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 82190 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]
.sym 82192 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 82193 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 82196 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 82198 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 82199 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 82203 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 82204 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82205 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 82206 _ridley.cursor_x[1]
.sym 82207 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 82208 _ridley.cursor_x[0]
.sym 82209 _ridley.cursor_x[4]
.sym 82210 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 82211 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 82215 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 82219 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 82227 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82229 _ridley.cursor_y[0]
.sym 82231 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 82232 _ridley.cursor_y[3]
.sym 82236 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 82237 _ridley.cursor_x[2]
.sym 82244 _ridley.cursor_y[3]
.sym 82255 _ridley.cursor_y[5]
.sym 82259 _ridley.cursor_y[4]
.sym 82262 _ridley.cursor_y[0]
.sym 82264 $PACKER_VCC_NET
.sym 82265 _ridley.cursor_y[2]
.sym 82266 _ridley.cursor_y[1]
.sym 82273 _ridley.cursor_x[0]
.sym 82276 $nextpnr_ICESTORM_LC_13$O
.sym 82279 _ridley.cursor_y[0]
.sym 82282 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[2]
.sym 82284 _ridley.cursor_y[1]
.sym 82288 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[3]
.sym 82290 _ridley.cursor_y[2]
.sym 82292 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[2]
.sym 82294 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[4]
.sym 82296 _ridley.cursor_y[3]
.sym 82298 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[3]
.sym 82300 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[5]
.sym 82303 _ridley.cursor_y[4]
.sym 82304 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[4]
.sym 82306 $nextpnr_ICESTORM_LC_14$I3
.sym 82308 _ridley.cursor_y[5]
.sym 82310 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[5]
.sym 82312 $nextpnr_ICESTORM_LC_14$COUT
.sym 82315 $PACKER_VCC_NET
.sym 82316 $nextpnr_ICESTORM_LC_14$I3
.sym 82320 _ridley.cursor_x[0]
.sym 82322 $nextpnr_ICESTORM_LC_14$COUT
.sym 82326 _ridley.cursor_y_SB_DFFESR_Q_E
.sym 82327 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 82328 _ridley.cursor_x_SB_DFFESR_Q_E
.sym 82329 _ridley.cursor_x[2]
.sym 82330 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 82331 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[4]
.sym 82332 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 82333 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 82341 _ridley.cursor_x[1]
.sym 82351 _ridley.cursor_y[2]
.sym 82352 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 82353 _ridley.state_cursorpos_pos[4]
.sym 82355 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82357 _ridley.cursor_y[0]
.sym 82360 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 82369 _ridley.cursor_y_SB_DFFESR_Q_E
.sym 82370 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 82372 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 82374 _ridley.cursor_y[1]
.sym 82376 _ridley.cursor_y[0]
.sym 82378 _ridley.cursor_x[1]
.sym 82379 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 82380 _ridley.cursor_x[0]
.sym 82381 _ridley.cursor_y[2]
.sym 82382 _ridley.cursor_y[4]
.sym 82385 _ridley.state_cursorpos_pos[10]
.sym 82386 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 82389 _ridley.state_cursorpos_pos[9]
.sym 82394 _ridley.cursor_y[5]
.sym 82396 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 82398 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 82400 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 82401 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 82402 _ridley.state_cursorpos_pos[9]
.sym 82403 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 82420 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 82421 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 82424 _ridley.cursor_y[0]
.sym 82425 _ridley.cursor_y[1]
.sym 82426 _ridley.cursor_y[5]
.sym 82427 _ridley.cursor_y[2]
.sym 82431 _ridley.cursor_x[0]
.sym 82433 _ridley.cursor_x[1]
.sym 82436 _ridley.cursor_y[0]
.sym 82438 _ridley.cursor_y[4]
.sym 82439 _ridley.cursor_y[1]
.sym 82442 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 82443 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 82444 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 82445 _ridley.state_cursorpos_pos[10]
.sym 82446 _ridley.cursor_y_SB_DFFESR_Q_E
.sym 82447 CLK$SB_IO_IN_$glb_clk
.sym 82448 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 82450 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[1]
.sym 82451 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[2]
.sym 82452 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[3]
.sym 82453 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[4]
.sym 82454 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[5]
.sym 82455 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 82456 _ridley.state_cursorpos_pos[3]
.sym 82461 _ridley.cursor_y[3]
.sym 82468 _ridley.cursor_y_SB_DFFESR_Q_E
.sym 82469 _ridley.cursor_y[5]
.sym 82471 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 82473 _ridley.state_cursorpos_pos[0]
.sym 82475 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 82476 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 82477 _ridley.state_cursorpos_pos[2]
.sym 82479 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 82481 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 82483 _ridley.cursor_y[0]
.sym 82484 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 82490 _ridley.state_cursorpos_pos[7]
.sym 82491 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 82494 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 82496 _ridley.state_cursorpos_pos[8]
.sym 82498 _ridley.cursor_y_SB_DFFESR_Q_E
.sym 82503 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 82505 _ridley.state_cursorpos_pos[6]
.sym 82506 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82508 _ridley.cursor_y_SB_DFFESR_Q_E
.sym 82513 _ridley.cursor_y[1]
.sym 82515 _ridley.cursor_y[0]
.sym 82520 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 82523 _ridley.cursor_y[0]
.sym 82524 _ridley.cursor_y[1]
.sym 82529 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 82530 _ridley.cursor_y[0]
.sym 82531 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 82532 _ridley.state_cursorpos_pos[6]
.sym 82538 _ridley.cursor_y_SB_DFFESR_Q_E
.sym 82559 _ridley.state_cursorpos_pos[8]
.sym 82560 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 82561 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 82562 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 82565 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 82566 _ridley.state_cursorpos_pos[7]
.sym 82567 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 82568 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82569 _ridley.cursor_y_SB_DFFESR_Q_E
.sym 82570 CLK$SB_IO_IN_$glb_clk
.sym 82571 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 82572 _ridley.state_cursorpos_pos[2]
.sym 82573 _ridley.state_cursorpos_pos[4]
.sym 82574 _ridley.state_cursorpos_pos[1]
.sym 82576 _ridley.state_cursorpos_pos_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 82577 _ridley.state_cursorpos_pos[5]
.sym 82578 _ridley.state_cursorpos_pos[0]
.sym 82579 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 82588 _ridley.cursor_y[0]
.sym 82597 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 82598 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 82599 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I3_1_O[3]
.sym 82614 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[1]
.sym 82615 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[2]
.sym 82617 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_R_SB_LUT4_O_I2[1]
.sym 82624 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[3]
.sym 82625 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[4]
.sym 82626 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_R
.sym 82628 _ridley.state_cursorpos_pos[6]
.sym 82631 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 82636 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 82647 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[1]
.sym 82654 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[4]
.sym 82667 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[3]
.sym 82670 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[2]
.sym 82671 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[1]
.sym 82672 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[3]
.sym 82673 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[4]
.sym 82677 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_R_SB_LUT4_O_I2[1]
.sym 82678 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 82679 _ridley.state_cursorpos_pos[6]
.sym 82684 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[2]
.sym 82691 _ridley.state_cursorpos_pos[6]
.sym 82692 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 82693 CLK$SB_IO_IN_$glb_clk
.sym 82694 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_R
.sym 82695 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 82696 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 82697 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 82702 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 82706 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 82712 _ridley.cursor_y[1]
.sym 82713 _ridley.text_fb_addr_w[7]
.sym 82715 _ridley.text_fb_addr_w[6]
.sym 82719 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[3]
.sym 82722 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 82723 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 82729 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 82730 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 82756 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 82761 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 82764 _ridley.state_delay_c_SB_LUT4_I2_O[4]
.sym 82765 _ridley.state_delay_c_SB_LUT4_I2_O[5]
.sym 82766 _ridley.state_cursorpos_pos_SB_DFFESR_Q_E[1]
.sym 82767 _ridley.state_delay_c_SB_LUT4_I2_O[7]
.sym 82781 _ridley.state_delay_c_SB_LUT4_I2_O[7]
.sym 82782 _ridley.state_delay_c_SB_LUT4_I2_O[4]
.sym 82783 _ridley.state_delay_c_SB_LUT4_I2_O[5]
.sym 82784 _ridley.state_cursorpos_pos_SB_DFFESR_Q_E[1]
.sym 82794 _ridley.state_cursorpos_pos_SB_DFFESR_Q_E[1]
.sym 82795 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 82805 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 82807 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 82815 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 82816 CLK$SB_IO_IN_$glb_clk
.sym 82819 _ridley.state_c[6]
.sym 82820 _ridley.state_c[8]
.sym 82821 _ridley.state_c[10]
.sym 82823 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82824 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 82825 _ridley.state_c[7]
.sym 82830 _ridley.text_fb_w_
.sym 82834 _ridley.text_fb_addr_w[10]
.sym 82840 _ridley.text_fb_addr_w[5]
.sym 82844 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 82849 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 82859 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 82862 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 82863 _ridley.state_delay_c_SB_LUT4_I2_O[4]
.sym 82864 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[0]
.sym 82866 _ridley.state_delay_c_SB_LUT4_I2_O[7]
.sym 82867 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[0]
.sym 82869 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_3_I2[1]
.sym 82872 _ridley.state_delay_c_SB_LUT4_I2_O[5]
.sym 82875 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82876 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 82878 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 82879 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[3]
.sym 82880 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 82881 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 82882 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[2]
.sym 82883 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 82884 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 82885 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 82886 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 82887 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 82888 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82893 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 82894 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 82895 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 82899 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 82900 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 82901 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 82904 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 82907 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_3_I2[1]
.sym 82910 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 82912 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 82913 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 82917 _ridley.state_delay_c_SB_LUT4_I2_O[7]
.sym 82918 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 82919 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 82922 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 82923 _ridley.state_delay_c_SB_LUT4_I2_O[4]
.sym 82924 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 82925 _ridley.state_delay_c_SB_LUT4_I2_O[5]
.sym 82928 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 82929 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[0]
.sym 82930 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[3]
.sym 82931 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[2]
.sym 82934 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 82935 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 82936 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[0]
.sym 82941 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 82942 _ridley.state_c[9]
.sym 82943 _ridley.state_c[12]
.sym 82944 _ridley.state_c[11]
.sym 82945 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 82946 _ridley.state_c[14]
.sym 82947 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 82948 _ridley.state_c[13]
.sym 82966 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 82968 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 82972 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 82973 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 82974 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 82975 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 82976 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 82982 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 82985 _ridley.state_delay_c_SB_LUT4_I2_O[11]
.sym 82986 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 82990 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 82991 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 82992 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 82995 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 82996 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 82997 _ridley.state_delay_c_SB_LUT4_I2_O[15]
.sym 83000 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 83001 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 83002 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 83003 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 83004 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 83005 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 83006 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 83007 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 83008 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 83010 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 83011 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 83017 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 83018 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 83021 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 83022 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 83023 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 83024 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 83027 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 83028 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 83029 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 83033 _ridley.state_delay_c_SB_LUT4_I2_O[11]
.sym 83034 _ridley.state_delay_c_SB_LUT4_I2_O[15]
.sym 83036 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 83039 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 83040 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 83041 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 83042 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 83046 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 83047 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 83048 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 83051 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 83052 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 83054 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 83057 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 83058 _ridley.state_delay_c_SB_LUT4_I2_O[15]
.sym 83059 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 83060 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 83061 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 83062 CLK$SB_IO_IN_$glb_clk
.sym 83064 _ridley.state_c[21]
.sym 83065 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.sym 83066 _ridley.state_c[17]
.sym 83067 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 83068 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 83069 _ridley.state_c[19]
.sym 83070 _ridley.state_c[22]
.sym 83071 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 83089 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 83095 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I3_1_O[3]
.sym 83098 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 83099 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 83105 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 83106 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 83107 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 83108 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 83109 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 83110 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 83112 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 83114 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 83115 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 83116 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 83117 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 83118 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 83119 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 83120 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 83126 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 83131 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 83138 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 83139 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 83144 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 83146 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 83150 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 83151 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 83152 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 83153 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 83156 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 83158 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 83159 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 83164 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 83165 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 83168 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 83170 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 83171 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 83174 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 83175 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 83177 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 83180 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 83182 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 83183 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 83184 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O_$glb_ce
.sym 83185 CLK$SB_IO_IN_$glb_clk
.sym 83187 _ridley.state_c[29]
.sym 83188 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 83189 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 83190 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 83191 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[2]
.sym 83192 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 83193 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 83194 _ridley.state_c[24]
.sym 83212 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 83214 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 83216 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 83218 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 83219 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83221 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 83222 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 83228 _ridley.state_delay_c_SB_LUT4_I2_O[24]
.sym 83229 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 83230 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 83231 _ridley.state_delay_c_SB_LUT4_I2_O[27]
.sym 83232 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 83233 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 83234 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 83235 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 83236 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 83237 _ridley.state_delay_c_SB_LUT4_I2_O[25]
.sym 83238 _ridley.state_delay_c_SB_LUT4_I2_O[26]
.sym 83239 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 83240 _ridley.state_delay_c_SB_LUT4_I2_O[28]
.sym 83241 _ridley.state_delay_c_SB_LUT4_I2_O[29]
.sym 83242 _ridley.state_delay_c_SB_LUT4_I2_O[30]
.sym 83243 _ridley.state_delay_c_SB_LUT4_I2_O[31]
.sym 83244 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 83246 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 83247 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 83248 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 83251 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 83252 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 83253 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 83254 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 83258 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 83259 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 83261 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 83262 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 83264 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 83267 _ridley.state_delay_c_SB_LUT4_I2_O[28]
.sym 83268 _ridley.state_delay_c_SB_LUT4_I2_O[29]
.sym 83269 _ridley.state_delay_c_SB_LUT4_I2_O[30]
.sym 83270 _ridley.state_delay_c_SB_LUT4_I2_O[31]
.sym 83273 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 83274 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 83275 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 83276 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 83279 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 83280 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 83281 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 83282 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 83285 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 83286 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 83287 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 83288 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 83291 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 83294 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 83297 _ridley.state_delay_c_SB_LUT4_I2_O[25]
.sym 83298 _ridley.state_delay_c_SB_LUT4_I2_O[27]
.sym 83299 _ridley.state_delay_c_SB_LUT4_I2_O[24]
.sym 83300 _ridley.state_delay_c_SB_LUT4_I2_O[26]
.sym 83303 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 83304 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 83305 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 83306 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 83310 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 83311 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 83312 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83313 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I3_1_O[3]
.sym 83314 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 83315 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 83316 _ridley.state_delay_n[11]
.sym 83317 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 83336 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 83341 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 83343 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 83351 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 83352 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 83353 _ridley.state_delay_c_SB_LUT4_I2_O[11]
.sym 83355 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 83356 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 83357 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 83358 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 83359 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 83360 _ridley.state_delay_n[19]
.sym 83361 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 83362 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 83363 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 83364 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 83365 _ridley.state_delay_n[12]
.sym 83367 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 83368 _ridley.state_delay_c_SB_LUT4_I2_O[25]
.sym 83369 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 83371 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 83373 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 83374 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 83375 _ridley.state_delay_c_SB_LUT4_I2_O[24]
.sym 83376 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 83377 _ridley.state_delay_c_SB_LUT4_I2_O[26]
.sym 83378 _ridley.state_delay_c_SB_LUT4_I2_O[27]
.sym 83379 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 83381 _ridley.state_delay_n[11]
.sym 83382 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 83384 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 83385 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 83386 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 83387 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 83390 _ridley.state_delay_c_SB_LUT4_I2_O[25]
.sym 83391 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 83392 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 83393 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 83396 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 83397 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 83398 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 83399 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 83402 _ridley.state_delay_n[12]
.sym 83403 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 83404 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 83405 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 83409 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 83410 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 83411 _ridley.state_delay_n[12]
.sym 83414 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 83415 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 83416 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 83417 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 83420 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 83421 _ridley.state_delay_n[11]
.sym 83422 _ridley.state_delay_c_SB_LUT4_I2_O[11]
.sym 83423 _ridley.state_delay_c_SB_LUT4_I2_O[24]
.sym 83426 _ridley.state_delay_c_SB_LUT4_I2_O[26]
.sym 83427 _ridley.state_delay_c_SB_LUT4_I2_O[27]
.sym 83428 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 83429 _ridley.state_delay_n[19]
.sym 83433 _ridley.cursor_vis__SB_LUT4_I3_I0[0]
.sym 83434 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 83435 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 83436 _ridley.cursor_vis_
.sym 83437 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 83438 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 83439 _ridley.cursor_vis__SB_DFFESS_Q_E
.sym 83440 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 83456 _ridley.state_next_SB_DFFESS_Q_D[2]
.sym 83459 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 83460 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 83474 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[1]
.sym 83475 _ridley.state_delay_n[19]
.sym 83476 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 83477 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[3]
.sym 83478 _ridley.state_delay_n[23]
.sym 83481 _ridley.state_delay_n[20]
.sym 83482 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 83484 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[0]
.sym 83485 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 83486 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 83487 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 83488 $PACKER_VCC_NET
.sym 83492 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 83497 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 83501 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 83502 _ridley.state_test_c[3]
.sym 83503 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 83508 _ridley.state_delay_n[20]
.sym 83510 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 83513 _ridley.state_test_c[3]
.sym 83521 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 83525 _ridley.state_delay_n[19]
.sym 83526 _ridley.state_delay_n[23]
.sym 83527 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 83528 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 83531 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[1]
.sym 83532 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[0]
.sym 83533 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 83534 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[3]
.sym 83538 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 83539 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 83544 _ridley.state_test_c[3]
.sym 83551 $PACKER_VCC_NET
.sym 83553 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 83554 CLK$SB_IO_IN_$glb_clk
.sym 83555 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 83558 _ridley.state_next_SB_DFFESS_Q_E
.sym 83559 _ridley.cursor_vis__SB_LUT4_I3_I0[1]
.sym 83560 _ridley.state_test_c[3]
.sym 83561 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 83573 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 83577 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 83578 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 83597 _ridley.cursor_vis__SB_LUT4_I3_I0[2]
.sym 83599 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 83601 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 83602 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 83615 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 83616 _ridley.cursor_vis__SB_LUT4_I3_I0[1]
.sym 83626 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 83642 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 83656 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 83661 _ridley.cursor_vis__SB_LUT4_I3_I0[2]
.sym 83662 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 83667 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 83669 _ridley.cursor_vis__SB_LUT4_I3_I0[1]
.sym 83676 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 83677 CLK$SB_IO_IN_$glb_clk
.sym 83678 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 83693 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 83702 _ridley.color_bg_SB_DFFESR_Q_R
.sym 85430 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 85691 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 85696 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 85815 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 85820 _ridley.text_fb_data_w[5]
.sym 85822 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 85848 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[0]
.sym 85856 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 85892 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[0]
.sym 85908 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 85909 CLK$SB_IO_IN_$glb_clk
.sym 85911 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 85912 _ridley.text_fb_data_w[6]
.sym 85913 _ridley.text_fb_data_w[5]
.sym 85914 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_5_O[2]
.sym 85915 _ridley.text_fb_data_w[0]
.sym 85916 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 85918 _ridley.text_fb_data_w[1]
.sym 85942 _ridley.text_fb_data_w[1]
.sym 85945 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 85953 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[1]
.sym 85954 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[2]
.sym 85955 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[3]
.sym 85957 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[5]
.sym 85963 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 85964 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[4]
.sym 85966 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[6]
.sym 85977 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[0]
.sym 85984 $nextpnr_ICESTORM_LC_11$O
.sym 85987 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[0]
.sym 85990 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 85993 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[1]
.sym 85994 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[0]
.sym 85996 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 85999 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[2]
.sym 86000 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 86002 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 86005 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[3]
.sym 86006 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 86008 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 86010 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[4]
.sym 86012 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 86014 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[6]
.sym 86017 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[5]
.sym 86018 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 86020 $nextpnr_ICESTORM_LC_12$I3
.sym 86022 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[6]
.sym 86024 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[6]
.sym 86030 $nextpnr_ICESTORM_LC_12$I3
.sym 86031 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 86032 CLK$SB_IO_IN_$glb_clk
.sym 86035 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 86036 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 86037 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 86038 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 86039 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 86041 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 86046 _ridley.text_fb_data_w[4]
.sym 86047 $PACKER_VCC_NET
.sym 86051 _ridley.text_fb_data_w[1]
.sym 86052 _ridley.state_putchar_ch[2]
.sym 86054 _ridley.state_putchar_ch[3]
.sym 86055 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 86056 _ridley.text_fb_data_w[3]
.sym 86057 _ridley.text_fb_data_w[5]
.sym 86062 _ridley.text_fb_data_w[0]
.sym 86065 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 86066 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 86067 _ridley.state_cursorpos_pos[1]
.sym 86068 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 86069 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 86078 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 86079 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 86085 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 86086 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 86091 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 86092 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 86093 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 86094 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 86096 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 86097 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 86099 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 86100 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 86101 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 86102 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 86105 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 86108 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 86109 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 86110 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 86111 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 86115 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 86116 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 86117 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 86120 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 86121 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 86122 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 86123 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 86126 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 86128 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 86129 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 86132 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 86133 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 86135 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 86138 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 86139 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 86140 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 86141 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 86144 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 86145 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 86147 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 86150 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 86151 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 86153 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 86159 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 86160 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 86161 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 86162 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 86163 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 86164 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 86167 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 86170 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 86179 _ridley.cursor_y[0]
.sym 86182 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 86184 _ridley.cursor_y[3]
.sym 86185 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 86186 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 86187 _ridley.cursor_x[2]
.sym 86190 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 86191 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 86192 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 86202 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 86203 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 86205 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 86207 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 86210 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 86211 _ridley.cursor_x[0]
.sym 86216 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 86217 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 86218 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 86219 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 86224 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 86225 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 86226 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 86227 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 86228 _ridley.cursor_y[0]
.sym 86229 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 86231 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 86232 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 86233 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 86234 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 86238 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 86239 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 86243 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 86244 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 86245 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 86246 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 86249 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 86250 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 86251 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 86252 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 86255 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 86256 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 86257 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 86258 _ridley.cursor_y[0]
.sym 86261 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 86262 _ridley.cursor_x[0]
.sym 86263 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 86264 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 86267 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 86268 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 86269 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 86270 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 86273 _ridley.cursor_y[0]
.sym 86274 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 86275 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 86276 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 86280 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 86281 _ridley.cursor_x[3]
.sym 86282 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 86284 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 86285 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 86286 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 86287 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 86293 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 86297 $PACKER_VCC_NET
.sym 86298 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 86300 _ridley.cursor_y[0]
.sym 86303 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 86306 _ridley.cursor_x[0]
.sym 86308 _ridley.cursor_x[4]
.sym 86311 _ridley.cursor_y[1]
.sym 86314 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 86315 _ridley.cursor_x[3]
.sym 86323 _ridley.cursor_x_SB_DFFESR_Q_E
.sym 86325 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 86326 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 86327 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 86328 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 86330 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 86331 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 86333 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 86334 _ridley.cursor_x[0]
.sym 86335 _ridley.state_cursorpos_pos[0]
.sym 86336 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 86337 _ridley.state_cursorpos_pos[1]
.sym 86338 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 86341 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 86342 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 86343 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 86344 _ridley.state_cursorpos_pos[4]
.sym 86345 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 86349 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 86350 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 86351 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 86352 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 86355 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 86356 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 86357 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 86360 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 86361 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 86362 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 86366 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 86367 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 86368 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 86369 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 86373 _ridley.state_cursorpos_pos[1]
.sym 86374 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 86375 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 86378 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 86379 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 86380 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 86381 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 86385 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 86386 _ridley.state_cursorpos_pos[0]
.sym 86387 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 86390 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 86391 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 86392 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 86393 _ridley.state_cursorpos_pos[4]
.sym 86396 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 86397 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 86398 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 86399 _ridley.cursor_x[0]
.sym 86400 _ridley.cursor_x_SB_DFFESR_Q_E
.sym 86401 CLK$SB_IO_IN_$glb_clk
.sym 86402 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 86404 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[5]
.sym 86405 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[6]
.sym 86406 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[7]
.sym 86407 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[8]
.sym 86408 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 86409 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 86410 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 86418 _ridley.cursor_y[0]
.sym 86423 _ridley.state_cursorpos_pos[0]
.sym 86425 _ridley.view_ahead_2__SB_LUT4_O_I0[3]
.sym 86426 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 86427 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 86430 _ridley.cursor_x[1]
.sym 86431 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 86433 $PACKER_VCC_NET
.sym 86436 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 86437 _ridley.state_cursorpos_pos[5]
.sym 86438 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[5]
.sym 86445 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 86448 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 86450 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 86452 _ridley.cursor_y[3]
.sym 86455 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 86458 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 86459 _ridley.cursor_y[4]
.sym 86460 _ridley.state_cursorpos_pos[2]
.sym 86461 _ridley.cursor_y[0]
.sym 86462 _ridley.cursor_x_SB_DFFESR_Q_E
.sym 86463 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 86464 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 86466 _ridley.cursor_y[2]
.sym 86469 _ridley.cursor_y[0]
.sym 86471 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 86472 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 86474 _ridley.cursor_y[2]
.sym 86475 _ridley.cursor_y[1]
.sym 86477 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 86478 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 86479 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 86483 _ridley.cursor_y[3]
.sym 86484 _ridley.cursor_y[1]
.sym 86485 _ridley.cursor_y[2]
.sym 86486 _ridley.cursor_y[4]
.sym 86489 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 86490 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 86495 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 86496 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 86497 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 86498 _ridley.state_cursorpos_pos[2]
.sym 86501 _ridley.cursor_y[1]
.sym 86503 _ridley.cursor_y[4]
.sym 86504 _ridley.cursor_y[0]
.sym 86507 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 86508 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 86513 _ridley.cursor_y[0]
.sym 86514 _ridley.cursor_y[3]
.sym 86519 _ridley.cursor_y[3]
.sym 86520 _ridley.cursor_y[1]
.sym 86521 _ridley.cursor_y[0]
.sym 86522 _ridley.cursor_y[2]
.sym 86523 _ridley.cursor_x_SB_DFFESR_Q_E
.sym 86524 CLK$SB_IO_IN_$glb_clk
.sym 86525 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 86527 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 86528 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 86529 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 86530 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 86531 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 86533 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 86543 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 86550 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[6]
.sym 86552 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[7]
.sym 86554 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[8]
.sym 86556 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 86557 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 86559 _ridley.state_cursorpos_pos[1]
.sym 86561 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 86568 _ridley.state_cursorpos_pos[4]
.sym 86569 _ridley.state_cursorpos_pos[1]
.sym 86571 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 86572 _ridley.state_cursorpos_pos[5]
.sym 86573 _ridley.state_cursorpos_pos[0]
.sym 86574 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 86575 _ridley.state_cursorpos_pos[2]
.sym 86585 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 86594 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[3]
.sym 86598 _ridley.state_cursorpos_pos[3]
.sym 86599 $nextpnr_ICESTORM_LC_9$O
.sym 86602 _ridley.state_cursorpos_pos[0]
.sym 86605 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 86607 _ridley.state_cursorpos_pos[1]
.sym 86609 _ridley.state_cursorpos_pos[0]
.sym 86611 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 86613 _ridley.state_cursorpos_pos[2]
.sym 86615 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 86617 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 86619 _ridley.state_cursorpos_pos[3]
.sym 86621 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 86623 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 86625 _ridley.state_cursorpos_pos[4]
.sym 86627 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 86630 _ridley.state_cursorpos_pos[5]
.sym 86633 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 86638 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 86639 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 86645 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[3]
.sym 86646 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 86647 CLK$SB_IO_IN_$glb_clk
.sym 86648 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 86650 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 86652 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 86654 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 86655 _ridley.text_fb_addr_w[7]
.sym 86656 _ridley.text_fb_addr_w[6]
.sym 86660 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 86663 _ridley.cursor_y[3]
.sym 86667 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 86668 _ridley.cursor_x[2]
.sym 86675 _ridley.state_c[6]
.sym 86676 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 86677 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 86681 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 86691 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[1]
.sym 86692 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 86693 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[3]
.sym 86694 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[4]
.sym 86695 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[5]
.sym 86696 _ridley.state_cursorpos_pos[0]
.sym 86700 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[2]
.sym 86703 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 86710 _ridley.state_cursorpos_pos_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 86724 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[2]
.sym 86730 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[4]
.sym 86736 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[1]
.sym 86747 _ridley.state_cursorpos_pos[0]
.sym 86748 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[2]
.sym 86749 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[4]
.sym 86750 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[3]
.sym 86755 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[5]
.sym 86759 _ridley.state_cursorpos_pos[0]
.sym 86765 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[1]
.sym 86766 _ridley.state_cursorpos_pos_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 86767 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[5]
.sym 86769 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 86770 CLK$SB_IO_IN_$glb_clk
.sym 86771 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 86772 _ridley.text_fb_addr_w[5]
.sym 86774 _ridley.text_fb_addr_w[8]
.sym 86775 _ridley.text_fb_addr_w[9]
.sym 86776 _ridley.text_fb_w_
.sym 86777 _ridley.text_fb_addr_w[10]
.sym 86778 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 86779 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 86789 _ridley.text_fb_addr_w[6]
.sym 86798 _ridley.state_c[9]
.sym 86799 _ridley.state_c[7]
.sym 86804 _ridley.text_fb_addr_w[7]
.sym 86805 _ridley.text_fb_addr_w[5]
.sym 86806 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 86820 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I3_1_O[3]
.sym 86826 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 86830 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 86834 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 86840 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 86843 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 86846 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 86847 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 86852 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 86853 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 86861 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 86888 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 86889 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 86890 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I3_1_O[3]
.sym 86891 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 86897 _ridley.state_c_SB_DFFE_Q_D[2]
.sym 86898 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 86899 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2]
.sym 86900 _ridley.state_c_SB_DFFE_Q_D[5]
.sym 86901 _ridley.state_c_SB_DFFE_Q_D[6]
.sym 86902 _ridley.state_c_SB_DFFE_Q_D[7]
.sym 86909 _ridley.text_fb_addr_w[3]
.sym 86910 _ridley.text_fb_addr_w[9]
.sym 86911 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 86914 _ridley.cursor_y[0]
.sym 86916 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 86917 _ridley.text_fb_addr_w[0]
.sym 86919 _ridley.text_fb_data_w[6]
.sym 86923 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 86930 _ridley.cursor_vis_
.sym 86943 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 86952 _ridley.state_c_SB_DFFE_Q_D[8]
.sym 86959 _ridley.state_c_SB_DFFE_Q_D[7]
.sym 86962 _ridley.state_c_SB_DFFE_Q_D[10]
.sym 86965 _ridley.state_c_SB_DFFE_Q_D[5]
.sym 86966 _ridley.state_c_SB_DFFE_Q_D[6]
.sym 86975 _ridley.state_c_SB_DFFE_Q_D[6]
.sym 86982 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 86983 _ridley.state_c_SB_DFFE_Q_D[8]
.sym 86987 _ridley.state_c_SB_DFFE_Q_D[10]
.sym 86989 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 86999 _ridley.state_c_SB_DFFE_Q_D[7]
.sym 87000 _ridley.state_c_SB_DFFE_Q_D[5]
.sym 87001 _ridley.state_c_SB_DFFE_Q_D[10]
.sym 87002 _ridley.state_c_SB_DFFE_Q_D[8]
.sym 87005 _ridley.state_c_SB_DFFE_Q_D[8]
.sym 87006 _ridley.state_c_SB_DFFE_Q_D[7]
.sym 87007 _ridley.state_c_SB_DFFE_Q_D[5]
.sym 87008 _ridley.state_c_SB_DFFE_Q_D[10]
.sym 87011 _ridley.state_c_SB_DFFE_Q_D[7]
.sym 87013 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 87015 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_ce
.sym 87016 CLK$SB_IO_IN_$glb_clk
.sym 87018 _ridley.state_c_SB_DFFE_Q_D[8]
.sym 87019 _ridley.state_c_SB_DFFE_Q_D[9]
.sym 87020 _ridley.state_c_SB_DFFE_Q_D[10]
.sym 87021 _ridley.state_c_SB_DFFE_Q_D[11]
.sym 87022 _ridley.state_c_SB_DFFE_Q_D[12]
.sym 87023 _ridley.state_c_SB_DFFE_Q_D[13]
.sym 87024 _ridley.state_c_SB_DFFE_Q_D[14]
.sym 87025 _ridley.state_c_SB_DFFE_Q_D[15]
.sym 87044 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 87046 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 87049 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 87065 _ridley.state_c_SB_DFFE_Q_D[6]
.sym 87076 _ridley.state_c_SB_DFFE_Q_D[9]
.sym 87078 _ridley.state_c_SB_DFFE_Q_D[11]
.sym 87079 _ridley.state_c_SB_DFFE_Q_D[12]
.sym 87080 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 87081 _ridley.state_c_SB_DFFE_Q_D[14]
.sym 87082 _ridley.state_c_SB_DFFE_Q_D[15]
.sym 87083 _ridley.state_c_SB_DFFE_Q_D[16]
.sym 87088 _ridley.state_c_SB_DFFE_Q_D[13]
.sym 87089 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 87092 _ridley.state_c_SB_DFFE_Q_D[12]
.sym 87093 _ridley.state_c_SB_DFFE_Q_D[9]
.sym 87094 _ridley.state_c_SB_DFFE_Q_D[6]
.sym 87095 _ridley.state_c_SB_DFFE_Q_D[11]
.sym 87098 _ridley.state_c_SB_DFFE_Q_D[9]
.sym 87104 _ridley.state_c_SB_DFFE_Q_D[12]
.sym 87110 _ridley.state_c_SB_DFFE_Q_D[11]
.sym 87117 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 87119 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 87123 _ridley.state_c_SB_DFFE_Q_D[14]
.sym 87128 _ridley.state_c_SB_DFFE_Q_D[14]
.sym 87129 _ridley.state_c_SB_DFFE_Q_D[15]
.sym 87130 _ridley.state_c_SB_DFFE_Q_D[13]
.sym 87131 _ridley.state_c_SB_DFFE_Q_D[16]
.sym 87137 _ridley.state_c_SB_DFFE_Q_D[13]
.sym 87138 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_ce
.sym 87139 CLK$SB_IO_IN_$glb_clk
.sym 87141 _ridley.state_c_SB_DFFE_Q_D[16]
.sym 87142 _ridley.state_c_SB_DFFE_Q_D[17]
.sym 87143 _ridley.state_c_SB_DFFE_Q_D[18]
.sym 87144 _ridley.state_c_SB_DFFE_Q_D[19]
.sym 87145 _ridley.state_c_SB_DFFE_Q_D[20]
.sym 87146 _ridley.state_c_SB_DFFE_Q_D[21]
.sym 87147 _ridley.state_c_SB_DFFE_Q_D[22]
.sym 87148 _ridley.state_c_SB_DFFE_Q_D[23]
.sym 87159 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 87167 _ridley.state[1]
.sym 87172 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 87176 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 87182 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 87183 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.sym 87184 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 87185 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 87196 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 87198 _ridley.state_c_SB_DFFE_Q_D[24]
.sym 87199 _ridley.state_c_SB_DFFE_Q_D[17]
.sym 87200 _ridley.state_c_SB_DFFE_Q_D[18]
.sym 87201 _ridley.state_c_SB_DFFE_Q_D[19]
.sym 87202 _ridley.state_c_SB_DFFE_Q_D[20]
.sym 87205 _ridley.state_c_SB_DFFE_Q_D[23]
.sym 87211 _ridley.state_c_SB_DFFE_Q_D[21]
.sym 87212 _ridley.state_c_SB_DFFE_Q_D[22]
.sym 87213 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 87217 _ridley.state_c_SB_DFFE_Q_D[21]
.sym 87221 _ridley.state_c_SB_DFFE_Q_D[22]
.sym 87222 _ridley.state_c_SB_DFFE_Q_D[24]
.sym 87223 _ridley.state_c_SB_DFFE_Q_D[23]
.sym 87224 _ridley.state_c_SB_DFFE_Q_D[21]
.sym 87228 _ridley.state_c_SB_DFFE_Q_D[17]
.sym 87235 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.sym 87236 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 87239 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 87240 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 87241 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 87242 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 87247 _ridley.state_c_SB_DFFE_Q_D[19]
.sym 87254 _ridley.state_c_SB_DFFE_Q_D[22]
.sym 87257 _ridley.state_c_SB_DFFE_Q_D[19]
.sym 87258 _ridley.state_c_SB_DFFE_Q_D[20]
.sym 87259 _ridley.state_c_SB_DFFE_Q_D[17]
.sym 87260 _ridley.state_c_SB_DFFE_Q_D[18]
.sym 87261 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_ce
.sym 87262 CLK$SB_IO_IN_$glb_clk
.sym 87264 _ridley.state_c_SB_DFFE_Q_D[24]
.sym 87265 _ridley.state_c_SB_DFFE_Q_D[25]
.sym 87266 _ridley.state_c_SB_DFFE_Q_D[26]
.sym 87267 _ridley.state_c_SB_DFFE_Q_D[27]
.sym 87268 _ridley.state_c_SB_DFFE_Q_D[28]
.sym 87269 _ridley.state_c_SB_DFFE_Q_D[29]
.sym 87270 _ridley.state_c_SB_DFFE_Q_D[30]
.sym 87271 _ridley.state_c_SB_DFFE_Q_D[31]
.sym 87278 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 87288 $PACKER_GND_NET
.sym 87290 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 87291 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87296 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 87298 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 87305 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 87306 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 87308 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 87309 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 87311 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 87313 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 87315 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87316 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 87319 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 87320 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 87321 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 87322 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 87323 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 87326 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 87327 _ridley.state[1]
.sym 87329 _ridley.state_c_SB_DFFE_Q_D[24]
.sym 87333 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 87334 _ridley.state_c_SB_DFFE_Q_D[29]
.sym 87338 _ridley.state_c_SB_DFFE_Q_D[29]
.sym 87344 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 87345 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 87346 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 87350 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 87351 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 87352 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 87356 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 87358 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 87359 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 87362 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 87363 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 87364 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 87365 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 87368 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 87369 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 87370 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 87374 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 87375 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 87376 _ridley.state[1]
.sym 87377 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87382 _ridley.state_c_SB_DFFE_Q_D[24]
.sym 87384 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_ce
.sym 87385 CLK$SB_IO_IN_$glb_clk
.sym 87387 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 87388 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 87389 _ridley.state_test_c_SB_DFFE_Q_E
.sym 87390 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 87391 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 87392 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 87393 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 87394 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 87412 _ridley.state[0]
.sym 87414 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 87417 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87418 _ridley.state[2]
.sym 87419 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 87420 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 87422 _ridley.cursor_vis_
.sym 87428 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 87432 _ridley.state_next_SB_DFFESS_Q_D[2]
.sym 87433 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 87434 _ridley.state[2]
.sym 87435 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 87436 _ridley.state[0]
.sym 87437 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 87439 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 87440 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[2]
.sym 87441 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87442 _ridley.state[2]
.sym 87444 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 87445 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87448 $PACKER_GND_NET
.sym 87449 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 87451 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 87453 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 87454 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 87455 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 87457 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 87459 _ridley.state[1]
.sym 87463 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 87464 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87467 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[2]
.sym 87468 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 87469 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 87473 _ridley.state[1]
.sym 87474 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 87475 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 87476 _ridley.state[2]
.sym 87479 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 87480 _ridley.state_next_SB_DFFESS_Q_D[2]
.sym 87481 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 87482 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 87486 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 87487 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 87492 _ridley.state[2]
.sym 87493 _ridley.state[0]
.sym 87494 _ridley.state[1]
.sym 87497 $PACKER_GND_NET
.sym 87504 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 87505 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87507 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 87508 CLK$SB_IO_IN_$glb_clk
.sym 87509 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87510 _ridley.state_SB_DFFESR_Q_1_D[5]
.sym 87511 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87512 _ridley.state_next_SB_LUT4_I2_I3[2]
.sym 87513 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 87514 _ridley.state_SB_DFFESS_Q_E
.sym 87515 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 87516 _ridley.state_next[1]
.sym 87517 _ridley.state_next_SB_DFFESS_Q_E
.sym 87522 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R
.sym 87529 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 87532 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 87536 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 87540 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 87552 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 87554 _ridley.cursor_vis__SB_LUT4_I3_I0[1]
.sym 87555 _ridley.cursor_vis__SB_LUT4_I3_I0[2]
.sym 87556 _ridley.state_SB_DFFESR_Q_1_D[5]
.sym 87559 _ridley.cursor_vis__SB_LUT4_I3_I0[0]
.sym 87562 _ridley.cursor_vis_
.sym 87564 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 87566 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 87567 _ridley.state[0]
.sym 87569 _ridley.cursor_vis__SB_DFFESS_Q_E
.sym 87575 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 87578 _ridley.state[2]
.sym 87579 _ridley.state[1]
.sym 87580 _ridley.cursor_vis__SB_LUT4_I3_I0[1]
.sym 87584 _ridley.state[2]
.sym 87585 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 87586 _ridley.state[0]
.sym 87587 _ridley.state[1]
.sym 87591 _ridley.state[0]
.sym 87593 _ridley.state[2]
.sym 87596 _ridley.state[2]
.sym 87597 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 87598 _ridley.state[0]
.sym 87599 _ridley.state[1]
.sym 87602 _ridley.cursor_vis__SB_LUT4_I3_I0[1]
.sym 87603 _ridley.cursor_vis_
.sym 87604 _ridley.cursor_vis__SB_LUT4_I3_I0[0]
.sym 87605 _ridley.cursor_vis__SB_LUT4_I3_I0[2]
.sym 87608 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 87610 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 87611 _ridley.state_SB_DFFESR_Q_1_D[5]
.sym 87614 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 87616 _ridley.state[1]
.sym 87620 _ridley.state[0]
.sym 87622 _ridley.state[2]
.sym 87623 _ridley.state[1]
.sym 87626 _ridley.state[1]
.sym 87627 _ridley.state[2]
.sym 87629 _ridley.state[0]
.sym 87630 _ridley.cursor_vis__SB_DFFESS_Q_E
.sym 87631 CLK$SB_IO_IN_$glb_clk
.sym 87632 _ridley.cursor_vis__SB_LUT4_I3_I0[1]
.sym 87633 _ridley.state[0]
.sym 87634 _ridley.state_SB_DFFESS_Q_S
.sym 87635 _ridley.state_SB_DFFESS_Q_E
.sym 87636 _ridley.state[2]
.sym 87637 _ridley.state[1]
.sym 87640 _ridley.state_next_SB_LUT4_I2_I1[0]
.sym 87651 _ridley.cursor_vis__SB_LUT4_I3_I0[2]
.sym 87652 _ridley.state_SB_DFFESR_Q_1_D[5]
.sym 87654 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87656 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 87658 _ridley.state[1]
.sym 87665 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 87675 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87681 _ridley.state_next_SB_DFFESS_Q_E
.sym 87689 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 87690 _ridley.state[0]
.sym 87693 _ridley.state[2]
.sym 87694 _ridley.state[1]
.sym 87720 _ridley.state_next_SB_DFFESS_Q_E
.sym 87726 _ridley.state[0]
.sym 87727 _ridley.state[2]
.sym 87728 _ridley.state[1]
.sym 87733 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 87739 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 87778 _ridley.state_test_c[3]
.sym 87783 _ridley.cursor_vis__SB_LUT4_I3_I0[1]
.sym 89752 _ridley.text_fb_data_w[6]
.sym 89876 _ridley.text_fb_data_w[5]
.sym 89988 _ridley.text_fb_data_w[3]
.sym 89989 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 89990 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 89991 _ridley.text_fb_data_w[2]
.sym 89992 _ridley.text_fb_data_w[4]
.sym 89993 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 89994 _ridley.text_fb_data_w[7]
.sym 89995 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 90021 _ridley.state[1]
.sym 90030 _ridley.state_putchar_ch[1]
.sym 90031 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 90034 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 90035 _ridley.state_putchar_ch[6]
.sym 90036 _ridley.text_fb_data_w[1]
.sym 90040 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_5_O[2]
.sym 90042 _ridley.state_putchar_ch[5]
.sym 90043 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 90044 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 90045 _ridley.state[1]
.sym 90048 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90049 _ridley.text_fb_data_w[0]
.sym 90050 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 90052 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 90053 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 90058 _ridley.state_putchar_ch[0]
.sym 90062 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 90063 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 90065 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 90068 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90070 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 90071 _ridley.state_putchar_ch[6]
.sym 90074 _ridley.state_putchar_ch[5]
.sym 90075 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 90077 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90080 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 90081 _ridley.text_fb_data_w[0]
.sym 90082 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 90086 _ridley.state_putchar_ch[0]
.sym 90088 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_5_O[2]
.sym 90089 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90092 _ridley.text_fb_data_w[1]
.sym 90093 _ridley.text_fb_data_w[0]
.sym 90104 _ridley.state_putchar_ch[1]
.sym 90105 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 90106 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 90107 _ridley.state[1]
.sym 90108 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_$glb_ce
.sym 90109 CLK$SB_IO_IN_$glb_clk
.sym 90111 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 90127 _ridley.text_fb_data_w[6]
.sym 90129 _ridley.text_fb_data_w[5]
.sym 90133 _ridley.text_fb_data_w[0]
.sym 90137 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 90146 _ridley.text_fb_data_w[1]
.sym 90154 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 90155 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 90156 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 90157 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 90158 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 90160 _ridley.cursor_x[0]
.sym 90161 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 90163 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 90164 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 90165 _ridley.cursor_y[0]
.sym 90166 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 90167 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 90172 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 90173 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 90181 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 90182 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90191 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 90192 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 90193 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 90197 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 90198 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 90199 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 90200 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 90203 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 90204 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 90205 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 90206 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 90209 _ridley.cursor_y[0]
.sym 90210 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 90211 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 90212 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 90215 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 90216 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 90217 _ridley.cursor_x[0]
.sym 90218 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 90227 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90228 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 90230 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 90245 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 90256 _ridley.cursor_x[0]
.sym 90257 _ridley.text_fb_data_w[5]
.sym 90262 _ridley.cursor_y[5]
.sym 90266 _ridley.cursor_y[4]
.sym 90276 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 90280 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 90284 _ridley.cursor_x[3]
.sym 90285 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 90286 _ridley.cursor_y[0]
.sym 90289 $PACKER_VCC_NET
.sym 90294 _ridley.cursor_x[1]
.sym 90297 _ridley.cursor_x[4]
.sym 90304 _ridley.cursor_x[0]
.sym 90306 _ridley.cursor_x[2]
.sym 90307 $nextpnr_ICESTORM_LC_15$O
.sym 90310 _ridley.cursor_x[0]
.sym 90313 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 90316 _ridley.cursor_x[1]
.sym 90319 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 90322 _ridley.cursor_x[2]
.sym 90323 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 90325 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 90327 _ridley.cursor_x[3]
.sym 90329 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 90331 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 90334 _ridley.cursor_x[4]
.sym 90335 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 90337 $nextpnr_ICESTORM_LC_16$I3
.sym 90340 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 90341 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 90343 $nextpnr_ICESTORM_LC_16$COUT
.sym 90345 $PACKER_VCC_NET
.sym 90347 $nextpnr_ICESTORM_LC_16$I3
.sym 90350 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 90351 _ridley.cursor_y[0]
.sym 90352 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 90353 $nextpnr_ICESTORM_LC_16$COUT
.sym 90357 _ridley.view_ahead_2__SB_LUT4_O_I0[3]
.sym 90369 _ridley.text_fb_data_w[1]
.sym 90370 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 90375 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 90378 $PACKER_VCC_NET
.sym 90379 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 90381 _ridley.cursor_y[2]
.sym 90382 _ridley.state_cursorpos_pos[3]
.sym 90387 _ridley.cursor_y[2]
.sym 90389 _ridley.cursor_y[1]
.sym 90391 _ridley.cursor_x[3]
.sym 90398 _ridley.state_cursorpos_pos[3]
.sym 90400 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 90401 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 90402 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 90403 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 90404 _ridley.cursor_y[0]
.sym 90407 _ridley.cursor_y[2]
.sym 90408 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 90409 _ridley.cursor_x[1]
.sym 90410 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 90411 _ridley.cursor_x[0]
.sym 90412 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90413 _ridley.cursor_y[3]
.sym 90414 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 90415 _ridley.cursor_x[3]
.sym 90416 _ridley.cursor_x_SB_DFFESR_Q_E
.sym 90417 _ridley.cursor_x[2]
.sym 90419 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 90420 _ridley.state_cursorpos_pos[5]
.sym 90422 _ridley.cursor_y[5]
.sym 90426 _ridley.cursor_y[4]
.sym 90427 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 90428 _ridley.cursor_y[1]
.sym 90431 _ridley.cursor_y[0]
.sym 90432 _ridley.cursor_y[1]
.sym 90434 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 90437 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 90438 _ridley.state_cursorpos_pos[3]
.sym 90439 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90440 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 90443 _ridley.state_cursorpos_pos[5]
.sym 90444 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 90445 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 90446 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 90455 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 90457 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 90458 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90461 _ridley.cursor_y[5]
.sym 90462 _ridley.cursor_y[2]
.sym 90463 _ridley.cursor_y[4]
.sym 90464 _ridley.cursor_y[3]
.sym 90467 _ridley.cursor_x[0]
.sym 90468 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90469 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 90470 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 90473 _ridley.cursor_x[3]
.sym 90474 _ridley.cursor_x[0]
.sym 90475 _ridley.cursor_x[2]
.sym 90476 _ridley.cursor_x[1]
.sym 90477 _ridley.cursor_x_SB_DFFESR_Q_E
.sym 90478 CLK$SB_IO_IN_$glb_clk
.sym 90479 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 90481 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 90484 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 90485 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 90486 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 90487 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 90495 _ridley.text_fb_data_w[0]
.sym 90499 _ridley.text_fb_data_w[0]
.sym 90500 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90504 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[8]
.sym 90505 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 90513 _ridley.state[1]
.sym 90514 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 90521 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 90523 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 90524 _ridley.cursor_y[1]
.sym 90527 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 90528 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 90530 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 90533 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 90535 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 90536 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 90538 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 90541 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 90542 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 90543 _ridley.cursor_x[4]
.sym 90545 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 90547 _ridley.cursor_y[2]
.sym 90549 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 90551 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 90552 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 90553 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 90555 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 90556 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 90559 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 90561 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 90562 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 90563 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 90565 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 90567 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 90568 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 90569 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 90571 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 90573 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 90574 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 90575 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 90577 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 90579 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 90580 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 90581 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 90584 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 90585 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 90586 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 90587 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 90591 _ridley.cursor_y[2]
.sym 90592 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 90593 _ridley.cursor_y[1]
.sym 90597 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 90598 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 90599 _ridley.cursor_x[4]
.sym 90604 _ridley.cursor_vis__SB_LUT4_I0_I1[3]
.sym 90605 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 90606 _ridley.cursor_vis__SB_LUT4_I0_O[1]
.sym 90607 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 90627 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 90630 _ridley.cursor_x[0]
.sym 90637 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 90638 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 90646 _ridley.cursor_x[3]
.sym 90651 _ridley.cursor_x[1]
.sym 90653 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[5]
.sym 90654 $PACKER_VCC_NET
.sym 90657 _ridley.cursor_x[4]
.sym 90662 _ridley.cursor_y[0]
.sym 90663 _ridley.cursor_x[2]
.sym 90665 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 90666 _ridley.cursor_y[1]
.sym 90670 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 90672 _ridley.cursor_y[2]
.sym 90673 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[4]
.sym 90676 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 90678 _ridley.cursor_x[1]
.sym 90679 _ridley.cursor_y[0]
.sym 90682 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 90684 _ridley.cursor_y[1]
.sym 90685 _ridley.cursor_x[2]
.sym 90686 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 90688 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 90690 _ridley.cursor_y[2]
.sym 90691 _ridley.cursor_x[3]
.sym 90692 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 90694 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 90696 _ridley.cursor_x[4]
.sym 90697 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 90698 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 90700 $nextpnr_ICESTORM_LC_18$I3
.sym 90702 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 90703 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[4]
.sym 90704 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 90706 $nextpnr_ICESTORM_LC_18$COUT
.sym 90709 $PACKER_VCC_NET
.sym 90710 $nextpnr_ICESTORM_LC_18$I3
.sym 90712 $nextpnr_ICESTORM_LC_19$I3
.sym 90715 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[5]
.sym 90718 $nextpnr_ICESTORM_LC_19$COUT
.sym 90721 $PACKER_VCC_NET
.sym 90722 $nextpnr_ICESTORM_LC_19$I3
.sym 90727 _ridley.cursor_vis__SB_LUT4_I0_I1[1]
.sym 90728 _ridley.cursor_vis__SB_LUT4_I0_O[2]
.sym 90729 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 90730 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 90731 _ridley.cursor_vis__SB_LUT4_I0_O[0]
.sym 90743 _ridley.cursor_x[0]
.sym 90745 _ridley.cursor_x[4]
.sym 90750 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 90751 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 90752 _ridley.cursor_y[4]
.sym 90753 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 90755 _ridley.cursor_y[5]
.sym 90759 _ridley.text_fb_addr_w[8]
.sym 90760 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
.sym 90762 $nextpnr_ICESTORM_LC_19$COUT
.sym 90770 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90771 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[6]
.sym 90773 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[7]
.sym 90774 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 90776 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[8]
.sym 90777 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[5]
.sym 90780 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 90782 $PACKER_VCC_NET
.sym 90794 _ridley.state_c[6]
.sym 90798 _ridley.state_c[7]
.sym 90799 $nextpnr_ICESTORM_LC_20$I3
.sym 90802 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[6]
.sym 90805 $nextpnr_ICESTORM_LC_20$COUT
.sym 90807 $PACKER_VCC_NET
.sym 90809 $nextpnr_ICESTORM_LC_20$I3
.sym 90811 $nextpnr_ICESTORM_LC_21$I3
.sym 90814 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[7]
.sym 90817 $nextpnr_ICESTORM_LC_21$COUT
.sym 90819 $PACKER_VCC_NET
.sym 90821 $nextpnr_ICESTORM_LC_21$I3
.sym 90823 $nextpnr_ICESTORM_LC_22$I3
.sym 90826 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[8]
.sym 90833 $nextpnr_ICESTORM_LC_22$I3
.sym 90836 _ridley.state_c[7]
.sym 90837 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90838 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[6]
.sym 90839 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 90842 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90843 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 90844 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[5]
.sym 90845 _ridley.state_c[6]
.sym 90846 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_$glb_ce
.sym 90847 CLK$SB_IO_IN_$glb_clk
.sym 90849 _ridley.text_fb_addr_w[0]
.sym 90850 _ridley.text_fb_addr_w[3]
.sym 90851 _ridley.text_fb_addr_w[1]
.sym 90852 _ridley.text_fb_addr_w[2]
.sym 90854 _ridley.cursor_vis__SB_LUT4_I0_I1[2]
.sym 90856 _ridley.text_fb_addr_w[4]
.sym 90866 _ridley.cursor_vis_
.sym 90870 $PACKER_VCC_NET
.sym 90890 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90891 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 90892 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 90893 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 90897 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 90898 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 90899 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 90900 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 90901 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[7]
.sym 90903 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[8]
.sym 90908 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 90909 _ridley.state_c[9]
.sym 90910 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 90916 _ridley.state_c[8]
.sym 90917 _ridley.state_c[10]
.sym 90918 _ridley.state_c[5]
.sym 90920 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
.sym 90923 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90924 _ridley.state_c[5]
.sym 90925 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 90935 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90936 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 90937 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[7]
.sym 90938 _ridley.state_c[8]
.sym 90941 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 90942 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90943 _ridley.state_c[9]
.sym 90944 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[8]
.sym 90947 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 90948 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 90949 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90950 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 90953 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 90954 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90956 _ridley.state_c[10]
.sym 90959 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 90961 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 90962 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 90966 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 90967 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
.sym 90969 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_$glb_ce
.sym 90970 CLK$SB_IO_IN_$glb_clk
.sym 90974 _ridley.state_c[1]
.sym 90976 _ridley.state_c[5]
.sym 90977 _ridley.state_c[3]
.sym 90978 _ridley.state_c[2]
.sym 90979 _ridley.state_c_SB_DFFE_Q_D[1]
.sym 90984 _ridley.text_fb_addr_w[5]
.sym 90986 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 90987 _ridley.text_fb_addr_w[2]
.sym 90990 _ridley.text_fb_addr_w[8]
.sym 90993 _ridley.text_fb_addr_w[3]
.sym 90994 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 90998 _ridley.state_c[4]
.sym 91000 _ridley.state[1]
.sym 91014 _ridley.state_c[6]
.sym 91028 _ridley.state_c[7]
.sym 91031 _ridley.state_c[1]
.sym 91035 _ridley.state_c[2]
.sym 91040 _ridley.state_c[0]
.sym 91041 _ridley.state_c[5]
.sym 91042 _ridley.state_c[3]
.sym 91044 _ridley.state_c[4]
.sym 91045 $nextpnr_ICESTORM_LC_7$O
.sym 91048 _ridley.state_c[0]
.sym 91051 _ridley.state_c_SB_CARRY_CI_CO[2]
.sym 91053 _ridley.state_c[1]
.sym 91057 _ridley.state_c_SB_CARRY_CI_CO[3]
.sym 91060 _ridley.state_c[2]
.sym 91061 _ridley.state_c_SB_CARRY_CI_CO[2]
.sym 91063 _ridley.state_c_SB_CARRY_CI_CO[4]
.sym 91065 _ridley.state_c[3]
.sym 91067 _ridley.state_c_SB_CARRY_CI_CO[3]
.sym 91069 _ridley.state_c_SB_CARRY_CI_CO[5]
.sym 91072 _ridley.state_c[4]
.sym 91073 _ridley.state_c_SB_CARRY_CI_CO[4]
.sym 91075 _ridley.state_c_SB_CARRY_CI_CO[6]
.sym 91078 _ridley.state_c[5]
.sym 91079 _ridley.state_c_SB_CARRY_CI_CO[5]
.sym 91081 _ridley.state_c_SB_CARRY_CI_CO[7]
.sym 91083 _ridley.state_c[6]
.sym 91085 _ridley.state_c_SB_CARRY_CI_CO[6]
.sym 91087 _ridley.state_c_SB_CARRY_CI_CO[8]
.sym 91089 _ridley.state_c[7]
.sym 91091 _ridley.state_c_SB_CARRY_CI_CO[7]
.sym 91095 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[7]
.sym 91096 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 91098 _ridley.state_c[0]
.sym 91099 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 91100 _ridley.state_c[15]
.sym 91101 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 91102 _ridley.state_c[4]
.sym 91109 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 91120 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 91131 _ridley.state_c_SB_CARRY_CI_CO[8]
.sym 91137 _ridley.state_c[9]
.sym 91138 _ridley.state_c[12]
.sym 91143 _ridley.state_c[13]
.sym 91147 _ridley.state_c[11]
.sym 91149 _ridley.state_c[14]
.sym 91157 _ridley.state_c[15]
.sym 91162 _ridley.state_c[8]
.sym 91163 _ridley.state_c[10]
.sym 91168 _ridley.state_c_SB_CARRY_CI_CO[9]
.sym 91170 _ridley.state_c[8]
.sym 91172 _ridley.state_c_SB_CARRY_CI_CO[8]
.sym 91174 _ridley.state_c_SB_CARRY_CI_CO[10]
.sym 91177 _ridley.state_c[9]
.sym 91178 _ridley.state_c_SB_CARRY_CI_CO[9]
.sym 91180 _ridley.state_c_SB_CARRY_CI_CO[11]
.sym 91183 _ridley.state_c[10]
.sym 91184 _ridley.state_c_SB_CARRY_CI_CO[10]
.sym 91186 _ridley.state_c_SB_CARRY_CI_CO[12]
.sym 91188 _ridley.state_c[11]
.sym 91190 _ridley.state_c_SB_CARRY_CI_CO[11]
.sym 91192 _ridley.state_c_SB_CARRY_CI_CO[13]
.sym 91195 _ridley.state_c[12]
.sym 91196 _ridley.state_c_SB_CARRY_CI_CO[12]
.sym 91198 _ridley.state_c_SB_CARRY_CI_CO[14]
.sym 91201 _ridley.state_c[13]
.sym 91202 _ridley.state_c_SB_CARRY_CI_CO[13]
.sym 91204 _ridley.state_c_SB_CARRY_CI_CO[15]
.sym 91207 _ridley.state_c[14]
.sym 91208 _ridley.state_c_SB_CARRY_CI_CO[14]
.sym 91210 _ridley.state_c_SB_CARRY_CI_CO[16]
.sym 91213 _ridley.state_c[15]
.sym 91214 _ridley.state_c_SB_CARRY_CI_CO[15]
.sym 91218 _ridley.state_c[18]
.sym 91219 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 91221 _ridley.state_c[20]
.sym 91223 _ridley.state_c[23]
.sym 91224 _ridley.state_c[16]
.sym 91227 _ridley.text_fb_data_w[6]
.sym 91230 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[8]
.sym 91231 $PACKER_GND_NET
.sym 91235 _ridley.text_fb_addr_w[7]
.sym 91236 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 91239 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 91240 _ridley.text_fb_addr_w[5]
.sym 91242 _ridley.text_fb_data_w[2]
.sym 91244 _ridley.state_c[0]
.sym 91247 _ridley.text_fb_addr_w[8]
.sym 91251 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
.sym 91253 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 91254 _ridley.state_c_SB_CARRY_CI_CO[16]
.sym 91259 _ridley.state_c[21]
.sym 91261 _ridley.state_c[17]
.sym 91272 _ridley.state_c[19]
.sym 91273 _ridley.state_c[22]
.sym 91278 _ridley.state_c[20]
.sym 91280 _ridley.state_c[23]
.sym 91283 _ridley.state_c[18]
.sym 91289 _ridley.state_c[16]
.sym 91291 _ridley.state_c_SB_CARRY_CI_CO[17]
.sym 91293 _ridley.state_c[16]
.sym 91295 _ridley.state_c_SB_CARRY_CI_CO[16]
.sym 91297 _ridley.state_c_SB_CARRY_CI_CO[18]
.sym 91299 _ridley.state_c[17]
.sym 91301 _ridley.state_c_SB_CARRY_CI_CO[17]
.sym 91303 _ridley.state_c_SB_CARRY_CI_CO[19]
.sym 91305 _ridley.state_c[18]
.sym 91307 _ridley.state_c_SB_CARRY_CI_CO[18]
.sym 91309 _ridley.state_c_SB_CARRY_CI_CO[20]
.sym 91311 _ridley.state_c[19]
.sym 91313 _ridley.state_c_SB_CARRY_CI_CO[19]
.sym 91315 _ridley.state_c_SB_CARRY_CI_CO[21]
.sym 91317 _ridley.state_c[20]
.sym 91319 _ridley.state_c_SB_CARRY_CI_CO[20]
.sym 91321 _ridley.state_c_SB_CARRY_CI_CO[22]
.sym 91323 _ridley.state_c[21]
.sym 91325 _ridley.state_c_SB_CARRY_CI_CO[21]
.sym 91327 _ridley.state_c_SB_CARRY_CI_CO[23]
.sym 91329 _ridley.state_c[22]
.sym 91331 _ridley.state_c_SB_CARRY_CI_CO[22]
.sym 91333 _ridley.state_c_SB_CARRY_CI_CO[24]
.sym 91336 _ridley.state_c[23]
.sym 91337 _ridley.state_c_SB_CARRY_CI_CO[23]
.sym 91341 _ridley.state_c[25]
.sym 91342 _ridley.state_c[28]
.sym 91343 _ridley.state_c[30]
.sym 91344 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 91345 _ridley.state_c[31]
.sym 91346 _ridley.state_c[27]
.sym 91347 _ridley.state_c[26]
.sym 91348 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 91349 _ridley.text_fb_data_w[5]
.sym 91353 _ridley.view_ahead_2_
.sym 91354 _ridley.text_fb_data_w[6]
.sym 91367 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 91377 _ridley.state_c_SB_CARRY_CI_CO[24]
.sym 91389 _ridley.state_c[24]
.sym 91390 _ridley.state_c[29]
.sym 91398 _ridley.state_c[25]
.sym 91399 _ridley.state_c[28]
.sym 91400 _ridley.state_c[30]
.sym 91403 _ridley.state_c[27]
.sym 91404 _ridley.state_c[26]
.sym 91410 _ridley.state_c[31]
.sym 91414 _ridley.state_c_SB_CARRY_CI_CO[25]
.sym 91416 _ridley.state_c[24]
.sym 91418 _ridley.state_c_SB_CARRY_CI_CO[24]
.sym 91420 _ridley.state_c_SB_CARRY_CI_CO[26]
.sym 91422 _ridley.state_c[25]
.sym 91424 _ridley.state_c_SB_CARRY_CI_CO[25]
.sym 91426 _ridley.state_c_SB_CARRY_CI_CO[27]
.sym 91429 _ridley.state_c[26]
.sym 91430 _ridley.state_c_SB_CARRY_CI_CO[26]
.sym 91432 _ridley.state_c_SB_CARRY_CI_CO[28]
.sym 91435 _ridley.state_c[27]
.sym 91436 _ridley.state_c_SB_CARRY_CI_CO[27]
.sym 91438 _ridley.state_c_SB_CARRY_CI_CO[29]
.sym 91440 _ridley.state_c[28]
.sym 91442 _ridley.state_c_SB_CARRY_CI_CO[28]
.sym 91444 _ridley.state_c_SB_CARRY_CI_CO[30]
.sym 91447 _ridley.state_c[29]
.sym 91448 _ridley.state_c_SB_CARRY_CI_CO[29]
.sym 91450 _ridley.state_c_SB_CARRY_CI_CO[31]
.sym 91453 _ridley.state_c[30]
.sym 91454 _ridley.state_c_SB_CARRY_CI_CO[30]
.sym 91459 _ridley.state_c[31]
.sym 91460 _ridley.state_c_SB_CARRY_CI_CO[31]
.sym 91464 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 91465 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_O_1_I3[1]
.sym 91466 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 91467 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 91468 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
.sym 91469 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 91470 _ridley.state_next_SB_DFFESS_Q_D[2]
.sym 91471 _ridley.state_test_c[0]
.sym 91489 _ridley.state_test_c[3]
.sym 91490 _ridley.state_SB_DFFESS_Q_S
.sym 91496 _ridley.state[1]
.sym 91506 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 91509 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 91510 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 91514 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 91516 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 91519 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 91521 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 91522 _ridley.state[1]
.sym 91523 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 91524 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 91526 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 91527 _ridley.state[2]
.sym 91528 _ridley.state_test_c[0]
.sym 91529 _ridley.state[0]
.sym 91530 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 91531 _ridley.state_test_c[2]
.sym 91532 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 91534 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 91535 _ridley.state_next_SB_DFFESS_Q_D[2]
.sym 91538 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 91540 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 91544 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 91546 _ridley.state_next_SB_DFFESS_Q_D[2]
.sym 91547 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 91550 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 91551 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 91552 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 91553 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 91556 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 91559 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 91562 _ridley.state[2]
.sym 91563 _ridley.state[0]
.sym 91564 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 91565 _ridley.state[1]
.sym 91568 _ridley.state_test_c[0]
.sym 91569 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 91570 _ridley.state_test_c[2]
.sym 91571 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 91574 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 91575 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 91576 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 91577 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 91581 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 91583 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 91589 _ridley.state_test_c[2]
.sym 91590 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 91591 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 91592 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 91593 _ridley.state_test_c[1]
.sym 91594 _ridley.color_bg_SB_DFFESR_Q_E
.sym 91595 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 91599 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 91605 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 91610 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 91618 _ridley.color_bg_SB_DFFESR_Q_E
.sym 91621 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 91630 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 91631 _ridley.state[2]
.sym 91632 _ridley.state[1]
.sym 91633 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 91635 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 91636 _ridley.state[0]
.sym 91637 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 91638 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 91639 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 91640 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 91643 _ridley.state_test_c[0]
.sym 91646 _ridley.state_next_SB_DFFESS_Q_E
.sym 91647 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 91648 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 91649 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 91653 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 91654 _ridley.state_test_c[2]
.sym 91655 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 91657 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 91662 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 91663 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 91664 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 91667 _ridley.state[2]
.sym 91668 _ridley.state[1]
.sym 91669 _ridley.state[0]
.sym 91673 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 91674 _ridley.state_test_c[2]
.sym 91675 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 91676 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 91679 _ridley.state_test_c[2]
.sym 91680 _ridley.state_test_c[0]
.sym 91681 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 91682 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 91685 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 91686 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 91687 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 91688 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 91691 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 91692 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 91693 _ridley.state_test_c[2]
.sym 91694 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 91700 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 91704 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 91705 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 91706 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 91707 _ridley.state_next_SB_DFFESS_Q_E
.sym 91708 CLK$SB_IO_IN_$glb_clk
.sym 91709 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 91712 _ridley.color_text[0]
.sym 91716 _ridley.color_bg_SB_DFFESR_Q_R
.sym 91724 _ridley.color_bg_SB_LUT4_I3_1_O[0]
.sym 91727 _ridley.color_bg_SB_DFFESR_Q_E
.sym 91734 _ridley.state[1]
.sym 91737 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 91751 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 91752 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 91759 _ridley.state_SB_DFFESR_Q_1_D[5]
.sym 91760 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 91761 _ridley.state_next_SB_LUT4_I2_I3[2]
.sym 91763 _ridley.state_SB_DFFESS_Q_E
.sym 91765 _ridley.state_next[1]
.sym 91766 _ridley.state_next_SB_LUT4_I2_I1[0]
.sym 91769 _ridley.state_SB_DFFESS_Q_E
.sym 91774 _ridley.state_next_SB_LUT4_I2_I1[0]
.sym 91775 _ridley.state[0]
.sym 91778 _ridley.state[2]
.sym 91779 _ridley.state[1]
.sym 91780 _ridley.state_SB_DFFESS_Q_S
.sym 91784 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 91786 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 91787 _ridley.state_next_SB_LUT4_I2_I1[0]
.sym 91790 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 91793 _ridley.state_next_SB_LUT4_I2_I1[0]
.sym 91799 _ridley.state_SB_DFFESS_Q_E
.sym 91802 _ridley.state_SB_DFFESR_Q_1_D[5]
.sym 91809 _ridley.state_next[1]
.sym 91810 _ridley.state_next_SB_LUT4_I2_I1[0]
.sym 91811 _ridley.state_next_SB_LUT4_I2_I3[2]
.sym 91826 _ridley.state[0]
.sym 91828 _ridley.state[1]
.sym 91829 _ridley.state[2]
.sym 91830 _ridley.state_SB_DFFESS_Q_E
.sym 91831 CLK$SB_IO_IN_$glb_clk
.sym 91832 _ridley.state_SB_DFFESS_Q_S
.sym 91846 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 91856 _ridley.color_text[0]
.sym 93967 _ridley.text_fb_data_w[7]
.sym 93972 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 93973 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 93977 _ridley.vga_y[9]
.sym 94067 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 94068 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 94069 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[4]
.sym 94070 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 94071 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[6]
.sym 94072 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 94075 _ridley.text_fb_data_w[2]
.sym 94097 _ridley.text_fb_data_w[3]
.sym 94108 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 94109 _ridley.state_putchar_ch[7]
.sym 94117 _ridley.state_putchar_ch[4]
.sym 94118 _ridley.text_fb_data_w[0]
.sym 94119 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 94122 _ridley.state[1]
.sym 94124 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 94125 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 94126 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[4]
.sym 94127 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 94128 _ridley.state_putchar_ch[3]
.sym 94129 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 94130 _ridley.state[1]
.sym 94131 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 94132 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94133 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94134 _ridley.state_putchar_ch[2]
.sym 94136 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[6]
.sym 94137 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 94139 _ridley.state_putchar_ch[3]
.sym 94140 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94141 _ridley.state[1]
.sym 94142 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 94145 _ridley.text_fb_data_w[0]
.sym 94146 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[4]
.sym 94147 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 94148 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 94151 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 94152 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 94153 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 94154 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[6]
.sym 94157 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94158 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 94159 _ridley.state_putchar_ch[2]
.sym 94160 _ridley.state[1]
.sym 94163 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[4]
.sym 94164 _ridley.state[1]
.sym 94165 _ridley.state_putchar_ch[4]
.sym 94166 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94169 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[6]
.sym 94171 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 94172 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94175 _ridley.state[1]
.sym 94176 _ridley.state_putchar_ch[7]
.sym 94177 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 94178 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94182 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 94184 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 94185 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_$glb_ce
.sym 94186 CLK$SB_IO_IN_$glb_clk
.sym 94203 _ridley.state_putchar_ch[7]
.sym 94205 _ridley.state_putchar_ch[4]
.sym 94208 _ridley.text_fb_data_w[2]
.sym 94209 _ridley.vga_y[5]
.sym 94210 _ridley.text_fb_data_w[4]
.sym 94217 _ridley.text_fb_data_w[4]
.sym 94220 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 94221 _ridley.text_fb_data_w[7]
.sym 94247 _ridley.vga_y[9]
.sym 94264 _ridley.vga_y[9]
.sym 94311 _ridley.view_ahead_2__SB_LUT4_O_I0[0]
.sym 94312 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 94313 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 94314 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94315 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 94316 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[1]
.sym 94317 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[6]
.sym 94318 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 94354 $PACKER_VCC_NET
.sym 94357 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 94360 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 94362 $PACKER_VCC_NET
.sym 94364 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 94369 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 94375 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 94380 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 94381 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[1]
.sym 94382 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[6]
.sym 94384 $nextpnr_ICESTORM_LC_35$O
.sym 94386 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 94390 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 94392 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[1]
.sym 94393 $PACKER_VCC_NET
.sym 94396 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 94398 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 94399 $PACKER_VCC_NET
.sym 94402 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 94404 $PACKER_VCC_NET
.sym 94405 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 94408 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3[4]
.sym 94410 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 94411 $PACKER_VCC_NET
.sym 94414 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3[5]
.sym 94416 $PACKER_VCC_NET
.sym 94417 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 94420 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3[6]
.sym 94422 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[6]
.sym 94423 $PACKER_VCC_NET
.sym 94426 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 94429 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 94447 _ridley.vga_y[4]
.sym 94449 _ridley.vga_y[9]
.sym 94452 _ridley.vga_y[8]
.sym 94456 _ridley.vga_y[5]
.sym 94459 _ridley.text_fb_data_w[7]
.sym 94460 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94461 _ridley.cursor_y[0]
.sym 94465 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94467 _ridley.text_fb_data_w[7]
.sym 94468 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94470 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 94477 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 94478 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94486 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 94508 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 94509 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94510 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 94511 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 94557 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 94561 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 94563 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 94569 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 94571 _ridley.text_fb_data_w[1]
.sym 94574 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 94576 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 94589 _ridley.text_fb_data_w[3]
.sym 94600 _ridley.cursor_y[2]
.sym 94601 _ridley.cursor_y[4]
.sym 94602 _ridley.cursor_y[1]
.sym 94609 _ridley.cursor_y[4]
.sym 94617 _ridley.cursor_y[5]
.sym 94619 _ridley.cursor_y[3]
.sym 94621 _ridley.cursor_y[0]
.sym 94625 _ridley.cursor_y[5]
.sym 94627 _ridley.cursor_y[3]
.sym 94637 _ridley.cursor_y[4]
.sym 94639 _ridley.cursor_y[3]
.sym 94640 _ridley.cursor_y[5]
.sym 94655 _ridley.cursor_y[1]
.sym 94656 _ridley.cursor_y[0]
.sym 94657 _ridley.cursor_y[2]
.sym 94658 _ridley.cursor_y[5]
.sym 94661 _ridley.cursor_y[5]
.sym 94662 _ridley.cursor_y[2]
.sym 94663 _ridley.cursor_y[3]
.sym 94664 _ridley.cursor_y[4]
.sym 94667 _ridley.cursor_y[3]
.sym 94668 _ridley.cursor_y[5]
.sym 94669 _ridley.cursor_y[2]
.sym 94670 _ridley.cursor_y[4]
.sym 94673 _ridley.cursor_y[4]
.sym 94674 _ridley.cursor_y[1]
.sym 94675 _ridley.cursor_y[3]
.sym 94676 _ridley.cursor_y[2]
.sym 94682 _ridley.text_x_sub[2]
.sym 94683 _ridley.text_x[0]
.sym 94684 _ridley.text_x[1]
.sym 94685 _ridley.text_x[2]
.sym 94686 _ridley.text_x[3]
.sym 94687 _ridley.text_x[4]
.sym 94695 _ridley.cursor_y[4]
.sym 94696 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 94700 _ridley.vga_y[1]
.sym 94706 _ridley.text_y[4]
.sym 94709 _ridley.text_fb_data_w[4]
.sym 94710 _ridley.vga_x[8]
.sym 94713 _ridley.text_fb_data_w[7]
.sym 94714 _ridley.cursor_x[1]
.sym 94724 _ridley.cursor_x[3]
.sym 94729 _ridley.cursor_x[4]
.sym 94730 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 94733 _ridley.cursor_y[2]
.sym 94735 _ridley.cursor_x[0]
.sym 94739 _ridley.cursor_y[3]
.sym 94740 _ridley.cursor_x[1]
.sym 94741 _ridley.text_x[1]
.sym 94742 _ridley.cursor_x[2]
.sym 94743 _ridley.text_x[3]
.sym 94744 _ridley.cursor_y[0]
.sym 94748 _ridley.text_x[0]
.sym 94750 _ridley.text_x[2]
.sym 94752 _ridley.text_x[4]
.sym 94760 _ridley.cursor_y[2]
.sym 94761 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 94762 _ridley.cursor_x[3]
.sym 94763 _ridley.text_x[3]
.sym 94766 _ridley.cursor_y[3]
.sym 94769 _ridley.cursor_y[0]
.sym 94772 _ridley.cursor_x[1]
.sym 94773 _ridley.text_x[1]
.sym 94774 _ridley.cursor_x[4]
.sym 94775 _ridley.text_x[4]
.sym 94778 _ridley.text_x[2]
.sym 94779 _ridley.cursor_x[2]
.sym 94780 _ridley.text_x[0]
.sym 94781 _ridley.cursor_x[0]
.sym 94803 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 94804 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 94810 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 94816 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 94818 _ridley.vga_x[6]
.sym 94821 _ridley.cursor_y[2]
.sym 94822 _ridley.vga_x[7]
.sym 94825 _ridley.text_font_addr_r[5]
.sym 94826 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 94827 $PACKER_VCC_NET
.sym 94828 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 94830 _ridley.text_fb_addr_w[4]
.sym 94831 _ridley.cursor_y[3]
.sym 94832 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 94833 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 94834 _ridley.text_fb_addr_w[3]
.sym 94836 _ridley.text_fb_addr_w[1]
.sym 94837 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 94838 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 94844 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 94845 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 94848 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 94849 _ridley.cursor_vis__SB_LUT4_I0_I1[2]
.sym 94850 _ridley.cursor_vis_
.sym 94852 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 94853 _ridley.cursor_vis__SB_LUT4_I0_I1[3]
.sym 94854 _ridley.cursor_vis__SB_LUT4_I0_O[2]
.sym 94855 _ridley.cursor_vis__SB_LUT4_I0_O[1]
.sym 94856 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 94857 _ridley.cursor_y[3]
.sym 94861 _ridley.cursor_vis__SB_LUT4_I0_I1[1]
.sym 94864 _ridley.cursor_y[5]
.sym 94866 _ridley.cursor_y[1]
.sym 94868 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 94872 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 94873 _ridley.cursor_vis__SB_LUT4_I0_O[0]
.sym 94885 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 94886 _ridley.cursor_y[5]
.sym 94889 _ridley.cursor_vis__SB_LUT4_I0_I1[3]
.sym 94890 _ridley.cursor_vis__SB_LUT4_I0_I1[2]
.sym 94891 _ridley.cursor_vis_
.sym 94892 _ridley.cursor_vis__SB_LUT4_I0_I1[1]
.sym 94896 _ridley.cursor_vis__SB_LUT4_I0_O[1]
.sym 94897 _ridley.cursor_vis__SB_LUT4_I0_O[2]
.sym 94898 _ridley.cursor_vis__SB_LUT4_I0_O[0]
.sym 94901 _ridley.cursor_y[3]
.sym 94902 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 94903 _ridley.cursor_y[1]
.sym 94904 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 94907 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 94908 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 94909 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 94910 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 94938 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 94939 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 94946 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 94950 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 94951 _ridley.text_fb_data_w[7]
.sym 94952 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 94956 _ridley.state_c[0]
.sym 94957 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 94958 _ridley.text_fb_addr_w[0]
.sym 94959 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 94960 _ridley.text_fb_data_w[7]
.sym 94969 _ridley.state_c[1]
.sym 94970 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 94972 _ridley.state_c[3]
.sym 94973 _ridley.state_c[2]
.sym 94974 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 94977 _ridley.cursor_x[0]
.sym 94978 _ridley.text_y[4]
.sym 94980 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 94981 _ridley.cursor_y[4]
.sym 94982 _ridley.state_c[0]
.sym 94986 _ridley.cursor_x[1]
.sym 94988 _ridley.cursor_y[0]
.sym 94989 _ridley.state_c[4]
.sym 94990 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 94996 _ridley.cursor_y[0]
.sym 94998 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 95001 _ridley.cursor_x[0]
.sym 95002 _ridley.state_c[0]
.sym 95003 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 95006 _ridley.state_c[3]
.sym 95007 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 95008 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 95012 _ridley.state_c[1]
.sym 95013 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 95014 _ridley.cursor_y[0]
.sym 95015 _ridley.cursor_x[1]
.sym 95018 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 95020 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 95021 _ridley.state_c[2]
.sym 95030 _ridley.cursor_y[4]
.sym 95031 _ridley.text_y[4]
.sym 95032 _ridley.cursor_y[0]
.sym 95033 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 95042 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 95044 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 95045 _ridley.state_c[4]
.sym 95046 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_$glb_ce
.sym 95047 CLK$SB_IO_IN_$glb_clk
.sym 95051 _ridley.view_ahead_2__SB_LUT4_O_I0[2]
.sym 95052 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 95053 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[6]
.sym 95054 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 95055 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 95056 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 95073 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 95074 _ridley.text_fb_addr_w[1]
.sym 95076 _ridley.text_fb_addr_w[2]
.sym 95077 _ridley.text_fb_data_w[3]
.sym 95078 _ridley.text_fb_addr_w[7]
.sym 95080 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 95082 _ridley.view_ahead_2_
.sym 95083 _ridley.text_fb_addr_w[6]
.sym 95084 _ridley.text_fb_addr_w[4]
.sym 95092 _ridley.state_c_SB_DFFE_Q_D[2]
.sym 95093 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 95095 _ridley.state_c_SB_DFFE_Q_D[5]
.sym 95097 _ridley.state_c_SB_DFFE_Q_D[1]
.sym 95101 _ridley.state_c[0]
.sym 95116 _ridley.state_c[1]
.sym 95121 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 95135 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 95136 _ridley.state_c_SB_DFFE_Q_D[1]
.sym 95149 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 95150 _ridley.state_c_SB_DFFE_Q_D[5]
.sym 95153 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 95156 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 95161 _ridley.state_c_SB_DFFE_Q_D[2]
.sym 95165 _ridley.state_c[1]
.sym 95168 _ridley.state_c[0]
.sym 95169 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_ce
.sym 95170 CLK$SB_IO_IN_$glb_clk
.sym 95173 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[5]
.sym 95174 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[6]
.sym 95175 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[7]
.sym 95176 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[8]
.sym 95177 _ridley.text_x_ahead_2_SB_LUT4_I1_O[9]
.sym 95178 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[5]
.sym 95179 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 95189 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 95196 _ridley.text_fb_addr_w[5]
.sym 95198 _ridley.text_fb_addr_r[10]
.sym 95199 _ridley.text_x_ahead_2_SB_LUT4_I1_O[9]
.sym 95200 _ridley.text_fb_w_
.sym 95201 _ridley.text_fb_data_w[4]
.sym 95202 _ridley.text_fb_addr_w[10]
.sym 95205 _ridley.text_fb_data_w[7]
.sym 95214 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 95220 _ridley.state_c_SB_DFFE_Q_D[1]
.sym 95221 _ridley.text_y[4]
.sym 95222 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 95223 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 95224 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 95228 _ridley.state_c_SB_DFFE_Q_D[15]
.sym 95230 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 95231 _ridley.state_c_SB_DFFE_Q_D[2]
.sym 95232 _ridley.state_c[0]
.sym 95233 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 95240 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 95241 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2]
.sym 95242 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
.sym 95246 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 95247 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 95248 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 95249 _ridley.text_y[4]
.sym 95252 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 95255 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 95264 _ridley.state_c[0]
.sym 95270 _ridley.state_c_SB_DFFE_Q_D[2]
.sym 95271 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2]
.sym 95272 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 95273 _ridley.state_c_SB_DFFE_Q_D[1]
.sym 95279 _ridley.state_c_SB_DFFE_Q_D[15]
.sym 95282 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 95283 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2]
.sym 95284 _ridley.state_c_SB_DFFE_Q_D[2]
.sym 95285 _ridley.state_c_SB_DFFE_Q_D[1]
.sym 95288 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 95289 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
.sym 95290 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2]
.sym 95292 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_ce
.sym 95293 CLK$SB_IO_IN_$glb_clk
.sym 95295 _ridley.text_fb.mem.0.0.0_RADDR_6[3]
.sym 95296 _ridley.text_fb_addr_r[3]
.sym 95297 _ridley.text_fb_addr_r[1]
.sym 95298 _ridley.view_ahead_2_
.sym 95299 _ridley.view_ahead_2_
.sym 95300 _ridley.text_fb.mem.0.0.0_RADDR_6[1]
.sym 95301 _ridley.text_fb.mem.0.0.0_RADDR_3
.sym 95302 _ridley.text_fb_addr_r[10]
.sym 95303 _ridley.text_y[4]
.sym 95308 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 95311 _ridley.text_fb.mem.0.2.0_RDATA[5]
.sym 95312 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 95314 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[4]
.sym 95322 _ridley.text_fb_addr_w[3]
.sym 95323 _ridley.text_fb_addr_w[4]
.sym 95324 _ridley.text_fb_addr_w[1]
.sym 95325 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 95326 _ridley.text_fb_addr_w[3]
.sym 95336 _ridley.state_c_SB_DFFE_Q_D[16]
.sym 95340 _ridley.state_c_SB_DFFE_Q_D[20]
.sym 95343 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 95346 _ridley.state_c_SB_DFFE_Q_D[18]
.sym 95347 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 95351 _ridley.state_c_SB_DFFE_Q_D[23]
.sym 95370 _ridley.state_c_SB_DFFE_Q_D[18]
.sym 95376 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 95377 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 95390 _ridley.state_c_SB_DFFE_Q_D[20]
.sym 95402 _ridley.state_c_SB_DFFE_Q_D[23]
.sym 95405 _ridley.state_c_SB_DFFE_Q_D[16]
.sym 95415 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_ce
.sym 95416 CLK$SB_IO_IN_$glb_clk
.sym 95418 _ridley.text_fb.mem.0.2.0_WCLKE
.sym 95419 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 95420 _ridley.text_fb.mem.0.0.0_RADDR_1
.sym 95421 _ridley.text_fb_addr_r[5]
.sym 95422 _ridley.text_fb.mem.0.0.0_WCLKE
.sym 95423 _ridley.text_fb.mem.0.0.0_RADDR_6[0]
.sym 95424 _ridley.text_fb.mem.0.0.0_RADDR_5[2]
.sym 95425 _ridley.text_fb.mem.0.1.0_WCLKE
.sym 95431 _ridley.text_x_ahead_2_SB_LUT4_I1_O[2]
.sym 95440 _ridley.text_x_ahead_2_SB_LUT4_I1_O[0]
.sym 95443 _ridley.text_x_ahead_2_SB_LUT4_I1_O[4]
.sym 95446 _ridley.view_ahead_2_
.sym 95447 _ridley.text_x_ahead_2_SB_LUT4_I1_O[1]
.sym 95448 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 95450 _ridley.text_fb_addr_w[0]
.sym 95451 _ridley.text_fb_data_w[7]
.sym 95452 _ridley.text_x_ahead_2[0]
.sym 95460 _ridley.state_c_SB_DFFE_Q_D[25]
.sym 95461 _ridley.state_c_SB_DFFE_Q_D[26]
.sym 95462 _ridley.state_c_SB_DFFE_Q_D[27]
.sym 95463 _ridley.state_c_SB_DFFE_Q_D[28]
.sym 95465 _ridley.state_c[0]
.sym 95466 _ridley.state_c_SB_DFFE_Q_D[31]
.sym 95472 _ridley.state_c_SB_DFFE_Q_D[29]
.sym 95473 _ridley.state_c_SB_DFFE_Q_D[30]
.sym 95493 _ridley.state_c_SB_DFFE_Q_D[25]
.sym 95501 _ridley.state_c_SB_DFFE_Q_D[28]
.sym 95507 _ridley.state_c_SB_DFFE_Q_D[30]
.sym 95510 _ridley.state_c_SB_DFFE_Q_D[25]
.sym 95511 _ridley.state_c_SB_DFFE_Q_D[28]
.sym 95512 _ridley.state_c_SB_DFFE_Q_D[27]
.sym 95513 _ridley.state_c_SB_DFFE_Q_D[26]
.sym 95517 _ridley.state_c_SB_DFFE_Q_D[31]
.sym 95522 _ridley.state_c_SB_DFFE_Q_D[27]
.sym 95530 _ridley.state_c_SB_DFFE_Q_D[26]
.sym 95534 _ridley.state_c_SB_DFFE_Q_D[31]
.sym 95535 _ridley.state_c_SB_DFFE_Q_D[29]
.sym 95536 _ridley.state_c_SB_DFFE_Q_D[30]
.sym 95537 _ridley.state_c[0]
.sym 95538 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O_$glb_ce
.sym 95539 CLK$SB_IO_IN_$glb_clk
.sym 95541 _ridley.text_fb.mem.0.0.0_RADDR_5[3]
.sym 95542 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 95543 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 95544 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R
.sym 95545 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 95546 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 95547 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 95548 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 95550 _ridley.text_fb_data_w[2]
.sym 95556 _ridley.text_fb_addr_r[4]
.sym 95565 _ridley.text_fb_addr_w[4]
.sym 95567 _ridley.text_fb_addr_w[1]
.sym 95568 _ridley.text_fb_addr_w[2]
.sym 95570 _ridley.text_fb_addr_w[7]
.sym 95571 _ridley.text_fb_addr_w[6]
.sym 95573 _ridley.color_bg_SB_DFFESR_Q_R
.sym 95574 _ridley.text_fb_data_w[3]
.sym 95576 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95583 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_O_1_I3[1]
.sym 95584 _ridley.state_test_c_SB_DFFE_Q_E
.sym 95585 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95586 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 95587 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 95592 _ridley.state_test_c[2]
.sym 95593 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95595 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 95597 _ridley.state_test_c[0]
.sym 95598 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 95599 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 95601 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 95607 _ridley.state[1]
.sym 95608 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 95611 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 95615 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 95616 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95621 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95622 _ridley.state_test_c[0]
.sym 95623 _ridley.state_test_c[2]
.sym 95624 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 95627 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 95628 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 95633 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 95634 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 95635 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 95636 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95639 _ridley.state[1]
.sym 95640 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 95641 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 95645 _ridley.state_test_c[2]
.sym 95646 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 95647 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95648 _ridley.state_test_c[0]
.sym 95652 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_O_1_I3[1]
.sym 95654 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 95658 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95659 _ridley.state_test_c[2]
.sym 95660 _ridley.state_test_c[0]
.sym 95661 _ridley.state_test_c_SB_DFFE_Q_E
.sym 95662 CLK$SB_IO_IN_$glb_clk
.sym 95664 _ridley.text_fb.mem.0.0.0_RADDR_4[0]
.sym 95665 _ridley.color_bg_SB_LUT4_I3_1_O[0]
.sym 95666 _ridley.color_bg[2]
.sym 95667 _ridley.color_bg[1]
.sym 95668 _ridley.color_bg[0]
.sym 95669 _ridley.color_bg_SB_LUT4_I3_O[0]
.sym 95670 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 95677 _ridley.text_fb_data_w[2]
.sym 95680 _ridley.text_fb.mem.0.1.0_RDATA[1]
.sym 95682 _ridley.text_fb_addr_w[8]
.sym 95684 _ridley.text_x_ahead_2_SB_LUT4_I1_O[5]
.sym 95685 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 95686 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 95696 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 95707 _ridley.state_test_c[2]
.sym 95708 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95712 _ridley.state_test_c[0]
.sym 95714 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 95718 _ridley.state_test_c[3]
.sym 95719 _ridley.state_test_c[1]
.sym 95723 _ridley.state_test_c_SB_DFFE_Q_E
.sym 95725 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 95728 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 95731 _ridley.state_test_c[2]
.sym 95732 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95734 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 95737 $nextpnr_ICESTORM_LC_17$O
.sym 95739 _ridley.state_test_c[0]
.sym 95743 _ridley.state_test_c_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 95746 _ridley.state_test_c[1]
.sym 95749 _ridley.state_test_c_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 95750 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95752 _ridley.state_test_c[2]
.sym 95753 _ridley.state_test_c_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 95756 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95757 _ridley.state_test_c[3]
.sym 95758 _ridley.state_test_c[2]
.sym 95759 _ridley.state_test_c_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 95762 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 95763 _ridley.state_test_c[0]
.sym 95764 _ridley.state_test_c[2]
.sym 95768 _ridley.state_test_c[0]
.sym 95769 _ridley.state_test_c[2]
.sym 95770 _ridley.state_test_c[1]
.sym 95771 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95774 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 95780 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 95781 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 95782 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95783 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 95784 _ridley.state_test_c_SB_DFFE_Q_E
.sym 95785 CLK$SB_IO_IN_$glb_clk
.sym 95802 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 95803 _ridley.text_fb.mem.0.0.0_RDATA[5]
.sym 95804 _ridley.text_fb_addr_r[0]
.sym 95806 _ridley.text_fb_addr_r[2]
.sym 95808 _ridley.cursor_vis__SB_DFFESS_Q_E
.sym 95831 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95832 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 95839 _ridley.color_bg_SB_DFFESR_Q_E
.sym 95845 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 95852 _ridley.state_test_c[3]
.sym 95874 _ridley.state_test_c[3]
.sym 95898 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 95900 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 95907 _ridley.color_bg_SB_DFFESR_Q_E
.sym 95908 CLK$SB_IO_IN_$glb_clk
.sym 95909 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 95926 _ridley.text_fb.mem.0.0.0_RDATA[1]
.sym 95929 _ridley.cursor_vis__SB_LUT4_I3_I0[2]
.sym 98030 _ridley.view_ahead_2__SB_LUT4_O_I0[0]
.sym 98044 $PACKER_VCC_NET
.sym 98186 _ridley.text_fb_data_w[2]
.sym 98187 _ridley.text_fb_data_w[4]
.sym 98191 _ridley.text_fb_data_w[3]
.sym 98197 _ridley.text_fb_data_w[7]
.sym 98201 _ridley.text_fb_data_w[6]
.sym 98207 _ridley.text_fb_data_w[0]
.sym 98211 _ridley.text_fb_data_w[5]
.sym 98213 _ridley.text_fb_data_w[1]
.sym 98215 $nextpnr_ICESTORM_LC_23$O
.sym 98217 _ridley.text_fb_data_w[0]
.sym 98221 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 98224 _ridley.text_fb_data_w[1]
.sym 98227 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 98229 _ridley.text_fb_data_w[2]
.sym 98231 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 98233 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[4]
.sym 98236 _ridley.text_fb_data_w[3]
.sym 98237 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 98239 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[5]
.sym 98242 _ridley.text_fb_data_w[4]
.sym 98243 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[4]
.sym 98245 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[6]
.sym 98248 _ridley.text_fb_data_w[5]
.sym 98249 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[5]
.sym 98251 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[7]
.sym 98254 _ridley.text_fb_data_w[6]
.sym 98255 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[6]
.sym 98258 _ridley.text_fb_data_w[7]
.sym 98261 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[7]
.sym 98277 _ridley.vga_y[4]
.sym 98306 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 98307 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 98310 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 98312 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[6]
.sym 98313 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 98314 $PACKER_VCC_NET
.sym 98318 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 98319 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[1]
.sym 98320 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 98338 $nextpnr_ICESTORM_LC_36$O
.sym 98340 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 98344 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 98346 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[1]
.sym 98347 $PACKER_VCC_NET
.sym 98350 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 98352 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 98356 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_3_I3[3]
.sym 98358 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 98359 $PACKER_VCC_NET
.sym 98362 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_3_I3[4]
.sym 98364 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 98368 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_3_I3[5]
.sym 98371 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 98374 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_3_I3[6]
.sym 98377 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[6]
.sym 98380 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 98382 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 98402 _ridley.vga_y[9]
.sym 98406 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 98408 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 98412 _ridley.text_fb_data_w[3]
.sym 98413 _ridley.text_fb_data_w[4]
.sym 98414 _ridley.vga_y[2]
.sym 98415 _ridley.text_fb_data_w[5]
.sym 98416 $PACKER_VCC_NET
.sym 98420 _ridley.view_ahead_2__SB_LUT4_O_I0[0]
.sym 98421 _ridley.text_fb_data_w[1]
.sym 98422 _ridley.vga_y[3]
.sym 98423 $PACKER_VCC_NET
.sym 98424 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 98429 _ridley.vga_y[3]
.sym 98430 _ridley.vga_y[8]
.sym 98432 _ridley.vga_y[2]
.sym 98433 _ridley.vga_y[4]
.sym 98434 _ridley.vga_y[5]
.sym 98435 _ridley.vga_y[9]
.sym 98436 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 98439 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 98440 _ridley.vga_y[1]
.sym 98449 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 98456 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 98462 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 98463 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 98464 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 98465 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 98471 _ridley.vga_y[4]
.sym 98474 _ridley.vga_y[1]
.sym 98475 _ridley.vga_y[2]
.sym 98476 _ridley.vga_y[3]
.sym 98477 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 98480 _ridley.vga_y[5]
.sym 98481 _ridley.vga_y[9]
.sym 98487 _ridley.vga_y[5]
.sym 98493 _ridley.vga_y[3]
.sym 98499 _ridley.vga_y[8]
.sym 98504 _ridley.vga_y[2]
.sym 98526 _ridley.vga_y[1]
.sym 98532 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 98539 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 98540 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 98545 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 98553 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 98556 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 98557 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 98559 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 98560 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 98561 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 98565 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[1]
.sym 98566 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[6]
.sym 98576 $PACKER_VCC_NET
.sym 98584 $nextpnr_ICESTORM_LC_30$O
.sym 98586 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 98590 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 98592 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[1]
.sym 98596 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 98598 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 98602 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 98604 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 98605 $PACKER_VCC_NET
.sym 98608 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 98610 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 98614 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 98617 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 98620 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 98622 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[6]
.sym 98626 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 98628 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 98647 _ridley.vga_x[8]
.sym 98656 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 98657 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 98660 $PACKER_VCC_NET
.sym 98666 $PACKER_VCC_NET
.sym 98667 _ridley.text_x_sub[2]
.sym 98670 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 98678 _ridley.vga_y[1]
.sym 98681 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 98686 _ridley.vga_y[2]
.sym 98690 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 98691 _ridley.view_ahead_2__SB_LUT4_O_I0[3]
.sym 98692 _ridley.view_ahead_2__SB_LUT4_O_I0[0]
.sym 98694 _ridley.vga_y[3]
.sym 98697 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 98699 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 98708 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 98709 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 98710 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 98711 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 98734 _ridley.view_ahead_2__SB_LUT4_O_I0[3]
.sym 98735 _ridley.view_ahead_2__SB_LUT4_O_I0[0]
.sym 98744 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 98745 _ridley.vga_y[3]
.sym 98746 _ridley.vga_y[2]
.sym 98747 _ridley.vga_y[1]
.sym 98759 _ridley.text_font_data_r[3]
.sym 98763 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 98769 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 98773 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 98778 $PACKER_VCC_NET
.sym 98779 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 98781 _ridley.view_ahead_2__SB_LUT4_O_I0[3]
.sym 98784 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 98787 _ridley.text_font_addr_r[6]
.sym 98788 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 98789 _ridley.text_font_addr_r[3]
.sym 98790 _ridley.vga_x[5]
.sym 98798 _ridley.vga_x[7]
.sym 98801 _ridley.vga_x[2]
.sym 98809 _ridley.vga_x[4]
.sym 98810 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 98811 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 98812 _ridley.vga_x[6]
.sym 98814 _ridley.vga_x[5]
.sym 98817 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 98820 $PACKER_VCC_NET
.sym 98826 $PACKER_VCC_NET
.sym 98830 $nextpnr_ICESTORM_LC_24$O
.sym 98832 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 98836 _ridley.text_x_SB_LUT4_O_I3[2]
.sym 98838 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 98839 $PACKER_VCC_NET
.sym 98842 _ridley.text_x_SB_LUT4_O_I3[3]
.sym 98844 _ridley.vga_x[2]
.sym 98846 _ridley.text_x_SB_LUT4_O_I3[2]
.sym 98848 _ridley.text_x_SB_LUT4_O_I3[4]
.sym 98850 $PACKER_VCC_NET
.sym 98851 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 98852 _ridley.text_x_SB_LUT4_O_I3[3]
.sym 98854 _ridley.text_x_SB_LUT4_O_I3[5]
.sym 98857 _ridley.vga_x[4]
.sym 98858 _ridley.text_x_SB_LUT4_O_I3[4]
.sym 98860 _ridley.text_x_SB_LUT4_O_I3[6]
.sym 98862 _ridley.vga_x[5]
.sym 98863 $PACKER_VCC_NET
.sym 98864 _ridley.text_x_SB_LUT4_O_I3[5]
.sym 98866 _ridley.text_x_SB_LUT4_O_I3[7]
.sym 98868 _ridley.vga_x[6]
.sym 98870 _ridley.text_x_SB_LUT4_O_I3[6]
.sym 98872 _ridley.text_x_SB_LUT4_O_I3[8]
.sym 98874 _ridley.vga_x[7]
.sym 98875 $PACKER_VCC_NET
.sym 98876 _ridley.text_x_SB_LUT4_O_I3[7]
.sym 98882 _ridley.text_font_data_r[1]
.sym 98886 _ridley.text_font_data_r[0]
.sym 98892 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 98893 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 98895 _ridley.vga_x[4]
.sym 98896 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 98897 _ridley.vga_x[2]
.sym 98898 _ridley.text_font_addr_r[2]
.sym 98899 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 98901 _ridley.text_font_addr_r[7]
.sym 98902 _ridley.text_font_addr_r[1]
.sym 98904 _ridley.text_fb_data_w[3]
.sym 98906 _ridley.text_fb_data_w[4]
.sym 98907 _ridley.text_fb_data_w[5]
.sym 98908 $PACKER_VCC_NET
.sym 98909 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 98911 $PACKER_VCC_NET
.sym 98912 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 98913 _ridley.text_fb_data_w[1]
.sym 98916 _ridley.text_x_SB_LUT4_O_I3[8]
.sym 98926 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 98931 _ridley.vga_x[8]
.sym 98932 $PACKER_VCC_NET
.sym 98938 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 98955 _ridley.vga_x[8]
.sym 98956 $PACKER_VCC_NET
.sym 98957 _ridley.text_x_SB_LUT4_O_I3[8]
.sym 98960 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 98996 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 99005 _ridley.text_font_data_r[7]
.sym 99009 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 99015 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 99023 $PACKER_GND_NET
.sym 99025 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 99027 _ridley.text_y[4]
.sym 99034 $PACKER_GND_NET
.sym 99036 _ridley.text_font_addr_r[8]
.sym 99037 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 99038 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 99048 $PACKER_VCC_NET
.sym 99050 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 99051 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 99053 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 99054 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 99055 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 99056 $PACKER_VCC_NET
.sym 99058 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 99069 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 99071 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 99076 $nextpnr_ICESTORM_LC_34$O
.sym 99079 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 99082 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 99084 $PACKER_VCC_NET
.sym 99085 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 99088 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 99090 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 99094 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 99096 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 99100 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I3[4]
.sym 99102 $PACKER_VCC_NET
.sym 99103 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 99106 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I3[5]
.sym 99108 $PACKER_VCC_NET
.sym 99109 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 99112 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I3[6]
.sym 99114 $PACKER_VCC_NET
.sym 99115 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 99118 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 99120 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 99121 $PACKER_VCC_NET
.sym 99128 _ridley.text_font_data_r[5]
.sym 99132 _ridley.text_font_data_r[4]
.sym 99138 _ridley.text_font_addr_r[1]
.sym 99139 _ridley.text_font_addr_r[4]
.sym 99141 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 99143 _ridley.text_y[4]
.sym 99145 _ridley.text_font_addr_r[7]
.sym 99146 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 99151 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[9]
.sym 99152 _ridley.text_fb_addr_w[6]
.sym 99157 _ridley.text_fb.mem.0.2.0_RCLKE
.sym 99159 _ridley.text_fb.mem.0.0.0_RADDR_1
.sym 99162 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I3[7]
.sym 99170 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 99171 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 99172 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 99175 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 99176 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 99178 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 99180 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 99181 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 99182 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 99184 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 99187 _ridley.text_y[4]
.sym 99188 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 99194 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 99198 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 99199 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I3[8]
.sym 99201 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 99205 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 99208 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 99212 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 99213 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 99214 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 99215 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 99219 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 99220 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 99221 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 99224 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 99225 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 99226 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 99227 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 99231 _ridley.text_y[4]
.sym 99233 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 99236 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 99237 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 99238 _ridley.text_y[4]
.sym 99239 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 99242 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 99243 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 99244 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 99245 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 99252 _ridley.text_fb.mem.0.2.0_RDATA[6]
.sym 99254 _ridley.text_fb.mem.0.2.0_RDATA[5]
.sym 99256 _ridley.text_fb.mem.0.2.0_RDATA[4]
.sym 99261 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 99264 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 99265 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 99268 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 99269 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 99270 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 99272 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 99273 _ridley.view_ahead_2__SB_LUT4_O_I0[3]
.sym 99274 _ridley.view_ahead_2__SB_LUT4_O_I0[2]
.sym 99275 _ridley.text_fb_addr_w[3]
.sym 99276 _ridley.text_fb_data_w[2]
.sym 99278 _ridley.text_fb_addr_w[9]
.sym 99279 _ridley.text_fb.mem.0.2.0_RDATA[3]
.sym 99280 _ridley.text_fb.mem.0.2.0_RDATA[4]
.sym 99282 _ridley.text_fb_addr_w[0]
.sym 99290 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[7]
.sym 99291 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 99293 _ridley.text_y[4]
.sym 99294 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 99295 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 99296 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 99297 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 99298 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[4]
.sym 99299 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 99302 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[6]
.sym 99304 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[5]
.sym 99305 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 99308 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 99311 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[9]
.sym 99316 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 99321 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 99322 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 99324 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 99325 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 99328 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 99330 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 99331 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[4]
.sym 99332 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 99334 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 99336 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[5]
.sym 99337 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 99338 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 99340 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[8]
.sym 99342 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 99343 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[6]
.sym 99344 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 99346 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[9]
.sym 99348 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 99349 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[7]
.sym 99350 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[8]
.sym 99353 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[9]
.sym 99354 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 99355 _ridley.text_y[4]
.sym 99356 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[9]
.sym 99359 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 99360 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 99361 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 99362 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 99365 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 99366 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 99367 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 99368 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 99373 _ridley.text_fb.mem.0.2.0_RDATA[3]
.sym 99375 _ridley.text_fb.mem.0.2.0_RDATA[2]
.sym 99377 _ridley.text_fb.mem.0.2.0_RDATA[1]
.sym 99379 _ridley.text_fb.mem.0.2.0_RDATA[0]
.sym 99384 _ridley.text_x_ahead_2_SB_LUT4_I1_O[4]
.sym 99385 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 99386 _ridley.text_x_ahead_2_SB_LUT4_I1_O[1]
.sym 99387 _ridley.text_x_ahead_2[0]
.sym 99388 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[5]
.sym 99390 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[6]
.sym 99391 _ridley.text_fb_data_w[7]
.sym 99392 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[7]
.sym 99393 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 99395 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 99396 _ridley.view_ahead_2_
.sym 99398 _ridley.view_ahead_2__SB_LUT4_O_I0[1]
.sym 99399 _ridley.text_fb.mem.0.1.0_WCLKE
.sym 99400 _ridley.text_fb_data_w[5]
.sym 99401 _ridley.text_fb.mem.0.2.0_WCLKE
.sym 99402 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R
.sym 99403 _ridley.text_fb_data_w[4]
.sym 99404 _ridley.text_fb_data_w[3]
.sym 99405 _ridley.text_fb_data_w[1]
.sym 99407 _ridley.text_fb.mem.0.2.0_WCLKE
.sym 99415 _ridley.view_ahead_2_
.sym 99417 _ridley.view_ahead_2_
.sym 99418 _ridley.text_x_ahead_2_SB_LUT4_I1_O[0]
.sym 99421 _ridley.text_fb_addr_w[1]
.sym 99424 _ridley.view_ahead_2__SB_LUT4_O_I0[1]
.sym 99425 _ridley.text_x_ahead_2_SB_LUT4_I1_O[2]
.sym 99426 _ridley.text_x_ahead_2_SB_LUT4_I1_O[9]
.sym 99431 _ridley.text_fb_addr_r[1]
.sym 99433 _ridley.view_ahead_2__SB_LUT4_O_I0[3]
.sym 99434 _ridley.view_ahead_2__SB_LUT4_O_I0[2]
.sym 99437 _ridley.view_ahead_2__SB_LUT4_O_I0[0]
.sym 99438 _ridley.text_fb_addr_r[3]
.sym 99446 _ridley.view_ahead_2_
.sym 99447 _ridley.text_fb_addr_w[1]
.sym 99448 _ridley.text_fb_addr_r[1]
.sym 99449 _ridley.text_x_ahead_2_SB_LUT4_I1_O[0]
.sym 99454 _ridley.text_x_ahead_2_SB_LUT4_I1_O[2]
.sym 99459 _ridley.text_x_ahead_2_SB_LUT4_I1_O[0]
.sym 99465 _ridley.view_ahead_2_
.sym 99470 _ridley.view_ahead_2__SB_LUT4_O_I0[3]
.sym 99471 _ridley.view_ahead_2__SB_LUT4_O_I0[0]
.sym 99472 _ridley.view_ahead_2__SB_LUT4_O_I0[1]
.sym 99473 _ridley.view_ahead_2__SB_LUT4_O_I0[2]
.sym 99476 _ridley.text_x_ahead_2_SB_LUT4_I1_O[2]
.sym 99477 _ridley.view_ahead_2_
.sym 99479 _ridley.text_fb_addr_r[3]
.sym 99482 _ridley.view_ahead_2_
.sym 99484 _ridley.text_fb_addr_r[1]
.sym 99485 _ridley.text_x_ahead_2_SB_LUT4_I1_O[0]
.sym 99491 _ridley.text_x_ahead_2_SB_LUT4_I1_O[9]
.sym 99492 _ridley.view_ahead_2_
.sym 99493 CLK$SB_IO_IN_$glb_clk
.sym 99498 _ridley.text_fb.mem.0.1.0_RDATA[6]
.sym 99500 _ridley.text_fb.mem.0.1.0_RDATA[5]
.sym 99502 _ridley.text_fb.mem.0.1.0_RDATA[4]
.sym 99503 _ridley.view_ahead_2_
.sym 99509 _ridley.text_fb_addr_w[4]
.sym 99510 _ridley.text_fb.mem.0.2.0_RDATA[2]
.sym 99511 _ridley.view_ahead_2_
.sym 99513 _ridley.text_fb_addr_w[7]
.sym 99514 _ridley.text_fb_data_w[3]
.sym 99515 _ridley.text_fb_addr_w[1]
.sym 99517 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 99519 _ridley.text_fb.mem.0.0.0_RADDR_4[0]
.sym 99521 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 99523 _ridley.text_fb_addr_r[6]
.sym 99524 _ridley.view_ahead_2_
.sym 99526 _ridley.text_fb.mem.0.0.0_RADDR_6[1]
.sym 99528 _ridley.text_fb.mem.0.0.0_RADDR_3
.sym 99529 _ridley.text_x_ahead_2_SB_LUT4_I1_O[3]
.sym 99536 _ridley.text_fb.mem.0.0.0_RADDR_6[3]
.sym 99537 _ridley.text_fb_addr_w[5]
.sym 99540 _ridley.view_ahead_2_
.sym 99541 _ridley.text_fb.mem.0.0.0_RADDR_6[1]
.sym 99542 _ridley.text_fb_addr_r[4]
.sym 99543 _ridley.text_fb_addr_w[3]
.sym 99544 _ridley.text_fb_addr_w[4]
.sym 99547 _ridley.view_ahead_2_
.sym 99548 _ridley.text_fb_addr_w[9]
.sym 99549 _ridley.text_fb_w_
.sym 99551 _ridley.text_fb_addr_w[10]
.sym 99555 _ridley.text_x_ahead_2_SB_LUT4_I1_O[3]
.sym 99560 _ridley.text_x_ahead_2_SB_LUT4_I1_O[4]
.sym 99563 _ridley.text_fb_addr_r[5]
.sym 99565 _ridley.text_fb.mem.0.0.0_RADDR_6[0]
.sym 99569 _ridley.text_fb_w_
.sym 99571 _ridley.text_fb_addr_w[10]
.sym 99572 _ridley.text_fb_addr_w[9]
.sym 99575 _ridley.text_fb.mem.0.0.0_RADDR_6[1]
.sym 99576 _ridley.text_fb.mem.0.0.0_RADDR_6[3]
.sym 99577 _ridley.text_fb_addr_w[3]
.sym 99578 _ridley.text_fb.mem.0.0.0_RADDR_6[0]
.sym 99581 _ridley.text_fb_addr_r[5]
.sym 99582 _ridley.text_x_ahead_2_SB_LUT4_I1_O[4]
.sym 99583 _ridley.view_ahead_2_
.sym 99587 _ridley.text_x_ahead_2_SB_LUT4_I1_O[4]
.sym 99593 _ridley.text_fb_w_
.sym 99595 _ridley.text_fb_addr_w[10]
.sym 99596 _ridley.text_fb_addr_w[9]
.sym 99599 _ridley.text_x_ahead_2_SB_LUT4_I1_O[4]
.sym 99600 _ridley.view_ahead_2_
.sym 99601 _ridley.text_fb_addr_w[5]
.sym 99602 _ridley.text_fb_addr_r[5]
.sym 99605 _ridley.text_fb_addr_r[4]
.sym 99606 _ridley.text_fb_addr_w[4]
.sym 99607 _ridley.view_ahead_2_
.sym 99608 _ridley.text_x_ahead_2_SB_LUT4_I1_O[3]
.sym 99611 _ridley.text_fb_addr_w[9]
.sym 99612 _ridley.text_fb_w_
.sym 99614 _ridley.text_fb_addr_w[10]
.sym 99615 _ridley.view_ahead_2_
.sym 99616 CLK$SB_IO_IN_$glb_clk
.sym 99619 _ridley.text_fb.mem.0.1.0_RDATA[3]
.sym 99621 _ridley.text_fb.mem.0.1.0_RDATA[2]
.sym 99623 _ridley.text_fb.mem.0.1.0_RDATA[1]
.sym 99625 _ridley.text_fb.mem.0.1.0_RDATA[0]
.sym 99626 _ridley.text_fb.mem.0.1.0_RCLKE
.sym 99634 _ridley.text_x_ahead_2_SB_LUT4_I1_O[9]
.sym 99635 _ridley.text_fb_addr_r[10]
.sym 99636 _ridley.text_fb_data_w[4]
.sym 99640 _ridley.text_fb_data_w[7]
.sym 99641 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 99642 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 99643 _ridley.text_fb.mem.0.0.0_RADDR_1
.sym 99644 _ridley.text_fb_addr_w[6]
.sym 99647 _ridley.text_fb.mem.0.0.0_WCLKE
.sym 99650 _ridley.text_fb.mem.0.0.0_RADDR_5[0]
.sym 99659 _ridley.text_fb.mem.0.2.0_WCLKE
.sym 99660 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 99663 _ridley.text_fb_addr_w[0]
.sym 99664 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 99665 _ridley.text_fb.mem.0.0.0_RADDR_5[2]
.sym 99666 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 99667 _ridley.text_fb.mem.0.0.0_RADDR_4[0]
.sym 99668 _ridley.text_fb_addr_w[8]
.sym 99670 _ridley.text_x_ahead_2_SB_LUT4_I1_O[5]
.sym 99671 _ridley.text_fb.mem.0.0.0_WCLKE
.sym 99672 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 99673 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 99674 _ridley.text_fb.mem.0.1.0_WCLKE
.sym 99675 _ridley.text_fb.mem.0.0.0_RADDR_5[3]
.sym 99676 _ridley.text_fb.mem.0.0.0_RADDR_5[0]
.sym 99677 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 99682 _ridley.text_fb_addr_w[6]
.sym 99683 _ridley.text_fb_addr_r[6]
.sym 99684 _ridley.view_ahead_2_
.sym 99685 _ridley.text_fb_addr_w[2]
.sym 99687 _ridley.text_fb_addr_w[7]
.sym 99688 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R
.sym 99692 _ridley.text_x_ahead_2_SB_LUT4_I1_O[5]
.sym 99693 _ridley.text_fb_addr_w[6]
.sym 99694 _ridley.view_ahead_2_
.sym 99695 _ridley.text_fb_addr_r[6]
.sym 99701 _ridley.text_fb.mem.0.1.0_WCLKE
.sym 99704 _ridley.text_fb_addr_w[8]
.sym 99705 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 99706 _ridley.text_fb_addr_w[0]
.sym 99707 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 99710 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 99711 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 99712 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 99713 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 99718 _ridley.text_fb.mem.0.2.0_WCLKE
.sym 99722 _ridley.text_fb.mem.0.0.0_RADDR_4[0]
.sym 99724 _ridley.text_fb_addr_w[2]
.sym 99729 _ridley.text_fb.mem.0.0.0_WCLKE
.sym 99734 _ridley.text_fb_addr_w[7]
.sym 99735 _ridley.text_fb.mem.0.0.0_RADDR_5[3]
.sym 99736 _ridley.text_fb.mem.0.0.0_RADDR_5[0]
.sym 99737 _ridley.text_fb.mem.0.0.0_RADDR_5[2]
.sym 99739 CLK$SB_IO_IN_$glb_clk
.sym 99740 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R
.sym 99744 _ridley.text_fb.mem.0.0.0_RDATA[6]
.sym 99746 _ridley.text_fb.mem.0.0.0_RDATA[5]
.sym 99748 _ridley.text_fb.mem.0.0.0_RDATA[4]
.sym 99754 $PACKER_VCC_NET
.sym 99755 _ridley.text_fb_addr_w[1]
.sym 99756 _ridley.text_fb.mem.0.1.0_RDATA[2]
.sym 99757 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 99758 _ridley.text_fb.mem.0.1.0_RDATA[0]
.sym 99760 _ridley.text_fb_addr_w[4]
.sym 99761 _ridley.text_fb_addr_w[3]
.sym 99763 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 99770 _ridley.text_fb_addr_w[0]
.sym 99774 _ridley.text_fb_data_w[2]
.sym 99782 _ridley.text_fb_addr_r[2]
.sym 99784 _ridley.state_test_c[2]
.sym 99786 _ridley.color_bg_SB_DFFESR_Q_R
.sym 99788 _ridley.state_test_c[1]
.sym 99793 _ridley.text_x_ahead_2[0]
.sym 99794 _ridley.text_x_ahead_2_SB_LUT4_I1_O[1]
.sym 99795 _ridley.view_ahead_2_
.sym 99796 _ridley.text_fb_addr_r[0]
.sym 99805 _ridley.state_test_c[0]
.sym 99809 _ridley.color_bg_SB_DFFESR_Q_E
.sym 99815 _ridley.view_ahead_2_
.sym 99817 _ridley.text_fb_addr_r[2]
.sym 99818 _ridley.text_x_ahead_2_SB_LUT4_I1_O[1]
.sym 99824 _ridley.state_test_c[2]
.sym 99829 _ridley.state_test_c[2]
.sym 99834 _ridley.state_test_c[1]
.sym 99842 _ridley.state_test_c[0]
.sym 99847 _ridley.state_test_c[0]
.sym 99851 _ridley.view_ahead_2_
.sym 99853 _ridley.text_x_ahead_2[0]
.sym 99854 _ridley.text_fb_addr_r[0]
.sym 99861 _ridley.color_bg_SB_DFFESR_Q_E
.sym 99862 CLK$SB_IO_IN_$glb_clk
.sym 99863 _ridley.color_bg_SB_DFFESR_Q_R
.sym 99865 _ridley.text_fb.mem.0.0.0_RDATA[3]
.sym 99867 _ridley.text_fb.mem.0.0.0_RDATA[2]
.sym 99869 _ridley.text_fb.mem.0.0.0_RDATA[1]
.sym 99871 _ridley.text_fb.mem.0.0.0_RDATA[0]
.sym 99878 _ridley.color_bg_SB_LUT4_I3_O[0]
.sym 99879 _ridley.view_ahead_2_
.sym 99880 _ridley.text_fb_data_w[7]
.sym 99882 _ridley.color_bg[2]
.sym 99884 _ridley.color_bg[1]
.sym 99886 _ridley.color_bg[0]
.sym 99895 _ridley.text_fb_data_w[4]
.sym 100000 _ridley.text_fb_addr_w[6]
.sym 100002 _ridley.text_fb.mem.0.0.0_RDATA[2]
.sym 100003 _ridley.text_fb_data_w[3]
.sym 100004 _ridley.text_fb_addr_w[1]
.sym 100005 _ridley.text_fb_addr_w[7]
.sym 100008 _ridley.text_fb_addr_w[4]
.sym 100009 _ridley.text_fb_addr_w[2]
.sym 102043 _ridley.vga_y[2]
.sym 102044 _ridley.vga_y[3]
.sym 102045 _ridley.vga_y[4]
.sym 102046 _ridley.vga_y[5]
.sym 102047 _ridley.vga_y[6]
.sym 102048 _ridley.vga_y[7]
.sym 102095 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 102097 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 102098 _ridley.vga_y[5]
.sym 102102 _ridley.vga_y[7]
.sym 102105 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 102143 _ridley.vga_y[8]
.sym 102144 _ridley.vga_y[9]
.sym 102146 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 102147 _ridley._vga.y_SB_DFFESR_Q_R
.sym 102149 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 102150 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 102186 _ridley.vga_y[6]
.sym 102187 $PACKER_VCC_NET
.sym 102188 _ridley.vga_y[3]
.sym 102190 _ridley.vga_y[7]
.sym 102191 _ridley.text_fb_data_w[3]
.sym 102192 $PACKER_VCC_NET
.sym 102196 _ridley.vga_y[2]
.sym 102197 _ridley.vga_y[2]
.sym 102199 _ridley.vga_y[3]
.sym 102201 _ridley.vga_y[4]
.sym 102205 _ridley.vga_y[6]
.sym 102206 _ridley.vga_y[8]
.sym 102207 _ridley.vga_y[7]
.sym 102208 _ridley.vga_y[9]
.sym 102287 $PACKER_VCC_NET
.sym 102290 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 102294 _ridley.vga_y[8]
.sym 102296 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 102299 _ridley.text_fb_data_w[0]
.sym 102301 _ridley.vga_x[9]
.sym 102305 _ridley.text_fb_data_w[6]
.sym 102349 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 102350 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 102354 _ridley.vga_x[9]
.sym 102391 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 102394 $PACKER_VCC_NET
.sym 102403 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 102404 _ridley.text_fb_data_w[5]
.sym 102407 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 102408 _ridley.vga_x[9]
.sym 102450 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 102451 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 102452 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 102453 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 102454 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 102455 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 102456 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 102496 _ridley.vga_x[9]
.sym 102501 _ridley.vga_x[5]
.sym 102504 _ridley.text_fb_data_w[1]
.sym 102507 $PACKER_VCC_NET
.sym 102551 _ridley.text_x_ahead_2_SB_LUT4_O_I1[8]
.sym 102552 _ridley.text_x_ahead_2_SB_LUT4_O_I1[9]
.sym 102553 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 102554 _ridley.text_font_addr_r[0]
.sym 102555 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 102556 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 102557 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 102558 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 102594 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 102596 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 102602 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 102604 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 102607 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 102608 _ridley.text_font_addr_r[4]
.sym 102609 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 102610 _ridley.text_fb_data_w[0]
.sym 102612 _ridley.view_ahead_1_
.sym 102616 _ridley.text_fb_data_w[0]
.sym 102622 _ridley.text_font_addr_r[2]
.sym 102623 _ridley.text_font_addr_r[7]
.sym 102625 $PACKER_VCC_NET
.sym 102628 _ridley.text_font_addr_r[8]
.sym 102631 _ridley.text_font_addr_r[4]
.sym 102632 $PACKER_VCC_NET
.sym 102634 _ridley.text_font_addr_r[1]
.sym 102637 _ridley.text_font_addr_r[5]
.sym 102639 _ridley.text_font_addr_r[9]
.sym 102640 _ridley.text_font_addr_r[0]
.sym 102644 _ridley.text_font_addr_r[6]
.sym 102646 _ridley.text_font_addr_r[3]
.sym 102653 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 102654 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 102655 _ridley.text_font_addr_r[9]
.sym 102656 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 102657 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 102658 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 102659 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 102660 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 102669 _ridley.text_font_addr_r[0]
.sym 102670 _ridley.text_font_addr_r[1]
.sym 102672 _ridley.text_font_addr_r[2]
.sym 102673 _ridley.text_font_addr_r[3]
.sym 102674 _ridley.text_font_addr_r[4]
.sym 102675 _ridley.text_font_addr_r[5]
.sym 102676 _ridley.text_font_addr_r[6]
.sym 102677 _ridley.text_font_addr_r[7]
.sym 102678 _ridley.text_font_addr_r[8]
.sym 102679 _ridley.text_font_addr_r[9]
.sym 102680 CLK$SB_IO_IN_$glb_clk
.sym 102681 $PACKER_VCC_NET
.sym 102682 $PACKER_VCC_NET
.sym 102696 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 102698 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 102700 $PACKER_VCC_NET
.sym 102701 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 102704 _ridley.text_font_addr_r[8]
.sym 102707 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 102709 _ridley.text_fb_data_w[6]
.sym 102710 _ridley.vga_y[2]
.sym 102711 _ridley.text_font_data_r[5]
.sym 102713 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 102715 _ridley.text_fb_data_w[0]
.sym 102716 $PACKER_VCC_NET
.sym 102717 _ridley.text_font_addr_r[2]
.sym 102718 _ridley.text_fb_data_w[6]
.sym 102734 $PACKER_GND_NET
.sym 102736 $PACKER_VCC_NET
.sym 102782 $PACKER_GND_NET_$glb_clk
.sym 102783 $PACKER_GND_NET
.sym 102792 $PACKER_VCC_NET
.sym 102801 _ridley.text_x_sub[2]
.sym 102810 _ridley.text_font_data_r[4]
.sym 102811 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 102812 _ridley.text_fb.mem.0.0.0_RADDR
.sym 102813 _ridley.text_fb_data_w[5]
.sym 102815 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 102816 _ridley.text_font_addr_r[0]
.sym 102818 _ridley.text_x_ahead_2_SB_LUT4_O_I1[9]
.sym 102819 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 102820 _ridley.text_fb_data_w[5]
.sym 102825 _ridley.text_font_addr_r[7]
.sym 102827 _ridley.text_font_addr_r[9]
.sym 102829 _ridley.text_font_addr_r[3]
.sym 102831 _ridley.text_font_addr_r[5]
.sym 102832 _ridley.text_font_addr_r[6]
.sym 102836 $PACKER_VCC_NET
.sym 102837 _ridley.text_font_addr_r[4]
.sym 102838 _ridley.text_font_addr_r[1]
.sym 102839 _ridley.text_font_addr_r[0]
.sym 102849 _ridley.text_font_addr_r[8]
.sym 102854 $PACKER_VCC_NET
.sym 102855 _ridley.text_font_addr_r[2]
.sym 102859 _ridley.view_ahead_2__SB_LUT4_O_I0[1]
.sym 102860 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 102861 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 102862 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 102863 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[4]
.sym 102864 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 102873 _ridley.text_font_addr_r[0]
.sym 102874 _ridley.text_font_addr_r[1]
.sym 102876 _ridley.text_font_addr_r[2]
.sym 102877 _ridley.text_font_addr_r[3]
.sym 102878 _ridley.text_font_addr_r[4]
.sym 102879 _ridley.text_font_addr_r[5]
.sym 102880 _ridley.text_font_addr_r[6]
.sym 102881 _ridley.text_font_addr_r[7]
.sym 102882 _ridley.text_font_addr_r[8]
.sym 102883 _ridley.text_font_addr_r[9]
.sym 102884 CLK$SB_IO_IN_$glb_clk
.sym 102885 $PACKER_VCC_NET
.sym 102886 $PACKER_VCC_NET
.sym 102899 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 102903 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 102905 _ridley.text_font_addr_r[3]
.sym 102908 _ridley.text_font_addr_r[6]
.sym 102911 $PACKER_VCC_NET
.sym 102913 _ridley.text_fb_data_w[1]
.sym 102915 $PACKER_VCC_NET
.sym 102917 _ridley.text_x_ahead_2_SB_LUT4_I1_O[1]
.sym 102920 _ridley.text_fb_data_w[1]
.sym 102938 $PACKER_GND_NET
.sym 102940 $PACKER_VCC_NET
.sym 102960 _ridley.text_x_ahead_2_SB_LUT4_I1_O[1]
.sym 102961 _ridley.text_x_ahead_2_SB_LUT4_I1_O[2]
.sym 102962 _ridley.text_x_ahead_2_SB_LUT4_I1_O[3]
.sym 102963 _ridley.text_x_ahead_2_SB_LUT4_I1_O[4]
.sym 102964 _ridley.text_x_ahead_2_SB_LUT4_I1_O[5]
.sym 102965 _ridley.text_x_ahead_2_SB_LUT4_I1_O[6]
.sym 102966 _ridley.text_x_ahead_2_SB_LUT4_I1_O[7]
.sym 102986 $PACKER_GND_NET_$glb_clk
.sym 102987 $PACKER_GND_NET
.sym 102996 $PACKER_VCC_NET
.sym 103004 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 103012 _ridley.view_ahead_2__SB_LUT4_O_I0[1]
.sym 103014 _ridley.text_fb_data_w[0]
.sym 103017 _ridley.text_fb_addr_w[5]
.sym 103018 _ridley.text_fb.mem.0.0.0_RADDR_2
.sym 103019 _ridley.text_fb_addr_w[3]
.sym 103020 _ridley.text_fb_addr_w[5]
.sym 103021 _ridley.text_fb_addr_w[8]
.sym 103023 _ridley.text_fb_addr_w[2]
.sym 103024 _ridley.text_fb_data_w[0]
.sym 103029 _ridley.text_fb_data_w[7]
.sym 103030 _ridley.text_fb.mem.0.0.0_RADDR_4[0]
.sym 103032 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 103035 _ridley.text_fb_data_w[6]
.sym 103039 _ridley.text_fb.mem.0.0.0_RADDR
.sym 103040 _ridley.text_fb.mem.0.2.0_RCLKE
.sym 103041 _ridley.text_fb.mem.0.0.0_RADDR_2
.sym 103042 _ridley.text_fb.mem.0.0.0_RADDR_1
.sym 103047 _ridley.text_fb_data_w[5]
.sym 103049 $PACKER_VCC_NET
.sym 103050 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 103051 _ridley.text_fb.mem.0.0.0_RADDR_3
.sym 103056 _ridley.text_fb_data_w[4]
.sym 103058 _ridley.text_fb.mem.0.0.0_RADDR_6[1]
.sym 103060 _ridley.text_fb.mem.0.0.0_RADDR_5[0]
.sym 103061 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 103062 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[9]
.sym 103063 _ridley.text_fb_addr_r[7]
.sym 103064 _ridley.text_fb_addr_r[8]
.sym 103065 _ridley.text_fb_addr_r[9]
.sym 103066 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 103067 _ridley.text_fb.mem.0.2.0_RCLKE
.sym 103068 _ridley.text_fb.mem.0.0.0_RADDR_5[0]
.sym 103077 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 103078 _ridley.text_fb.mem.0.0.0_RADDR_3
.sym 103080 _ridley.text_fb.mem.0.0.0_RADDR_4[0]
.sym 103081 _ridley.text_fb.mem.0.0.0_RADDR_6[1]
.sym 103082 _ridley.text_fb.mem.0.0.0_RADDR_2
.sym 103083 _ridley.text_fb.mem.0.0.0_RADDR_1
.sym 103084 _ridley.text_fb.mem.0.0.0_RADDR
.sym 103085 _ridley.text_fb.mem.0.0.0_RADDR_5[0]
.sym 103086 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 103088 CLK$SB_IO_IN_$glb_clk
.sym 103089 _ridley.text_fb.mem.0.2.0_RCLKE
.sym 103090 $PACKER_VCC_NET
.sym 103091 _ridley.text_fb_data_w[5]
.sym 103093 _ridley.text_fb_data_w[6]
.sym 103095 _ridley.text_fb_data_w[7]
.sym 103097 _ridley.text_fb_data_w[4]
.sym 103103 _ridley.text_x_ahead_2[3]
.sym 103104 _ridley.text_fb.mem.0.0.0_RADDR_4[0]
.sym 103105 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 103106 _ridley.text_x_ahead_2_SB_LUT4_I1_O[3]
.sym 103108 _ridley.text_font_addr_r[8]
.sym 103111 $PACKER_GND_NET
.sym 103112 _ridley.text_x_ahead_2[4]
.sym 103113 _ridley.text_y[4]
.sym 103115 $PACKER_VCC_NET
.sym 103116 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 103117 _ridley.text_x_ahead_2_SB_LUT4_I1_O[3]
.sym 103118 _ridley.text_fb.mem.0.2.0_RDATA[6]
.sym 103119 _ridley.text_fb_data_w[0]
.sym 103120 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 103121 _ridley.text_fb.mem.0.2.0_RDATA[0]
.sym 103122 _ridley.text_x_ahead_2[1]
.sym 103123 _ridley.text_fb_data_w[0]
.sym 103124 _ridley.text_x_ahead_2[2]
.sym 103125 _ridley.text_fb_data_w[6]
.sym 103126 _ridley.text_fb_data_w[6]
.sym 103131 _ridley.text_fb_data_w[3]
.sym 103134 _ridley.text_fb_addr_w[6]
.sym 103136 _ridley.text_fb_addr_w[0]
.sym 103137 _ridley.text_fb_addr_w[3]
.sym 103138 _ridley.text_fb_addr_w[4]
.sym 103140 _ridley.text_fb_addr_w[7]
.sym 103142 _ridley.text_fb_addr_w[1]
.sym 103144 $PACKER_VCC_NET
.sym 103146 _ridley.text_fb_data_w[2]
.sym 103147 _ridley.text_fb_data_w[1]
.sym 103149 _ridley.text_fb.mem.0.2.0_WCLKE
.sym 103158 _ridley.text_fb_addr_w[5]
.sym 103159 _ridley.text_fb_addr_w[8]
.sym 103161 _ridley.text_fb_addr_w[2]
.sym 103162 _ridley.text_fb_data_w[0]
.sym 103163 _ridley.text_fb.mem.0.2.0_RCLKE_SB_LUT4_O_I2[3]
.sym 103164 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[2]
.sym 103165 _ridley.text_fb.mem.0.0.0_RADDR_2
.sym 103166 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[3]
.sym 103167 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 103168 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[0]
.sym 103169 _ridley.text_fb.mem.0.1.0_RCLKE
.sym 103170 _ridley.text_fb_addr_r[4]
.sym 103179 _ridley.text_fb_addr_w[0]
.sym 103180 _ridley.text_fb_addr_w[1]
.sym 103182 _ridley.text_fb_addr_w[2]
.sym 103183 _ridley.text_fb_addr_w[3]
.sym 103184 _ridley.text_fb_addr_w[4]
.sym 103185 _ridley.text_fb_addr_w[5]
.sym 103186 _ridley.text_fb_addr_w[6]
.sym 103187 _ridley.text_fb_addr_w[7]
.sym 103188 _ridley.text_fb_addr_w[8]
.sym 103190 CLK$SB_IO_IN_$glb_clk
.sym 103191 _ridley.text_fb.mem.0.2.0_WCLKE
.sym 103192 _ridley.text_fb_data_w[0]
.sym 103194 _ridley.text_fb_data_w[1]
.sym 103196 _ridley.text_fb_data_w[2]
.sym 103198 _ridley.text_fb_data_w[3]
.sym 103200 $PACKER_VCC_NET
.sym 103206 _ridley.text_fb.mem.0.2.0_RCLKE
.sym 103207 _ridley.text_fb.mem.0.2.0_RDATA[1]
.sym 103210 _ridley.text_fb.mem.0.0.0_RADDR_5[0]
.sym 103213 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 103214 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[9]
.sym 103217 _ridley.text_fb_addr_w[5]
.sym 103218 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[8]
.sym 103219 _ridley.text_fb_addr_w[7]
.sym 103220 _ridley.text_fb.mem.0.0.0_RADDR
.sym 103226 _ridley.text_fb_data_w[5]
.sym 103228 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 103233 _ridley.text_fb_data_w[5]
.sym 103235 _ridley.text_fb.mem.0.0.0_RADDR_1
.sym 103238 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 103242 _ridley.text_fb_data_w[4]
.sym 103243 _ridley.text_fb.mem.0.0.0_RADDR
.sym 103244 _ridley.text_fb.mem.0.1.0_RCLKE
.sym 103246 _ridley.text_fb_data_w[7]
.sym 103248 _ridley.text_fb.mem.0.0.0_RADDR_5[0]
.sym 103250 _ridley.text_fb.mem.0.0.0_RADDR_4[0]
.sym 103252 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 103253 $PACKER_VCC_NET
.sym 103255 _ridley.text_fb.mem.0.0.0_RADDR_3
.sym 103259 _ridley.text_fb.mem.0.0.0_RADDR_2
.sym 103262 _ridley.text_fb.mem.0.0.0_RADDR_6[1]
.sym 103264 _ridley.text_fb_data_w[6]
.sym 103265 _ridley.text_fb.mem.0.0.0_RDATA_1[1]
.sym 103266 _ridley.text_fb.mem.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 103267 _ridley.text_fb.mem.0.0.0_RDATA_1_SB_LUT4_I0_O[2]
.sym 103268 _ridley.text_fb.mem.0.0.0_RCLKE
.sym 103269 _ridley.text_fb.mem.0.0.0_RDATA_3[1]
.sym 103270 _ridley.text_fb_data_r[6]
.sym 103271 _ridley.text_fb.mem.0.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 103272 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 103281 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 103282 _ridley.text_fb.mem.0.0.0_RADDR_3
.sym 103284 _ridley.text_fb.mem.0.0.0_RADDR_4[0]
.sym 103285 _ridley.text_fb.mem.0.0.0_RADDR_6[1]
.sym 103286 _ridley.text_fb.mem.0.0.0_RADDR_2
.sym 103287 _ridley.text_fb.mem.0.0.0_RADDR_1
.sym 103288 _ridley.text_fb.mem.0.0.0_RADDR
.sym 103289 _ridley.text_fb.mem.0.0.0_RADDR_5[0]
.sym 103290 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 103292 CLK$SB_IO_IN_$glb_clk
.sym 103293 _ridley.text_fb.mem.0.1.0_RCLKE
.sym 103294 $PACKER_VCC_NET
.sym 103295 _ridley.text_fb_data_w[5]
.sym 103297 _ridley.text_fb_data_w[6]
.sym 103299 _ridley.text_fb_data_w[7]
.sym 103301 _ridley.text_fb_data_w[4]
.sym 103308 _ridley.text_fb.mem.0.2.0_RDATA[3]
.sym 103309 _ridley.text_fb.mem.0.1.0_RDATA[5]
.sym 103311 _ridley.text_fb_data_w[2]
.sym 103315 _ridley.text_fb.mem.0.2.0_RDATA[4]
.sym 103319 _ridley.text_fb_data_w[6]
.sym 103321 _ridley.text_fb_data_w[1]
.sym 103322 _ridley.text_fb.mem.0.0.0_RDATA[4]
.sym 103323 _ridley.view_ahead_2_
.sym 103326 _ridley.view_ahead_2_
.sym 103327 _ridley.color_text[0]
.sym 103328 $PACKER_VCC_NET
.sym 103330 _ridley.text_x_ahead_2_SB_LUT4_I1_O[1]
.sym 103335 _ridley.text_fb_data_w[1]
.sym 103337 _ridley.text_fb.mem.0.1.0_WCLKE
.sym 103339 $PACKER_VCC_NET
.sym 103343 _ridley.text_fb_addr_w[4]
.sym 103344 _ridley.text_fb_data_w[3]
.sym 103346 _ridley.text_fb_addr_w[3]
.sym 103348 _ridley.text_fb_data_w[0]
.sym 103350 _ridley.text_fb_addr_w[1]
.sym 103352 _ridley.text_fb_addr_w[0]
.sym 103354 _ridley.text_fb_addr_w[6]
.sym 103355 _ridley.text_fb_addr_w[5]
.sym 103357 _ridley.text_fb_addr_w[7]
.sym 103358 _ridley.text_fb_addr_w[2]
.sym 103360 _ridley.text_fb_data_w[2]
.sym 103363 _ridley.text_fb_addr_w[8]
.sym 103367 _ridley.text_fb_addr_r[6]
.sym 103368 _ridley.text_fb.mem.0.0.0_RADDR
.sym 103369 _ridley.color_bg_SB_LUT4_I3_1_O[2]
.sym 103370 _ridley.text_fb_addr_r[0]
.sym 103371 _ridley.text_fb_addr_r[2]
.sym 103372 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 103373 _ridley.color_bg_SB_LUT4_I3_O[2]
.sym 103374 _ridley.color_bg_SB_LUT4_I3_1_O[3]
.sym 103383 _ridley.text_fb_addr_w[0]
.sym 103384 _ridley.text_fb_addr_w[1]
.sym 103386 _ridley.text_fb_addr_w[2]
.sym 103387 _ridley.text_fb_addr_w[3]
.sym 103388 _ridley.text_fb_addr_w[4]
.sym 103389 _ridley.text_fb_addr_w[5]
.sym 103390 _ridley.text_fb_addr_w[6]
.sym 103391 _ridley.text_fb_addr_w[7]
.sym 103392 _ridley.text_fb_addr_w[8]
.sym 103394 CLK$SB_IO_IN_$glb_clk
.sym 103395 _ridley.text_fb.mem.0.1.0_WCLKE
.sym 103396 _ridley.text_fb_data_w[0]
.sym 103398 _ridley.text_fb_data_w[1]
.sym 103400 _ridley.text_fb_data_w[2]
.sym 103402 _ridley.text_fb_data_w[3]
.sym 103404 $PACKER_VCC_NET
.sym 103410 _ridley.view_ahead_2_
.sym 103411 _ridley.text_fb.mem.0.2.0_WCLKE
.sym 103413 _ridley.text_fb.mem.0.1.0_RDATA[3]
.sym 103421 _ridley.text_fb_addr_w[5]
.sym 103424 _ridley.text_fb_addr_w[2]
.sym 103426 _ridley.text_fb.mem.0.0.0_RADDR_2
.sym 103428 _ridley.text_fb.mem.0.0.0_RDATA[3]
.sym 103429 _ridley.text_fb_addr_w[8]
.sym 103430 _ridley.text_fb_data_w[0]
.sym 103432 _ridley.text_fb_addr_w[3]
.sym 103437 _ridley.text_fb.mem.0.0.0_RADDR_3
.sym 103441 _ridley.text_fb.mem.0.0.0_RADDR_5[0]
.sym 103443 _ridley.text_fb.mem.0.0.0_RADDR_6[1]
.sym 103445 _ridley.text_fb.mem.0.0.0_RADDR_4[0]
.sym 103448 _ridley.text_fb.mem.0.0.0_RCLKE
.sym 103449 _ridley.text_fb.mem.0.0.0_RADDR_2
.sym 103450 _ridley.text_fb.mem.0.0.0_RADDR_1
.sym 103451 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 103452 _ridley.text_fb_data_w[7]
.sym 103453 _ridley.text_fb_data_w[5]
.sym 103454 _ridley.text_fb.mem.0.0.0_RADDR
.sym 103456 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 103457 _ridley.text_fb_data_w[6]
.sym 103464 _ridley.text_fb_data_w[4]
.sym 103466 $PACKER_VCC_NET
.sym 103485 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 103486 _ridley.text_fb.mem.0.0.0_RADDR_3
.sym 103488 _ridley.text_fb.mem.0.0.0_RADDR_4[0]
.sym 103489 _ridley.text_fb.mem.0.0.0_RADDR_6[1]
.sym 103490 _ridley.text_fb.mem.0.0.0_RADDR_2
.sym 103491 _ridley.text_fb.mem.0.0.0_RADDR_1
.sym 103492 _ridley.text_fb.mem.0.0.0_RADDR
.sym 103493 _ridley.text_fb.mem.0.0.0_RADDR_5[0]
.sym 103494 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 103496 CLK$SB_IO_IN_$glb_clk
.sym 103497 _ridley.text_fb.mem.0.0.0_RCLKE
.sym 103498 $PACKER_VCC_NET
.sym 103499 _ridley.text_fb_data_w[5]
.sym 103501 _ridley.text_fb_data_w[6]
.sym 103503 _ridley.text_fb_data_w[7]
.sym 103505 _ridley.text_fb_data_w[4]
.sym 103513 _ridley.view_ahead_2_
.sym 103516 _ridley.text_x_ahead_2[0]
.sym 103518 _ridley.text_fb_addr_r[6]
.sym 103521 _ridley.cursor_vis__SB_LUT4_I3_I0[2]
.sym 103529 _ridley.text_fb.mem.0.0.0_RDATA[0]
.sym 103540 _ridley.text_fb_addr_w[0]
.sym 103541 _ridley.text_fb.mem.0.0.0_WCLKE
.sym 103543 $PACKER_VCC_NET
.sym 103544 _ridley.text_fb_addr_w[2]
.sym 103545 _ridley.text_fb_addr_w[1]
.sym 103548 _ridley.text_fb_addr_w[7]
.sym 103549 _ridley.text_fb_addr_w[4]
.sym 103550 _ridley.text_fb_data_w[1]
.sym 103551 _ridley.text_fb_addr_w[6]
.sym 103552 _ridley.text_fb_data_w[2]
.sym 103554 _ridley.text_fb_data_w[3]
.sym 103559 _ridley.text_fb_addr_w[5]
.sym 103567 _ridley.text_fb_addr_w[8]
.sym 103568 _ridley.text_fb_data_w[0]
.sym 103570 _ridley.text_fb_addr_w[3]
.sym 103587 _ridley.text_fb_addr_w[0]
.sym 103588 _ridley.text_fb_addr_w[1]
.sym 103590 _ridley.text_fb_addr_w[2]
.sym 103591 _ridley.text_fb_addr_w[3]
.sym 103592 _ridley.text_fb_addr_w[4]
.sym 103593 _ridley.text_fb_addr_w[5]
.sym 103594 _ridley.text_fb_addr_w[6]
.sym 103595 _ridley.text_fb_addr_w[7]
.sym 103596 _ridley.text_fb_addr_w[8]
.sym 103598 CLK$SB_IO_IN_$glb_clk
.sym 103599 _ridley.text_fb.mem.0.0.0_WCLKE
.sym 103600 _ridley.text_fb_data_w[0]
.sym 103602 _ridley.text_fb_data_w[1]
.sym 103604 _ridley.text_fb_data_w[2]
.sym 103606 _ridley.text_fb_data_w[3]
.sym 103608 $PACKER_VCC_NET
.sym 103615 _ridley.text_fb.mem.0.0.0_WCLKE
.sym 103619 $PACKER_VCC_NET
.sym 104745 _ridley.vga_y[4]
.sym 105265 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 105387 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 105388 _ridley.vga_y[8]
.sym 105404 _ridley._vga.y_SB_DFFESR_Q_R
.sym 105511 _ridley.vga_y[2]
.sym 105525 _ridley.vga_y[6]
.sym 105527 _ridley.vga_y[7]
.sym 105531 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105535 _ridley.vga_y[3]
.sym 105624 _ridley._vga.y_SB_DFFESR_Q_R
.sym 105626 _ridley._vga.y_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 105634 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 105647 _ridley.vga_y[4]
.sym 105649 _ridley.vga_y[5]
.sym 105652 _ridley.vga_y[8]
.sym 105654 _ridley.vga_y[9]
.sym 105658 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 105666 _ridley.vga_y[2]
.sym 105667 _ridley.vga_y[3]
.sym 105668 _ridley._vga.y_SB_DFFESR_Q_R
.sym 105669 _ridley.vga_y[5]
.sym 105682 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 105684 _ridley.vga_y[4]
.sym 105686 _ridley.vga_y[1]
.sym 105687 _ridley.vga_y[7]
.sym 105691 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105694 _ridley.vga_y[6]
.sym 105696 $nextpnr_ICESTORM_LC_4$O
.sym 105699 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 105702 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 105704 _ridley.vga_y[1]
.sym 105708 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 105711 _ridley.vga_y[2]
.sym 105712 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 105714 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 105717 _ridley.vga_y[3]
.sym 105718 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 105720 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 105723 _ridley.vga_y[4]
.sym 105724 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 105726 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 105729 _ridley.vga_y[5]
.sym 105730 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 105732 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 105734 _ridley.vga_y[6]
.sym 105736 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 105738 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 105741 _ridley.vga_y[7]
.sym 105742 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 105743 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105744 CLK$SB_IO_IN_$glb_clk
.sym 105745 _ridley._vga.y_SB_DFFESR_Q_R
.sym 105748 _ridley._vga.x_SB_DFFSR_Q_D[1]
.sym 105749 _ridley._vga.x_SB_DFFSR_Q_D[2]
.sym 105750 _ridley._vga.x_SB_DFFSR_Q_D[3]
.sym 105751 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 105752 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 105753 _ridley._vga.x_SB_DFFSR_Q_D[6]
.sym 105760 _ridley.vga_y[5]
.sym 105768 _ridley.vga_y[4]
.sym 105771 _ridley.vga_x[5]
.sym 105772 _ridley.vga_y[1]
.sym 105773 _ridley.vga_x[4]
.sym 105774 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 105776 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 105779 _ridley.vga_x[7]
.sym 105781 _ridley.vga_x[2]
.sym 105782 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 105787 _ridley.vga_y[8]
.sym 105789 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105791 _ridley.vga_y[4]
.sym 105794 _ridley.vga_y[7]
.sym 105796 _ridley._vga.y_SB_DFFESR_Q_R
.sym 105801 _ridley.vga_y[6]
.sym 105804 _ridley.vga_y[9]
.sym 105807 _ridley._vga.y_SB_DFFESR_Q_R
.sym 105819 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 105822 _ridley.vga_y[8]
.sym 105823 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 105828 _ridley.vga_y[9]
.sym 105829 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 105838 _ridley.vga_y[6]
.sym 105839 _ridley.vga_y[8]
.sym 105840 _ridley.vga_y[7]
.sym 105841 _ridley.vga_y[4]
.sym 105844 _ridley._vga.y_SB_DFFESR_Q_R
.sym 105857 _ridley.vga_y[7]
.sym 105864 _ridley.vga_y[6]
.sym 105866 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105867 CLK$SB_IO_IN_$glb_clk
.sym 105868 _ridley._vga.y_SB_DFFESR_Q_R
.sym 105869 _ridley._vga.x_SB_DFFSR_Q_D[7]
.sym 105870 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105871 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 105872 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 105873 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 105874 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 105875 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 105876 _ridley.vga_y[1]
.sym 105893 _ridley.text_fb_data_w[4]
.sym 105894 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 105895 _ridley.vga_x[6]
.sym 105896 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 105897 _ridley._vga.y_SB_DFFESR_Q_R
.sym 105899 _ridley.vga_y[5]
.sym 105900 _ridley.vga_y[1]
.sym 105902 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 105903 _ridley.text_fb_data_w[2]
.sym 105904 $PACKER_VCC_NET
.sym 105910 _ridley.vga_y[4]
.sym 105913 $PACKER_VCC_NET
.sym 105914 _ridley.vga_y[2]
.sym 105916 _ridley.vga_y[7]
.sym 105920 _ridley.vga_y[5]
.sym 105921 $PACKER_VCC_NET
.sym 105922 _ridley.vga_y[6]
.sym 105924 _ridley.vga_y[3]
.sym 105933 _ridley.vga_y[1]
.sym 105939 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 105942 $nextpnr_ICESTORM_LC_39$O
.sym 105945 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 105948 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105951 _ridley.vga_y[1]
.sym 105954 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105956 $PACKER_VCC_NET
.sym 105957 _ridley.vga_y[2]
.sym 105960 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 105962 $PACKER_VCC_NET
.sym 105963 _ridley.vga_y[3]
.sym 105966 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[4]
.sym 105968 $PACKER_VCC_NET
.sym 105969 _ridley.vga_y[4]
.sym 105972 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[5]
.sym 105974 $PACKER_VCC_NET
.sym 105975 _ridley.vga_y[5]
.sym 105978 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[6]
.sym 105980 _ridley.vga_y[6]
.sym 105981 $PACKER_VCC_NET
.sym 105984 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[7]
.sym 105986 _ridley.vga_y[7]
.sym 105987 $PACKER_VCC_NET
.sym 105992 _ridley.vga_x[5]
.sym 105993 _ridley.vga_x[4]
.sym 105994 _ridley.vga_x[8]
.sym 105995 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 105996 _ridley.vga_x[7]
.sym 105997 _ridley.vga_x[2]
.sym 105998 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 105999 _ridley.vga_x[6]
.sym 106002 _ridley.text_x_ahead_2_SB_LUT4_I1_O[5]
.sym 106007 $PACKER_VCC_NET
.sym 106016 _ridley.vga_y[3]
.sym 106017 _ridley.vga_x[7]
.sym 106018 _ridley.vga_y[6]
.sym 106019 _ridley.vga_y[7]
.sym 106020 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106021 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 106022 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 106023 _ridley.vga_x[6]
.sym 106025 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106026 _ridley.vga_y[1]
.sym 106027 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106028 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[7]
.sym 106034 _ridley.vga_y[6]
.sym 106041 _ridley.vga_y[8]
.sym 106042 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106043 _ridley.vga_y[9]
.sym 106044 _ridley.vga_y[7]
.sym 106046 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106060 _ridley.vga_y[4]
.sym 106064 $PACKER_VCC_NET
.sym 106065 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2[8]
.sym 106067 _ridley.vga_y[8]
.sym 106068 $PACKER_VCC_NET
.sym 106071 $nextpnr_ICESTORM_LC_40$I3
.sym 106074 _ridley.vga_y[9]
.sym 106081 $nextpnr_ICESTORM_LC_40$I3
.sym 106084 _ridley.vga_y[8]
.sym 106085 _ridley.vga_y[4]
.sym 106086 _ridley.vga_y[6]
.sym 106087 _ridley.vga_y[7]
.sym 106109 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106113 CLK$SB_IO_IN_$glb_clk
.sym 106114 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106128 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 106135 _ridley.view_ahead_1_
.sym 106142 _ridley.vga_y[9]
.sym 106143 _ridley.vga_x[7]
.sym 106145 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 106150 _ridley.vga_x[9]
.sym 106156 _ridley.vga_x[5]
.sym 106161 _ridley.vga_x[2]
.sym 106162 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 106163 _ridley.vga_x[6]
.sym 106165 _ridley.vga_x[4]
.sym 106166 _ridley.vga_x[8]
.sym 106168 _ridley.vga_x[7]
.sym 106176 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106188 $nextpnr_ICESTORM_LC_27$O
.sym 106191 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106194 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106197 _ridley.vga_x[2]
.sym 106198 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106200 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106203 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 106204 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 106206 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106208 _ridley.vga_x[4]
.sym 106210 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 106212 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 106215 _ridley.vga_x[5]
.sym 106216 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 106218 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 106221 _ridley.vga_x[6]
.sym 106222 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 106224 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 106226 _ridley.vga_x[7]
.sym 106228 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 106230 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 106233 _ridley.vga_x[8]
.sym 106234 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 106239 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 106240 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 106241 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 106242 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106243 _ridley.color_bg_SB_LUT4_I3_1_O[1]
.sym 106244 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 106245 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 106255 _ridley.vga_x[9]
.sym 106260 $PACKER_VCC_NET
.sym 106264 _ridley.view_ahead_1_
.sym 106269 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 106270 _ridley.view_ahead_1_
.sym 106271 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 106273 _ridley.text_fb_data_w[1]
.sym 106274 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 106279 $PACKER_VCC_NET
.sym 106281 _ridley.view_ahead_1_
.sym 106285 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 106286 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 106287 _ridley.text_x_ahead_2_SB_LUT4_O_I1[8]
.sym 106290 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 106291 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 106292 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 106294 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 106298 _ridley.vga_y[1]
.sym 106304 _ridley.text_x_ahead_2_SB_LUT4_O_I1[9]
.sym 106310 _ridley.vga_x[9]
.sym 106311 $nextpnr_ICESTORM_LC_28$I3
.sym 106314 _ridley.vga_x[9]
.sym 106315 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 106317 $nextpnr_ICESTORM_LC_28$COUT
.sym 106319 $PACKER_VCC_NET
.sym 106321 $nextpnr_ICESTORM_LC_28$I3
.sym 106325 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 106326 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 106327 $nextpnr_ICESTORM_LC_28$COUT
.sym 106331 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 106332 _ridley.vga_y[1]
.sym 106336 _ridley.text_x_ahead_2_SB_LUT4_O_I1[9]
.sym 106338 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 106339 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 106342 _ridley.text_x_ahead_2_SB_LUT4_O_I1[8]
.sym 106348 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 106349 _ridley.text_x_ahead_2_SB_LUT4_O_I1[8]
.sym 106350 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 106351 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 106354 _ridley.text_x_ahead_2_SB_LUT4_O_I1[8]
.sym 106355 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 106356 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 106357 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 106358 _ridley.view_ahead_1_
.sym 106359 CLK$SB_IO_IN_$glb_clk
.sym 106373 _ridley.vga_x[9]
.sym 106374 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 106376 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 106377 _ridley.text_x_ahead_2_SB_LUT4_O_I1[9]
.sym 106378 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 106381 _ridley.text_font_addr_r[0]
.sym 106385 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 106386 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 106387 _ridley.vga_y[5]
.sym 106388 _ridley.text_fb_data_r[6]
.sym 106389 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106390 _ridley.text_fb_data_r[0]
.sym 106391 _ridley.text_fb_data_w[2]
.sym 106392 $PACKER_VCC_NET
.sym 106393 _ridley.text_fb_data_w[4]
.sym 106394 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 106395 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 106396 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 106402 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 106404 _ridley.text_font_data_r[1]
.sym 106406 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106407 $PACKER_VCC_NET
.sym 106408 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 106409 _ridley.text_x_sub[2]
.sym 106410 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106412 _ridley.text_fb_data_r[6]
.sym 106413 _ridley.view_ahead_1_
.sym 106416 _ridley.text_font_data_r[0]
.sym 106418 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 106420 _ridley.text_font_data_r[7]
.sym 106423 _ridley.text_font_data_r[5]
.sym 106424 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106425 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 106426 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 106427 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 106428 _ridley.text_font_data_r[3]
.sym 106429 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 106431 _ridley.text_font_data_r[4]
.sym 106432 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106435 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 106436 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106437 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106438 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 106441 _ridley.text_x_sub[2]
.sym 106442 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106443 _ridley.text_font_data_r[0]
.sym 106444 _ridley.text_font_data_r[4]
.sym 106450 _ridley.text_fb_data_r[6]
.sym 106453 _ridley.text_font_data_r[5]
.sym 106454 _ridley.text_font_data_r[1]
.sym 106455 _ridley.text_x_sub[2]
.sym 106456 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106461 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 106465 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 106466 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 106467 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 106468 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 106471 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 106473 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106474 $PACKER_VCC_NET
.sym 106477 _ridley.text_font_data_r[3]
.sym 106478 _ridley.text_font_data_r[7]
.sym 106479 _ridley.text_x_sub[2]
.sym 106480 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106481 _ridley.view_ahead_1_
.sym 106482 CLK$SB_IO_IN_$glb_clk
.sym 106485 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 106486 _ridley.text_font_addr_r[4]
.sym 106487 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 106488 _ridley.text_font_addr_r[7]
.sym 106489 _ridley.text_font_addr_r[5]
.sym 106490 _ridley.text_font_addr_r[3]
.sym 106491 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106499 $PACKER_VCC_NET
.sym 106502 $PACKER_VCC_NET
.sym 106508 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 106509 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[4]
.sym 106510 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106511 _ridley.text_font_addr_r[5]
.sym 106513 _ridley.color_bg_SB_LUT4_I3_1_O[1]
.sym 106514 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 106515 _ridley.vga_y[6]
.sym 106516 _ridley.vga_y[3]
.sym 106519 _ridley.vga_y[7]
.sym 106528 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106530 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106532 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106537 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106538 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106540 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106549 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106552 $PACKER_VCC_NET
.sym 106556 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106557 $nextpnr_ICESTORM_LC_33$O
.sym 106559 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 106563 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 106565 $PACKER_VCC_NET
.sym 106566 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 106569 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 106572 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106575 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 106577 $PACKER_VCC_NET
.sym 106578 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 106581 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 106583 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 106587 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 106589 $PACKER_VCC_NET
.sym 106590 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 106593 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 106596 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106599 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 106601 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 106609 _ridley.text_font_addr_r[1]
.sym 106610 _ridley.text_font_addr_r[2]
.sym 106611 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 106612 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 106613 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 106614 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 106619 _ridley.text_fb_addr_w[5]
.sym 106630 _ridley.text_font_addr_r[4]
.sym 106633 _ridley.text_x_ahead_2_SB_LUT4_I1_O[0]
.sym 106634 _ridley.vga_y[9]
.sym 106637 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 106638 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 106640 _ridley.text_x_ahead_2_SB_LUT4_I1_O[2]
.sym 106643 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 106649 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 106654 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 106657 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 106660 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 106661 _ridley.text_x_ahead_2_SB_LUT4_O_I1[9]
.sym 106663 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106664 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 106668 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 106672 _ridley.text_y[4]
.sym 106674 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 106677 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 106679 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 106680 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 106683 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106686 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 106689 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 106693 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 106694 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 106695 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 106696 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 106702 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 106707 _ridley.text_x_ahead_2_SB_LUT4_O_I1[9]
.sym 106714 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 106717 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 106718 _ridley.text_y[4]
.sym 106719 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 106723 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 106730 _ridley.text_y[4]
.sym 106731 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 106732 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 106733 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[4]
.sym 106734 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[3]
.sym 106735 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 106736 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 106737 _ridley.text_x_ahead_2_SB_LUT4_I1_O[0]
.sym 106742 _ridley.text_x_ahead_2[1]
.sym 106745 _ridley.text_font_addr_r[2]
.sym 106746 _ridley.text_x_ahead_2[2]
.sym 106750 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 106751 $PACKER_VCC_NET
.sym 106752 _ridley.vga_y[2]
.sym 106754 _ridley.text_fb_data_r[1]
.sym 106756 _ridley.text_fb_data_r[2]
.sym 106763 _ridley.text_fb_data_r[4]
.sym 106765 _ridley.text_fb_data_w[1]
.sym 106773 _ridley.text_x_ahead_2[4]
.sym 106775 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 106776 _ridley.text_x_ahead_2[3]
.sym 106777 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 106779 _ridley.text_x_ahead_2[5]
.sym 106784 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 106790 _ridley.text_x_ahead_2[1]
.sym 106791 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[6]
.sym 106792 _ridley.text_x_ahead_2[2]
.sym 106797 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[5]
.sym 106798 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[4]
.sym 106799 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[3]
.sym 106801 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[7]
.sym 106803 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[1]
.sym 106805 _ridley.text_x_ahead_2[1]
.sym 106806 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 106809 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[2]
.sym 106811 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 106812 _ridley.text_x_ahead_2[2]
.sym 106813 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[1]
.sym 106815 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[3]
.sym 106817 _ridley.text_x_ahead_2[3]
.sym 106818 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 106819 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[2]
.sym 106821 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[4]
.sym 106823 _ridley.text_x_ahead_2[4]
.sym 106824 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[3]
.sym 106825 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[3]
.sym 106827 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[5]
.sym 106829 _ridley.text_x_ahead_2[5]
.sym 106830 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[4]
.sym 106831 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[4]
.sym 106833 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[6]
.sym 106836 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[5]
.sym 106837 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[5]
.sym 106839 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[7]
.sym 106842 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[6]
.sym 106843 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[6]
.sym 106845 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[8]
.sym 106848 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[7]
.sym 106849 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[7]
.sym 106853 _ridley.text_fb.mem.0.0.0_RDATA_6[1]
.sym 106854 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 106855 _ridley.text_fb.mem.0.1.0_RDATA_2_SB_LUT4_I0_O[0]
.sym 106856 _ridley.text_fb.mem.0.0.0_RDATA_2[1]
.sym 106857 _ridley.text_fb_data_r[5]
.sym 106858 _ridley.text_fb.mem.0.0.0_RDATA_6_SB_LUT4_I0_O[0]
.sym 106859 _ridley.text_fb_data_r[1]
.sym 106860 _ridley.text_fb_data_r[2]
.sym 106861 _ridley.vga_y[8]
.sym 106867 $PACKER_GND_NET
.sym 106868 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 106870 $PACKER_VCC_NET
.sym 106874 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 106875 _ridley.text_x_ahead_2[5]
.sym 106877 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 106878 _ridley.text_fb.mem.0.0.0_RDATA_5[1]
.sym 106879 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 106880 _ridley.text_fb.mem.0.1.0_RDATA[1]
.sym 106881 _ridley.text_fb_data_w[4]
.sym 106882 _ridley.text_fb_data_r[0]
.sym 106883 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 106884 _ridley.text_x_ahead_2_SB_LUT4_I1_O[5]
.sym 106885 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 106886 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[3]
.sym 106887 _ridley.text_fb_data_r[6]
.sym 106888 _ridley.text_fb_data_w[2]
.sym 106889 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[8]
.sym 106894 _ridley.text_fb.mem.0.2.0_RCLKE_SB_LUT4_O_I2[3]
.sym 106898 _ridley.view_ahead_2_
.sym 106900 _ridley.text_x_ahead_2_SB_LUT4_I1_O[6]
.sym 106901 _ridley.text_x_ahead_2_SB_LUT4_I1_O[7]
.sym 106902 _ridley.view_ahead_2_
.sym 106904 _ridley.text_fb_addr_r[7]
.sym 106905 _ridley.view_ahead_2_
.sym 106906 _ridley.text_fb_addr_r[9]
.sym 106913 _ridley.text_fb_addr_r[8]
.sym 106915 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[8]
.sym 106918 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 106926 $nextpnr_ICESTORM_LC_25$I3
.sym 106928 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[8]
.sym 106930 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[8]
.sym 106936 $nextpnr_ICESTORM_LC_25$I3
.sym 106941 _ridley.text_x_ahead_2_SB_LUT4_I1_O[6]
.sym 106947 _ridley.text_x_ahead_2_SB_LUT4_I1_O[7]
.sym 106952 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 106957 _ridley.text_fb_addr_r[8]
.sym 106959 _ridley.text_x_ahead_2_SB_LUT4_I1_O[7]
.sym 106960 _ridley.view_ahead_2_
.sym 106963 _ridley.view_ahead_2_
.sym 106964 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 106965 _ridley.text_fb.mem.0.2.0_RCLKE_SB_LUT4_O_I2[3]
.sym 106966 _ridley.text_fb_addr_r[9]
.sym 106969 _ridley.text_fb_addr_r[7]
.sym 106970 _ridley.text_x_ahead_2_SB_LUT4_I1_O[6]
.sym 106971 _ridley.view_ahead_2_
.sym 106973 _ridley.view_ahead_2_
.sym 106974 CLK$SB_IO_IN_$glb_clk
.sym 106976 _ridley.text_fb.mem.0.0.0_RDATA_4_SB_LUT4_I0_O[0]
.sym 106977 _ridley.text_fb.mem.0.0.0_RDATA_4_SB_LUT4_I0_O[3]
.sym 106978 _ridley.text_fb.mem.0.1.0_RDATA_2_SB_LUT4_I0_O[2]
.sym 106979 _ridley.text_fb.mem.0.0.0_RDATA_6_SB_LUT4_I0_O[2]
.sym 106980 _ridley.text_fb_data_r[4]
.sym 106981 _ridley.text_fb.mem.0.1.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 106982 _ridley.text_fb.mem.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 106983 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[2]
.sym 106988 _ridley.view_ahead_2_
.sym 106993 _ridley.view_ahead_2_
.sym 106998 _ridley.view_ahead_2_
.sym 107002 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 107003 _ridley.text_fb.mem.0.2.0_RDATA[5]
.sym 107005 _ridley.text_fb_addr_r[9]
.sym 107006 _ridley.color_bg_SB_LUT4_I3_1_O[1]
.sym 107007 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 107009 _ridley.text_fb.mem.0.0.0_RDATA[5]
.sym 107020 _ridley.text_fb.mem.0.2.0_RDATA[4]
.sym 107021 _ridley.text_fb_addr_r[9]
.sym 107024 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 107025 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 107026 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 107029 _ridley.text_fb.mem.0.0.0_RDATA_3[1]
.sym 107030 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 107031 _ridley.text_x_ahead_2_SB_LUT4_I1_O[3]
.sym 107032 _ridley.text_fb.mem.0.1.0_RDATA[4]
.sym 107033 _ridley.view_ahead_2_
.sym 107035 _ridley.text_x_ahead_2_SB_LUT4_I1_O[9]
.sym 107036 _ridley.text_fb_addr_r[10]
.sym 107037 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 107038 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 107040 _ridley.text_fb_addr_r[4]
.sym 107041 _ridley.text_fb.mem.0.2.0_RCLKE_SB_LUT4_O_I2[3]
.sym 107044 _ridley.view_ahead_2_
.sym 107048 _ridley.text_fb.mem.0.0.0_RDATA[4]
.sym 107050 _ridley.view_ahead_2_
.sym 107052 _ridley.text_x_ahead_2_SB_LUT4_I1_O[9]
.sym 107053 _ridley.text_fb_addr_r[10]
.sym 107056 _ridley.text_fb.mem.0.0.0_RDATA_3[1]
.sym 107057 _ridley.text_fb.mem.0.1.0_RDATA[4]
.sym 107058 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 107059 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 107062 _ridley.view_ahead_2_
.sym 107063 _ridley.text_fb_addr_r[4]
.sym 107065 _ridley.text_x_ahead_2_SB_LUT4_I1_O[3]
.sym 107068 _ridley.text_fb.mem.0.0.0_RDATA_3[1]
.sym 107069 _ridley.text_fb.mem.0.0.0_RDATA[4]
.sym 107070 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 107071 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 107075 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 107077 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 107080 _ridley.text_fb.mem.0.2.0_RDATA[4]
.sym 107081 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 107082 _ridley.text_fb.mem.0.0.0_RDATA_3[1]
.sym 107086 _ridley.view_ahead_2_
.sym 107087 _ridley.text_fb.mem.0.2.0_RCLKE_SB_LUT4_O_I2[3]
.sym 107088 _ridley.text_fb_addr_r[9]
.sym 107089 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 107094 _ridley.text_x_ahead_2_SB_LUT4_I1_O[3]
.sym 107096 _ridley.view_ahead_2_
.sym 107097 CLK$SB_IO_IN_$glb_clk
.sym 107099 _ridley.text_fb.mem.0.0.0_RDATA_5[1]
.sym 107100 _ridley.text_fb.mem.0.1.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 107101 _ridley.text_fb_data_r[0]
.sym 107102 _ridley.text_fb.mem.0.0.0_RDATA_8[1]
.sym 107103 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[3]
.sym 107104 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 107105 _ridley.text_fb.mem.0.1.0_RDATA_8_SB_LUT4_I0_O[2]
.sym 107106 _ridley.text_fb.mem.0.1.0_RDATA_8_SB_LUT4_I0_O[0]
.sym 107114 _ridley.text_fb.mem.0.0.0_RDATA[3]
.sym 107117 _ridley.text_fb.mem.0.0.0_RADDR_2
.sym 107121 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 107126 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107127 _ridley.cursor_vis__SB_LUT4_I3_I0[2]
.sym 107132 _ridley.text_fb.mem.0.0.0_RDATA[1]
.sym 107140 _ridley.text_fb.mem.0.2.0_RCLKE_SB_LUT4_O_I2[3]
.sym 107141 _ridley.text_fb.mem.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 107143 _ridley.text_fb.mem.0.0.0_RCLKE
.sym 107144 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 107147 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 107148 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 107150 _ridley.text_fb.mem.0.2.0_RDATA[6]
.sym 107151 _ridley.text_fb_data_w[6]
.sym 107152 _ridley.view_ahead_2_
.sym 107153 _ridley.text_fb_data_w[4]
.sym 107156 _ridley.text_fb.mem.0.0.0_RDATA_1[1]
.sym 107157 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 107158 _ridley.text_fb.mem.0.0.0_RDATA_1_SB_LUT4_I0_O[2]
.sym 107159 _ridley.text_fb.mem.0.1.0_RDATA[6]
.sym 107164 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 107165 _ridley.text_fb_addr_r[9]
.sym 107166 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 107167 _ridley.text_fb.mem.0.0.0_RDATA[6]
.sym 107169 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 107170 _ridley.text_fb.mem.0.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 107173 _ridley.text_fb_data_w[6]
.sym 107179 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 107180 _ridley.text_fb.mem.0.0.0_RDATA[6]
.sym 107181 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 107182 _ridley.text_fb.mem.0.0.0_RDATA_1[1]
.sym 107185 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 107186 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 107187 _ridley.text_fb.mem.0.0.0_RDATA_1[1]
.sym 107188 _ridley.text_fb.mem.0.1.0_RDATA[6]
.sym 107191 _ridley.view_ahead_2_
.sym 107192 _ridley.text_fb.mem.0.2.0_RCLKE_SB_LUT4_O_I2[3]
.sym 107193 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 107194 _ridley.text_fb_addr_r[9]
.sym 107199 _ridley.text_fb_data_w[4]
.sym 107203 _ridley.text_fb.mem.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 107205 _ridley.text_fb.mem.0.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 107206 _ridley.text_fb.mem.0.0.0_RDATA_1_SB_LUT4_I0_O[2]
.sym 107209 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 107210 _ridley.text_fb.mem.0.2.0_RDATA[6]
.sym 107211 _ridley.text_fb.mem.0.0.0_RDATA_1[1]
.sym 107212 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 107215 _ridley.text_fb.mem.0.0.0_RCLKE
.sym 107220 CLK$SB_IO_IN_$glb_clk
.sym 107222 _ridley.cursor_vis__SB_LUT4_I3_I0[2]
.sym 107223 PIN_16$SB_IO_OUT
.sym 107228 PIN_18$SB_IO_OUT
.sym 107229 PIN_17$SB_IO_OUT
.sym 107234 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 107235 _ridley.text_fb.mem.0.2.0_RDATA[0]
.sym 107243 _ridley.text_fb.mem.0.0.0_RDATA[0]
.sym 107245 _ridley.text_fb_data_w[0]
.sym 107265 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 107269 _ridley.text_x_ahead_2[0]
.sym 107270 _ridley.text_x_ahead_2_SB_LUT4_I1_O[1]
.sym 107271 _ridley.text_fb_addr_r[6]
.sym 107274 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 107275 _ridley.color_text[0]
.sym 107278 _ridley.view_ahead_2_
.sym 107281 _ridley.text_x_ahead_2_SB_LUT4_I1_O[5]
.sym 107286 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107287 _ridley.color_bg[0]
.sym 107290 _ridley.view_ahead_2_
.sym 107291 _ridley.color_bg[2]
.sym 107293 _ridley.color_bg[1]
.sym 107296 _ridley.text_x_ahead_2_SB_LUT4_I1_O[5]
.sym 107302 _ridley.text_fb_addr_r[6]
.sym 107303 _ridley.view_ahead_2_
.sym 107305 _ridley.text_x_ahead_2_SB_LUT4_I1_O[5]
.sym 107308 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 107309 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107310 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 107311 _ridley.color_text[0]
.sym 107317 _ridley.text_x_ahead_2[0]
.sym 107323 _ridley.text_x_ahead_2_SB_LUT4_I1_O[1]
.sym 107326 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107327 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 107328 _ridley.color_bg[1]
.sym 107329 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 107332 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 107333 _ridley.color_bg[0]
.sym 107334 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 107335 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107338 _ridley.color_bg[2]
.sym 107339 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 107340 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 107341 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 107342 _ridley.view_ahead_2_
.sym 107343 CLK$SB_IO_IN_$glb_clk
.sym 107345 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[0]
.sym 107346 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 107347 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[1]
.sym 107348 _ridley.cursor_delay_c[0]
.sym 107349 _ridley.cursor_delay_c[14]
.sym 107350 _ridley.cursor_delay_c[8]
.sym 107351 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 107352 _ridley.cursor_delay_c[10]
.sym 107358 PIN_18$SB_IO_OUT
.sym 107360 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[3]
.sym 107362 PIN_17$SB_IO_OUT
.sym 107365 _ridley.color_bg_SB_LUT4_I3_1_O[0]
.sym 107468 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 107469 _ridley.cursor_delay_c[16]
.sym 107470 _ridley.cursor_delay_c[21]
.sym 107471 _ridley.cursor_delay_c[23]
.sym 107472 _ridley.cursor_delay_c[19]
.sym 107473 _ridley.cursor_delay_c[18]
.sym 107474 _ridley.cursor_delay_c[17]
.sym 107475 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 109464 _ridley.vga_y[1]
.sym 109465 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 109606 _ridley.vga_y[9]
.sym 109731 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 109732 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109734 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 109741 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 109744 _ridley._vga.y_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 109746 _ridley.vga_y[5]
.sym 109751 _ridley.vga_y[2]
.sym 109752 _ridley.vga_y[3]
.sym 109758 _ridley.vga_y[9]
.sym 109763 _ridley.vga_y[1]
.sym 109768 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109780 _ridley.vga_y[5]
.sym 109781 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 109782 _ridley._vga.y_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 109783 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 109792 _ridley.vga_y[2]
.sym 109793 _ridley.vga_y[1]
.sym 109794 _ridley.vga_y[9]
.sym 109795 _ridley.vga_y[3]
.sym 109823 PIN_15$SB_IO_OUT
.sym 109837 $PACKER_VCC_NET
.sym 109849 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 109851 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109853 _ridley._vga.x_SB_DFFSR_Q_D[6]
.sym 109857 _ridley.vga_x[2]
.sym 109872 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 109873 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 109880 _ridley.vga_x[7]
.sym 109882 _ridley.vga_x[2]
.sym 109888 _ridley.vga_x[5]
.sym 109890 _ridley.vga_x[4]
.sym 109891 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 109894 _ridley.vga_x[6]
.sym 109896 $nextpnr_ICESTORM_LC_2$O
.sym 109899 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 109902 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 109905 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 109908 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 109911 _ridley.vga_x[2]
.sym 109912 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 109914 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 109916 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 109918 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 109920 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 109922 _ridley.vga_x[4]
.sym 109924 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 109926 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 109929 _ridley.vga_x[5]
.sym 109930 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 109932 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 109934 _ridley.vga_x[6]
.sym 109936 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 109938 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 109940 _ridley.vga_x[7]
.sym 109942 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 109946 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 109947 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 109949 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 109950 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 109951 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 109952 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 109953 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 109968 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 109969 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 109971 _ridley._vga.x_SB_DFFSR_Q_D[1]
.sym 109972 _ridley.view_ahead_1_
.sym 109973 _ridley._vga.x_SB_DFFSR_Q_D[2]
.sym 109974 _ridley.vga_y[4]
.sym 109975 _ridley._vga.x_SB_DFFSR_Q_D[3]
.sym 109976 $PACKER_VCC_NET
.sym 109979 _ridley.vga_x[8]
.sym 109982 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 109989 _ridley.vga_x[8]
.sym 109991 _ridley.vga_x[7]
.sym 109993 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 109994 _ridley.vga_x[6]
.sym 109995 _ridley.vga_x[5]
.sym 109996 _ridley.vga_x[4]
.sym 110001 $PACKER_VCC_NET
.sym 110002 _ridley.vga_y[1]
.sym 110005 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110008 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 110010 _ridley.vga_x[9]
.sym 110016 _ridley._vga.y_SB_DFFESR_Q_R
.sym 110018 _ridley.vga_x[9]
.sym 110019 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 110022 _ridley.vga_x[8]
.sym 110023 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 110025 $nextpnr_ICESTORM_LC_3$I3
.sym 110027 _ridley.vga_x[9]
.sym 110029 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 110031 $nextpnr_ICESTORM_LC_3$COUT
.sym 110033 $PACKER_VCC_NET
.sym 110035 $nextpnr_ICESTORM_LC_3$I3
.sym 110041 $nextpnr_ICESTORM_LC_3$COUT
.sym 110044 _ridley.vga_x[4]
.sym 110046 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 110047 _ridley.vga_x[5]
.sym 110052 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 110056 _ridley.vga_x[8]
.sym 110057 _ridley.vga_x[9]
.sym 110058 _ridley.vga_x[7]
.sym 110059 _ridley.vga_x[6]
.sym 110064 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 110065 _ridley.vga_y[1]
.sym 110066 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110067 CLK$SB_IO_IN_$glb_clk
.sym 110068 _ridley._vga.y_SB_DFFESR_Q_R
.sym 110069 _ridley.view_ahead_1__SB_LUT4_O_I2[3]
.sym 110070 _ridley.view_ahead_1__SB_LUT4_O_I2[2]
.sym 110071 _ridley.view_ahead_1__SB_LUT4_O_I0[1]
.sym 110072 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 110073 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 110074 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 110075 _ridley.view_ahead_1__SB_LUT4_O_I1[2]
.sym 110076 _ridley.view_ahead_1_
.sym 110079 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 110089 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 110095 _ridley.vga_x[2]
.sym 110097 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 110100 _ridley.view_ahead_1_
.sym 110101 _ridley.vga_x[5]
.sym 110102 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 110103 _ridley.vga_x[4]
.sym 110110 _ridley._vga.x_SB_DFFSR_Q_D[7]
.sym 110114 _ridley.vga_x[7]
.sym 110117 _ridley.vga_x[6]
.sym 110121 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 110123 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110125 _ridley._vga.x_SB_DFFSR_Q_D[6]
.sym 110126 _ridley.vga_x[5]
.sym 110131 _ridley._vga.x_SB_DFFSR_Q_D[1]
.sym 110133 _ridley._vga.x_SB_DFFSR_Q_D[2]
.sym 110135 _ridley._vga.x_SB_DFFSR_Q_D[3]
.sym 110139 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110143 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 110152 _ridley._vga.x_SB_DFFSR_Q_D[3]
.sym 110157 _ridley._vga.x_SB_DFFSR_Q_D[7]
.sym 110161 _ridley.vga_x[6]
.sym 110162 _ridley.vga_x[7]
.sym 110164 _ridley.vga_x[5]
.sym 110169 _ridley._vga.x_SB_DFFSR_Q_D[6]
.sym 110175 _ridley._vga.x_SB_DFFSR_Q_D[1]
.sym 110182 _ridley._vga.x_SB_DFFSR_Q_D[2]
.sym 110188 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 110190 CLK$SB_IO_IN_$glb_clk
.sym 110191 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110193 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 110194 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 110195 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 110196 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 110197 _ridley.view_ahead_1__SB_LUT4_O_I1[3]
.sym 110198 _ridley._vga.x_SB_DFFSR_Q_D[0]
.sym 110199 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 110209 _ridley.view_ahead_1_
.sym 110217 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110218 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 110223 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 110227 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 110235 $PACKER_VCC_NET
.sym 110236 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 110240 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 110247 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 110250 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 110252 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 110256 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 110260 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 110262 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 110265 $nextpnr_ICESTORM_LC_6$O
.sym 110268 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 110271 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1]
.sym 110273 $PACKER_VCC_NET
.sym 110274 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 110277 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]
.sym 110280 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 110283 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[3]
.sym 110286 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 110289 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[4]
.sym 110291 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 110292 $PACKER_VCC_NET
.sym 110295 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[5]
.sym 110297 $PACKER_VCC_NET
.sym 110298 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 110301 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[6]
.sym 110303 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 110304 $PACKER_VCC_NET
.sym 110307 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[7]
.sym 110309 $PACKER_VCC_NET
.sym 110310 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 110315 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110317 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 110318 _ridley.text_x_sub[0]
.sym 110321 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 110322 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 110339 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 110341 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 110342 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 110343 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 110345 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 110346 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 110348 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110349 _ridley.vga_x[2]
.sym 110351 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[7]
.sym 110362 _ridley.vga_x[6]
.sym 110364 _ridley.vga_x[7]
.sym 110365 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 110368 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 110369 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110370 _ridley._vga.x_SB_DFFSR_Q_D[0]
.sym 110373 _ridley.vga_x[5]
.sym 110374 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 110376 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110377 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 110378 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110379 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 110381 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 110382 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 110384 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110388 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[8]
.sym 110390 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 110395 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 110396 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110398 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[8]
.sym 110401 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 110402 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 110403 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 110404 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 110409 _ridley.vga_x[5]
.sym 110416 _ridley._vga.x_SB_DFFSR_Q_D[0]
.sym 110420 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 110421 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 110422 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 110425 _ridley.vga_x[6]
.sym 110431 _ridley.vga_x[7]
.sym 110436 CLK$SB_IO_IN_$glb_clk
.sym 110437 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110452 _ridley.color_bg_SB_LUT4_I3_1_O[1]
.sym 110457 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 110462 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 110464 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 110466 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 110467 _ridley.vga_x[8]
.sym 110468 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 110469 _ridley.view_ahead_1_
.sym 110471 _ridley.vga_y[4]
.sym 110472 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 110473 $PACKER_VCC_NET
.sym 110480 $PACKER_VCC_NET
.sym 110485 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 110486 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 110490 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 110493 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 110497 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 110501 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 110506 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 110507 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 110511 $nextpnr_ICESTORM_LC_32$O
.sym 110513 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 110517 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 110520 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 110523 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]
.sym 110526 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 110529 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 110531 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 110532 $PACKER_VCC_NET
.sym 110535 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[4]
.sym 110538 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 110541 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[5]
.sym 110543 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 110544 $PACKER_VCC_NET
.sym 110547 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[6]
.sym 110549 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 110553 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[7]
.sym 110555 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 110562 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 110563 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 110564 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 110565 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 110566 _ridley.text_font_addr_r[6]
.sym 110567 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 110568 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 110585 _ridley.text_font_addr_r[7]
.sym 110586 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 110592 _ridley.view_ahead_1_
.sym 110594 _ridley.text_font_addr_r[1]
.sym 110595 _ridley.text_x_ahead_2[0]
.sym 110596 _ridley.text_font_addr_r[2]
.sym 110597 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[7]
.sym 110602 _ridley.text_fb_data_r[2]
.sym 110603 _ridley.text_fb_data_r[4]
.sym 110607 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 110608 _ridley.text_fb_data_r[1]
.sym 110610 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 110611 _ridley.text_fb_data_r[0]
.sym 110613 _ridley.view_ahead_1_
.sym 110615 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110616 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 110619 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 110627 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 110630 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 110632 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 110634 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[8]
.sym 110636 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 110641 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 110642 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 110643 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 110644 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[8]
.sym 110649 _ridley.text_fb_data_r[1]
.sym 110653 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 110654 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 110655 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 110660 _ridley.text_fb_data_r[4]
.sym 110666 _ridley.text_fb_data_r[2]
.sym 110673 _ridley.text_fb_data_r[0]
.sym 110677 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 110681 _ridley.view_ahead_1_
.sym 110682 CLK$SB_IO_IN_$glb_clk
.sym 110687 _ridley.text_x_ahead_2[0]
.sym 110688 _ridley.text_x_ahead_2[1]
.sym 110689 _ridley.text_x_ahead_2[2]
.sym 110690 _ridley.text_x_ahead_2[3]
.sym 110691 _ridley.text_x_ahead_2[4]
.sym 110697 _ridley.text_fb_data_r[4]
.sym 110704 _ridley.text_fb_data_r[1]
.sym 110706 _ridley.text_fb_data_r[2]
.sym 110710 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 110728 _ridley.vga_y[5]
.sym 110729 _ridley.vga_y[3]
.sym 110730 _ridley.vga_y[2]
.sym 110731 $PACKER_VCC_NET
.sym 110735 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 110736 _ridley.vga_y[6]
.sym 110739 $PACKER_VCC_NET
.sym 110740 _ridley.vga_y[7]
.sym 110741 _ridley.vga_y[4]
.sym 110743 _ridley.vga_y[1]
.sym 110752 _ridley.view_ahead_1_
.sym 110757 $nextpnr_ICESTORM_LC_29$O
.sym 110759 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 110763 _ridley.text_y_SB_LUT4_O_I3[2]
.sym 110765 _ridley.vga_y[1]
.sym 110769 _ridley.text_y_SB_LUT4_O_I3[3]
.sym 110771 _ridley.vga_y[2]
.sym 110772 $PACKER_VCC_NET
.sym 110773 _ridley.text_y_SB_LUT4_O_I3[2]
.sym 110775 _ridley.text_y_SB_LUT4_O_I3[4]
.sym 110777 _ridley.vga_y[3]
.sym 110779 _ridley.text_y_SB_LUT4_O_I3[3]
.sym 110781 _ridley.text_y_SB_LUT4_O_I3[5]
.sym 110783 $PACKER_VCC_NET
.sym 110784 _ridley.vga_y[4]
.sym 110785 _ridley.text_y_SB_LUT4_O_I3[4]
.sym 110787 _ridley.text_y_SB_LUT4_O_I3[6]
.sym 110790 _ridley.vga_y[5]
.sym 110791 _ridley.text_y_SB_LUT4_O_I3[5]
.sym 110793 _ridley.text_y_SB_LUT4_O_I3[7]
.sym 110795 $PACKER_VCC_NET
.sym 110796 _ridley.vga_y[6]
.sym 110797 _ridley.text_y_SB_LUT4_O_I3[6]
.sym 110799 _ridley.text_y_SB_LUT4_O_I3[8]
.sym 110801 _ridley.vga_y[7]
.sym 110802 $PACKER_VCC_NET
.sym 110803 _ridley.text_y_SB_LUT4_O_I3[7]
.sym 110804 _ridley.view_ahead_1_
.sym 110805 CLK$SB_IO_IN_$glb_clk
.sym 110807 _ridley.text_x_ahead_2[5]
.sym 110810 _ridley.text_font_addr_r[8]
.sym 110819 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 110832 _ridley.text_font_addr_r[1]
.sym 110834 _ridley.text_fb_data_r[3]
.sym 110839 _ridley.text_y[4]
.sym 110843 _ridley.text_y_SB_LUT4_O_I3[8]
.sym 110848 _ridley.text_y[4]
.sym 110851 _ridley.vga_y[8]
.sym 110852 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 110854 $PACKER_VCC_NET
.sym 110855 _ridley.vga_y[9]
.sym 110857 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 110860 _ridley.text_x_ahead_2[1]
.sym 110861 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 110863 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 110872 _ridley.text_y[4]
.sym 110877 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 110878 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 110880 _ridley.text_y_SB_LUT4_O_I3[9]
.sym 110882 _ridley.vga_y[8]
.sym 110883 $PACKER_VCC_NET
.sym 110884 _ridley.text_y_SB_LUT4_O_I3[8]
.sym 110888 $PACKER_VCC_NET
.sym 110889 _ridley.vga_y[9]
.sym 110890 _ridley.text_y_SB_LUT4_O_I3[9]
.sym 110893 _ridley.text_y[4]
.sym 110895 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 110899 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 110900 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 110905 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 110907 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 110912 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 110914 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 110917 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 110918 _ridley.text_y[4]
.sym 110919 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 110923 _ridley.text_x_ahead_2[1]
.sym 110924 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 110954 $PACKER_VCC_NET
.sym 110957 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 110958 _ridley.text_fb.mem.0.1.0_RDATA[2]
.sym 110963 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 110973 _ridley.text_fb.mem.0.1.0_RDATA_2_SB_LUT4_I0_O[0]
.sym 110974 _ridley.text_fb_data_w[5]
.sym 110976 _ridley.text_fb.mem.0.1.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 110978 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[2]
.sym 110979 _ridley.text_fb.mem.0.0.0_RDATA_6[1]
.sym 110981 _ridley.text_fb.mem.0.1.0_RDATA_2_SB_LUT4_I0_O[2]
.sym 110982 _ridley.text_fb.mem.0.0.0_RDATA_6_SB_LUT4_I0_O[2]
.sym 110985 _ridley.text_fb.mem.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 110986 _ridley.text_fb_data_w[1]
.sym 110987 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[3]
.sym 110989 _ridley.text_fb.mem.0.2.0_RDATA[1]
.sym 110990 _ridley.text_fb.mem.0.0.0_RDATA_2[1]
.sym 110992 _ridley.text_fb.mem.0.0.0_RDATA_6_SB_LUT4_I0_O[0]
.sym 110993 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 110995 _ridley.text_fb.mem.0.0.0_RDATA_5[1]
.sym 110996 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 110999 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 111001 _ridley.text_fb.mem.0.2.0_RDATA[2]
.sym 111002 _ridley.text_fb.mem.0.2.0_RDATA[5]
.sym 111004 _ridley.text_fb_data_w[1]
.sym 111010 _ridley.text_fb.mem.0.2.0_RDATA[2]
.sym 111012 _ridley.text_fb.mem.0.0.0_RDATA_5[1]
.sym 111013 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 111016 _ridley.text_fb.mem.0.2.0_RDATA[5]
.sym 111017 _ridley.text_fb.mem.0.0.0_RDATA_2[1]
.sym 111018 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 111019 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 111022 _ridley.text_fb_data_w[5]
.sym 111028 _ridley.text_fb.mem.0.1.0_RDATA_2_SB_LUT4_I0_O[0]
.sym 111029 _ridley.text_fb.mem.0.1.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 111031 _ridley.text_fb.mem.0.1.0_RDATA_2_SB_LUT4_I0_O[2]
.sym 111034 _ridley.text_fb.mem.0.0.0_RDATA_6[1]
.sym 111035 _ridley.text_fb.mem.0.2.0_RDATA[1]
.sym 111036 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 111037 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 111041 _ridley.text_fb.mem.0.0.0_RDATA_6_SB_LUT4_I0_O[0]
.sym 111042 _ridley.text_fb.mem.0.0.0_RDATA_6_SB_LUT4_I0_O[2]
.sym 111043 _ridley.text_fb.mem.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 111046 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 111047 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 111048 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[2]
.sym 111049 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[3]
.sym 111051 CLK$SB_IO_IN_$glb_clk
.sym 111054 _ridley.text_fb_data_r[3]
.sym 111055 _ridley.text_fb.mem.0.0.0_RDATA_4[1]
.sym 111060 _ridley.text_fb.mem.0.0.0_RDATA_4_SB_LUT4_I0_O[2]
.sym 111079 PIN_16$SB_IO_OUT
.sym 111094 _ridley.text_fb.mem.0.0.0_RDATA_6[1]
.sym 111097 _ridley.text_fb.mem.0.0.0_RDATA_2[1]
.sym 111098 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 111099 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[0]
.sym 111100 _ridley.text_fb.mem.0.0.0_RDATA[3]
.sym 111101 _ridley.text_fb.mem.0.1.0_RDATA[1]
.sym 111102 _ridley.text_fb.mem.0.0.0_RDATA_5[1]
.sym 111103 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[2]
.sym 111104 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 111105 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[3]
.sym 111106 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 111107 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 111110 _ridley.text_fb.mem.0.0.0_RDATA[5]
.sym 111112 _ridley.text_fb.mem.0.1.0_RDATA[5]
.sym 111114 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 111115 _ridley.text_fb.mem.0.0.0_RDATA[1]
.sym 111117 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 111118 _ridley.text_fb.mem.0.1.0_RDATA[2]
.sym 111119 _ridley.text_fb.mem.0.2.0_RDATA[3]
.sym 111120 _ridley.text_fb.mem.0.0.0_RDATA_4[1]
.sym 111123 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 111127 _ridley.text_fb.mem.0.2.0_RDATA[3]
.sym 111128 _ridley.text_fb.mem.0.0.0_RDATA_4[1]
.sym 111129 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 111133 _ridley.text_fb.mem.0.0.0_RDATA_4[1]
.sym 111134 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 111135 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 111136 _ridley.text_fb.mem.0.0.0_RDATA[3]
.sym 111139 _ridley.text_fb.mem.0.1.0_RDATA[5]
.sym 111140 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 111141 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 111142 _ridley.text_fb.mem.0.0.0_RDATA_2[1]
.sym 111145 _ridley.text_fb.mem.0.1.0_RDATA[1]
.sym 111146 _ridley.text_fb.mem.0.0.0_RDATA_6[1]
.sym 111147 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 111148 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 111151 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[2]
.sym 111152 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[0]
.sym 111153 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[3]
.sym 111154 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 111157 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 111158 _ridley.text_fb.mem.0.0.0_RDATA[5]
.sym 111159 _ridley.text_fb.mem.0.0.0_RDATA_2[1]
.sym 111160 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 111163 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 111164 _ridley.text_fb.mem.0.0.0_RDATA[1]
.sym 111165 _ridley.text_fb.mem.0.0.0_RDATA_6[1]
.sym 111166 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 111169 _ridley.text_fb.mem.0.1.0_RDATA[2]
.sym 111170 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 111171 _ridley.text_fb.mem.0.0.0_RDATA_5[1]
.sym 111172 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 111174 CLK$SB_IO_IN_$glb_clk
.sym 111177 _ridley.cursor_delay_c[4]
.sym 111178 _ridley.cursor_delay_c[7]
.sym 111180 _ridley.cursor_delay_c[5]
.sym 111181 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[2]
.sym 111182 _ridley.cursor_delay_c[6]
.sym 111204 _ridley.text_fb.mem.0.0.0_RDATA[2]
.sym 111219 _ridley.text_fb.mem.0.0.0_RDATA[0]
.sym 111220 _ridley.text_fb.mem.0.0.0_RDATA_8[1]
.sym 111221 _ridley.text_fb.mem.0.2.0_RDATA[0]
.sym 111222 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 111223 _ridley.text_fb.mem.0.1.0_RDATA_8_SB_LUT4_I0_O[2]
.sym 111224 _ridley.text_fb.mem.0.1.0_RDATA_8_SB_LUT4_I0_O[0]
.sym 111225 _ridley.text_fb.mem.0.0.0_RDATA_5[1]
.sym 111226 _ridley.text_fb.mem.0.1.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 111227 _ridley.text_fb_data_w[2]
.sym 111229 _ridley.text_fb_data_w[0]
.sym 111230 _ridley.text_fb.mem.0.0.0_RDATA[2]
.sym 111232 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 111237 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 111238 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 111239 _ridley.text_fb.mem.0.1.0_RDATA[0]
.sym 111240 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 111246 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 111247 _ridley.text_fb.mem.0.1.0_RCLKE
.sym 111251 _ridley.text_fb_data_w[2]
.sym 111256 _ridley.text_fb.mem.0.0.0_RDATA_8[1]
.sym 111257 _ridley.text_fb.mem.0.0.0_RDATA[0]
.sym 111258 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 111259 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 111262 _ridley.text_fb.mem.0.1.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 111263 _ridley.text_fb.mem.0.1.0_RDATA_8_SB_LUT4_I0_O[0]
.sym 111264 _ridley.text_fb.mem.0.1.0_RDATA_8_SB_LUT4_I0_O[2]
.sym 111268 _ridley.text_fb_data_w[0]
.sym 111274 _ridley.text_fb.mem.0.0.0_RDATA[2]
.sym 111275 _ridley.text_fb.mem.0.0.0_RDATA_5[1]
.sym 111276 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 111277 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 111280 _ridley.text_fb.mem.0.1.0_RCLKE
.sym 111286 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 111287 _ridley.text_fb.mem.0.0.0_RDATA_8[1]
.sym 111288 _ridley.text_fb.mem.0.2.0_RDATA[0]
.sym 111289 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 111292 _ridley.text_fb.mem.0.0.0_RDATA_8[1]
.sym 111293 _ridley.text_fb.mem.0.1.0_RDATA[0]
.sym 111294 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 111295 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 111297 CLK$SB_IO_IN_$glb_clk
.sym 111300 _ridley.cursor_delay_c_SB_DFFESR_Q_D[1]
.sym 111301 _ridley.cursor_delay_c_SB_DFFESR_Q_D[2]
.sym 111302 _ridley.cursor_delay_c_SB_DFFESR_Q_D[3]
.sym 111303 _ridley.cursor_delay_c_SB_DFFESR_Q_D[4]
.sym 111304 _ridley.cursor_delay_c_SB_DFFESR_Q_D[5]
.sym 111305 _ridley.cursor_delay_c_SB_DFFESR_Q_D[6]
.sym 111306 _ridley.cursor_delay_c_SB_DFFESR_Q_D[7]
.sym 111342 _ridley.color_bg_SB_LUT4_I3_1_O[2]
.sym 111343 _ridley.color_bg_SB_LUT4_I3_1_O[0]
.sym 111345 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 111346 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[3]
.sym 111347 _ridley.color_bg_SB_LUT4_I3_1_O[3]
.sym 111348 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[0]
.sym 111350 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[1]
.sym 111353 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[2]
.sym 111354 _ridley.color_bg_SB_LUT4_I3_O[2]
.sym 111355 _ridley.color_bg_SB_LUT4_I3_1_O[1]
.sym 111363 _ridley.color_bg_SB_LUT4_I3_O[0]
.sym 111367 _ridley.color_bg[1]
.sym 111373 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[3]
.sym 111374 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[0]
.sym 111375 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[2]
.sym 111376 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[1]
.sym 111379 _ridley.color_bg_SB_LUT4_I3_O[0]
.sym 111380 _ridley.color_bg_SB_LUT4_I3_1_O[1]
.sym 111381 _ridley.color_bg_SB_LUT4_I3_O[2]
.sym 111382 _ridley.color_bg_SB_LUT4_I3_1_O[2]
.sym 111409 _ridley.color_bg_SB_LUT4_I3_1_O[1]
.sym 111410 _ridley.color_bg_SB_LUT4_I3_1_O[0]
.sym 111411 _ridley.color_bg_SB_LUT4_I3_1_O[2]
.sym 111412 _ridley.color_bg_SB_LUT4_I3_1_O[3]
.sym 111415 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 111416 _ridley.color_bg_SB_LUT4_I3_1_O[1]
.sym 111418 _ridley.color_bg[1]
.sym 111420 CLK$SB_IO_IN_$glb_clk
.sym 111422 _ridley.cursor_delay_c_SB_DFFESR_Q_D[8]
.sym 111423 _ridley.cursor_delay_c_SB_DFFESR_Q_D[9]
.sym 111424 _ridley.cursor_delay_c_SB_DFFESR_Q_D[10]
.sym 111425 _ridley.cursor_delay_c_SB_DFFESR_Q_D[11]
.sym 111426 _ridley.cursor_delay_c_SB_DFFESR_Q_D[12]
.sym 111427 _ridley.cursor_delay_c_SB_DFFESR_Q_D[13]
.sym 111428 _ridley.cursor_delay_c_SB_DFFESR_Q_D[14]
.sym 111429 _ridley.cursor_delay_c_SB_DFFESR_Q_D[15]
.sym 111471 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 111474 _ridley.cursor_delay_c[0]
.sym 111477 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 111478 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 111479 _ridley.cursor_delay_c_SB_DFFESR_Q_D[16]
.sym 111480 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 111481 _ridley.cursor_delay_c_SB_DFFESR_Q_D[10]
.sym 111482 _ridley.cursor_delay_c_SB_DFFESR_Q_D[11]
.sym 111484 _ridley.cursor_delay_c_SB_DFFESR_Q_D[21]
.sym 111485 _ridley.cursor_delay_c_SB_DFFESR_Q_D[22]
.sym 111487 _ridley.cursor_delay_c_SB_DFFESR_Q_D[8]
.sym 111489 _ridley.cursor_delay_c_SB_DFFESR_Q_D[18]
.sym 111492 _ridley.cursor_delay_c_SB_DFFESR_Q_D[13]
.sym 111493 _ridley.cursor_delay_c_SB_DFFESR_Q_D[14]
.sym 111494 _ridley.cursor_delay_c_SB_DFFESR_Q_D[15]
.sym 111497 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 111498 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 111499 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 111502 _ridley.cursor_delay_c_SB_DFFESR_Q_D[8]
.sym 111503 _ridley.cursor_delay_c_SB_DFFESR_Q_D[10]
.sym 111504 _ridley.cursor_delay_c_SB_DFFESR_Q_D[11]
.sym 111505 _ridley.cursor_delay_c_SB_DFFESR_Q_D[13]
.sym 111508 _ridley.cursor_delay_c_SB_DFFESR_Q_D[22]
.sym 111509 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 111511 _ridley.cursor_delay_c_SB_DFFESR_Q_D[21]
.sym 111517 _ridley.cursor_delay_c[0]
.sym 111523 _ridley.cursor_delay_c_SB_DFFESR_Q_D[14]
.sym 111528 _ridley.cursor_delay_c_SB_DFFESR_Q_D[8]
.sym 111532 _ridley.cursor_delay_c_SB_DFFESR_Q_D[16]
.sym 111533 _ridley.cursor_delay_c_SB_DFFESR_Q_D[14]
.sym 111534 _ridley.cursor_delay_c_SB_DFFESR_Q_D[15]
.sym 111535 _ridley.cursor_delay_c_SB_DFFESR_Q_D[18]
.sym 111539 _ridley.cursor_delay_c_SB_DFFESR_Q_D[10]
.sym 111542 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 111543 CLK$SB_IO_IN_$glb_clk
.sym 111544 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O_$glb_sr
.sym 111545 _ridley.cursor_delay_c_SB_DFFESR_Q_D[16]
.sym 111546 _ridley.cursor_delay_c_SB_DFFESR_Q_D[17]
.sym 111547 _ridley.cursor_delay_c_SB_DFFESR_Q_D[18]
.sym 111548 _ridley.cursor_delay_c_SB_DFFESR_Q_D[19]
.sym 111549 _ridley.cursor_delay_c_SB_DFFESR_Q_D[20]
.sym 111550 _ridley.cursor_delay_c_SB_DFFESR_Q_D[21]
.sym 111551 _ridley.cursor_delay_c_SB_DFFESR_Q_D[22]
.sym 111552 _ridley.cursor_delay_c_SB_DFFESR_Q_D[23]
.sym 111589 _ridley.cursor_delay_c[0]
.sym 111598 _ridley.cursor_delay_c_SB_DFFESR_Q_D[12]
.sym 111602 _ridley.cursor_delay_c_SB_DFFESR_Q_D[24]
.sym 111603 _ridley.cursor_delay_c_SB_DFFESR_Q_D[17]
.sym 111604 _ridley.cursor_delay_c_SB_DFFESR_Q_D[18]
.sym 111606 _ridley.cursor_delay_c_SB_DFFESR_Q_D[20]
.sym 111609 _ridley.cursor_delay_c_SB_DFFESR_Q_D[23]
.sym 111610 _ridley.cursor_delay_c_SB_DFFESR_Q_D[16]
.sym 111613 _ridley.cursor_delay_c_SB_DFFESR_Q_D[19]
.sym 111615 _ridley.cursor_delay_c_SB_DFFESR_Q_D[21]
.sym 111619 _ridley.cursor_delay_c_SB_DFFESR_Q_D[20]
.sym 111620 _ridley.cursor_delay_c_SB_DFFESR_Q_D[17]
.sym 111621 _ridley.cursor_delay_c_SB_DFFESR_Q_D[19]
.sym 111622 _ridley.cursor_delay_c_SB_DFFESR_Q_D[12]
.sym 111625 _ridley.cursor_delay_c_SB_DFFESR_Q_D[16]
.sym 111633 _ridley.cursor_delay_c_SB_DFFESR_Q_D[21]
.sym 111637 _ridley.cursor_delay_c_SB_DFFESR_Q_D[23]
.sym 111643 _ridley.cursor_delay_c_SB_DFFESR_Q_D[19]
.sym 111650 _ridley.cursor_delay_c_SB_DFFESR_Q_D[18]
.sym 111658 _ridley.cursor_delay_c_SB_DFFESR_Q_D[17]
.sym 111661 _ridley.cursor_delay_c[0]
.sym 111663 _ridley.cursor_delay_c_SB_DFFESR_Q_D[23]
.sym 111664 _ridley.cursor_delay_c_SB_DFFESR_Q_D[24]
.sym 111665 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 111666 CLK$SB_IO_IN_$glb_clk
.sym 111667 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O_$glb_sr
.sym 111668 _ridley.cursor_delay_c_SB_DFFESR_Q_D[24]
.sym 111674 _ridley.cursor_delay_c[22]
.sym 111675 _ridley.cursor_delay_c[24]
.sym 113320 PIN_14$SB_IO_OUT
.sym 113664 _ridley.view_ahead_1_
.sym 113682 _ridley.vga_y[8]
.sym 113684 $PACKER_VCC_NET
.sym 113778 $PACKER_VCC_NET
.sym 113806 PIN_15$SB_IO_OUT
.sym 113812 $PACKER_VCC_NET
.sym 113827 _ridley.vga_y[9]
.sym 113834 _ridley.vga_y[4]
.sym 113835 $PACKER_VCC_NET
.sym 113836 _ridley.vga_y[5]
.sym 113838 _ridley.vga_y[6]
.sym 113840 _ridley.vga_y[7]
.sym 113842 _ridley.vga_y[8]
.sym 113843 $PACKER_VCC_NET
.sym 113846 _ridley.vga_y[2]
.sym 113848 _ridley.vga_y[3]
.sym 113850 $nextpnr_ICESTORM_LC_1$O
.sym 113852 _ridley.vga_y[2]
.sym 113856 _ridley._vga.v_sync_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 113859 _ridley.vga_y[3]
.sym 113862 _ridley._vga.v_sync_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 113864 $PACKER_VCC_NET
.sym 113865 _ridley.vga_y[4]
.sym 113868 _ridley._vga.v_sync_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 113870 _ridley.vga_y[5]
.sym 113871 $PACKER_VCC_NET
.sym 113874 _ridley._vga.v_sync_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 113876 $PACKER_VCC_NET
.sym 113877 _ridley.vga_y[6]
.sym 113880 _ridley._vga.v_sync_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 113882 _ridley.vga_y[7]
.sym 113883 $PACKER_VCC_NET
.sym 113886 _ridley._vga.v_sync_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 113888 _ridley.vga_y[8]
.sym 113889 $PACKER_VCC_NET
.sym 113892 _ridley._vga.v_sync_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 113894 _ridley.vga_y[9]
.sym 113921 $PACKER_VCC_NET
.sym 113928 _ridley.view_ahead_1__SB_LUT4_O_I0[1]
.sym 113936 _ridley._vga.v_sync_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 113977 _ridley._vga.v_sync_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 114021 CLK$SB_IO_IN_$glb_clk
.sym 114025 _ridley.view_ahead_1__SB_LUT4_O_I0[10]
.sym 114049 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 114055 _ridley.text_fb_data_w[3]
.sym 114056 $PACKER_VCC_NET
.sym 114064 _ridley._vga.x_SB_DFFSR_Q_D[7]
.sym 114082 _ridley._vga.x_SB_DFFSR_Q_D[1]
.sym 114083 _ridley._vga.x_SB_DFFSR_Q_D[2]
.sym 114085 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 114092 _ridley._vga.x_SB_DFFSR_Q_D[3]
.sym 114094 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 114095 _ridley._vga.x_SB_DFFSR_Q_D[6]
.sym 114098 _ridley._vga.x_SB_DFFSR_Q_D[2]
.sym 114106 _ridley._vga.x_SB_DFFSR_Q_D[1]
.sym 114115 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 114122 _ridley._vga.x_SB_DFFSR_Q_D[3]
.sym 114128 _ridley._vga.x_SB_DFFSR_Q_D[7]
.sym 114136 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 114140 _ridley._vga.x_SB_DFFSR_Q_D[6]
.sym 114170 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 114172 $PACKER_VCC_NET
.sym 114188 _ridley.view_ahead_1__SB_LUT4_O_I2[2]
.sym 114189 _ridley.view_ahead_1__SB_LUT4_O_I0[10]
.sym 114190 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 114192 _ridley.view_ahead_1__SB_LUT4_O_I1[3]
.sym 114193 _ridley._vga.x_SB_DFFSR_Q_D[0]
.sym 114194 _ridley._vga.x_SB_DFFSR_Q_D[6]
.sym 114196 _ridley._vga.x_SB_DFFSR_Q_D[3]
.sym 114198 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 114200 _ridley._vga.x_SB_DFFSR_Q_D[1]
.sym 114201 _ridley._vga.x_SB_DFFSR_Q_D[0]
.sym 114202 _ridley._vga.x_SB_DFFSR_Q_D[2]
.sym 114203 _ridley.view_ahead_1__SB_LUT4_O_I2[3]
.sym 114206 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 114207 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 114210 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114211 _ridley._vga.x_SB_DFFSR_Q_D[7]
.sym 114212 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 114213 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 114217 _ridley.view_ahead_1__SB_LUT4_O_I1[2]
.sym 114220 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 114221 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 114222 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 114223 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 114226 _ridley.view_ahead_1__SB_LUT4_O_I1[3]
.sym 114227 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 114228 _ridley.view_ahead_1__SB_LUT4_O_I1[2]
.sym 114229 _ridley.view_ahead_1__SB_LUT4_O_I0[10]
.sym 114232 _ridley._vga.x_SB_DFFSR_Q_D[0]
.sym 114238 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 114244 _ridley._vga.x_SB_DFFSR_Q_D[1]
.sym 114245 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114246 _ridley._vga.x_SB_DFFSR_Q_D[2]
.sym 114247 _ridley._vga.x_SB_DFFSR_Q_D[0]
.sym 114253 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 114256 _ridley._vga.x_SB_DFFSR_Q_D[3]
.sym 114257 _ridley._vga.x_SB_DFFSR_Q_D[6]
.sym 114258 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 114259 _ridley._vga.x_SB_DFFSR_Q_D[7]
.sym 114262 _ridley.view_ahead_1__SB_LUT4_O_I2[2]
.sym 114263 _ridley.view_ahead_1__SB_LUT4_O_I0[10]
.sym 114264 _ridley.view_ahead_1__SB_LUT4_O_I1[3]
.sym 114265 _ridley.view_ahead_1__SB_LUT4_O_I2[3]
.sym 114271 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[10]
.sym 114284 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 114296 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114298 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 114300 $PACKER_VCC_NET
.sym 114304 $PACKER_VCC_NET
.sym 114313 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114317 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114328 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[10]
.sym 114329 _ridley.vga_x[9]
.sym 114330 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 114335 _ridley.vga_x[4]
.sym 114336 _ridley.vga_x[8]
.sym 114337 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114339 _ridley.vga_x[2]
.sym 114350 _ridley.vga_x[4]
.sym 114355 _ridley.vga_x[4]
.sym 114357 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114363 _ridley.vga_x[8]
.sym 114367 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 114368 _ridley.vga_x[8]
.sym 114369 _ridley.vga_x[4]
.sym 114370 _ridley.vga_x[9]
.sym 114374 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[10]
.sym 114375 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114381 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 114382 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114386 _ridley.vga_x[2]
.sym 114407 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 114417 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 114419 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 114421 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 114422 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 114424 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 114425 _ridley.vga_x[9]
.sym 114427 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 114435 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 114437 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 114438 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 114440 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114444 _ridley.vga_x[2]
.sym 114445 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 114446 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 114452 _ridley.text_x_sub[0]
.sym 114453 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 114455 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 114456 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114463 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 114467 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 114468 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 114469 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 114478 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 114479 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114480 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 114481 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 114486 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114502 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 114503 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 114504 _ridley.vga_x[2]
.sym 114505 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114510 _ridley.text_x_sub[0]
.sym 114513 CLK$SB_IO_IN_$glb_clk
.sym 114514 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 114517 PIN_14$SB_IO_OUT
.sym 114539 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 114540 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 114541 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 114542 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114543 _ridley.text_fb_data_w[3]
.sym 114547 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 114548 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 114549 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 114559 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 114562 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 114566 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 114568 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 114570 $PACKER_VCC_NET
.sym 114574 $PACKER_VCC_NET
.sym 114578 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 114579 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 114583 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 114587 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 114588 $nextpnr_ICESTORM_LC_31$O
.sym 114590 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 114594 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]
.sym 114596 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 114600 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 114602 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 114603 $PACKER_VCC_NET
.sym 114606 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 114609 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 114612 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 114614 $PACKER_VCC_NET
.sym 114615 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 114618 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 114620 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 114621 $PACKER_VCC_NET
.sym 114624 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 114626 $PACKER_VCC_NET
.sym 114627 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 114630 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114632 $PACKER_VCC_NET
.sym 114633 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 114658 $PACKER_GND_NET
.sym 114663 _ridley.text_x_ahead_2[3]
.sym 114665 _ridley.text_x_ahead_2[4]
.sym 114668 _ridley.text_font_addr_r[8]
.sym 114673 _ridley.text_x_ahead_2[0]
.sym 114674 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 114680 _ridley.vga_x[8]
.sym 114681 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 114682 _ridley.vga_x[2]
.sym 114685 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114686 _ridley.text_fb_data_r[3]
.sym 114688 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 114689 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 114690 _ridley.view_ahead_1_
.sym 114691 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 114695 _ridley.vga_x[9]
.sym 114705 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 114707 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 114709 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 114711 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 114713 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 114718 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 114719 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 114720 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 114721 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 114724 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114725 _ridley.vga_x[8]
.sym 114726 _ridley.vga_x[9]
.sym 114732 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 114736 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 114742 _ridley.text_fb_data_r[3]
.sym 114748 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114750 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 114751 _ridley.vga_x[2]
.sym 114754 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 114756 _ridley.vga_x[2]
.sym 114757 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 114758 _ridley.view_ahead_1_
.sym 114759 CLK$SB_IO_IN_$glb_clk
.sym 114762 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 114765 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 114774 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 114776 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 114782 _ridley.text_fb_data_r[3]
.sym 114785 $PACKER_VCC_NET
.sym 114804 $PACKER_VCC_NET
.sym 114807 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 114810 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 114811 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 114812 $PACKER_VCC_NET
.sym 114813 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114814 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 114817 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 114819 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 114821 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 114834 $nextpnr_ICESTORM_LC_26$O
.sym 114837 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 114840 _ridley.text_x_ahead_2_SB_LUT4_O_I3[2]
.sym 114842 $PACKER_VCC_NET
.sym 114843 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 114846 _ridley.text_x_ahead_2_SB_LUT4_O_I3[3]
.sym 114848 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 114852 _ridley.text_x_ahead_2_SB_LUT4_O_I3[4]
.sym 114854 $PACKER_VCC_NET
.sym 114855 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 114856 _ridley.text_x_ahead_2_SB_LUT4_O_I3[3]
.sym 114858 _ridley.text_x_ahead_2_SB_LUT4_O_I3[5]
.sym 114860 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 114862 _ridley.text_x_ahead_2_SB_LUT4_O_I3[4]
.sym 114864 _ridley.text_x_ahead_2_SB_LUT4_O_I3[6]
.sym 114866 $PACKER_VCC_NET
.sym 114867 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 114868 _ridley.text_x_ahead_2_SB_LUT4_O_I3[5]
.sym 114870 _ridley.text_x_ahead_2_SB_LUT4_O_I3[7]
.sym 114873 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 114874 _ridley.text_x_ahead_2_SB_LUT4_O_I3[6]
.sym 114876 _ridley.text_x_ahead_2_SB_LUT4_O_I3[8]
.sym 114878 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 114879 $PACKER_VCC_NET
.sym 114880 _ridley.text_x_ahead_2_SB_LUT4_O_I3[7]
.sym 114920 _ridley.text_x_ahead_2_SB_LUT4_O_I3[8]
.sym 114943 _ridley.view_ahead_1_
.sym 114945 $PACKER_VCC_NET
.sym 114952 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 114953 _ridley.text_fb_data_r[5]
.sym 114958 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 114960 $PACKER_VCC_NET
.sym 114961 _ridley.text_x_ahead_2_SB_LUT4_O_I3[8]
.sym 114978 _ridley.text_fb_data_r[5]
.sym 115004 _ridley.view_ahead_1_
.sym 115005 CLK$SB_IO_IN_$glb_clk
.sym 115024 PIN_16$SB_IO_OUT
.sym 115031 _ridley.text_fb_data_w[3]
.sym 115034 _ridley.text_fb.mem.0.1.0_RDATA[3]
.sym 115165 _ridley.text_x_ahead_2[0]
.sym 115171 _ridley.text_fb.mem.0.0.0_RDATA_4_SB_LUT4_I0_O[0]
.sym 115172 _ridley.text_fb.mem.0.0.0_RDATA_4_SB_LUT4_I0_O[3]
.sym 115173 _ridley.text_fb.mem.0.0.0_RDATA_4[1]
.sym 115178 _ridley.text_fb.mem.0.0.0_RDATA_4_SB_LUT4_I0_O[2]
.sym 115186 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 115187 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 115191 _ridley.text_fb_data_w[3]
.sym 115192 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 115194 _ridley.text_fb.mem.0.1.0_RDATA[3]
.sym 115210 _ridley.text_fb.mem.0.0.0_RDATA_4_SB_LUT4_I0_O[2]
.sym 115211 _ridley.text_fb.mem.0.0.0_RDATA_4_SB_LUT4_I0_O[0]
.sym 115212 _ridley.text_fb.mem.0.0.0_RDATA_4_SB_LUT4_I0_O[3]
.sym 115213 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 115216 _ridley.text_fb_data_w[3]
.sym 115246 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 115247 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 115248 _ridley.text_fb.mem.0.1.0_RDATA[3]
.sym 115249 _ridley.text_fb.mem.0.0.0_RDATA_4[1]
.sym 115251 CLK$SB_IO_IN_$glb_clk
.sym 115282 $PACKER_VCC_NET
.sym 115298 _ridley.cursor_delay_c_SB_DFFESR_Q_D[4]
.sym 115299 _ridley.cursor_delay_c_SB_DFFESR_Q_D[5]
.sym 115308 _ridley.cursor_delay_c_SB_DFFESR_Q_D[6]
.sym 115309 _ridley.cursor_delay_c_SB_DFFESR_Q_D[7]
.sym 115336 _ridley.cursor_delay_c_SB_DFFESR_Q_D[4]
.sym 115341 _ridley.cursor_delay_c_SB_DFFESR_Q_D[7]
.sym 115354 _ridley.cursor_delay_c_SB_DFFESR_Q_D[5]
.sym 115357 _ridley.cursor_delay_c_SB_DFFESR_Q_D[6]
.sym 115358 _ridley.cursor_delay_c_SB_DFFESR_Q_D[4]
.sym 115359 _ridley.cursor_delay_c_SB_DFFESR_Q_D[5]
.sym 115360 _ridley.cursor_delay_c_SB_DFFESR_Q_D[7]
.sym 115366 _ridley.cursor_delay_c_SB_DFFESR_Q_D[6]
.sym 115373 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 115374 CLK$SB_IO_IN_$glb_clk
.sym 115375 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O_$glb_sr
.sym 115379 _ridley.cursor_delay_c[2]
.sym 115380 _ridley.cursor_delay_c[3]
.sym 115381 _ridley.cursor_delay_c[1]
.sym 115383 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[3]
.sym 115418 _ridley.cursor_delay_c[4]
.sym 115419 _ridley.cursor_delay_c[7]
.sym 115429 _ridley.cursor_delay_c[5]
.sym 115431 _ridley.cursor_delay_c[6]
.sym 115436 _ridley.cursor_delay_c[2]
.sym 115437 _ridley.cursor_delay_c[3]
.sym 115444 _ridley.cursor_delay_c[0]
.sym 115446 _ridley.cursor_delay_c[1]
.sym 115449 $nextpnr_ICESTORM_LC_5$O
.sym 115452 _ridley.cursor_delay_c[0]
.sym 115455 _ridley.cursor_delay_c_SB_CARRY_CI_CO[2]
.sym 115457 _ridley.cursor_delay_c[1]
.sym 115459 _ridley.cursor_delay_c[0]
.sym 115461 _ridley.cursor_delay_c_SB_CARRY_CI_CO[3]
.sym 115463 _ridley.cursor_delay_c[2]
.sym 115465 _ridley.cursor_delay_c_SB_CARRY_CI_CO[2]
.sym 115467 _ridley.cursor_delay_c_SB_CARRY_CI_CO[4]
.sym 115469 _ridley.cursor_delay_c[3]
.sym 115471 _ridley.cursor_delay_c_SB_CARRY_CI_CO[3]
.sym 115473 _ridley.cursor_delay_c_SB_CARRY_CI_CO[5]
.sym 115475 _ridley.cursor_delay_c[4]
.sym 115477 _ridley.cursor_delay_c_SB_CARRY_CI_CO[4]
.sym 115479 _ridley.cursor_delay_c_SB_CARRY_CI_CO[6]
.sym 115482 _ridley.cursor_delay_c[5]
.sym 115483 _ridley.cursor_delay_c_SB_CARRY_CI_CO[5]
.sym 115485 _ridley.cursor_delay_c_SB_CARRY_CI_CO[7]
.sym 115487 _ridley.cursor_delay_c[6]
.sym 115489 _ridley.cursor_delay_c_SB_CARRY_CI_CO[6]
.sym 115491 _ridley.cursor_delay_c_SB_CARRY_CI_CO[8]
.sym 115493 _ridley.cursor_delay_c[7]
.sym 115495 _ridley.cursor_delay_c_SB_CARRY_CI_CO[7]
.sym 115499 _ridley.cursor_delay_c[11]
.sym 115501 _ridley.cursor_delay_c[9]
.sym 115502 _ridley.cursor_delay_c[13]
.sym 115503 _ridley.cursor_delay_c[15]
.sym 115504 _ridley.cursor_delay_c[12]
.sym 115535 _ridley.cursor_delay_c_SB_CARRY_CI_CO[8]
.sym 115545 _ridley.cursor_delay_c[8]
.sym 115547 _ridley.cursor_delay_c[10]
.sym 115552 _ridley.cursor_delay_c[14]
.sym 115556 _ridley.cursor_delay_c[11]
.sym 115558 _ridley.cursor_delay_c[9]
.sym 115560 _ridley.cursor_delay_c[15]
.sym 115567 _ridley.cursor_delay_c[13]
.sym 115569 _ridley.cursor_delay_c[12]
.sym 115572 _ridley.cursor_delay_c_SB_CARRY_CI_CO[9]
.sym 115574 _ridley.cursor_delay_c[8]
.sym 115576 _ridley.cursor_delay_c_SB_CARRY_CI_CO[8]
.sym 115578 _ridley.cursor_delay_c_SB_CARRY_CI_CO[10]
.sym 115580 _ridley.cursor_delay_c[9]
.sym 115582 _ridley.cursor_delay_c_SB_CARRY_CI_CO[9]
.sym 115584 _ridley.cursor_delay_c_SB_CARRY_CI_CO[11]
.sym 115586 _ridley.cursor_delay_c[10]
.sym 115588 _ridley.cursor_delay_c_SB_CARRY_CI_CO[10]
.sym 115590 _ridley.cursor_delay_c_SB_CARRY_CI_CO[12]
.sym 115592 _ridley.cursor_delay_c[11]
.sym 115594 _ridley.cursor_delay_c_SB_CARRY_CI_CO[11]
.sym 115596 _ridley.cursor_delay_c_SB_CARRY_CI_CO[13]
.sym 115599 _ridley.cursor_delay_c[12]
.sym 115600 _ridley.cursor_delay_c_SB_CARRY_CI_CO[12]
.sym 115602 _ridley.cursor_delay_c_SB_CARRY_CI_CO[14]
.sym 115604 _ridley.cursor_delay_c[13]
.sym 115606 _ridley.cursor_delay_c_SB_CARRY_CI_CO[13]
.sym 115608 _ridley.cursor_delay_c_SB_CARRY_CI_CO[15]
.sym 115610 _ridley.cursor_delay_c[14]
.sym 115612 _ridley.cursor_delay_c_SB_CARRY_CI_CO[14]
.sym 115614 _ridley.cursor_delay_c_SB_CARRY_CI_CO[16]
.sym 115616 _ridley.cursor_delay_c[15]
.sym 115618 _ridley.cursor_delay_c_SB_CARRY_CI_CO[15]
.sym 115623 _ridley.cursor_delay_c[20]
.sym 115658 _ridley.cursor_delay_c_SB_CARRY_CI_CO[16]
.sym 115664 _ridley.cursor_delay_c[16]
.sym 115667 _ridley.cursor_delay_c[19]
.sym 115668 _ridley.cursor_delay_c[18]
.sym 115669 _ridley.cursor_delay_c[17]
.sym 115673 _ridley.cursor_delay_c[21]
.sym 115674 _ridley.cursor_delay_c[23]
.sym 115677 _ridley.cursor_delay_c[22]
.sym 115680 _ridley.cursor_delay_c[20]
.sym 115695 _ridley.cursor_delay_c_SB_CARRY_CI_CO[17]
.sym 115697 _ridley.cursor_delay_c[16]
.sym 115699 _ridley.cursor_delay_c_SB_CARRY_CI_CO[16]
.sym 115701 _ridley.cursor_delay_c_SB_CARRY_CI_CO[18]
.sym 115703 _ridley.cursor_delay_c[17]
.sym 115705 _ridley.cursor_delay_c_SB_CARRY_CI_CO[17]
.sym 115707 _ridley.cursor_delay_c_SB_CARRY_CI_CO[19]
.sym 115709 _ridley.cursor_delay_c[18]
.sym 115711 _ridley.cursor_delay_c_SB_CARRY_CI_CO[18]
.sym 115713 _ridley.cursor_delay_c_SB_CARRY_CI_CO[20]
.sym 115715 _ridley.cursor_delay_c[19]
.sym 115717 _ridley.cursor_delay_c_SB_CARRY_CI_CO[19]
.sym 115719 _ridley.cursor_delay_c_SB_CARRY_CI_CO[21]
.sym 115721 _ridley.cursor_delay_c[20]
.sym 115723 _ridley.cursor_delay_c_SB_CARRY_CI_CO[20]
.sym 115725 _ridley.cursor_delay_c_SB_CARRY_CI_CO[22]
.sym 115728 _ridley.cursor_delay_c[21]
.sym 115729 _ridley.cursor_delay_c_SB_CARRY_CI_CO[21]
.sym 115731 _ridley.cursor_delay_c_SB_CARRY_CI_CO[23]
.sym 115733 _ridley.cursor_delay_c[22]
.sym 115735 _ridley.cursor_delay_c_SB_CARRY_CI_CO[22]
.sym 115737 _ridley.cursor_delay_c_SB_CARRY_CI_CO[24]
.sym 115739 _ridley.cursor_delay_c[23]
.sym 115741 _ridley.cursor_delay_c_SB_CARRY_CI_CO[23]
.sym 115781 _ridley.cursor_delay_c_SB_CARRY_CI_CO[24]
.sym 115792 _ridley.cursor_delay_c_SB_DFFESR_Q_D[22]
.sym 115801 _ridley.cursor_delay_c[24]
.sym 115810 _ridley.cursor_delay_c_SB_DFFESR_Q_D[24]
.sym 115819 _ridley.cursor_delay_c[24]
.sym 115822 _ridley.cursor_delay_c_SB_CARRY_CI_CO[24]
.sym 115855 _ridley.cursor_delay_c_SB_DFFESR_Q_D[22]
.sym 115863 _ridley.cursor_delay_c_SB_DFFESR_Q_D[24]
.sym 115865 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 115866 CLK$SB_IO_IN_$glb_clk
.sym 115867 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O_$glb_sr
.sym 116969 $PACKER_VCC_NET
.sym 117253 PIN_14$SB_IO_OUT
.sym 117496 PIN_14$SB_IO_OUT
.sym 117618 $PACKER_VCC_NET
.sym 117634 $PACKER_VCC_NET
.sym 117754 PIN_15$SB_IO_OUT
.sym 117762 $PACKER_VCC_NET
.sym 117888 $PACKER_VCC_NET
.sym 117993 $PACKER_VCC_NET
.sym 118019 $PACKER_VCC_NET
.sym 118027 $PACKER_VCC_NET
.sym 118034 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 118035 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 118038 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 118039 _ridley.view_ahead_1__SB_LUT4_O_I0[1]
.sym 118040 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 118045 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 118047 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 118049 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 118050 $nextpnr_ICESTORM_LC_41$O
.sym 118052 _ridley.view_ahead_1__SB_LUT4_O_I0[1]
.sym 118056 _ridley.view_ahead_1__SB_LUT4_O_I0[2]
.sym 118058 $PACKER_VCC_NET
.sym 118059 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 118062 _ridley.view_ahead_1__SB_LUT4_O_I0[3]
.sym 118065 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 118068 _ridley.view_ahead_1__SB_LUT4_O_I0[4]
.sym 118070 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 118071 $PACKER_VCC_NET
.sym 118074 _ridley.view_ahead_1__SB_LUT4_O_I0[5]
.sym 118077 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 118080 _ridley.view_ahead_1__SB_LUT4_O_I0[6]
.sym 118082 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 118083 $PACKER_VCC_NET
.sym 118086 _ridley.view_ahead_1__SB_LUT4_O_I0[7]
.sym 118089 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 118092 _ridley.view_ahead_1__SB_LUT4_O_I0[8]
.sym 118094 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 118110 $PACKER_VCC_NET
.sym 118126 $PACKER_VCC_NET
.sym 118134 $PACKER_VCC_NET
.sym 118136 _ridley.view_ahead_1__SB_LUT4_O_I0[8]
.sym 118162 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 118171 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 118173 _ridley.view_ahead_1__SB_LUT4_O_I0[9]
.sym 118175 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 118179 $nextpnr_ICESTORM_LC_42$I3
.sym 118182 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 118189 $nextpnr_ICESTORM_LC_42$I3
.sym 118250 $PACKER_VCC_NET
.sym 118266 _ridley.view_ahead_1__SB_LUT4_O_I0[1]
.sym 118269 $PACKER_VCC_NET
.sym 118277 $PACKER_VCC_NET
.sym 118280 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 118281 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 118287 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 118291 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 118292 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 118293 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 118294 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 118296 $nextpnr_ICESTORM_LC_43$O
.sym 118299 _ridley.view_ahead_1__SB_LUT4_O_I0[1]
.sym 118302 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 118304 $PACKER_VCC_NET
.sym 118305 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 118308 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 118311 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 118314 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[4]
.sym 118317 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 118320 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[5]
.sym 118322 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 118323 $PACKER_VCC_NET
.sym 118326 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[6]
.sym 118328 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 118329 $PACKER_VCC_NET
.sym 118332 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[7]
.sym 118334 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 118335 $PACKER_VCC_NET
.sym 118338 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 118340 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 118341 $PACKER_VCC_NET
.sym 118380 $PACKER_VCC_NET
.sym 118382 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[8]
.sym 118406 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 118408 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 118419 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[9]
.sym 118421 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 118425 $nextpnr_ICESTORM_LC_44$I3
.sym 118428 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 118435 $nextpnr_ICESTORM_LC_44$I3
.sym 118493 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 118513 _ridley.text_x_sub[0]
.sym 118517 $PACKER_VCC_NET
.sym 118525 $PACKER_VCC_NET
.sym 118527 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 118532 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 118533 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 118535 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118538 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 118540 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 118541 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 118542 $nextpnr_ICESTORM_LC_0$O
.sym 118544 _ridley.text_x_sub[0]
.sym 118548 _ridley.text_x_sub_SB_CARRY_CI_CO[2]
.sym 118550 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118554 _ridley.text_x_sub_SB_CARRY_CI_CO[3]
.sym 118556 $PACKER_VCC_NET
.sym 118557 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 118560 _ridley.text_x_sub_SB_CARRY_CI_CO[4]
.sym 118563 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 118566 _ridley.text_x_sub_SB_CARRY_CI_CO[5]
.sym 118568 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 118569 $PACKER_VCC_NET
.sym 118572 _ridley.text_x_sub_SB_CARRY_CI_CO[6]
.sym 118574 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 118575 $PACKER_VCC_NET
.sym 118578 _ridley.text_x_sub_SB_CARRY_CI_CO[7]
.sym 118580 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 118581 $PACKER_VCC_NET
.sym 118584 _ridley.text_x_sub_SB_CARRY_CI_CO[8]
.sym 118586 $PACKER_VCC_NET
.sym 118587 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 118619 $PACKER_VCC_NET
.sym 118628 _ridley.text_x_sub_SB_CARRY_CI_CO[8]
.sym 118646 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 118648 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 118649 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 118653 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 118656 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 118663 $PACKER_VCC_NET
.sym 118665 _ridley.text_x_sub_SB_CARRY_CI_CO[9]
.sym 118667 $PACKER_VCC_NET
.sym 118668 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 118671 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 118673 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 118678 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 118679 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 118680 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 118681 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 118713 CLK$SB_IO_IN_$glb_clk
.sym 118740 _ridley.vga_x[9]
.sym 118749 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 118750 $PACKER_VCC_NET
.sym 118758 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 118759 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 118760 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 118762 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 118766 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 118768 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118770 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 118775 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 118777 $PACKER_VCC_NET
.sym 118785 $PACKER_VCC_NET
.sym 118788 $nextpnr_ICESTORM_LC_37$O
.sym 118790 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 118794 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I1[1]
.sym 118796 $PACKER_VCC_NET
.sym 118797 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 118800 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I1[2]
.sym 118802 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 118806 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I1[3]
.sym 118808 $PACKER_VCC_NET
.sym 118809 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 118812 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I1[4]
.sym 118814 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 118818 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I1[5]
.sym 118820 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 118821 $PACKER_VCC_NET
.sym 118824 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I1[6]
.sym 118827 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 118830 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I1[7]
.sym 118832 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 118874 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_I1[7]
.sym 118883 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 118900 _ridley.vga_x[9]
.sym 118911 $nextpnr_ICESTORM_LC_38$I3
.sym 118914 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 118921 $nextpnr_ICESTORM_LC_38$I3
.sym 118939 _ridley.vga_x[9]
.sym 119098 $PACKER_GND_NET
.sym 119496 _ridley.cursor_delay_c_SB_DFFESR_Q_D[2]
.sym 119497 _ridley.cursor_delay_c_SB_DFFESR_Q_D[3]
.sym 119503 _ridley.cursor_delay_c_SB_DFFESR_Q_D[1]
.sym 119511 _ridley.cursor_delay_c_SB_DFFESR_Q_D[9]
.sym 119546 _ridley.cursor_delay_c_SB_DFFESR_Q_D[2]
.sym 119552 _ridley.cursor_delay_c_SB_DFFESR_Q_D[3]
.sym 119560 _ridley.cursor_delay_c_SB_DFFESR_Q_D[1]
.sym 119569 _ridley.cursor_delay_c_SB_DFFESR_Q_D[3]
.sym 119570 _ridley.cursor_delay_c_SB_DFFESR_Q_D[2]
.sym 119571 _ridley.cursor_delay_c_SB_DFFESR_Q_D[9]
.sym 119572 _ridley.cursor_delay_c_SB_DFFESR_Q_D[1]
.sym 119573 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 119574 CLK$SB_IO_IN_$glb_clk
.sym 119575 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O_$glb_sr
.sym 119621 _ridley.cursor_delay_c_SB_DFFESR_Q_D[12]
.sym 119622 _ridley.cursor_delay_c_SB_DFFESR_Q_D[13]
.sym 119624 _ridley.cursor_delay_c_SB_DFFESR_Q_D[15]
.sym 119626 _ridley.cursor_delay_c_SB_DFFESR_Q_D[9]
.sym 119628 _ridley.cursor_delay_c_SB_DFFESR_Q_D[11]
.sym 119652 _ridley.cursor_delay_c_SB_DFFESR_Q_D[11]
.sym 119662 _ridley.cursor_delay_c_SB_DFFESR_Q_D[9]
.sym 119670 _ridley.cursor_delay_c_SB_DFFESR_Q_D[13]
.sym 119677 _ridley.cursor_delay_c_SB_DFFESR_Q_D[15]
.sym 119681 _ridley.cursor_delay_c_SB_DFFESR_Q_D[12]
.sym 119696 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 119697 CLK$SB_IO_IN_$glb_clk
.sym 119698 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O_$glb_sr
.sym 119744 _ridley.cursor_delay_c_SB_DFFESR_Q_D[20]
.sym 119780 _ridley.cursor_delay_c_SB_DFFESR_Q_D[20]
.sym 119819 _ridley.cursor_y_SB_DFFESR_Q_R_SB_LUT4_I2_O_$glb_ce
.sym 119820 CLK$SB_IO_IN_$glb_clk
.sym 119821 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_I2_O_$glb_sr
.sym 123039 $PACKER_GND_NET
.sym 123058 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 123182 $PACKER_GND_NET
.sym 123666 PIN_18$SB_IO_OUT
.sym 123670 PIN_17$SB_IO_OUT
.sym 127023 $PACKER_GND_NET
.sym 131807 PIN_16$SB_IO_OUT
.sym 134257 PIN_18$SB_IO_OUT
.sym 134262 PIN_14$SB_IO_OUT
.sym 134286 PIN_14$SB_IO_OUT
.sym 134325 PIN_18$SB_IO_OUT
.sym 134343 PIN_18$SB_IO_OUT
.sym 134377 PIN_18$SB_IO_OUT
.sym 134382 PIN_15$SB_IO_OUT
.sym 134395 PIN_15$SB_IO_OUT
.sym 134497 PIN_18$SB_IO_OUT
.sym 134617 PIN_18$SB_IO_OUT
.sym 134681 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 134705 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 134711 $PACKER_GND_NET
.sym 134712 PIN_16$SB_IO_OUT
.sym 134727 PIN_16$SB_IO_OUT
.sym 134728 $PACKER_GND_NET
.sym 134737 PIN_18$SB_IO_OUT
.sym 134834 PIN_17$SB_IO_OUT
.sym 134843 PIN_17$SB_IO_OUT
.sym 151791 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 151792 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 151793 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 151811 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 151812 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 151813 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 151818 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 151819 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 151820 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 151821 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 151830 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 151831 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 151832 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 151833 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 151842 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 151843 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 151844 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 151845 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 152038 _ridley.state_delay_c_SB_LUT4_I2_O[2]
.sym 152042 _ridley.state_delay_c_SB_LUT4_I2_O[1]
.sym 152050 _ridley.state_delay_c_SB_LUT4_I2_O[1]
.sym 152051 _ridley.state_delay_c_SB_LUT4_I2_O[2]
.sym 152052 _ridley.state_delay_c_SB_LUT4_I2_O[3]
.sym 152053 _ridley.state_delay_c[0]
.sym 152061 _ridley.state_delay_c[0]
.sym 152062 _ridley.state_delay_c_SB_LUT4_I2_O[3]
.sym 152068 _ridley.state_delay_c[1]
.sym 152069 _ridley.state_delay_c[0]
.sym 152070 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 152080 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 152081 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 152084 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 152085 _ridley.state_delay_c_SB_LUT4_I2_O[11]
.sym 152086 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 152087 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 152088 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 152089 _ridley.state_cursorpos_pos_SB_DFFESR_Q_E[1]
.sym 152090 _ridley.state_delay_c_SB_LUT4_I2_O[15]
.sym 152096 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2[0]
.sym 152097 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_I2[1]
.sym 152098 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 152099 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 152100 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 152101 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 152104 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 152105 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 152112 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 152113 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 152116 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 152117 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 152124 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 152125 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 152138 _ridley.state_delay_c_SB_LUT4_I2_O[30]
.sym 152142 _ridley.state_delay_c_SB_LUT4_I2_O[29]
.sym 152146 _ridley.state_delay_c_SB_LUT4_I2_O[31]
.sym 152158 _ridley.state_delay_c_SB_LUT4_I2_O[28]
.sym 152806 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 152807 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 152808 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 152809 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 152815 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 152816 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 152817 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[2]
.sym 152823 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1[0]
.sym 152824 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1[1]
.sym 152825 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1[2]
.sym 152828 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2[0]
.sym 152829 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2[1]
.sym 152830 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 152831 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 152832 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 152833 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 152836 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2[0]
.sym 152837 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_7_I2[1]
.sym 152838 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 152839 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 152840 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 152841 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 152842 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 152843 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 152844 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 152845 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 152846 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 152847 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 152848 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 152849 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[3]
.sym 152852 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 152853 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 152856 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 152857 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 152858 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 152859 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 152860 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 152861 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 152862 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 152863 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[2]
.sym 152864 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 152865 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I3[3]
.sym 152866 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 152867 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 152868 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 152869 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 152870 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 152871 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 152872 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[2]
.sym 152873 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[3]
.sym 152875 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[0]
.sym 152876 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[1]
.sym 152877 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[2]
.sym 152878 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 152879 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 152880 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 152881 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 152882 _ridley.cursor_y[0]
.sym 152883 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 152884 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 152885 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 152886 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[2]
.sym 152887 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[3]
.sym 152888 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 152889 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 152891 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[0]
.sym 152892 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[2]
.sym 152893 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[1]
.sym 152894 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 152895 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 152896 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 152897 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 152898 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 152899 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 152900 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 152901 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 152902 _ridley.cursor_x[0]
.sym 152903 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 152904 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 152905 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 152907 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 152908 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 152909 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 152910 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2[2]
.sym 152911 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2[3]
.sym 152912 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 152913 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 152914 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 152915 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 152916 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2[2]
.sym 152917 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2[3]
.sym 152918 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 152919 _ridley.cursor_y[0]
.sym 152920 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 152921 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 152926 _ridley.cursor_x[0]
.sym 152927 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 152928 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[2]
.sym 152929 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 152931 _ridley.cursor_x[0]
.sym 152932 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[3]
.sym 152933 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 152938 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 152939 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 152940 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 152941 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I3[3]
.sym 152942 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 152943 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 152944 _ridley.cursor_y[0]
.sym 152945 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 152946 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 152947 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 152948 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 152949 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 152954 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 152955 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 152956 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 152957 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 152958 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0[0]
.sym 152959 _ridley.cursor_x[0]
.sym 152960 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0[2]
.sym 152961 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 152962 _ridley.cursor_y[0]
.sym 152963 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 152964 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 152965 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 152966 _ridley.cursor_x[0]
.sym 152967 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 152968 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 152969 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2[3]
.sym 152970 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 152971 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 152972 _ridley.cursor_y[0]
.sym 152973 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 152974 _ridley.cursor_y[0]
.sym 152975 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 152976 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 152977 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 152979 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 152980 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I2[1]
.sym 152981 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_6_I0_SB_LUT4_O_I3[2]
.sym 152982 _ridley.cursor_y[0]
.sym 152983 _ridley.cursor_x[0]
.sym 152984 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 152985 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 152999 _ridley.state_cursorpos_pos[6]
.sym 153004 _ridley.state_cursorpos_pos[7]
.sym 153005 _ridley.state_cursorpos_pos[6]
.sym 153008 _ridley.state_cursorpos_pos[8]
.sym 153009 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 153012 _ridley.state_cursorpos_pos[9]
.sym 153013 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]
.sym 153016 _ridley.state_cursorpos_pos[10]
.sym 153017 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[4]
.sym 153034 _ridley.state_delay_c_SB_LUT4_I2_O[7]
.sym 153046 _ridley.state_delay_c_SB_LUT4_I2_O[4]
.sym 153054 _ridley.state_delay_c_SB_LUT4_I2_O[5]
.sym 153063 _ridley.state_delay_c[0]
.sym 153068 _ridley.state_delay_c[1]
.sym 153072 _ridley.state_delay_c[2]
.sym 153073 _ridley.state_delay_c_SB_CARRY_CI_CO[2]
.sym 153076 _ridley.state_delay_c[3]
.sym 153077 _ridley.state_delay_c_SB_CARRY_CI_CO[3]
.sym 153080 _ridley.state_delay_c[4]
.sym 153081 _ridley.state_delay_c_SB_CARRY_CI_CO[4]
.sym 153084 _ridley.state_delay_c[5]
.sym 153085 _ridley.state_delay_c_SB_CARRY_CI_CO[5]
.sym 153088 _ridley.state_delay_c[6]
.sym 153089 _ridley.state_delay_c_SB_CARRY_CI_CO[6]
.sym 153092 _ridley.state_delay_c[7]
.sym 153093 _ridley.state_delay_c_SB_CARRY_CI_CO[7]
.sym 153096 _ridley.state_delay_c[8]
.sym 153097 _ridley.state_delay_c_SB_CARRY_CI_CO[8]
.sym 153100 _ridley.state_delay_c[9]
.sym 153101 _ridley.state_delay_c_SB_CARRY_CI_CO[9]
.sym 153104 _ridley.state_delay_c[10]
.sym 153105 _ridley.state_delay_c_SB_CARRY_CI_CO[10]
.sym 153108 _ridley.state_delay_c[11]
.sym 153109 _ridley.state_delay_c_SB_CARRY_CI_CO[11]
.sym 153112 _ridley.state_delay_c[12]
.sym 153113 _ridley.state_delay_c_SB_CARRY_CI_CO[12]
.sym 153116 _ridley.state_delay_c[13]
.sym 153117 _ridley.state_delay_c_SB_CARRY_CI_CO[13]
.sym 153120 _ridley.state_delay_c[14]
.sym 153121 _ridley.state_delay_c_SB_CARRY_CI_CO[14]
.sym 153124 _ridley.state_delay_c[15]
.sym 153125 _ridley.state_delay_c_SB_CARRY_CI_CO[15]
.sym 153128 _ridley.state_delay_c[16]
.sym 153129 _ridley.state_delay_c_SB_CARRY_CI_CO[16]
.sym 153132 _ridley.state_delay_c[17]
.sym 153133 _ridley.state_delay_c_SB_CARRY_CI_CO[17]
.sym 153136 _ridley.state_delay_c[18]
.sym 153137 _ridley.state_delay_c_SB_CARRY_CI_CO[18]
.sym 153140 _ridley.state_delay_c[19]
.sym 153141 _ridley.state_delay_c_SB_CARRY_CI_CO[19]
.sym 153144 _ridley.state_delay_c[20]
.sym 153145 _ridley.state_delay_c_SB_CARRY_CI_CO[20]
.sym 153148 _ridley.state_delay_c[21]
.sym 153149 _ridley.state_delay_c_SB_CARRY_CI_CO[21]
.sym 153152 _ridley.state_delay_c[22]
.sym 153153 _ridley.state_delay_c_SB_CARRY_CI_CO[22]
.sym 153156 _ridley.state_delay_c[23]
.sym 153157 _ridley.state_delay_c_SB_CARRY_CI_CO[23]
.sym 153160 _ridley.state_delay_c[24]
.sym 153161 _ridley.state_delay_c_SB_CARRY_CI_CO[24]
.sym 153164 _ridley.state_delay_c[25]
.sym 153165 _ridley.state_delay_c_SB_CARRY_CI_CO[25]
.sym 153168 _ridley.state_delay_c[26]
.sym 153169 _ridley.state_delay_c_SB_CARRY_CI_CO[26]
.sym 153172 _ridley.state_delay_c[27]
.sym 153173 _ridley.state_delay_c_SB_CARRY_CI_CO[27]
.sym 153176 _ridley.state_delay_c[28]
.sym 153177 _ridley.state_delay_c_SB_CARRY_CI_CO[28]
.sym 153180 _ridley.state_delay_c[29]
.sym 153181 _ridley.state_delay_c_SB_CARRY_CI_CO[29]
.sym 153184 _ridley.state_delay_c[30]
.sym 153185 _ridley.state_delay_c_SB_CARRY_CI_CO[30]
.sym 153188 _ridley.state_delay_c[31]
.sym 153189 _ridley.state_delay_c_SB_CARRY_CI_CO[31]
.sym 153190 _ridley.state_delay_c_SB_LUT4_I2_O[26]
.sym 153198 _ridley.state_delay_c_SB_LUT4_I2_O[27]
.sym 153212 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 153213 _ridley.state_delay_c_SB_LUT4_I2_O[24]
.sym 153214 _ridley.state_delay_c_SB_LUT4_I2_O[25]
.sym 153219 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 153220 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 153221 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 153831 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 153832 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 153835 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[5]
.sym 153836 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 153837 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 153839 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[6]
.sym 153840 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 153841 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 153843 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[7]
.sym 153844 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 153845 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 153847 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[8]
.sym 153848 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 153849 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 153851 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[9]
.sym 153852 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 153853 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 153855 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[10]
.sym 153856 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 153857 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 153858 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[7]
.sym 153859 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[11]
.sym 153860 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 153861 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 153863 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 153864 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 153865 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 153867 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1[4]
.sym 153868 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 153870 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 153871 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 153872 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 153873 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 153875 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 153876 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 153877 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]
.sym 153878 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 153879 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 153880 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 153881 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 153882 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 153883 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 153884 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 153885 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]
.sym 153886 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 153887 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 153888 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 153889 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 153890 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 153891 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 153892 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 153893 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 153894 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 153895 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 153896 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 153897 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 153898 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 153899 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 153900 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[2]
.sym 153901 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[3]
.sym 153902 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[2]
.sym 153903 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[3]
.sym 153904 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 153905 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 153907 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 153908 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]
.sym 153909 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 153910 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 153911 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 153912 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 153913 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 153914 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 153915 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 153916 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 153917 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 153919 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]
.sym 153920 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]
.sym 153921 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1[2]
.sym 153923 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 153924 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 153925 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 153927 _ridley.cursor_y[0]
.sym 153932 _ridley.cursor_y[1]
.sym 153936 _ridley.cursor_y[2]
.sym 153937 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[2]
.sym 153940 _ridley.cursor_y[3]
.sym 153941 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[3]
.sym 153944 _ridley.cursor_y[4]
.sym 153945 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[4]
.sym 153948 _ridley.cursor_y[5]
.sym 153949 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[5]
.sym 153951 $PACKER_VCC_NET
.sym 153953 $nextpnr_ICESTORM_LC_14$I3
.sym 153956 _ridley.cursor_x[0]
.sym 153957 $nextpnr_ICESTORM_LC_14$COUT
.sym 153958 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 153959 _ridley.state_cursorpos_pos[9]
.sym 153960 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 153961 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]
.sym 153972 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 153973 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 153974 _ridley.cursor_y[0]
.sym 153975 _ridley.cursor_y[1]
.sym 153976 _ridley.cursor_y[2]
.sym 153977 _ridley.cursor_y[5]
.sym 153980 _ridley.cursor_x[1]
.sym 153981 _ridley.cursor_x[0]
.sym 153983 _ridley.cursor_y[0]
.sym 153984 _ridley.cursor_y[1]
.sym 153985 _ridley.cursor_y[4]
.sym 153986 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 153987 _ridley.state_cursorpos_pos[10]
.sym 153988 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 153989 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 153992 _ridley.cursor_y[1]
.sym 153993 _ridley.cursor_y[0]
.sym 153994 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 153995 _ridley.state_cursorpos_pos[6]
.sym 153996 _ridley.cursor_y[0]
.sym 153997 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 154001 _ridley.cursor_y_SB_DFFESR_Q_E
.sym 154014 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 154015 _ridley.state_cursorpos_pos[8]
.sym 154016 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 154017 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 154018 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 154019 _ridley.state_cursorpos_pos[7]
.sym 154020 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 154021 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 154022 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[1]
.sym 154026 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[4]
.sym 154034 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[3]
.sym 154038 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[1]
.sym 154039 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[3]
.sym 154040 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[4]
.sym 154041 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[2]
.sym 154043 _ridley.state_cursorpos_pos[6]
.sym 154044 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_R_SB_LUT4_O_I2[1]
.sym 154045 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 154046 _ridley.state_cursorpos_pos_SB_DFFESR_Q_9_D[2]
.sym 154053 _ridley.state_cursorpos_pos[6]
.sym 154062 _ridley.state_cursorpos_pos_SB_DFFESR_Q_E[1]
.sym 154063 _ridley.state_delay_c_SB_LUT4_I2_O[7]
.sym 154064 _ridley.state_delay_c_SB_LUT4_I2_O[4]
.sym 154065 _ridley.state_delay_c_SB_LUT4_I2_O[5]
.sym 154072 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 154073 _ridley.state_cursorpos_pos_SB_DFFESR_Q_E[1]
.sym 154080 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 154081 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 154087 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 154088 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 154089 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]
.sym 154091 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 154092 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 154093 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 154096 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[1]
.sym 154097 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_3_I2[1]
.sym 154099 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 154100 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 154101 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 154103 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 154104 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 154105 _ridley.state_delay_c_SB_LUT4_I2_O[7]
.sym 154106 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 154107 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 154108 _ridley.state_delay_c_SB_LUT4_I2_O[4]
.sym 154109 _ridley.state_delay_c_SB_LUT4_I2_O[5]
.sym 154110 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[0]
.sym 154111 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 154112 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[2]
.sym 154113 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0[3]
.sym 154115 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[0]
.sym 154116 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 154117 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 154120 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 154121 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 154122 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 154123 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 154124 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 154125 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 154127 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 154128 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 154129 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 154131 _ridley.state_delay_c_SB_LUT4_I2_O[11]
.sym 154132 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 154133 _ridley.state_delay_c_SB_LUT4_I2_O[15]
.sym 154134 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 154135 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 154136 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 154137 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 154139 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 154140 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 154141 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 154143 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 154144 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 154145 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 154146 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 154147 _ridley.state_delay_c_SB_LUT4_I2_O[15]
.sym 154148 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 154149 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 154152 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 154153 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 154156 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 154157 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 154158 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 154159 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 154160 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 154161 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 154163 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 154164 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 154165 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 154168 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 154169 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 154171 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 154172 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 154173 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 154175 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 154176 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[0]
.sym 154177 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 154179 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[0]
.sym 154180 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[1]
.sym 154181 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 154183 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 154184 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 154185 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 154186 _ridley.state_delay_c_SB_LUT4_I2_O[28]
.sym 154187 _ridley.state_delay_c_SB_LUT4_I2_O[29]
.sym 154188 _ridley.state_delay_c_SB_LUT4_I2_O[30]
.sym 154189 _ridley.state_delay_c_SB_LUT4_I2_O[31]
.sym 154190 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 154191 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 154192 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 154193 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 154194 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[0]
.sym 154195 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 154196 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 154197 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 154198 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 154199 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 154200 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 154201 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 154204 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 154205 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 154206 _ridley.state_delay_c_SB_LUT4_I2_O[24]
.sym 154207 _ridley.state_delay_c_SB_LUT4_I2_O[25]
.sym 154208 _ridley.state_delay_c_SB_LUT4_I2_O[26]
.sym 154209 _ridley.state_delay_c_SB_LUT4_I2_O[27]
.sym 154210 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 154211 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 154212 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 154213 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 154214 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[0]
.sym 154215 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]
.sym 154216 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 154217 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2[3]
.sym 154218 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 154219 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 154220 _ridley.state_delay_c_SB_LUT4_I2_O[25]
.sym 154221 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0]
.sym 154222 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 154223 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 154224 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 154225 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 154226 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 154227 _ridley.state_delay_c_SB_DFFE_Q_22_D_SB_LUT4_O_I1[2]
.sym 154228 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[1]
.sym 154229 _ridley.state_delay_n[12]
.sym 154231 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I1_I0_SB_LUT4_O_1_I1[2]
.sym 154232 _ridley.state_delay_c_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 154233 _ridley.state_delay_n[12]
.sym 154234 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 154235 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 154236 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 154237 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 154238 _ridley.state_delay_c_SB_LUT4_I2_O[14]
.sym 154239 _ridley.state_delay_c_SB_LUT4_I2_O[11]
.sym 154240 _ridley.state_delay_c_SB_LUT4_I2_O[24]
.sym 154241 _ridley.state_delay_n[11]
.sym 154242 _ridley.state_delay_n[19]
.sym 154243 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 154244 _ridley.state_delay_c_SB_LUT4_I2_O[27]
.sym 154245 _ridley.state_delay_c_SB_LUT4_I2_O[26]
.sym 154248 _ridley.state_delay_c_SB_LUT4_I2_O[20]
.sym 154249 _ridley.state_delay_n[20]
.sym 154250 _ridley.state_test_c[3]
.sym 154254 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 154258 _ridley.state_delay_c_SB_LUT4_I2_O[19]
.sym 154259 _ridley.state_delay_n[19]
.sym 154260 _ridley.state_delay_c_SB_LUT4_I2_O[23]
.sym 154261 _ridley.state_delay_n[23]
.sym 154262 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[0]
.sym 154263 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[1]
.sym 154264 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 154265 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I0[3]
.sym 154268 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 154269 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 154270 _ridley.state_test_c[3]
.sym 154274 $PACKER_VCC_NET
.sym 154289 _ridley.state_SB_DFFESR_Q_1_D_SB_LUT4_I1_O
.sym 154294 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 154300 _ridley.cursor_vis__SB_LUT4_I3_I0[2]
.sym 154301 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 154304 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 154305 _ridley.cursor_vis__SB_LUT4_I3_I0[1]
.sym 154845 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[0]
.sym 154855 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[0]
.sym 154860 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[1]
.sym 154861 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[0]
.sym 154864 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[2]
.sym 154865 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 154868 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[3]
.sym 154869 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 154872 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[4]
.sym 154873 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[4]
.sym 154876 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[5]
.sym 154877 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[5]
.sym 154880 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_7_I3[6]
.sym 154881 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I0[6]
.sym 154885 $nextpnr_ICESTORM_LC_12$I3
.sym 154886 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 154887 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 154888 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 154889 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 154891 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 154892 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 154893 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 154894 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 154895 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1[6]
.sym 154896 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 154897 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 154899 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 154900 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 154901 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 154903 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 154904 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 154905 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 154906 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 154907 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]
.sym 154908 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 154909 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]
.sym 154911 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[0]
.sym 154912 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[1]
.sym 154913 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 154915 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]
.sym 154916 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]
.sym 154917 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2]
.sym 154918 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 154919 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 154920 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 154921 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 154924 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 154925 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 154926 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 154927 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 154928 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 154929 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 154930 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 154931 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 154932 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 154933 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 154934 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 154935 _ridley.cursor_y[0]
.sym 154936 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 154937 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 154938 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 154939 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 154940 _ridley.cursor_x[0]
.sym 154941 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 154942 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 154943 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 154944 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 154945 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[3]
.sym 154946 _ridley.cursor_y[0]
.sym 154947 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 154948 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 154949 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 154951 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 154952 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 154953 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 154955 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 154956 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 154957 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 154958 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 154959 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 154960 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 154961 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 154963 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 154964 _ridley.state_cursorpos_pos[1]
.sym 154965 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 154966 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 154967 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 154968 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 154969 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 154971 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 154972 _ridley.state_cursorpos_pos[0]
.sym 154973 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 154974 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 154975 _ridley.state_cursorpos_pos[4]
.sym 154976 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 154977 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 154978 _ridley.cursor_x[0]
.sym 154979 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 154980 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 154981 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_5_I2_SB_LUT4_O_I2[1]
.sym 154983 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 154984 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 154985 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 154986 _ridley.cursor_y[1]
.sym 154987 _ridley.cursor_y[3]
.sym 154988 _ridley.cursor_y[4]
.sym 154989 _ridley.cursor_y[2]
.sym 154992 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 154993 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[2]
.sym 154994 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 154995 _ridley.state_cursorpos_pos[2]
.sym 154996 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 154997 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 154999 _ridley.cursor_y[4]
.sym 155000 _ridley.cursor_y[0]
.sym 155001 _ridley.cursor_y[1]
.sym 155003 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 155004 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 155008 _ridley.cursor_y[3]
.sym 155009 _ridley.cursor_y[0]
.sym 155010 _ridley.cursor_y[0]
.sym 155011 _ridley.cursor_y[1]
.sym 155012 _ridley.cursor_y[3]
.sym 155013 _ridley.cursor_y[2]
.sym 155015 _ridley.state_cursorpos_pos[0]
.sym 155020 _ridley.state_cursorpos_pos[1]
.sym 155021 _ridley.state_cursorpos_pos[0]
.sym 155024 _ridley.state_cursorpos_pos[2]
.sym 155025 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 155028 _ridley.state_cursorpos_pos[3]
.sym 155029 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 155032 _ridley.state_cursorpos_pos[4]
.sym 155033 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 155036 _ridley.state_cursorpos_pos[5]
.sym 155037 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 155040 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 155041 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 155042 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[3]
.sym 155046 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[2]
.sym 155050 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[4]
.sym 155054 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[1]
.sym 155062 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[2]
.sym 155063 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[3]
.sym 155064 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[4]
.sym 155065 _ridley.state_cursorpos_pos[0]
.sym 155066 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[5]
.sym 155073 _ridley.state_cursorpos_pos[0]
.sym 155075 _ridley.state_cursorpos_pos_SB_DFFESR_Q_R_SB_LUT4_O_I1[0]
.sym 155076 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[1]
.sym 155077 _ridley.state_cursorpos_pos_SB_DFFESR_Q_D[5]
.sym 155080 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 155081 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 155084 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 155085 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 155089 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 155106 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 155107 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 155108 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 155109 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I3_1_O[3]
.sym 155114 _ridley.state_c_SB_DFFE_Q_D[6]
.sym 155120 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 155121 _ridley.state_c_SB_DFFE_Q_D[8]
.sym 155124 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 155125 _ridley.state_c_SB_DFFE_Q_D[10]
.sym 155130 _ridley.state_c_SB_DFFE_Q_D[10]
.sym 155131 _ridley.state_c_SB_DFFE_Q_D[8]
.sym 155132 _ridley.state_c_SB_DFFE_Q_D[7]
.sym 155133 _ridley.state_c_SB_DFFE_Q_D[5]
.sym 155134 _ridley.state_c_SB_DFFE_Q_D[10]
.sym 155135 _ridley.state_c_SB_DFFE_Q_D[8]
.sym 155136 _ridley.state_c_SB_DFFE_Q_D[7]
.sym 155137 _ridley.state_c_SB_DFFE_Q_D[5]
.sym 155140 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 155141 _ridley.state_c_SB_DFFE_Q_D[7]
.sym 155142 _ridley.state_c_SB_DFFE_Q_D[6]
.sym 155143 _ridley.state_c_SB_DFFE_Q_D[9]
.sym 155144 _ridley.state_c_SB_DFFE_Q_D[11]
.sym 155145 _ridley.state_c_SB_DFFE_Q_D[12]
.sym 155146 _ridley.state_c_SB_DFFE_Q_D[9]
.sym 155150 _ridley.state_c_SB_DFFE_Q_D[12]
.sym 155154 _ridley.state_c_SB_DFFE_Q_D[11]
.sym 155160 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 155161 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 155162 _ridley.state_c_SB_DFFE_Q_D[14]
.sym 155166 _ridley.state_c_SB_DFFE_Q_D[13]
.sym 155167 _ridley.state_c_SB_DFFE_Q_D[14]
.sym 155168 _ridley.state_c_SB_DFFE_Q_D[15]
.sym 155169 _ridley.state_c_SB_DFFE_Q_D[16]
.sym 155170 _ridley.state_c_SB_DFFE_Q_D[13]
.sym 155174 _ridley.state_c_SB_DFFE_Q_D[21]
.sym 155178 _ridley.state_c_SB_DFFE_Q_D[21]
.sym 155179 _ridley.state_c_SB_DFFE_Q_D[22]
.sym 155180 _ridley.state_c_SB_DFFE_Q_D[23]
.sym 155181 _ridley.state_c_SB_DFFE_Q_D[24]
.sym 155182 _ridley.state_c_SB_DFFE_Q_D[17]
.sym 155188 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]
.sym 155189 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]
.sym 155190 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]
.sym 155191 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]
.sym 155192 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[2]
.sym 155193 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3]
.sym 155194 _ridley.state_c_SB_DFFE_Q_D[19]
.sym 155198 _ridley.state_c_SB_DFFE_Q_D[22]
.sym 155202 _ridley.state_c_SB_DFFE_Q_D[17]
.sym 155203 _ridley.state_c_SB_DFFE_Q_D[18]
.sym 155204 _ridley.state_c_SB_DFFE_Q_D[19]
.sym 155205 _ridley.state_c_SB_DFFE_Q_D[20]
.sym 155206 _ridley.state_c_SB_DFFE_Q_D[29]
.sym 155211 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 155212 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 155213 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 155215 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 155216 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 155217 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 155219 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 155220 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]
.sym 155221 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 155222 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 155223 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 155224 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0]
.sym 155225 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 155227 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 155228 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 155229 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 155230 _ridley.state[1]
.sym 155231 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 155232 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 155233 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 155234 _ridley.state_c_SB_DFFE_Q_D[24]
.sym 155240 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 155241 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 155243 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[0]
.sym 155244 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[1]
.sym 155245 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3[2]
.sym 155246 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 155247 _ridley.state[2]
.sym 155248 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 155249 _ridley.state[1]
.sym 155250 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 155251 _ridley.cursor_y_SB_DFFESR_Q_R[0]
.sym 155252 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 155253 _ridley.state_next_SB_DFFESS_Q_D[2]
.sym 155256 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 155257 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 155259 _ridley.state[2]
.sym 155260 _ridley.state[1]
.sym 155261 _ridley.state[0]
.sym 155262 $PACKER_GND_NET
.sym 155268 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 155269 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 155270 _ridley.state[2]
.sym 155271 _ridley.state[0]
.sym 155272 _ridley.state[1]
.sym 155273 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 155276 _ridley.state[0]
.sym 155277 _ridley.state[2]
.sym 155278 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 155279 _ridley.state[2]
.sym 155280 _ridley.state[0]
.sym 155281 _ridley.state[1]
.sym 155282 _ridley.cursor_vis__SB_LUT4_I3_I0[0]
.sym 155283 _ridley.cursor_vis__SB_LUT4_I3_I0[1]
.sym 155284 _ridley.cursor_vis__SB_LUT4_I3_I0[2]
.sym 155285 _ridley.cursor_vis_
.sym 155287 _ridley.state_SB_DFFESR_Q_1_D[5]
.sym 155288 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_I1_O[0]
.sym 155289 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 155292 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 155293 _ridley.state[1]
.sym 155295 _ridley.state[0]
.sym 155296 _ridley.state[1]
.sym 155297 _ridley.state[2]
.sym 155299 _ridley.state[1]
.sym 155300 _ridley.state[2]
.sym 155301 _ridley.state[0]
.sym 155313 _ridley.state_next_SB_DFFESS_Q_E
.sym 155315 _ridley.state[2]
.sym 155316 _ridley.state[1]
.sym 155317 _ridley.state[0]
.sym 155321 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 155325 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 155879 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 155880 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 155881 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 155883 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 155884 _ridley.state_putchar_ch[6]
.sym 155885 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 155887 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 155888 _ridley.state_putchar_ch[5]
.sym 155889 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 155891 _ridley.text_fb_data_w[0]
.sym 155892 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 155893 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 155895 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 155896 _ridley.state_putchar_ch[0]
.sym 155897 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_5_O[2]
.sym 155900 _ridley.text_fb_data_w[1]
.sym 155901 _ridley.text_fb_data_w[0]
.sym 155906 _ridley.state[1]
.sym 155907 _ridley.state_putchar_ch[1]
.sym 155908 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 155909 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 155915 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 155916 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 155917 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 155918 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 155919 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 155920 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 155921 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 155922 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[1]
.sym 155923 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1[2]
.sym 155924 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 155925 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 155926 _ridley.cursor_y[0]
.sym 155927 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 155928 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_1_I1[0]
.sym 155929 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 155930 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_4_I2[0]
.sym 155931 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 155932 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 155933 _ridley.cursor_x[0]
.sym 155939 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 155940 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 155941 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[0]
.sym 155943 _ridley.cursor_x[0]
.sym 155948 _ridley.cursor_x[1]
.sym 155952 _ridley.cursor_x[2]
.sym 155953 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 155956 _ridley.cursor_x[3]
.sym 155957 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 155960 _ridley.cursor_x[4]
.sym 155961 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[4]
.sym 155964 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 155965 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[5]
.sym 155967 $PACKER_VCC_NET
.sym 155969 $nextpnr_ICESTORM_LC_16$I3
.sym 155970 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 155971 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_6_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 155972 _ridley.cursor_y[0]
.sym 155973 $nextpnr_ICESTORM_LC_16$COUT
.sym 155975 _ridley.cursor_y[0]
.sym 155976 _ridley.cursor_y[1]
.sym 155977 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I3[2]
.sym 155978 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 155979 _ridley.state_cursorpos_pos[3]
.sym 155980 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 155981 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_3_I2[0]
.sym 155982 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 155983 _ridley.state_cursorpos_pos[5]
.sym 155984 _ridley.cursor_x_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 155985 _ridley.state_putchar_ch_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 155991 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 155992 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 155993 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 155994 _ridley.cursor_y[5]
.sym 155995 _ridley.cursor_y[4]
.sym 155996 _ridley.cursor_y[3]
.sym 155997 _ridley.cursor_y[2]
.sym 155998 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 155999 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 156000 _ridley.cursor_x[0]
.sym 156001 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 156002 _ridley.cursor_x[1]
.sym 156003 _ridley.cursor_x[2]
.sym 156004 _ridley.cursor_x[3]
.sym 156005 _ridley.cursor_x[0]
.sym 156007 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 156008 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 156011 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 156012 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[4]
.sym 156013 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 156015 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 156016 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 156017 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 156019 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 156020 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[6]
.sym 156021 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 156023 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 156024 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 156025 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 156026 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 156027 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 156028 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 156029 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 156031 _ridley.cursor_y[2]
.sym 156032 _ridley.cursor_y[1]
.sym 156033 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 156035 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0]
.sym 156036 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 156037 _ridley.cursor_x[4]
.sym 156039 _ridley.cursor_x[1]
.sym 156040 _ridley.cursor_y[0]
.sym 156043 _ridley.cursor_x[2]
.sym 156044 _ridley.cursor_y[1]
.sym 156045 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 156047 _ridley.cursor_x[3]
.sym 156048 _ridley.cursor_y[2]
.sym 156049 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 156051 _ridley.cursor_x[4]
.sym 156052 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[3]
.sym 156053 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 156055 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 156056 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[4]
.sym 156057 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 156059 $PACKER_VCC_NET
.sym 156061 $nextpnr_ICESTORM_LC_18$I3
.sym 156064 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[5]
.sym 156067 $PACKER_VCC_NET
.sym 156069 $nextpnr_ICESTORM_LC_19$I3
.sym 156072 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[6]
.sym 156075 $PACKER_VCC_NET
.sym 156077 $nextpnr_ICESTORM_LC_20$I3
.sym 156080 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[7]
.sym 156083 $PACKER_VCC_NET
.sym 156085 $nextpnr_ICESTORM_LC_21$I3
.sym 156088 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[8]
.sym 156093 $nextpnr_ICESTORM_LC_22$I3
.sym 156094 _ridley.state_c[7]
.sym 156095 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 156096 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[6]
.sym 156097 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 156098 _ridley.state_c[6]
.sym 156099 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 156100 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[5]
.sym 156101 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 156103 _ridley.state_c[5]
.sym 156104 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 156105 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 156110 _ridley.state_c[8]
.sym 156111 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 156112 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[7]
.sym 156113 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 156114 _ridley.state_c[9]
.sym 156115 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 156116 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2[8]
.sym 156117 _ridley.text_fb_addr_w_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 156118 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 156119 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 156120 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 156121 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 156123 _ridley.state_c[10]
.sym 156124 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 156125 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 156127 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 156128 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 156129 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 156132 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
.sym 156133 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 156135 _ridley.state_c[0]
.sym 156140 _ridley.state_c[1]
.sym 156144 _ridley.state_c[2]
.sym 156145 _ridley.state_c_SB_CARRY_CI_CO[2]
.sym 156148 _ridley.state_c[3]
.sym 156149 _ridley.state_c_SB_CARRY_CI_CO[3]
.sym 156152 _ridley.state_c[4]
.sym 156153 _ridley.state_c_SB_CARRY_CI_CO[4]
.sym 156156 _ridley.state_c[5]
.sym 156157 _ridley.state_c_SB_CARRY_CI_CO[5]
.sym 156160 _ridley.state_c[6]
.sym 156161 _ridley.state_c_SB_CARRY_CI_CO[6]
.sym 156164 _ridley.state_c[7]
.sym 156165 _ridley.state_c_SB_CARRY_CI_CO[7]
.sym 156168 _ridley.state_c[8]
.sym 156169 _ridley.state_c_SB_CARRY_CI_CO[8]
.sym 156172 _ridley.state_c[9]
.sym 156173 _ridley.state_c_SB_CARRY_CI_CO[9]
.sym 156176 _ridley.state_c[10]
.sym 156177 _ridley.state_c_SB_CARRY_CI_CO[10]
.sym 156180 _ridley.state_c[11]
.sym 156181 _ridley.state_c_SB_CARRY_CI_CO[11]
.sym 156184 _ridley.state_c[12]
.sym 156185 _ridley.state_c_SB_CARRY_CI_CO[12]
.sym 156188 _ridley.state_c[13]
.sym 156189 _ridley.state_c_SB_CARRY_CI_CO[13]
.sym 156192 _ridley.state_c[14]
.sym 156193 _ridley.state_c_SB_CARRY_CI_CO[14]
.sym 156196 _ridley.state_c[15]
.sym 156197 _ridley.state_c_SB_CARRY_CI_CO[15]
.sym 156200 _ridley.state_c[16]
.sym 156201 _ridley.state_c_SB_CARRY_CI_CO[16]
.sym 156204 _ridley.state_c[17]
.sym 156205 _ridley.state_c_SB_CARRY_CI_CO[17]
.sym 156208 _ridley.state_c[18]
.sym 156209 _ridley.state_c_SB_CARRY_CI_CO[18]
.sym 156212 _ridley.state_c[19]
.sym 156213 _ridley.state_c_SB_CARRY_CI_CO[19]
.sym 156216 _ridley.state_c[20]
.sym 156217 _ridley.state_c_SB_CARRY_CI_CO[20]
.sym 156220 _ridley.state_c[21]
.sym 156221 _ridley.state_c_SB_CARRY_CI_CO[21]
.sym 156224 _ridley.state_c[22]
.sym 156225 _ridley.state_c_SB_CARRY_CI_CO[22]
.sym 156228 _ridley.state_c[23]
.sym 156229 _ridley.state_c_SB_CARRY_CI_CO[23]
.sym 156232 _ridley.state_c[24]
.sym 156233 _ridley.state_c_SB_CARRY_CI_CO[24]
.sym 156236 _ridley.state_c[25]
.sym 156237 _ridley.state_c_SB_CARRY_CI_CO[25]
.sym 156240 _ridley.state_c[26]
.sym 156241 _ridley.state_c_SB_CARRY_CI_CO[26]
.sym 156244 _ridley.state_c[27]
.sym 156245 _ridley.state_c_SB_CARRY_CI_CO[27]
.sym 156248 _ridley.state_c[28]
.sym 156249 _ridley.state_c_SB_CARRY_CI_CO[28]
.sym 156252 _ridley.state_c[29]
.sym 156253 _ridley.state_c_SB_CARRY_CI_CO[29]
.sym 156256 _ridley.state_c[30]
.sym 156257 _ridley.state_c_SB_CARRY_CI_CO[30]
.sym 156260 _ridley.state_c[31]
.sym 156261 _ridley.state_c_SB_CARRY_CI_CO[31]
.sym 156264 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 156265 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 156267 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 156268 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 156269 _ridley.state_next_SB_DFFESS_Q_D[2]
.sym 156270 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 156271 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[1]
.sym 156272 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 156273 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 156276 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 156277 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 156278 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 156279 _ridley.state[1]
.sym 156280 _ridley.state[0]
.sym 156281 _ridley.state[2]
.sym 156282 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 156283 _ridley.state_test_c[2]
.sym 156284 _ridley.state_test_c[0]
.sym 156285 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 156286 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 156287 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]
.sym 156288 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 156289 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 156292 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 156293 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 156295 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]
.sym 156296 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]
.sym 156297 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]
.sym 156299 _ridley.state[2]
.sym 156300 _ridley.state[1]
.sym 156301 _ridley.state[0]
.sym 156302 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 156303 _ridley.state_test_c[2]
.sym 156304 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 156305 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 156306 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 156307 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 156308 _ridley.state_test_c[2]
.sym 156309 _ridley.state_test_c[0]
.sym 156310 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]
.sym 156311 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 156312 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 156313 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]
.sym 156314 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 156315 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 156316 _ridley.state_test_c[2]
.sym 156317 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 156318 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 156323 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]
.sym 156324 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]
.sym 156325 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 156327 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 156328 _ridley.state_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 156329 _ridley.state_next_SB_LUT4_I2_I1[0]
.sym 156332 _ridley.state_next_SB_LUT4_I2_I1[0]
.sym 156333 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 156337 _ridley.state_SB_DFFESS_Q_E
.sym 156338 _ridley.state_SB_DFFESR_Q_1_D[5]
.sym 156343 _ridley.state_next_SB_LUT4_I2_I1[0]
.sym 156344 _ridley.state_next[1]
.sym 156345 _ridley.state_next_SB_LUT4_I2_I3[2]
.sym 156355 _ridley.state[0]
.sym 156356 _ridley.state[1]
.sym 156357 _ridley.state[2]
.sym 156902 _ridley.state[1]
.sym 156903 _ridley.state_putchar_ch[3]
.sym 156904 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 156905 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 156906 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 156907 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[4]
.sym 156908 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 156909 _ridley.text_fb_data_w[0]
.sym 156910 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[1]
.sym 156911 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 156912 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[6]
.sym 156913 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[5]
.sym 156914 _ridley.state[1]
.sym 156915 _ridley.state_putchar_ch[2]
.sym 156916 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]
.sym 156917 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 156918 _ridley.state[1]
.sym 156919 _ridley.state_putchar_ch[4]
.sym 156920 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[4]
.sym 156921 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 156923 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1[1]
.sym 156924 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 156925 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[6]
.sym 156926 _ridley.state[1]
.sym 156927 _ridley.state_putchar_ch[7]
.sym 156928 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3[7]
.sym 156929 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 156932 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 156933 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 156937 _ridley.vga_y[9]
.sym 156967 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 156971 $PACKER_VCC_NET
.sym 156972 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[1]
.sym 156975 $PACKER_VCC_NET
.sym 156976 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 156979 $PACKER_VCC_NET
.sym 156980 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 156983 $PACKER_VCC_NET
.sym 156984 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 156987 $PACKER_VCC_NET
.sym 156988 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 156991 $PACKER_VCC_NET
.sym 156992 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[6]
.sym 156996 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 156998 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 156999 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 157000 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 157001 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 157035 _ridley.cursor_y[3]
.sym 157036 _ridley.cursor_y[5]
.sym 157037 _ridley.cursor_y[4]
.sym 157046 _ridley.cursor_y[0]
.sym 157047 _ridley.cursor_y[1]
.sym 157048 _ridley.cursor_y[5]
.sym 157049 _ridley.cursor_y[2]
.sym 157050 _ridley.cursor_y[2]
.sym 157051 _ridley.cursor_y[3]
.sym 157052 _ridley.cursor_y[4]
.sym 157053 _ridley.cursor_y[5]
.sym 157054 _ridley.cursor_y[4]
.sym 157055 _ridley.cursor_y[3]
.sym 157056 _ridley.cursor_y[5]
.sym 157057 _ridley.cursor_y[2]
.sym 157058 _ridley.cursor_y[3]
.sym 157059 _ridley.cursor_y[4]
.sym 157060 _ridley.cursor_y[1]
.sym 157061 _ridley.cursor_y[2]
.sym 157066 _ridley.cursor_x[3]
.sym 157067 _ridley.text_x[3]
.sym 157068 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 157069 _ridley.cursor_y[2]
.sym 157072 _ridley.cursor_y[3]
.sym 157073 _ridley.cursor_y[0]
.sym 157074 _ridley.cursor_x[4]
.sym 157075 _ridley.text_x[4]
.sym 157076 _ridley.text_x[1]
.sym 157077 _ridley.cursor_x[1]
.sym 157078 _ridley.cursor_x[2]
.sym 157079 _ridley.text_x[2]
.sym 157080 _ridley.text_x[0]
.sym 157081 _ridley.cursor_x[0]
.sym 157100 _ridley.cursor_y[5]
.sym 157101 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 157102 _ridley.cursor_vis_
.sym 157103 _ridley.cursor_vis__SB_LUT4_I0_I1[1]
.sym 157104 _ridley.cursor_vis__SB_LUT4_I0_I1[2]
.sym 157105 _ridley.cursor_vis__SB_LUT4_I0_I1[3]
.sym 157107 _ridley.cursor_vis__SB_LUT4_I0_O[0]
.sym 157108 _ridley.cursor_vis__SB_LUT4_I0_O[1]
.sym 157109 _ridley.cursor_vis__SB_LUT4_I0_O[2]
.sym 157110 _ridley.cursor_y[3]
.sym 157111 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 157112 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 157113 _ridley.cursor_y[1]
.sym 157114 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]
.sym 157115 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]
.sym 157116 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]
.sym 157117 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]
.sym 157127 _ridley.state_c[0]
.sym 157128 _ridley.cursor_x[0]
.sym 157129 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 157131 _ridley.state_c[3]
.sym 157132 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 157133 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 157134 _ridley.state_c[1]
.sym 157135 _ridley.cursor_x[1]
.sym 157136 _ridley.cursor_y[0]
.sym 157137 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 157139 _ridley.state_c[2]
.sym 157140 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 157141 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 157146 _ridley.cursor_y[4]
.sym 157147 _ridley.text_y[4]
.sym 157148 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 157149 _ridley.cursor_y[0]
.sym 157155 _ridley.state_c[4]
.sym 157156 _ridley.text_fb_addr_w_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 157157 _ridley.cursor_y_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 157168 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 157169 _ridley.state_c_SB_DFFE_Q_D[1]
.sym 157176 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 157177 _ridley.state_c_SB_DFFE_Q_D[5]
.sym 157180 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[0]
.sym 157181 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 157182 _ridley.state_c_SB_DFFE_Q_D[2]
.sym 157188 _ridley.state_c[1]
.sym 157189 _ridley.state_c[0]
.sym 157190 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 157191 _ridley.text_y[4]
.sym 157192 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 157193 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 157196 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 157197 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 157205 _ridley.state_c[0]
.sym 157206 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2]
.sym 157207 _ridley.state_c_SB_DFFE_Q_D[2]
.sym 157208 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 157209 _ridley.state_c_SB_DFFE_Q_D[1]
.sym 157210 _ridley.state_c_SB_DFFE_Q_D[15]
.sym 157214 _ridley.state_c_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 157215 _ridley.state_c_SB_DFFE_Q_D[1]
.sym 157216 _ridley.state_c_SB_DFFE_Q_D[2]
.sym 157217 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2]
.sym 157219 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[0]
.sym 157220 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 157221 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2[2]
.sym 157222 _ridley.state_c_SB_DFFE_Q_D[18]
.sym 157228 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]
.sym 157229 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]
.sym 157234 _ridley.state_c_SB_DFFE_Q_D[20]
.sym 157242 _ridley.state_c_SB_DFFE_Q_D[23]
.sym 157246 _ridley.state_c_SB_DFFE_Q_D[16]
.sym 157254 _ridley.state_c_SB_DFFE_Q_D[25]
.sym 157258 _ridley.state_c_SB_DFFE_Q_D[28]
.sym 157262 _ridley.state_c_SB_DFFE_Q_D[30]
.sym 157266 _ridley.state_c_SB_DFFE_Q_D[25]
.sym 157267 _ridley.state_c_SB_DFFE_Q_D[26]
.sym 157268 _ridley.state_c_SB_DFFE_Q_D[27]
.sym 157269 _ridley.state_c_SB_DFFE_Q_D[28]
.sym 157270 _ridley.state_c_SB_DFFE_Q_D[31]
.sym 157274 _ridley.state_c_SB_DFFE_Q_D[27]
.sym 157278 _ridley.state_c_SB_DFFE_Q_D[26]
.sym 157282 _ridley.state_c_SB_DFFE_Q_D[29]
.sym 157283 _ridley.state_c_SB_DFFE_Q_D[30]
.sym 157284 _ridley.state_c_SB_DFFE_Q_D[31]
.sym 157285 _ridley.state_c[0]
.sym 157288 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 157289 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 157290 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 157291 _ridley.state_test_c[0]
.sym 157292 _ridley.state_test_c[2]
.sym 157293 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 157296 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0]
.sym 157297 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]
.sym 157298 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 157299 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 157300 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[0]
.sym 157301 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 157303 _ridley.state[1]
.sym 157304 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 157305 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 157306 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 157307 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 157308 _ridley.state_test_c[0]
.sym 157309 _ridley.state_test_c[2]
.sym 157312 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 157313 _ridley.state_next_SB_DFFESS_Q_D_SB_LUT4_O_1_I3[1]
.sym 157315 _ridley.state_test_c[2]
.sym 157316 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 157317 _ridley.state_test_c[0]
.sym 157319 _ridley.state_test_c[0]
.sym 157324 _ridley.state_test_c[1]
.sym 157326 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 157328 _ridley.state_test_c[2]
.sym 157329 _ridley.state_test_c_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 157330 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 157331 _ridley.state_test_c[2]
.sym 157332 _ridley.state_test_c[3]
.sym 157333 _ridley.state_test_c_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 157335 _ridley.state_test_c[0]
.sym 157336 _ridley.state_test_c[2]
.sym 157337 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 157338 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 157339 _ridley.state_test_c[2]
.sym 157340 _ridley.state_test_c[1]
.sym 157341 _ridley.state_test_c[0]
.sym 157345 _ridley.state_test_c_SB_LUT4_O_1_I3[2]
.sym 157346 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 157347 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[0]
.sym 157348 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 157349 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 157358 _ridley.state_test_c[3]
.sym 157376 _ridley.state_c_SB_DFFE_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I2_I3[3]
.sym 157377 _ridley.state_test_c_SB_DFFE_Q_E_SB_DFFE_E_Q[1]
.sym 157927 _ridley.text_fb_data_w[0]
.sym 157932 _ridley.text_fb_data_w[1]
.sym 157936 _ridley.text_fb_data_w[2]
.sym 157937 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[2]
.sym 157940 _ridley.text_fb_data_w[3]
.sym 157941 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[3]
.sym 157944 _ridley.text_fb_data_w[4]
.sym 157945 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[4]
.sym 157948 _ridley.text_fb_data_w[5]
.sym 157949 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[5]
.sym 157952 _ridley.text_fb_data_w[6]
.sym 157953 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[6]
.sym 157956 _ridley.text_fb_data_w[7]
.sym 157957 _ridley.text_fb_w__SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I3[7]
.sym 157959 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 157963 $PACKER_VCC_NET
.sym 157964 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[1]
.sym 157968 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 157971 $PACKER_VCC_NET
.sym 157972 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 157976 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 157980 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 157984 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[6]
.sym 157988 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 157990 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]
.sym 157991 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 157992 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 157993 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]
.sym 157997 _ridley.vga_y[4]
.sym 157998 _ridley.vga_y[2]
.sym 157999 _ridley.vga_y[1]
.sym 158000 _ridley.vga_y[3]
.sym 158001 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 158004 _ridley.vga_y[9]
.sym 158005 _ridley.vga_y[5]
.sym 158009 _ridley.vga_y[5]
.sym 158013 _ridley.vga_y[3]
.sym 158017 _ridley.vga_y[8]
.sym 158021 _ridley.vga_y[2]
.sym 158023 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 158028 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[1]
.sym 158032 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]
.sym 158035 $PACKER_VCC_NET
.sym 158036 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 158040 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 158044 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 158048 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[6]
.sym 158052 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_CARRY_CO_I1[7]
.sym 158054 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 158055 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 158056 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 158057 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 158072 _ridley.view_ahead_2__SB_LUT4_O_I0[0]
.sym 158073 _ridley.view_ahead_2__SB_LUT4_O_I0[3]
.sym 158078 _ridley.vga_y[3]
.sym 158079 _ridley.vga_y[2]
.sym 158080 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 158081 _ridley.vga_y[1]
.sym 158087 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 158091 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 158092 $PACKER_VCC_NET
.sym 158095 _ridley.vga_x[2]
.sym 158097 _ridley.text_x_SB_LUT4_O_I3[2]
.sym 158099 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 158100 $PACKER_VCC_NET
.sym 158101 _ridley.text_x_SB_LUT4_O_I3[3]
.sym 158103 _ridley.vga_x[4]
.sym 158105 _ridley.text_x_SB_LUT4_O_I3[4]
.sym 158107 _ridley.vga_x[5]
.sym 158108 $PACKER_VCC_NET
.sym 158109 _ridley.text_x_SB_LUT4_O_I3[5]
.sym 158111 _ridley.vga_x[6]
.sym 158113 _ridley.text_x_SB_LUT4_O_I3[6]
.sym 158115 _ridley.vga_x[7]
.sym 158116 $PACKER_VCC_NET
.sym 158117 _ridley.text_x_SB_LUT4_O_I3[7]
.sym 158119 _ridley.vga_x[8]
.sym 158120 $PACKER_VCC_NET
.sym 158121 _ridley.text_x_SB_LUT4_O_I3[8]
.sym 158125 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 158149 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 158151 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 158155 $PACKER_VCC_NET
.sym 158156 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 158160 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 158164 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 158167 $PACKER_VCC_NET
.sym 158168 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 158171 $PACKER_VCC_NET
.sym 158172 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 158175 $PACKER_VCC_NET
.sym 158176 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 158179 $PACKER_VCC_NET
.sym 158180 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 158184 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 158188 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 158190 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 158191 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 158192 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[2]
.sym 158193 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]
.sym 158195 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 158196 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 158197 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 158198 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 158199 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 158200 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 158201 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 158204 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 158205 _ridley.text_y[4]
.sym 158206 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 158207 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 158208 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 158209 _ridley.text_y[4]
.sym 158210 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 158211 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 158212 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 158213 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 158215 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 158216 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 158219 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[5]
.sym 158220 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[4]
.sym 158221 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[5]
.sym 158223 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[6]
.sym 158224 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[5]
.sym 158225 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[6]
.sym 158227 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[7]
.sym 158228 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[6]
.sym 158229 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[7]
.sym 158231 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[8]
.sym 158232 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[7]
.sym 158233 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[8]
.sym 158234 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[9]
.sym 158235 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 158236 _ridley.text_y[4]
.sym 158237 _ridley.text_x_ahead_2_SB_LUT4_I1_O_SB_LUT4_O_I3[9]
.sym 158238 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 158239 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 158240 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 158241 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 158242 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I0[2]
.sym 158243 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 158244 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 158245 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 158246 _ridley.text_x_ahead_2_SB_LUT4_I1_O[0]
.sym 158247 _ridley.text_fb_addr_r[1]
.sym 158248 _ridley.view_ahead_2_
.sym 158249 _ridley.text_fb_addr_w[1]
.sym 158250 _ridley.text_x_ahead_2_SB_LUT4_I1_O[2]
.sym 158254 _ridley.text_x_ahead_2_SB_LUT4_I1_O[0]
.sym 158261 _ridley.view_ahead_2_
.sym 158262 _ridley.view_ahead_2__SB_LUT4_O_I0[0]
.sym 158263 _ridley.view_ahead_2__SB_LUT4_O_I0[1]
.sym 158264 _ridley.view_ahead_2__SB_LUT4_O_I0[2]
.sym 158265 _ridley.view_ahead_2__SB_LUT4_O_I0[3]
.sym 158267 _ridley.text_fb_addr_r[3]
.sym 158268 _ridley.text_x_ahead_2_SB_LUT4_I1_O[2]
.sym 158269 _ridley.view_ahead_2_
.sym 158271 _ridley.text_fb_addr_r[1]
.sym 158272 _ridley.text_x_ahead_2_SB_LUT4_I1_O[0]
.sym 158273 _ridley.view_ahead_2_
.sym 158274 _ridley.text_x_ahead_2_SB_LUT4_I1_O[9]
.sym 158279 _ridley.text_fb_addr_w[9]
.sym 158280 _ridley.text_fb_addr_w[10]
.sym 158281 _ridley.text_fb_w_
.sym 158282 _ridley.text_fb.mem.0.0.0_RADDR_6[0]
.sym 158283 _ridley.text_fb.mem.0.0.0_RADDR_6[1]
.sym 158284 _ridley.text_fb_addr_w[3]
.sym 158285 _ridley.text_fb.mem.0.0.0_RADDR_6[3]
.sym 158287 _ridley.text_fb_addr_r[5]
.sym 158288 _ridley.text_x_ahead_2_SB_LUT4_I1_O[4]
.sym 158289 _ridley.view_ahead_2_
.sym 158290 _ridley.text_x_ahead_2_SB_LUT4_I1_O[4]
.sym 158295 _ridley.text_fb_addr_w[10]
.sym 158296 _ridley.text_fb_addr_w[9]
.sym 158297 _ridley.text_fb_w_
.sym 158298 _ridley.text_x_ahead_2_SB_LUT4_I1_O[4]
.sym 158299 _ridley.text_fb_addr_r[5]
.sym 158300 _ridley.view_ahead_2_
.sym 158301 _ridley.text_fb_addr_w[5]
.sym 158302 _ridley.text_x_ahead_2_SB_LUT4_I1_O[3]
.sym 158303 _ridley.text_fb_addr_r[4]
.sym 158304 _ridley.view_ahead_2_
.sym 158305 _ridley.text_fb_addr_w[4]
.sym 158307 _ridley.text_fb_addr_w[10]
.sym 158308 _ridley.text_fb_addr_w[9]
.sym 158309 _ridley.text_fb_w_
.sym 158310 _ridley.text_x_ahead_2_SB_LUT4_I1_O[5]
.sym 158311 _ridley.text_fb_addr_r[6]
.sym 158312 _ridley.view_ahead_2_
.sym 158313 _ridley.text_fb_addr_w[6]
.sym 158314 _ridley.text_fb.mem.0.1.0_WCLKE
.sym 158318 _ridley.text_fb.mem.0.0.0_RADDR_7[0]
.sym 158319 _ridley.text_fb_addr_w[0]
.sym 158320 _ridley.text_fb.mem.0.0.0_RADDR_7[2]
.sym 158321 _ridley.text_fb_addr_w[8]
.sym 158322 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 158323 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 158324 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 158325 _ridley.text_fb.mem.0.0.0_RDATA_2_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 158326 _ridley.text_fb.mem.0.2.0_WCLKE
.sym 158332 _ridley.text_fb.mem.0.0.0_RADDR_4[0]
.sym 158333 _ridley.text_fb_addr_w[2]
.sym 158334 _ridley.text_fb.mem.0.0.0_WCLKE
.sym 158338 _ridley.text_fb.mem.0.0.0_RADDR_5[0]
.sym 158339 _ridley.text_fb_addr_w[7]
.sym 158340 _ridley.text_fb.mem.0.0.0_RADDR_5[2]
.sym 158341 _ridley.text_fb.mem.0.0.0_RADDR_5[3]
.sym 158343 _ridley.text_fb_addr_r[2]
.sym 158344 _ridley.text_x_ahead_2_SB_LUT4_I1_O[1]
.sym 158345 _ridley.view_ahead_2_
.sym 158346 _ridley.state_test_c[2]
.sym 158350 _ridley.state_test_c[2]
.sym 158354 _ridley.state_test_c[1]
.sym 158358 _ridley.state_test_c[0]
.sym 158362 _ridley.state_test_c[0]
.sym 158367 _ridley.text_fb_addr_r[0]
.sym 158368 _ridley.text_x_ahead_2[0]
.sym 158369 _ridley.view_ahead_2_
.sym 158951 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 158956 _ridley.vga_y[1]
.sym 158960 _ridley.vga_y[2]
.sym 158961 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 158964 _ridley.vga_y[3]
.sym 158965 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 158968 _ridley.vga_y[4]
.sym 158969 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 158972 _ridley.vga_y[5]
.sym 158973 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 158976 _ridley.vga_y[6]
.sym 158977 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 158980 _ridley.vga_y[7]
.sym 158981 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 158984 _ridley.vga_y[8]
.sym 158985 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 158988 _ridley.vga_y[9]
.sym 158989 _ridley._vga.y_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 158994 _ridley.vga_y[4]
.sym 158995 _ridley.vga_y[6]
.sym 158996 _ridley.vga_y[7]
.sym 158997 _ridley.vga_y[8]
.sym 159001 _ridley._vga.y_SB_DFFESR_Q_R
.sym 159009 _ridley.vga_y[7]
.sym 159013 _ridley.vga_y[6]
.sym 159015 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 159019 _ridley.vga_y[1]
.sym 159023 _ridley.vga_y[2]
.sym 159024 $PACKER_VCC_NET
.sym 159027 _ridley.vga_y[3]
.sym 159028 $PACKER_VCC_NET
.sym 159031 _ridley.vga_y[4]
.sym 159032 $PACKER_VCC_NET
.sym 159035 _ridley.vga_y[5]
.sym 159036 $PACKER_VCC_NET
.sym 159039 _ridley.vga_y[6]
.sym 159040 $PACKER_VCC_NET
.sym 159043 _ridley.vga_y[7]
.sym 159044 $PACKER_VCC_NET
.sym 159047 _ridley.vga_y[8]
.sym 159048 $PACKER_VCC_NET
.sym 159051 _ridley.vga_y[9]
.sym 159057 $nextpnr_ICESTORM_LC_40$I3
.sym 159058 _ridley.vga_y[4]
.sym 159059 _ridley.vga_y[6]
.sym 159060 _ridley.vga_y[7]
.sym 159061 _ridley.vga_y[8]
.sym 159074 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 159079 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 159084 _ridley.vga_x[2]
.sym 159085 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 159088 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 159089 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 159092 _ridley.vga_x[4]
.sym 159093 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 159096 _ridley.vga_x[5]
.sym 159097 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 159100 _ridley.vga_x[6]
.sym 159101 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 159104 _ridley.vga_x[7]
.sym 159105 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 159108 _ridley.vga_x[8]
.sym 159109 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 159112 _ridley.vga_x[9]
.sym 159113 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 159115 $PACKER_VCC_NET
.sym 159117 $nextpnr_ICESTORM_LC_28$I3
.sym 159119 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 159120 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 159121 $nextpnr_ICESTORM_LC_28$COUT
.sym 159123 _ridley.vga_y[1]
.sym 159125 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 159127 _ridley.text_x_ahead_2_SB_LUT4_O_I1[9]
.sym 159128 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 159129 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 159133 _ridley.text_x_ahead_2_SB_LUT4_O_I1[8]
.sym 159134 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 159135 _ridley.text_x_ahead_2_SB_LUT4_O_I1[8]
.sym 159136 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 159137 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 159138 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 159139 _ridley.text_x_ahead_2_SB_LUT4_O_I1[8]
.sym 159140 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 159141 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 159142 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 159143 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 159144 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 159145 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 159146 _ridley.text_font_data_r[4]
.sym 159147 _ridley.text_font_data_r[0]
.sym 159148 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 159149 _ridley.text_x_sub[2]
.sym 159150 _ridley.text_fb_data_r[6]
.sym 159154 _ridley.text_font_data_r[5]
.sym 159155 _ridley.text_font_data_r[1]
.sym 159156 _ridley.text_x_sub[2]
.sym 159157 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 159161 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 159162 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 159163 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 159164 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 159165 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 159167 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 159168 $PACKER_VCC_NET
.sym 159169 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 159170 _ridley.text_font_data_r[7]
.sym 159171 _ridley.text_font_data_r[3]
.sym 159172 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 159173 _ridley.text_x_sub[2]
.sym 159175 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 159179 $PACKER_VCC_NET
.sym 159180 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[1]
.sym 159184 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 159187 $PACKER_VCC_NET
.sym 159188 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[3]
.sym 159192 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[4]
.sym 159195 $PACKER_VCC_NET
.sym 159196 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[5]
.sym 159200 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 159204 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[7]
.sym 159208 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 159212 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I3_SB_CARRY_CO_I1[9]
.sym 159214 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 159215 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 159216 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 159217 _ridley.view_ahead_2__SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 159221 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 159225 _ridley.text_x_ahead_2_SB_LUT4_O_I1[9]
.sym 159229 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 159231 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 159232 _ridley.text_y[4]
.sym 159233 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 159237 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 159239 _ridley.text_x_ahead_2[1]
.sym 159240 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 159243 _ridley.text_x_ahead_2[2]
.sym 159244 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 159245 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[1]
.sym 159247 _ridley.text_x_ahead_2[3]
.sym 159248 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[2]
.sym 159249 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[2]
.sym 159251 _ridley.text_x_ahead_2[4]
.sym 159252 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[3]
.sym 159253 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[3]
.sym 159255 _ridley.text_x_ahead_2[5]
.sym 159256 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[4]
.sym 159257 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[4]
.sym 159260 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[5]
.sym 159261 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[5]
.sym 159264 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[6]
.sym 159265 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[6]
.sym 159268 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[7]
.sym 159269 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[7]
.sym 159272 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[8]
.sym 159273 _ridley.text_x_ahead_2_SB_CARRY_I0_CO[8]
.sym 159277 $nextpnr_ICESTORM_LC_25$I3
.sym 159278 _ridley.text_x_ahead_2_SB_LUT4_I1_O[6]
.sym 159282 _ridley.text_x_ahead_2_SB_LUT4_I1_O[7]
.sym 159286 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 159291 _ridley.text_fb_addr_r[8]
.sym 159292 _ridley.text_x_ahead_2_SB_LUT4_I1_O[7]
.sym 159293 _ridley.view_ahead_2_
.sym 159294 _ridley.text_fb_addr_r[9]
.sym 159295 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 159296 _ridley.text_fb.mem.0.2.0_RCLKE_SB_LUT4_O_I2[3]
.sym 159297 _ridley.view_ahead_2_
.sym 159299 _ridley.text_fb_addr_r[7]
.sym 159300 _ridley.text_x_ahead_2_SB_LUT4_I1_O[6]
.sym 159301 _ridley.view_ahead_2_
.sym 159303 _ridley.text_fb_addr_r[10]
.sym 159304 _ridley.text_x_ahead_2_SB_LUT4_I1_O[9]
.sym 159305 _ridley.view_ahead_2_
.sym 159306 _ridley.text_fb.mem.0.1.0_RDATA[4]
.sym 159307 _ridley.text_fb.mem.0.0.0_RDATA_3[1]
.sym 159308 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 159309 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 159311 _ridley.text_fb_addr_r[4]
.sym 159312 _ridley.text_x_ahead_2_SB_LUT4_I1_O[3]
.sym 159313 _ridley.view_ahead_2_
.sym 159314 _ridley.text_fb.mem.0.0.0_RDATA[4]
.sym 159315 _ridley.text_fb.mem.0.0.0_RDATA_3[1]
.sym 159316 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 159317 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 159320 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 159321 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 159323 _ridley.text_fb.mem.0.2.0_RDATA[4]
.sym 159324 _ridley.text_fb.mem.0.0.0_RDATA_3[1]
.sym 159325 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 159326 _ridley.text_fb_addr_r[9]
.sym 159327 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 159328 _ridley.view_ahead_2_
.sym 159329 _ridley.text_fb.mem.0.2.0_RCLKE_SB_LUT4_O_I2[3]
.sym 159330 _ridley.text_x_ahead_2_SB_LUT4_I1_O[3]
.sym 159334 _ridley.text_fb_data_w[6]
.sym 159338 _ridley.text_fb.mem.0.0.0_RDATA[6]
.sym 159339 _ridley.text_fb.mem.0.0.0_RDATA_1[1]
.sym 159340 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 159341 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 159342 _ridley.text_fb.mem.0.1.0_RDATA[6]
.sym 159343 _ridley.text_fb.mem.0.0.0_RDATA_1[1]
.sym 159344 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 159345 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 159346 _ridley.text_fb_addr_r[9]
.sym 159347 _ridley.text_x_ahead_2_SB_LUT4_I1_O[8]
.sym 159348 _ridley.view_ahead_2_
.sym 159349 _ridley.text_fb.mem.0.2.0_RCLKE_SB_LUT4_O_I2[3]
.sym 159350 _ridley.text_fb_data_w[4]
.sym 159355 _ridley.text_fb.mem.0.0.0_RDATA_1_SB_LUT4_I0_O[0]
.sym 159356 _ridley.text_fb.mem.0.0.0_RDATA_1_SB_LUT4_I0_O[1]
.sym 159357 _ridley.text_fb.mem.0.0.0_RDATA_1_SB_LUT4_I0_O[2]
.sym 159358 _ridley.text_fb.mem.0.2.0_RDATA[6]
.sym 159359 _ridley.text_fb.mem.0.0.0_RDATA_1[1]
.sym 159360 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 159361 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 159362 _ridley.text_fb.mem.0.0.0_RCLKE
.sym 159366 _ridley.text_x_ahead_2_SB_LUT4_I1_O[5]
.sym 159371 _ridley.text_fb_addr_r[6]
.sym 159372 _ridley.text_x_ahead_2_SB_LUT4_I1_O[5]
.sym 159373 _ridley.view_ahead_2_
.sym 159374 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 159375 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 159376 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 159377 _ridley.color_text[0]
.sym 159378 _ridley.text_x_ahead_2[0]
.sym 159382 _ridley.text_x_ahead_2_SB_LUT4_I1_O[1]
.sym 159386 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 159387 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 159388 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 159389 _ridley.color_bg[1]
.sym 159390 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 159391 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 159392 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 159393 _ridley.color_bg[0]
.sym 159394 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 159395 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 159396 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 159397 _ridley.color_bg[2]
.sym 159978 _ridley.vga_y[5]
.sym 159979 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 159980 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 159981 _ridley._vga.y_SB_DFFESR_Q_R_SB_LUT4_O_I3[3]
.sym 159986 _ridley.vga_y[1]
.sym 159987 _ridley.vga_y[3]
.sym 159988 _ridley.vga_y[2]
.sym 159989 _ridley.vga_y[9]
.sym 160007 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 160012 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 160016 _ridley.vga_x[2]
.sym 160017 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 160020 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 160021 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 160024 _ridley.vga_x[4]
.sym 160025 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 160028 _ridley.vga_x[5]
.sym 160029 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 160032 _ridley.vga_x[6]
.sym 160033 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 160036 _ridley.vga_x[7]
.sym 160037 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 160040 _ridley.vga_x[8]
.sym 160041 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 160044 _ridley.vga_x[9]
.sym 160045 _ridley._vga.x_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 160047 $PACKER_VCC_NET
.sym 160049 $nextpnr_ICESTORM_LC_3$I3
.sym 160053 $nextpnr_ICESTORM_LC_3$COUT
.sym 160055 _ridley.vga_x[5]
.sym 160056 _ridley.vga_x[4]
.sym 160057 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]
.sym 160061 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 160062 _ridley.vga_x[7]
.sym 160063 _ridley.vga_x[8]
.sym 160064 _ridley.vga_x[9]
.sym 160065 _ridley.vga_x[6]
.sym 160068 _ridley.vga_y[1]
.sym 160069 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 160070 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 160074 _ridley._vga.x_SB_DFFSR_Q_D[3]
.sym 160078 _ridley._vga.x_SB_DFFSR_Q_D[7]
.sym 160083 _ridley.vga_x[5]
.sym 160084 _ridley.vga_x[6]
.sym 160085 _ridley.vga_x[7]
.sym 160086 _ridley._vga.x_SB_DFFSR_Q_D[6]
.sym 160090 _ridley._vga.x_SB_DFFSR_Q_D[1]
.sym 160094 _ridley._vga.x_SB_DFFSR_Q_D[2]
.sym 160098 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 160103 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 160107 $PACKER_VCC_NET
.sym 160108 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 160112 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 160116 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 160119 $PACKER_VCC_NET
.sym 160120 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 160123 $PACKER_VCC_NET
.sym 160124 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 160127 $PACKER_VCC_NET
.sym 160128 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 160131 $PACKER_VCC_NET
.sym 160132 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 160136 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 160139 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 160140 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 160141 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[8]
.sym 160142 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 160143 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 160144 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 160145 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 160149 _ridley.vga_x[5]
.sym 160150 _ridley._vga.x_SB_DFFSR_Q_D[0]
.sym 160155 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 160156 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[1]
.sym 160157 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[2]
.sym 160161 _ridley.vga_x[6]
.sym 160165 _ridley.vga_x[7]
.sym 160167 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 160172 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 160176 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 160179 $PACKER_VCC_NET
.sym 160180 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 160184 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 160187 $PACKER_VCC_NET
.sym 160188 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 160192 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 160196 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 160200 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 160202 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 160203 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 160204 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 160205 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[8]
.sym 160206 _ridley.text_fb_data_r[1]
.sym 160211 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]
.sym 160212 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 160213 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 160214 _ridley.text_fb_data_r[4]
.sym 160218 _ridley.text_fb_data_r[2]
.sym 160222 _ridley.text_fb_data_r[0]
.sym 160229 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 160231 _ridley.text_y_SB_LUT4_O_I3[1]
.sym 160235 _ridley.vga_y[1]
.sym 160239 _ridley.vga_y[2]
.sym 160240 $PACKER_VCC_NET
.sym 160241 _ridley.text_y_SB_LUT4_O_I3[2]
.sym 160243 _ridley.vga_y[3]
.sym 160245 _ridley.text_y_SB_LUT4_O_I3[3]
.sym 160247 _ridley.vga_y[4]
.sym 160248 $PACKER_VCC_NET
.sym 160249 _ridley.text_y_SB_LUT4_O_I3[4]
.sym 160251 _ridley.vga_y[5]
.sym 160253 _ridley.text_y_SB_LUT4_O_I3[5]
.sym 160255 _ridley.vga_y[6]
.sym 160256 $PACKER_VCC_NET
.sym 160257 _ridley.text_y_SB_LUT4_O_I3[6]
.sym 160259 _ridley.vga_y[7]
.sym 160260 $PACKER_VCC_NET
.sym 160261 _ridley.text_y_SB_LUT4_O_I3[7]
.sym 160263 _ridley.vga_y[8]
.sym 160264 $PACKER_VCC_NET
.sym 160265 _ridley.text_y_SB_LUT4_O_I3[8]
.sym 160267 _ridley.vga_y[9]
.sym 160268 $PACKER_VCC_NET
.sym 160269 _ridley.text_y_SB_LUT4_O_I3[9]
.sym 160272 _ridley.text_y[4]
.sym 160273 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[9]
.sym 160275 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I1[4]
.sym 160276 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 160280 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 160281 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 160284 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 160285 _ridley.text_x_ahead_2_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 160287 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 160288 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[1]
.sym 160289 _ridley.text_y[4]
.sym 160291 _ridley.text_x_ahead_2[1]
.sym 160292 _ridley.text_x_ahead_2_SB_LUT4_I1_I2[0]
.sym 160294 _ridley.text_fb_data_w[1]
.sym 160299 _ridley.text_fb.mem.0.2.0_RDATA[2]
.sym 160300 _ridley.text_fb.mem.0.0.0_RDATA_5[1]
.sym 160301 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 160302 _ridley.text_fb.mem.0.2.0_RDATA[5]
.sym 160303 _ridley.text_fb.mem.0.0.0_RDATA_2[1]
.sym 160304 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 160305 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 160306 _ridley.text_fb_data_w[5]
.sym 160311 _ridley.text_fb.mem.0.1.0_RDATA_2_SB_LUT4_I0_O[0]
.sym 160312 _ridley.text_fb.mem.0.1.0_RDATA_2_SB_LUT4_I0_O[1]
.sym 160313 _ridley.text_fb.mem.0.1.0_RDATA_2_SB_LUT4_I0_O[2]
.sym 160314 _ridley.text_fb.mem.0.2.0_RDATA[1]
.sym 160315 _ridley.text_fb.mem.0.0.0_RDATA_6[1]
.sym 160316 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 160317 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 160319 _ridley.text_fb.mem.0.0.0_RDATA_6_SB_LUT4_I0_O[0]
.sym 160320 _ridley.text_fb.mem.0.0.0_RDATA_6_SB_LUT4_I0_O[1]
.sym 160321 _ridley.text_fb.mem.0.0.0_RDATA_6_SB_LUT4_I0_O[2]
.sym 160322 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[0]
.sym 160323 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 160324 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[2]
.sym 160325 _ridley.text_fb.mem.0.0.0_RDATA_5_SB_LUT4_I0_O[3]
.sym 160327 _ridley.text_fb.mem.0.2.0_RDATA[3]
.sym 160328 _ridley.text_fb.mem.0.0.0_RDATA_4[1]
.sym 160329 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 160330 _ridley.text_fb.mem.0.0.0_RDATA[3]
.sym 160331 _ridley.text_fb.mem.0.0.0_RDATA_4[1]
.sym 160332 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 160333 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 160334 _ridley.text_fb.mem.0.1.0_RDATA[5]
.sym 160335 _ridley.text_fb.mem.0.0.0_RDATA_2[1]
.sym 160336 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 160337 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 160338 _ridley.text_fb.mem.0.1.0_RDATA[1]
.sym 160339 _ridley.text_fb.mem.0.0.0_RDATA_6[1]
.sym 160340 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 160341 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 160342 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[0]
.sym 160343 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 160344 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[2]
.sym 160345 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[3]
.sym 160346 _ridley.text_fb.mem.0.0.0_RDATA[5]
.sym 160347 _ridley.text_fb.mem.0.0.0_RDATA_2[1]
.sym 160348 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 160349 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 160350 _ridley.text_fb.mem.0.0.0_RDATA[1]
.sym 160351 _ridley.text_fb.mem.0.0.0_RDATA_6[1]
.sym 160352 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 160353 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 160354 _ridley.text_fb.mem.0.1.0_RDATA[2]
.sym 160355 _ridley.text_fb.mem.0.0.0_RDATA_5[1]
.sym 160356 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 160357 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 160358 _ridley.text_fb_data_w[2]
.sym 160362 _ridley.text_fb.mem.0.0.0_RDATA[0]
.sym 160363 _ridley.text_fb.mem.0.0.0_RDATA_8[1]
.sym 160364 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 160365 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 160367 _ridley.text_fb.mem.0.1.0_RDATA_8_SB_LUT4_I0_O[0]
.sym 160368 _ridley.text_fb.mem.0.1.0_RDATA_8_SB_LUT4_I0_O[1]
.sym 160369 _ridley.text_fb.mem.0.1.0_RDATA_8_SB_LUT4_I0_O[2]
.sym 160370 _ridley.text_fb_data_w[0]
.sym 160374 _ridley.text_fb.mem.0.0.0_RDATA[2]
.sym 160375 _ridley.text_fb.mem.0.0.0_RDATA_5[1]
.sym 160376 _ridley.text_fb.mem.0.0.0_RDATA_1[2]
.sym 160377 _ridley.text_fb.mem.0.0.0_RDATA_1[3]
.sym 160378 _ridley.text_fb.mem.0.1.0_RCLKE
.sym 160382 _ridley.text_fb.mem.0.0.0_RDATA_8[1]
.sym 160383 _ridley.text_fb.mem.0.2.0_RDATA[0]
.sym 160384 _ridley.text_fb.mem.0.2.0_RDATA_1[2]
.sym 160385 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 160386 _ridley.text_fb.mem.0.1.0_RDATA[0]
.sym 160387 _ridley.text_fb.mem.0.0.0_RDATA_8[1]
.sym 160388 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 160389 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 160390 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[0]
.sym 160391 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[1]
.sym 160392 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[2]
.sym 160393 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0[3]
.sym 160394 _ridley.color_bg_SB_LUT4_I3_O[0]
.sym 160395 _ridley.color_bg_SB_LUT4_I3_1_O[1]
.sym 160396 _ridley.color_bg_SB_LUT4_I3_O[2]
.sym 160397 _ridley.color_bg_SB_LUT4_I3_1_O[2]
.sym 160414 _ridley.color_bg_SB_LUT4_I3_1_O[0]
.sym 160415 _ridley.color_bg_SB_LUT4_I3_1_O[1]
.sym 160416 _ridley.color_bg_SB_LUT4_I3_1_O[2]
.sym 160417 _ridley.color_bg_SB_LUT4_I3_1_O[3]
.sym 160419 _ridley.color_bg_SB_LUT4_I3_1_O[1]
.sym 160420 _ridley.color_bg[1]
.sym 160421 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 160423 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]
.sym 160424 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1]
.sym 160425 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]
.sym 160426 _ridley.cursor_delay_c_SB_DFFESR_Q_D[8]
.sym 160427 _ridley.cursor_delay_c_SB_DFFESR_Q_D[10]
.sym 160428 _ridley.cursor_delay_c_SB_DFFESR_Q_D[11]
.sym 160429 _ridley.cursor_delay_c_SB_DFFESR_Q_D[13]
.sym 160431 _ridley.cursor_vis__SB_LUT4_I3_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]
.sym 160432 _ridley.cursor_delay_c_SB_DFFESR_Q_D[22]
.sym 160433 _ridley.cursor_delay_c_SB_DFFESR_Q_D[21]
.sym 160437 _ridley.cursor_delay_c[0]
.sym 160438 _ridley.cursor_delay_c_SB_DFFESR_Q_D[14]
.sym 160442 _ridley.cursor_delay_c_SB_DFFESR_Q_D[8]
.sym 160446 _ridley.cursor_delay_c_SB_DFFESR_Q_D[14]
.sym 160447 _ridley.cursor_delay_c_SB_DFFESR_Q_D[15]
.sym 160448 _ridley.cursor_delay_c_SB_DFFESR_Q_D[16]
.sym 160449 _ridley.cursor_delay_c_SB_DFFESR_Q_D[18]
.sym 160450 _ridley.cursor_delay_c_SB_DFFESR_Q_D[10]
.sym 160454 _ridley.cursor_delay_c_SB_DFFESR_Q_D[20]
.sym 160455 _ridley.cursor_delay_c_SB_DFFESR_Q_D[19]
.sym 160456 _ridley.cursor_delay_c_SB_DFFESR_Q_D[17]
.sym 160457 _ridley.cursor_delay_c_SB_DFFESR_Q_D[12]
.sym 160458 _ridley.cursor_delay_c_SB_DFFESR_Q_D[16]
.sym 160462 _ridley.cursor_delay_c_SB_DFFESR_Q_D[21]
.sym 160466 _ridley.cursor_delay_c_SB_DFFESR_Q_D[23]
.sym 160470 _ridley.cursor_delay_c_SB_DFFESR_Q_D[19]
.sym 160474 _ridley.cursor_delay_c_SB_DFFESR_Q_D[18]
.sym 160478 _ridley.cursor_delay_c_SB_DFFESR_Q_D[17]
.sym 160483 _ridley.cursor_delay_c_SB_DFFESR_Q_D[23]
.sym 160484 _ridley.cursor_delay_c_SB_DFFESR_Q_D[24]
.sym 160485 _ridley.cursor_delay_c[0]
.sym 160999 _ridley.vga_y[2]
.sym 161003 _ridley.vga_y[3]
.sym 161007 _ridley.vga_y[4]
.sym 161008 $PACKER_VCC_NET
.sym 161011 _ridley.vga_y[5]
.sym 161012 $PACKER_VCC_NET
.sym 161015 _ridley.vga_y[6]
.sym 161016 $PACKER_VCC_NET
.sym 161019 _ridley.vga_y[7]
.sym 161020 $PACKER_VCC_NET
.sym 161023 _ridley.vga_y[8]
.sym 161024 $PACKER_VCC_NET
.sym 161027 _ridley.vga_y[9]
.sym 161033 _ridley._vga.v_sync_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 161065 _ridley._vga.x_SB_DFFSR_Q_D[2]
.sym 161069 _ridley._vga.x_SB_DFFSR_Q_D[1]
.sym 161077 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 161081 _ridley._vga.x_SB_DFFSR_Q_D[3]
.sym 161085 _ridley._vga.x_SB_DFFSR_Q_D[7]
.sym 161089 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 161093 _ridley._vga.x_SB_DFFSR_Q_D[6]
.sym 161094 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 161095 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 161096 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 161097 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 161098 _ridley.view_ahead_1__SB_LUT4_O_I0[10]
.sym 161099 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 161100 _ridley.view_ahead_1__SB_LUT4_O_I1[2]
.sym 161101 _ridley.view_ahead_1__SB_LUT4_O_I1[3]
.sym 161105 _ridley._vga.x_SB_DFFSR_Q_D[0]
.sym 161109 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 161110 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 161111 _ridley._vga.x_SB_DFFSR_Q_D[2]
.sym 161112 _ridley._vga.x_SB_DFFSR_Q_D[0]
.sym 161113 _ridley._vga.x_SB_DFFSR_Q_D[1]
.sym 161117 _ridley.view_ahead_1__SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 161118 _ridley.view_ahead_1__SB_LUT4_O_I1[1]
.sym 161119 _ridley._vga.x_SB_DFFSR_Q_D[6]
.sym 161120 _ridley._vga.x_SB_DFFSR_Q_D[7]
.sym 161121 _ridley._vga.x_SB_DFFSR_Q_D[3]
.sym 161122 _ridley.view_ahead_1__SB_LUT4_O_I0[10]
.sym 161123 _ridley.view_ahead_1__SB_LUT4_O_I1[3]
.sym 161124 _ridley.view_ahead_1__SB_LUT4_O_I2[2]
.sym 161125 _ridley.view_ahead_1__SB_LUT4_O_I2[3]
.sym 161133 _ridley.vga_x[4]
.sym 161136 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 161137 _ridley.vga_x[4]
.sym 161141 _ridley.vga_x[8]
.sym 161142 _ridley.vga_x[4]
.sym 161143 _ridley.vga_x[9]
.sym 161144 _ridley.vga_x[8]
.sym 161145 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2[0]
.sym 161148 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I2[10]
.sym 161149 _ridley.view_ahead_1__SB_LUT4_O_I1_SB_LUT4_O_I3[0]
.sym 161152 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 161153 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 161157 _ridley.vga_x[2]
.sym 161159 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 161160 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 161161 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 161166 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 161167 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 161168 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 161169 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 161173 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 161182 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 161183 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 161184 _ridley.vga_x[2]
.sym 161185 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 161186 _ridley.text_x_sub[0]
.sym 161191 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 161196 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 161199 $PACKER_VCC_NET
.sym 161200 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 161204 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 161207 $PACKER_VCC_NET
.sym 161208 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 161211 $PACKER_VCC_NET
.sym 161212 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 161215 $PACKER_VCC_NET
.sym 161216 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 161219 $PACKER_VCC_NET
.sym 161220 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 161224 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 161226 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]
.sym 161227 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]
.sym 161228 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 161229 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]
.sym 161231 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 161232 _ridley.vga_x[9]
.sym 161233 _ridley.vga_x[8]
.sym 161237 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 161241 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 161242 _ridley.text_fb_data_r[3]
.sym 161247 _ridley.vga_x[2]
.sym 161248 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 161249 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 161251 _ridley.text_x_ahead_2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 161252 _ridley.vga_x[2]
.sym 161253 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 161255 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 161259 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 161260 $PACKER_VCC_NET
.sym 161263 _ridley.text_x_ahead_2_SB_LUT4_O_I1[1]
.sym 161267 _ridley.text_x_ahead_2_SB_LUT4_O_I1[2]
.sym 161268 $PACKER_VCC_NET
.sym 161269 _ridley.text_x_ahead_2_SB_LUT4_O_I3[3]
.sym 161271 _ridley.text_x_ahead_2_SB_LUT4_O_I1[3]
.sym 161273 _ridley.text_x_ahead_2_SB_LUT4_O_I3[4]
.sym 161275 _ridley.text_x_ahead_2_SB_LUT4_O_I1[4]
.sym 161276 $PACKER_VCC_NET
.sym 161277 _ridley.text_x_ahead_2_SB_LUT4_O_I3[5]
.sym 161279 _ridley.text_x_ahead_2_SB_LUT4_O_I1[5]
.sym 161281 _ridley.text_x_ahead_2_SB_LUT4_O_I3[6]
.sym 161283 _ridley.text_x_ahead_2_SB_LUT4_O_I1[6]
.sym 161284 $PACKER_VCC_NET
.sym 161285 _ridley.text_x_ahead_2_SB_LUT4_O_I3[7]
.sym 161287 _ridley.text_x_ahead_2_SB_LUT4_O_I1[7]
.sym 161288 $PACKER_VCC_NET
.sym 161289 _ridley.text_x_ahead_2_SB_LUT4_O_I3[8]
.sym 161298 _ridley.text_fb_data_r[5]
.sym 161354 _ridley.text_fb.mem.0.0.0_RDATA_4_SB_LUT4_I0_O[0]
.sym 161355 _ridley.text_fb.mem.0.0.0_RDATA_3_SB_LUT4_I0_O[1]
.sym 161356 _ridley.text_fb.mem.0.0.0_RDATA_4_SB_LUT4_I0_O[2]
.sym 161357 _ridley.text_fb.mem.0.0.0_RDATA_4_SB_LUT4_I0_O[3]
.sym 161358 _ridley.text_fb_data_w[3]
.sym 161378 _ridley.text_fb.mem.0.1.0_RDATA[3]
.sym 161379 _ridley.text_fb.mem.0.0.0_RDATA_4[1]
.sym 161380 _ridley.text_fb.mem.0.1.0_RDATA_1[2]
.sym 161381 _ridley.text_fb.mem.0.1.0_RCLKE_SB_DFF_D_Q[1]
.sym 161386 _ridley.cursor_delay_c_SB_DFFESR_Q_D[4]
.sym 161390 _ridley.cursor_delay_c_SB_DFFESR_Q_D[7]
.sym 161398 _ridley.cursor_delay_c_SB_DFFESR_Q_D[5]
.sym 161402 _ridley.cursor_delay_c_SB_DFFESR_Q_D[4]
.sym 161403 _ridley.cursor_delay_c_SB_DFFESR_Q_D[5]
.sym 161404 _ridley.cursor_delay_c_SB_DFFESR_Q_D[6]
.sym 161405 _ridley.cursor_delay_c_SB_DFFESR_Q_D[7]
.sym 161406 _ridley.cursor_delay_c_SB_DFFESR_Q_D[6]
.sym 161415 _ridley.cursor_delay_c[0]
.sym 161420 _ridley.cursor_delay_c[1]
.sym 161421 _ridley.cursor_delay_c[0]
.sym 161424 _ridley.cursor_delay_c[2]
.sym 161425 _ridley.cursor_delay_c_SB_CARRY_CI_CO[2]
.sym 161428 _ridley.cursor_delay_c[3]
.sym 161429 _ridley.cursor_delay_c_SB_CARRY_CI_CO[3]
.sym 161432 _ridley.cursor_delay_c[4]
.sym 161433 _ridley.cursor_delay_c_SB_CARRY_CI_CO[4]
.sym 161436 _ridley.cursor_delay_c[5]
.sym 161437 _ridley.cursor_delay_c_SB_CARRY_CI_CO[5]
.sym 161440 _ridley.cursor_delay_c[6]
.sym 161441 _ridley.cursor_delay_c_SB_CARRY_CI_CO[6]
.sym 161444 _ridley.cursor_delay_c[7]
.sym 161445 _ridley.cursor_delay_c_SB_CARRY_CI_CO[7]
.sym 161448 _ridley.cursor_delay_c[8]
.sym 161449 _ridley.cursor_delay_c_SB_CARRY_CI_CO[8]
.sym 161452 _ridley.cursor_delay_c[9]
.sym 161453 _ridley.cursor_delay_c_SB_CARRY_CI_CO[9]
.sym 161456 _ridley.cursor_delay_c[10]
.sym 161457 _ridley.cursor_delay_c_SB_CARRY_CI_CO[10]
.sym 161460 _ridley.cursor_delay_c[11]
.sym 161461 _ridley.cursor_delay_c_SB_CARRY_CI_CO[11]
.sym 161464 _ridley.cursor_delay_c[12]
.sym 161465 _ridley.cursor_delay_c_SB_CARRY_CI_CO[12]
.sym 161468 _ridley.cursor_delay_c[13]
.sym 161469 _ridley.cursor_delay_c_SB_CARRY_CI_CO[13]
.sym 161472 _ridley.cursor_delay_c[14]
.sym 161473 _ridley.cursor_delay_c_SB_CARRY_CI_CO[14]
.sym 161476 _ridley.cursor_delay_c[15]
.sym 161477 _ridley.cursor_delay_c_SB_CARRY_CI_CO[15]
.sym 161480 _ridley.cursor_delay_c[16]
.sym 161481 _ridley.cursor_delay_c_SB_CARRY_CI_CO[16]
.sym 161484 _ridley.cursor_delay_c[17]
.sym 161485 _ridley.cursor_delay_c_SB_CARRY_CI_CO[17]
.sym 161488 _ridley.cursor_delay_c[18]
.sym 161489 _ridley.cursor_delay_c_SB_CARRY_CI_CO[18]
.sym 161492 _ridley.cursor_delay_c[19]
.sym 161493 _ridley.cursor_delay_c_SB_CARRY_CI_CO[19]
.sym 161496 _ridley.cursor_delay_c[20]
.sym 161497 _ridley.cursor_delay_c_SB_CARRY_CI_CO[20]
.sym 161500 _ridley.cursor_delay_c[21]
.sym 161501 _ridley.cursor_delay_c_SB_CARRY_CI_CO[21]
.sym 161504 _ridley.cursor_delay_c[22]
.sym 161505 _ridley.cursor_delay_c_SB_CARRY_CI_CO[22]
.sym 161508 _ridley.cursor_delay_c[23]
.sym 161509 _ridley.cursor_delay_c_SB_CARRY_CI_CO[23]
.sym 161512 _ridley.cursor_delay_c[24]
.sym 161513 _ridley.cursor_delay_c_SB_CARRY_CI_CO[24]
.sym 161534 _ridley.cursor_delay_c_SB_DFFESR_Q_D[22]
.sym 161538 _ridley.cursor_delay_c_SB_DFFESR_Q_D[24]
.sym 162055 _ridley.view_ahead_1__SB_LUT4_O_I0[1]
.sym 162059 $PACKER_VCC_NET
.sym 162060 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 162064 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 162067 $PACKER_VCC_NET
.sym 162068 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 162072 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 162075 $PACKER_VCC_NET
.sym 162076 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 162080 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 162084 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 162088 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 162092 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 162097 $nextpnr_ICESTORM_LC_42$I3
.sym 162119 _ridley.view_ahead_1__SB_LUT4_O_I0[1]
.sym 162123 $PACKER_VCC_NET
.sym 162124 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[1]
.sym 162128 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[2]
.sym 162132 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[3]
.sym 162135 $PACKER_VCC_NET
.sym 162136 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[4]
.sym 162139 $PACKER_VCC_NET
.sym 162140 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[5]
.sym 162143 $PACKER_VCC_NET
.sym 162144 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[6]
.sym 162147 $PACKER_VCC_NET
.sym 162148 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[7]
.sym 162152 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[8]
.sym 162156 _ridley.view_ahead_1__SB_LUT4_O_I0_SB_CARRY_CO_I1[9]
.sym 162161 $nextpnr_ICESTORM_LC_44$I3
.sym 162183 _ridley.text_x_sub[0]
.sym 162188 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 162191 $PACKER_VCC_NET
.sym 162192 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 162196 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 162199 $PACKER_VCC_NET
.sym 162200 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 162203 $PACKER_VCC_NET
.sym 162204 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 162207 $PACKER_VCC_NET
.sym 162208 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 162211 $PACKER_VCC_NET
.sym 162212 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 162215 $PACKER_VCC_NET
.sym 162216 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 162220 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 162222 _ridley.vga_b_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]
.sym 162223 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[1]
.sym 162224 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[2]
.sym 162225 _ridley._vga.h_sync_SB_DFF_Q_D_SB_LUT4_O_I1[3]
.sym 162247 _ridley.cursor_vis__SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I3[0]
.sym 162251 $PACKER_VCC_NET
.sym 162252 _ridley.text_x_sub_SB_CARRY_CI_I1[2]
.sym 162256 _ridley.text_x_sub_SB_CARRY_CI_I1[3]
.sym 162259 $PACKER_VCC_NET
.sym 162260 _ridley.text_x_sub_SB_CARRY_CI_I1[4]
.sym 162264 _ridley.text_x_sub_SB_CARRY_CI_I1[5]
.sym 162267 $PACKER_VCC_NET
.sym 162268 _ridley.text_x_sub_SB_CARRY_CI_I1[6]
.sym 162272 _ridley.text_x_sub_SB_CARRY_CI_I1[7]
.sym 162276 _ridley.text_x_sub_SB_CARRY_CI_I1[8]
.sym 162280 _ridley.text_x_sub_SB_CARRY_CI_I1[9]
.sym 162285 $nextpnr_ICESTORM_LC_38$I3
.sym 162297 _ridley.vga_x[9]
.sym 162450 _ridley.cursor_delay_c_SB_DFFESR_Q_D[2]
.sym 162454 _ridley.cursor_delay_c_SB_DFFESR_Q_D[3]
.sym 162458 _ridley.cursor_delay_c_SB_DFFESR_Q_D[1]
.sym 162466 _ridley.cursor_delay_c_SB_DFFESR_Q_D[1]
.sym 162467 _ridley.cursor_delay_c_SB_DFFESR_Q_D[2]
.sym 162468 _ridley.cursor_delay_c_SB_DFFESR_Q_D[3]
.sym 162469 _ridley.cursor_delay_c_SB_DFFESR_Q_D[9]
.sym 162470 _ridley.cursor_delay_c_SB_DFFESR_Q_D[11]
.sym 162478 _ridley.cursor_delay_c_SB_DFFESR_Q_D[9]
.sym 162482 _ridley.cursor_delay_c_SB_DFFESR_Q_D[13]
.sym 162486 _ridley.cursor_delay_c_SB_DFFESR_Q_D[15]
.sym 162490 _ridley.cursor_delay_c_SB_DFFESR_Q_D[12]
.sym 162506 _ridley.cursor_delay_c_SB_DFFESR_Q_D[20]
