INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/polynomial_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module polynomial_engine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/imports/new/calculator_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculator_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/imports/new/entering_numbers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module entering_numbers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/imports/samue/lab_4_task_q/lab_4_task_q.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/imports/samue/lab_4_task_q/lab_4_task_q.srcs/sources_1/new/oled_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oled_display
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/imports/samue/lab_4_task_q/lab_4_task_q.srcs/sources_1/new/oled_display.v:92]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/imports/samue/lab_4_task_q/lab_4_task_q.srcs/sources_1/new/oled_display.v:94]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/imports/samue/lab_4_task_q/lab_4_task_q.srcs/sources_1/new/oled_display.v:96]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/imports/samue/lab_4_task_q/lab_4_task_q.srcs/sources_1/new/oled_display.v:97]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/imports/samue/lab_4_task_q/lab_4_task_q.srcs/sources_1/new/oled_display.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/debouncer_parent.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_parent
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/cosine_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cosine_func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/sine_function.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sine_func
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/menu_logic_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module menu_logic_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/equation_input_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module equation_input_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/keypad_logic_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad_logic_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/y_output_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module y_output_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/x_value_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module x_value_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/ti85_display_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ti85_display_module
INFO: [VRFC 10-311] analyzing module pixel_output_generator
INFO: [VRFC 10-311] analyzing module pixel_output_state_graph_menu
INFO: [VRFC 10-311] analyzing module confirmation_screen
INFO: [VRFC 10-311] analyzing module equation_display
INFO: [VRFC 10-311] analyzing module keypad_screen
INFO: [VRFC 10-311] analyzing module reset_message_display_module
WARNING: [VRFC 10-2167] variable abs_char_x must explicitly be declared as automatic or static [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/ti85_display_module.sv:2175]
WARNING: [VRFC 10-2167] variable abs_char_y must explicitly be declared as automatic or static [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/ti85_display_module.sv:2176]
WARNING: [VRFC 10-2167] variable rel_x must explicitly be declared as automatic or static [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/ti85_display_module.sv:2181]
WARNING: [VRFC 10-2167] variable rel_y must explicitly be declared as automatic or static [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/ti85_display_module.sv:2182]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_top
INFO: [VRFC 10-2458] undeclared symbol pixel_index_1, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:53]
INFO: [VRFC 10-2458] undeclared symbol pixel_index_2, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:53]
INFO: [VRFC 10-2458] undeclared symbol cursor_pos_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:61]
INFO: [VRFC 10-2458] undeclared symbol graph1_type_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:62]
INFO: [VRFC 10-2458] undeclared symbol graph2_type_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:63]
INFO: [VRFC 10-2458] undeclared symbol row_pos_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:64]
INFO: [VRFC 10-2458] undeclared symbol col_pos_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:65]
INFO: [VRFC 10-2458] undeclared symbol temp_coeff_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:66]
INFO: [VRFC 10-2458] undeclared symbol digit_count_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:67]
INFO: [VRFC 10-2458] undeclared symbol all_inputs_confirmed_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:68]
INFO: [VRFC 10-2458] undeclared symbol g1_cos_coeff_a_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:69]
INFO: [VRFC 10-2458] undeclared symbol g1_sin_coeff_a_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:70]
INFO: [VRFC 10-2458] undeclared symbol g2_cos_coeff_a_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:71]
INFO: [VRFC 10-2458] undeclared symbol g2_sin_coeff_a_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:72]
INFO: [VRFC 10-2458] undeclared symbol g1_poly_coeff_a_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:73]
INFO: [VRFC 10-2458] undeclared symbol g1_poly_coeff_b_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:74]
INFO: [VRFC 10-2458] undeclared symbol g1_poly_coeff_c_debug, assumed default net type wire [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:75]
ERROR: [VRFC 10-2071] graph1_type_debug is already implicitly declared on line 62 [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:78]
ERROR: [VRFC 10-2071] row_pos_debug is already implicitly declared on line 64 [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:79]
ERROR: [VRFC 10-2071] all_inputs_confirmed_debug is already implicitly declared on line 68 [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:80]
WARNING: [VRFC 10-2369] data object fsm_state_debug is already declared [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:81]
ERROR: [VRFC 10-1350] second declaration of fsm_state_debug ignored [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:81]
WARNING: [VRFC 10-144] fsm_state_debug was previously declared without a range [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:81]
ERROR: [VRFC 10-2071] temp_coeff_debug is already implicitly declared on line 66 [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:82]
ERROR: [VRFC 10-2071] digit_count_debug is already implicitly declared on line 67 [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:83]
ERROR: [VRFC 10-2071] g1_cos_coeff_a_debug is already implicitly declared on line 69 [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:84]
ERROR: [VRFC 10-2071] g1_poly_coeff_a_debug is already implicitly declared on line 73 [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:85]
ERROR: [VRFC 10-2071] pixel_index_1 is already implicitly declared on line 53 [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:92]
ERROR: [VRFC 10-2787] module top_top ignored due to previous errors [C:/Users/samue/Documents/vivado/ee2026_b02_g10/FDP.srcs/sources_1/new/top_top.v:22]
