{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 19:02:06 2019 " "Info: Processing started: Tue Apr 02 19:02:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SmallProgram -c SmallProgram " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SmallProgram -c SmallProgram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Scounter8/Scounter8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Scounter8/Scounter8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scounter8 " "Info: Found entity 1: Scounter8" {  } { { "../Scounter8/Scounter8.bdf" "" { Schematic "D:/quartualsProject/Scounter8/Scounter8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Scounter2/Scounter2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Scounter2/Scounter2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scounter2 " "Info: Found entity 1: Scounter2" {  } { { "../Scounter2/Scounter2.bdf" "" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Selector1/Selector1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../Selector1/Selector1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Selector1 " "Info: Found entity 1: Selector1" {  } { { "../Selector1/Selector1.bdf" "" { Schematic "D:/quartualsProject/Selector1/Selector1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../TheOne8/TheOne8.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../TheOne8/TheOne8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TheOne8 " "Info: Found entity 1: TheOne8" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ALU/ALU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ALU/ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SmallProgram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file SmallProgram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SmallProgram " "Info: Found entity 1: SmallProgram" {  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "SmallProgram " "Info: Elaborating entity \"SmallProgram\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scounter8 Scounter8:inst5 " "Info: Elaborating entity \"Scounter8\" for hierarchy \"Scounter8:inst5\"" {  } { { "SmallProgram.bdf" "inst5" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 120 496 592 376 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scounter2 Scounter8:inst5\|Scounter2:inst7 " "Info: Elaborating entity \"Scounter2\" for hierarchy \"Scounter8:inst5\|Scounter2:inst7\"" {  } { { "../Scounter8/Scounter8.bdf" "inst7" { Schematic "D:/quartualsProject/Scounter8/Scounter8.bdf" { { 704 336 432 864 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Selector1 Scounter8:inst5\|Scounter2:inst7\|Selector1:inst5 " "Info: Elaborating entity \"Selector1\" for hierarchy \"Scounter8:inst5\|Scounter2:inst7\|Selector1:inst5\"" {  } { { "../Scounter2/Scounter2.bdf" "inst5" { Schematic "D:/quartualsProject/Scounter2/Scounter2.bdf" { { 152 248 376 248 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TheOne8 TheOne8:inst8 " "Info: Elaborating entity \"TheOne8\" for hierarchy \"TheOne8:inst8\"" {  } { { "SmallProgram.bdf" "inst8" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 488 1040 1136 712 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst\"" {  } { { "SmallProgram.bdf" "inst" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 632 816 912 1048 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst3 " "Warning: Block or symbol \"NOT\" of instance \"inst3\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 96 488 536 128 "inst3" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Warning: Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 128 488 536 160 "inst5" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Warning: Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 384 488 536 416 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst9 " "Warning: Block or symbol \"NOT\" of instance \"inst9\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 416 488 536 448 "inst9" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst11 " "Warning: Block or symbol \"NOT\" of instance \"inst11\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 16 200 248 48 "inst11" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst13 " "Warning: Block or symbol \"NOT\" of instance \"inst13\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 48 200 248 80 "inst13" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst15 " "Warning: Block or symbol \"NOT\" of instance \"inst15\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 80 200 248 112 "inst15" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst17 " "Warning: Block or symbol \"NOT\" of instance \"inst17\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 112 200 248 144 "inst17" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst21 " "Warning: Block or symbol \"NOT\" of instance \"inst21\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 304 160 208 336 "inst21" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst23 " "Warning: Block or symbol \"NOT\" of instance \"inst23\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 336 160 208 368 "inst23" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst25 " "Warning: Block or symbol \"NOT\" of instance \"inst25\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 368 160 208 400 "inst25" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst27 " "Warning: Block or symbol \"NOT\" of instance \"inst27\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 400 160 208 432 "inst27" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst29 " "Warning: Block or symbol \"NOT\" of instance \"inst29\" overlaps another block or symbol" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 144 200 248 176 "inst29" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU:inst\|74181:inst\"" {  } { { "../ALU/ALU.bdf" "inst" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 8 272 392 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU:inst\|74181:inst\"" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 8 272 392 264 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU:inst\|74182:inst2 " "Info: Elaborating entity \"74182\" for hierarchy \"ALU:inst\|74182:inst2\"" {  } { { "../ALU/ALU.bdf" "inst2" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 192 472 576 368 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst\|74182:inst2 " "Info: Elaborated megafunction instantiation \"ALU:inst\|74182:inst2\"" {  } { { "../ALU/ALU.bdf" "" { Schematic "D:/quartualsProject/ALU/ALU.bdf" { { 192 472 576 368 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "30 " "Info: Ignored 30 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "30 " "Info: Ignored 30 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "102 " "Info: Implemented 102 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Info: Implemented 18 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Info: Implemented 64 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 19:02:08 2019 " "Info: Processing ended: Tue Apr 02 19:02:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 19:02:09 2019 " "Info: Processing started: Tue Apr 02 19:02:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SmallProgram -c SmallProgram " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SmallProgram -c SmallProgram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "SmallProgram EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"SmallProgram\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "Warning: No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0 " "Info: Pin Q0 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { Q0 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 256 792 968 272 "Q0" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Info: Pin Q1 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { Q1 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 240 792 968 256 "Q1" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Info: Pin Q2 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { Q2 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 224 792 968 240 "Q2" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Info: Pin Q3 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { Q3 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 208 792 968 224 "Q3" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q4 " "Info: Pin Q4 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { Q4 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 192 792 968 208 "Q4" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q5 " "Info: Pin Q5 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { Q5 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 176 792 968 192 "Q5" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q6 " "Info: Pin Q6 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { Q6 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 160 792 968 176 "Q6" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q7 " "Info: Pin Q7 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { Q7 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 144 792 968 160 "Q7" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0 " "Info: Pin B0 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { B0 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 624 1264 1440 640 "B0" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1 " "Info: Pin B1 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { B1 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 608 1264 1440 624 "B1" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2 " "Info: Pin B2 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { B2 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 592 1264 1440 608 "B2" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3 " "Info: Pin B3 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { B3 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 576 1264 1440 592 "B3" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4 " "Info: Pin B4 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { B4 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 560 1264 1440 576 "B4" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5 " "Info: Pin B5 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { B5 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 544 1264 1440 560 "B5" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6 " "Info: Pin B6 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { B6 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 528 1264 1440 544 "B6" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7 " "Info: Pin B7 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { B7 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 512 1264 1440 528 "B7" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RD " "Info: Pin RD not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { RD } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { -24 792 968 -8 "RD" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPIR " "Info: Pin CPIR not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CPIR } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { -8 792 968 8 "CPIR" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPIR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CK " "Info: Pin CK not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CK } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LD " "Info: Pin LD not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { LD } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 304 0 168 320 "LD" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { LD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Info: Pin CLR not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CLR } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 288 0 168 304 "CLR" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1 " "Info: Pin S1 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { S1 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 1120 8 176 1136 "S1" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2 " "Info: Pin S2 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { S2 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 1136 8 176 1152 "S2" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0 " "Info: Pin S0 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { S0 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 1104 8 176 1120 "S0" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M " "Info: Pin M not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { M } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 1088 8 176 1104 "M" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S3 " "Info: Pin S3 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { S3 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 1152 8 176 1168 "S3" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CN " "Info: Pin CN not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CN } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 1072 8 176 1088 "CN" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0 " "Info: Pin A0 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { A0 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 744 0 168 760 "A0" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPR2 " "Info: Pin CPR2 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CPR2 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 536 0 168 552 "CPR2" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1 " "Info: Pin A1 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { A1 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 728 0 168 744 "A1" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2 " "Info: Pin A2 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { A2 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 712 0 168 728 "A2" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3 " "Info: Pin A3 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { A3 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 696 0 168 712 "A3" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4 " "Info: Pin A4 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { A4 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 680 0 168 696 "A4" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5 " "Info: Pin A5 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { A5 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 664 0 168 680 "A5" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6 " "Info: Pin A6 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { A6 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 648 0 168 664 "A6" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7 " "Info: Pin A7 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { A7 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 632 0 168 648 "A7" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPR1 " "Info: Pin CPR1 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CPR1 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 480 0 168 496 "CPR1" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CPR0 " "Info: Pin CPR0 not assigned to an exact location on the device" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CPR0 } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 424 0 168 440 "CPR0" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR0 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CK (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CK (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst13 " "Info: Destination node inst13" {  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst12 " "Info: Destination node inst12" {  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 456 312 376 504 "inst12" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst11 " "Info: Destination node inst11" {  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 400 312 376 448 "inst11" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RD " "Info: Destination node RD" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { RD } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { -24 792 968 -8 "RD" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { RD } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CPIR " "Info: Destination node CPIR" {  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CPIR } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { -8 792 968 8 "CPIR" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPIR } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CK } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst11  " "Info: Automatically promoted node inst11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 400 312 376 448 "inst11" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst11 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst12  " "Info: Automatically promoted node inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 456 312 376 504 "inst12" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst12 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst13  " "Info: Automatically promoted node inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst13 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node CLR (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/quartuals/quartus/bin/pin_planner.ppl" { CLR } } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 288 0 168 304 "CLR" "" } } } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 3.3V 18 18 0 " "Info: Number of I/O pins in group: 36 (unused VREF, 3.3V VCCIO, 18 input, 18 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 28 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.854 ns register register " "Info: Estimated most critical path is register to register delay of 5.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TheOne8:inst6\|inst7 1 REG LAB_X31_Y14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X31_Y14; Fanout = 2; REG Node = 'TheOne8:inst6\|inst7'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { TheOne8:inst6|inst7 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.370 ns) 0.881 ns ALU:inst\|74181:inst\|46~51 2 COMB LAB_X31_Y14 2 " "Info: 2: + IC(0.511 ns) + CELL(0.370 ns) = 0.881 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst\|46~51'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { TheOne8:inst6|inst7 ALU:inst|74181:inst|46~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 1.692 ns ALU:inst\|74181:inst\|75~323 3 COMB LAB_X31_Y14 2 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 1.692 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst\|75~323'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|74181:inst|46~51 ALU:inst|74181:inst|75~323 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 2.503 ns ALU:inst\|74181:inst\|75~324 4 COMB LAB_X31_Y14 3 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 2.503 ns; Loc. = LAB_X31_Y14; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst\|75~324'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|74181:inst|75~323 ALU:inst|74181:inst|75~324 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 3.314 ns ALU:inst\|74182:inst2\|31~85 5 COMB LAB_X31_Y14 3 " "Info: 5: + IC(0.605 ns) + CELL(0.206 ns) = 3.314 ns; Loc. = LAB_X31_Y14; Fanout = 3; COMB Node = 'ALU:inst\|74182:inst2\|31~85'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 4.125 ns ALU:inst\|74181:inst1\|75~107 6 COMB LAB_X31_Y14 2 " "Info: 6: + IC(0.187 ns) + CELL(0.624 ns) = 4.125 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst1\|75~107'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 4.936 ns ALU:inst\|74181:inst1\|77~157 7 COMB LAB_X31_Y14 1 " "Info: 7: + IC(0.187 ns) + CELL(0.624 ns) = 4.936 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|77~157'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.623 ns) 5.746 ns ALU:inst\|74181:inst1\|77~160 8 COMB LAB_X31_Y14 1 " "Info: 8: + IC(0.187 ns) + CELL(0.623 ns) = 5.746 ns; Loc. = LAB_X31_Y14; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|77~160'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.854 ns TheOne8:inst8\|inst 9 REG LAB_X31_Y14 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 5.854 ns; Loc. = LAB_X31_Y14; Fanout = 1; REG Node = 'TheOne8:inst8\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.576 ns ( 61.09 % ) " "Info: Total cell delay = 3.576 ns ( 61.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.278 ns ( 38.91 % ) " "Info: Total interconnect delay = 2.278 ns ( 38.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.854 ns" { TheOne8:inst6|inst7 ALU:inst|74181:inst|46~51 ALU:inst|74181:inst|75~323 ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "18 " "Warning: Found 18 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B0 0 " "Info: Pin \"B0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B1 0 " "Info: Pin \"B1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B2 0 " "Info: Pin \"B2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B3 0 " "Info: Pin \"B3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B4 0 " "Info: Pin \"B4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B5 0 " "Info: Pin \"B5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B6 0 " "Info: Pin \"B6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "B7 0 " "Info: Pin \"B7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RD 0 " "Info: Pin \"RD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CPIR 0 " "Info: Pin \"CPIR\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 19:02:10 2019 " "Info: Processing ended: Tue Apr 02 19:02:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 19:02:11 2019 " "Info: Processing started: Tue Apr 02 19:02:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SmallProgram -c SmallProgram " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SmallProgram -c SmallProgram" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "229 " "Info: Peak virtual memory: 229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 19:02:12 2019 " "Info: Processing ended: Tue Apr 02 19:02:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 19:02:13 2019 " "Info: Processing started: Tue Apr 02 19:02:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SmallProgram -c SmallProgram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SmallProgram -c SmallProgram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CK " "Info: Assuming node \"CK\" is an undefined clock" {  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR2 " "Info: Assuming node \"CPR2\" is an undefined clock" {  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 536 0 168 552 "CPR2" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR0 " "Info: Assuming node \"CPR0\" is an undefined clock" {  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 424 0 168 440 "CPR0" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR0" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "CPR1 " "Info: Assuming node \"CPR1\" is an undefined clock" {  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 480 0 168 496 "CPR1" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPR1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst12 " "Info: Detected gated clock \"inst12\" as buffer" {  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 456 312 376 504 "inst12" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 400 312 376 448 "inst11" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } } { "d:/quartuals/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartuals/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CK register TheOne8:inst6\|inst7 register TheOne8:inst8\|inst 183.69 MHz 5.444 ns Internal " "Info: Clock \"CK\" has Internal fmax of 183.69 MHz between source register \"TheOne8:inst6\|inst7\" and destination register \"TheOne8:inst8\|inst\" (period= 5.444 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.980 ns + Longest register register " "Info: + Longest register to register delay is 4.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TheOne8:inst6\|inst7 1 REG LCFF_X31_Y14_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y14_N25; Fanout = 2; REG Node = 'TheOne8:inst6\|inst7'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { TheOne8:inst6|inst7 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.370 ns) 0.810 ns ALU:inst\|74181:inst\|46~51 2 COMB LCCOMB_X31_Y14_N18 2 " "Info: 2: + IC(0.440 ns) + CELL(0.370 ns) = 0.810 ns; Loc. = LCCOMB_X31_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst\|46~51'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { TheOne8:inst6|inst7 ALU:inst|74181:inst|46~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.202 ns) 1.381 ns ALU:inst\|74181:inst\|75~323 3 COMB LCCOMB_X31_Y14_N14 2 " "Info: 3: + IC(0.369 ns) + CELL(0.202 ns) = 1.381 ns; Loc. = LCCOMB_X31_Y14_N14; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst\|75~323'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU:inst|74181:inst|46~51 ALU:inst|74181:inst|75~323 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 2.377 ns ALU:inst\|74181:inst\|75~324 4 COMB LCCOMB_X31_Y14_N8 3 " "Info: 4: + IC(0.373 ns) + CELL(0.623 ns) = 2.377 ns; Loc. = LCCOMB_X31_Y14_N8; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst\|75~324'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { ALU:inst|74181:inst|75~323 ALU:inst|74181:inst|75~324 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.366 ns) 3.121 ns ALU:inst\|74182:inst2\|31~85 5 COMB LCCOMB_X31_Y14_N0 3 " "Info: 5: + IC(0.378 ns) + CELL(0.366 ns) = 3.121 ns; Loc. = LCCOMB_X31_Y14_N0; Fanout = 3; COMB Node = 'ALU:inst\|74182:inst2\|31~85'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.206 ns) 3.725 ns ALU:inst\|74181:inst1\|75~107 6 COMB LCCOMB_X31_Y14_N12 2 " "Info: 6: + IC(0.398 ns) + CELL(0.206 ns) = 3.725 ns; Loc. = LCCOMB_X31_Y14_N12; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst1\|75~107'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 4.299 ns ALU:inst\|74181:inst1\|77~157 7 COMB LCCOMB_X31_Y14_N6 1 " "Info: 7: + IC(0.368 ns) + CELL(0.206 ns) = 4.299 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|77~157'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 4.872 ns ALU:inst\|74181:inst1\|77~160 8 COMB LCCOMB_X31_Y14_N22 1 " "Info: 8: + IC(0.367 ns) + CELL(0.206 ns) = 4.872 ns; Loc. = LCCOMB_X31_Y14_N22; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|77~160'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.980 ns TheOne8:inst8\|inst 9 REG LCFF_X31_Y14_N23 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 4.980 ns; Loc. = LCFF_X31_Y14_N23; Fanout = 1; REG Node = 'TheOne8:inst8\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.287 ns ( 45.92 % ) " "Info: Total cell delay = 2.287 ns ( 45.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.693 ns ( 54.08 % ) " "Info: Total interconnect delay = 2.693 ns ( 54.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "4.980 ns" { TheOne8:inst6|inst7 ALU:inst|74181:inst|46~51 ALU:inst|74181:inst|75~323 ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "4.980 ns" { TheOne8:inst6|inst7 {} ALU:inst|74181:inst|46~51 {} ALU:inst|74181:inst|75~323 {} ALU:inst|74181:inst|75~324 {} ALU:inst|74182:inst2|31~85 {} ALU:inst|74181:inst1|75~107 {} ALU:inst|74181:inst1|77~157 {} ALU:inst|74181:inst1|77~160 {} TheOne8:inst8|inst {} } { 0.000ns 0.440ns 0.369ns 0.373ns 0.378ns 0.398ns 0.368ns 0.367ns 0.000ns } { 0.000ns 0.370ns 0.202ns 0.623ns 0.366ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.200 ns - Smallest " "Info: - Smallest clock skew is -0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 8.115 ns + Shortest register " "Info: + Shortest clock path from clock \"CK\" to destination register is 8.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CK 1 CLK PIN_23 6 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.537 ns) 5.501 ns inst13 2 COMB LCCOMB_X33_Y11_N16 1 " "Info: 2: + IC(3.824 ns) + CELL(0.537 ns) = 5.501 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "4.361 ns" { CK inst13 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.000 ns) 6.529 ns inst13~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.028 ns) + CELL(0.000 ns) = 6.529 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 8.115 ns TheOne8:inst8\|inst 4 REG LCFF_X31_Y14_N23 1 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 8.115 ns; Loc. = LCFF_X31_Y14_N23; Fanout = 1; REG Node = 'TheOne8:inst8\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.343 ns ( 28.87 % ) " "Info: Total cell delay = 2.343 ns ( 28.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.772 ns ( 71.13 % ) " "Info: Total interconnect delay = 5.772 ns ( 71.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "8.115 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "8.115 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 3.824ns 1.028ns 0.920ns } { 0.000ns 1.140ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 8.315 ns - Longest register " "Info: - Longest clock path from clock \"CK\" to source register is 8.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CK 1 CLK PIN_23 6 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.204 ns) + CELL(0.370 ns) 3.714 ns inst12 2 COMB LCCOMB_X33_Y11_N10 1 " "Info: 2: + IC(2.204 ns) + CELL(0.370 ns) = 3.714 ns; Loc. = LCCOMB_X33_Y11_N10; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { CK inst12 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 456 312 376 504 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.015 ns) + CELL(0.000 ns) 6.729 ns inst12~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(3.015 ns) + CELL(0.000 ns) = 6.729 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.015 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 456 312 376 504 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 8.315 ns TheOne8:inst6\|inst7 4 REG LCFF_X31_Y14_N25 2 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 8.315 ns; Loc. = LCFF_X31_Y14_N25; Fanout = 2; REG Node = 'TheOne8:inst6\|inst7'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst12~clkctrl TheOne8:inst6|inst7 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.176 ns ( 26.17 % ) " "Info: Total cell delay = 2.176 ns ( 26.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.139 ns ( 73.83 % ) " "Info: Total interconnect delay = 6.139 ns ( 73.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { CK inst12 inst12~clkctrl TheOne8:inst6|inst7 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} TheOne8:inst6|inst7 {} } { 0.000ns 0.000ns 2.204ns 3.015ns 0.920ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "8.115 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "8.115 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 3.824ns 1.028ns 0.920ns } { 0.000ns 1.140ns 0.537ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { CK inst12 inst12~clkctrl TheOne8:inst6|inst7 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} TheOne8:inst6|inst7 {} } { 0.000ns 0.000ns 2.204ns 3.015ns 0.920ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 760 368 432 840 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "4.980 ns" { TheOne8:inst6|inst7 ALU:inst|74181:inst|46~51 ALU:inst|74181:inst|75~323 ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "4.980 ns" { TheOne8:inst6|inst7 {} ALU:inst|74181:inst|46~51 {} ALU:inst|74181:inst|75~323 {} ALU:inst|74181:inst|75~324 {} ALU:inst|74182:inst2|31~85 {} ALU:inst|74181:inst1|75~107 {} ALU:inst|74181:inst1|77~157 {} ALU:inst|74181:inst1|77~160 {} TheOne8:inst8|inst {} } { 0.000ns 0.440ns 0.369ns 0.373ns 0.378ns 0.398ns 0.368ns 0.367ns 0.000ns } { 0.000ns 0.370ns 0.202ns 0.623ns 0.366ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "8.115 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "8.115 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 3.824ns 1.028ns 0.920ns } { 0.000ns 1.140ns 0.537ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "8.315 ns" { CK inst12 inst12~clkctrl TheOne8:inst6|inst7 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "8.315 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} TheOne8:inst6|inst7 {} } { 0.000ns 0.000ns 2.204ns 3.015ns 0.920ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR2 " "Info: No valid register-to-register data paths exist for clock \"CPR2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR0 " "Info: No valid register-to-register data paths exist for clock \"CPR0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CPR1 " "Info: No valid register-to-register data paths exist for clock \"CPR1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "TheOne8:inst8\|inst S2 CPR2 7.183 ns register " "Info: tsu for register \"TheOne8:inst8\|inst\" (data pin = \"S2\", clock pin = \"CPR2\") is 7.183 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.597 ns + Longest pin register " "Info: + Longest pin to register delay is 12.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns S2 1 PIN PIN_95 8 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_95; Fanout = 8; PIN Node = 'S2'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 1136 8 176 1152 "S2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.793 ns) + CELL(0.650 ns) 8.427 ns ALU:inst\|74181:inst\|46~51 2 COMB LCCOMB_X31_Y14_N18 2 " "Info: 2: + IC(6.793 ns) + CELL(0.650 ns) = 8.427 ns; Loc. = LCCOMB_X31_Y14_N18; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst\|46~51'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.443 ns" { S2 ALU:inst|74181:inst|46~51 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.202 ns) 8.998 ns ALU:inst\|74181:inst\|75~323 3 COMB LCCOMB_X31_Y14_N14 2 " "Info: 3: + IC(0.369 ns) + CELL(0.202 ns) = 8.998 ns; Loc. = LCCOMB_X31_Y14_N14; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst\|75~323'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { ALU:inst|74181:inst|46~51 ALU:inst|74181:inst|75~323 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.623 ns) 9.994 ns ALU:inst\|74181:inst\|75~324 4 COMB LCCOMB_X31_Y14_N8 3 " "Info: 4: + IC(0.373 ns) + CELL(0.623 ns) = 9.994 ns; Loc. = LCCOMB_X31_Y14_N8; Fanout = 3; COMB Node = 'ALU:inst\|74181:inst\|75~324'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.996 ns" { ALU:inst|74181:inst|75~323 ALU:inst|74181:inst|75~324 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.366 ns) 10.738 ns ALU:inst\|74182:inst2\|31~85 5 COMB LCCOMB_X31_Y14_N0 3 " "Info: 5: + IC(0.378 ns) + CELL(0.366 ns) = 10.738 ns; Loc. = LCCOMB_X31_Y14_N0; Fanout = 3; COMB Node = 'ALU:inst\|74182:inst2\|31~85'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.206 ns) 11.342 ns ALU:inst\|74181:inst1\|75~107 6 COMB LCCOMB_X31_Y14_N12 2 " "Info: 6: + IC(0.398 ns) + CELL(0.206 ns) = 11.342 ns; Loc. = LCCOMB_X31_Y14_N12; Fanout = 2; COMB Node = 'ALU:inst\|74181:inst1\|75~107'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.604 ns" { ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 784 1128 1192 824 "75" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 11.916 ns ALU:inst\|74181:inst1\|77~157 7 COMB LCCOMB_X31_Y14_N6 1 " "Info: 7: + IC(0.368 ns) + CELL(0.206 ns) = 11.916 ns; Loc. = LCCOMB_X31_Y14_N6; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|77~157'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 12.489 ns ALU:inst\|74181:inst1\|77~160 8 COMB LCCOMB_X31_Y14_N22 1 " "Info: 8: + IC(0.367 ns) + CELL(0.206 ns) = 12.489 ns; Loc. = LCCOMB_X31_Y14_N22; Fanout = 1; COMB Node = 'ALU:inst\|74181:inst1\|77~160'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "d:/quartuals/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 12.597 ns TheOne8:inst8\|inst 9 REG LCFF_X31_Y14_N23 1 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 12.597 ns; Loc. = LCFF_X31_Y14_N23; Fanout = 1; REG Node = 'TheOne8:inst8\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.551 ns ( 28.19 % ) " "Info: Total cell delay = 3.551 ns ( 28.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.046 ns ( 71.81 % ) " "Info: Total interconnect delay = 9.046 ns ( 71.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "12.597 ns" { S2 ALU:inst|74181:inst|46~51 ALU:inst|74181:inst|75~323 ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "12.597 ns" { S2 {} S2~combout {} ALU:inst|74181:inst|46~51 {} ALU:inst|74181:inst|75~323 {} ALU:inst|74181:inst|75~324 {} ALU:inst|74182:inst2|31~85 {} ALU:inst|74181:inst1|75~107 {} ALU:inst|74181:inst1|77~157 {} ALU:inst|74181:inst1|77~160 {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 6.793ns 0.369ns 0.373ns 0.378ns 0.398ns 0.368ns 0.367ns 0.000ns } { 0.000ns 0.984ns 0.650ns 0.202ns 0.623ns 0.366ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPR2 destination 5.374 ns - Shortest register " "Info: - Shortest clock path from clock \"CPR2\" to destination register is 5.374 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns CPR2 1 CLK PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 1; CLK Node = 'CPR2'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPR2 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 536 0 168 552 "CPR2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.370 ns) 2.760 ns inst13 2 COMB LCCOMB_X33_Y11_N16 1 " "Info: 2: + IC(1.395 ns) + CELL(0.370 ns) = 2.760 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { CPR2 inst13 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.000 ns) 3.788 ns inst13~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.028 ns) + CELL(0.000 ns) = 3.788 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 5.374 ns TheOne8:inst8\|inst 4 REG LCFF_X31_Y14_N23 1 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 5.374 ns; Loc. = LCFF_X31_Y14_N23; Fanout = 1; REG Node = 'TheOne8:inst8\|inst'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 88 368 432 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.031 ns ( 37.79 % ) " "Info: Total cell delay = 2.031 ns ( 37.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.343 ns ( 62.21 % ) " "Info: Total interconnect delay = 3.343 ns ( 62.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { CPR2 inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 1.395ns 1.028ns 0.920ns } { 0.000ns 0.995ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "12.597 ns" { S2 ALU:inst|74181:inst|46~51 ALU:inst|74181:inst|75~323 ALU:inst|74181:inst|75~324 ALU:inst|74182:inst2|31~85 ALU:inst|74181:inst1|75~107 ALU:inst|74181:inst1|77~157 ALU:inst|74181:inst1|77~160 TheOne8:inst8|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "12.597 ns" { S2 {} S2~combout {} ALU:inst|74181:inst|46~51 {} ALU:inst|74181:inst|75~323 {} ALU:inst|74181:inst|75~324 {} ALU:inst|74182:inst2|31~85 {} ALU:inst|74181:inst1|75~107 {} ALU:inst|74181:inst1|77~157 {} ALU:inst|74181:inst1|77~160 {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 6.793ns 0.369ns 0.373ns 0.378ns 0.398ns 0.368ns 0.367ns 0.000ns } { 0.000ns 0.984ns 0.650ns 0.202ns 0.623ns 0.366ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.374 ns" { CPR2 inst13 inst13~clkctrl TheOne8:inst8|inst } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "5.374 ns" { CPR2 {} CPR2~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst {} } { 0.000ns 0.000ns 1.395ns 1.028ns 0.920ns } { 0.000ns 0.995ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CK B4 TheOne8:inst8\|inst3 15.867 ns register " "Info: tco from clock \"CK\" to destination pin \"B4\" through register \"TheOne8:inst8\|inst3\" is 15.867 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK source 8.115 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to source register is 8.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CK 1 CLK PIN_23 6 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.824 ns) + CELL(0.537 ns) 5.501 ns inst13 2 COMB LCCOMB_X33_Y11_N16 1 " "Info: 2: + IC(3.824 ns) + CELL(0.537 ns) = 5.501 ns; Loc. = LCCOMB_X33_Y11_N16; Fanout = 1; COMB Node = 'inst13'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "4.361 ns" { CK inst13 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.000 ns) 6.529 ns inst13~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.028 ns) + CELL(0.000 ns) = 6.529 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'inst13~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 512 312 376 560 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.920 ns) + CELL(0.666 ns) 8.115 ns TheOne8:inst8\|inst3 4 REG LCFF_X31_Y14_N17 1 " "Info: 4: + IC(0.920 ns) + CELL(0.666 ns) = 8.115 ns; Loc. = LCFF_X31_Y14_N17; Fanout = 1; REG Node = 'TheOne8:inst8\|inst3'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { inst13~clkctrl TheOne8:inst8|inst3 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 376 368 432 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.343 ns ( 28.87 % ) " "Info: Total cell delay = 2.343 ns ( 28.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.772 ns ( 71.13 % ) " "Info: Total interconnect delay = 5.772 ns ( 71.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "8.115 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst3 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "8.115 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst3 {} } { 0.000ns 0.000ns 3.824ns 1.028ns 0.920ns } { 0.000ns 1.140ns 0.537ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 376 368 432 456 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.448 ns + Longest register pin " "Info: + Longest register to pin delay is 7.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TheOne8:inst8\|inst3 1 REG LCFF_X31_Y14_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y14_N17; Fanout = 1; REG Node = 'TheOne8:inst8\|inst3'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { TheOne8:inst8|inst3 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 376 368 432 456 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.352 ns) + CELL(3.096 ns) 7.448 ns B4 2 PIN PIN_30 0 " "Info: 2: + IC(4.352 ns) + CELL(3.096 ns) = 7.448 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'B4'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.448 ns" { TheOne8:inst8|inst3 B4 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 560 1264 1440 576 "B4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 41.57 % ) " "Info: Total cell delay = 3.096 ns ( 41.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.352 ns ( 58.43 % ) " "Info: Total interconnect delay = 4.352 ns ( 58.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.448 ns" { TheOne8:inst8|inst3 B4 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.448 ns" { TheOne8:inst8|inst3 {} B4 {} } { 0.000ns 4.352ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "8.115 ns" { CK inst13 inst13~clkctrl TheOne8:inst8|inst3 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "8.115 ns" { CK {} CK~combout {} inst13 {} inst13~clkctrl {} TheOne8:inst8|inst3 {} } { 0.000ns 0.000ns 3.824ns 1.028ns 0.920ns } { 0.000ns 1.140ns 0.537ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "7.448 ns" { TheOne8:inst8|inst3 B4 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "7.448 ns" { TheOne8:inst8|inst3 {} B4 {} } { 0.000ns 4.352ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "CK CPIR 5.558 ns Longest " "Info: Longest tpd from source pin \"CK\" to destination pin \"CPIR\" is 5.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CK 1 CLK PIN_23 6 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.312 ns) + CELL(3.106 ns) 5.558 ns CPIR 2 PIN PIN_12 0 " "Info: 2: + IC(1.312 ns) + CELL(3.106 ns) = 5.558 ns; Loc. = PIN_12; Fanout = 0; PIN Node = 'CPIR'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "4.418 ns" { CK CPIR } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { -8 792 968 8 "CPIR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.246 ns ( 76.39 % ) " "Info: Total cell delay = 4.246 ns ( 76.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.312 ns ( 23.61 % ) " "Info: Total interconnect delay = 1.312 ns ( 23.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "5.558 ns" { CK CPIR } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "5.558 ns" { CK {} CK~combout {} CPIR {} } { 0.000ns 0.000ns 1.312ns } { 0.000ns 1.140ns 3.106ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "TheOne8:inst6\|inst1 A6 CK 5.647 ns register " "Info: th for register \"TheOne8:inst6\|inst1\" (data pin = \"A6\", clock pin = \"CK\") is 5.647 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CK destination 8.314 ns + Longest register " "Info: + Longest clock path from clock \"CK\" to destination register is 8.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CK 1 CLK PIN_23 6 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 6; CLK Node = 'CK'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { CK } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 272 0 168 288 "CK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.204 ns) + CELL(0.370 ns) 3.714 ns inst12 2 COMB LCCOMB_X33_Y11_N10 1 " "Info: 2: + IC(2.204 ns) + CELL(0.370 ns) = 3.714 ns; Loc. = LCCOMB_X33_Y11_N10; Fanout = 1; COMB Node = 'inst12'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { CK inst12 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 456 312 376 504 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.015 ns) + CELL(0.000 ns) 6.729 ns inst12~clkctrl 3 COMB CLKCTRL_G0 8 " "Info: 3: + IC(3.015 ns) + CELL(0.000 ns) = 6.729 ns; Loc. = CLKCTRL_G0; Fanout = 8; COMB Node = 'inst12~clkctrl'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "3.015 ns" { inst12 inst12~clkctrl } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 456 312 376 504 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 8.314 ns TheOne8:inst6\|inst1 4 REG LCFF_X30_Y14_N1 2 " "Info: 4: + IC(0.919 ns) + CELL(0.666 ns) = 8.314 ns; Loc. = LCFF_X30_Y14_N1; Fanout = 2; REG Node = 'TheOne8:inst6\|inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { inst12~clkctrl TheOne8:inst6|inst1 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 184 368 432 264 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.176 ns ( 26.17 % ) " "Info: Total cell delay = 2.176 ns ( 26.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.138 ns ( 73.83 % ) " "Info: Total interconnect delay = 6.138 ns ( 73.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "8.314 ns" { CK inst12 inst12~clkctrl TheOne8:inst6|inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "8.314 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} TheOne8:inst6|inst1 {} } { 0.000ns 0.000ns 2.204ns 3.015ns 0.919ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 184 368 432 264 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.973 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns A6 1 PIN PIN_131 2 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 2; PIN Node = 'A6'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6 } "NODE_NAME" } } { "SmallProgram.bdf" "" { Schematic "D:/quartualsProject/SmallProgram/SmallProgram.bdf" { { 648 0 168 664 "A6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.363 ns) + CELL(0.460 ns) 2.973 ns TheOne8:inst6\|inst1 2 REG LCFF_X30_Y14_N1 2 " "Info: 2: + IC(1.363 ns) + CELL(0.460 ns) = 2.973 ns; Loc. = LCFF_X30_Y14_N1; Fanout = 2; REG Node = 'TheOne8:inst6\|inst1'" {  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { A6 TheOne8:inst6|inst1 } "NODE_NAME" } } { "../TheOne8/TheOne8.bdf" "" { Schematic "D:/quartualsProject/TheOne8/TheOne8.bdf" { { 184 368 432 264 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.610 ns ( 54.15 % ) " "Info: Total cell delay = 1.610 ns ( 54.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.363 ns ( 45.85 % ) " "Info: Total interconnect delay = 1.363 ns ( 45.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { A6 TheOne8:inst6|inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { A6 {} A6~combout {} TheOne8:inst6|inst1 {} } { 0.000ns 0.000ns 1.363ns } { 0.000ns 1.150ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "8.314 ns" { CK inst12 inst12~clkctrl TheOne8:inst6|inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "8.314 ns" { CK {} CK~combout {} inst12 {} inst12~clkctrl {} TheOne8:inst6|inst1 {} } { 0.000ns 0.000ns 2.204ns 3.015ns 0.919ns } { 0.000ns 1.140ns 0.370ns 0.000ns 0.666ns } "" } } { "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartuals/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { A6 TheOne8:inst6|inst1 } "NODE_NAME" } } { "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartuals/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { A6 {} A6~combout {} TheOne8:inst6|inst1 {} } { 0.000ns 0.000ns 1.363ns } { 0.000ns 1.150ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 19:02:13 2019 " "Info: Processing ended: Tue Apr 02 19:02:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Info: Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
