module i_fpu_add(

input           clk,
input           rst,
input           enable,
input   [63:0]  opa, opb,
input          sign,
input  [55:0]  sum_2,
input  [10:0]  exponent_2,

input   [10:0] exponent_a,
input   [10:0] exponent_b,
input   [51:0] mantissa_a,
input   [51:0] mantissa_b,
input   expa_gt_expb,
input   [10:0] exponent_small,
input   [10:0] exponent_large,
input   [51:0] mantissa_small,
input   [51:0] mantissa_large,
input   small_is_denorm,
input   large_is_denorm,
input   large_norm_small_denorm,
input   [10:0] exponent_diff,
input   [55:0] large_add,
input   [55:0] small_add,
input   [55:0] small_shift,
input   small_shift_nonzero ,
input    small_is_nonzero ,
input   small_fraction_enable ,
input   [55:0] small_shift_2,
input   [55:0] small_shift_3,
input   [55:0] sum,
input   sum_overflow, // sum[55] will be 0 if there was no carry from adding the 2 numbers
input   [10:0] exponent,
input   sum_leading_one , // this is where the leading one resides, unless denorm
input   denorm_to_norm
);

assert property(@(posedge clk) (exponent_small == 0) |-> (exponent == 0));
assert property(@(posedge clk) (exponent_small == 0) |-> (denorm_to_norm == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (sum == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (small_add == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (exponent_small == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (mantissa_large == 0));
assert property(@(posedge clk) (exponent_small == 0) |-> (small_shift == 0));
assert property(@(posedge clk) (exponent_small == 0) |-> (exponent_large == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (sum_2 == 0));
assert property(@(posedge clk) (exponent_small == 0) |-> (large_add == 0));
assert property(@(posedge clk) (exponent_small == 0) |-> (small_add == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (exponent_2 == 0));
assert property(@(posedge clk) (exponent_small == 0) |-> (sum == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (exponent == 0));
assert property(@(posedge clk) (exponent_small == 0) |-> (small_shift_3 == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (exponent_diff == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (small_shift == 0));
assert property(@(posedge clk) (exponent_small == 0) |-> (mantissa_large == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (large_add == 0));
assert property(@(posedge clk) (exponent_small == 0) |-> (exponent_2 == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (denorm_to_norm == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (mantissa_small == 0));
assert property(@(posedge clk) (exponent_large == 0) |-> (small_shift_3 == 0));
assert property(@(posedge clk) (exponent_small == 0) |-> (exponent_diff == 0));
assert property(@(posedge clk) (exponent_small == 0) |-> (sum_2 == 0));
assert property(@(posedge clk) (exponent_small == 0) |-> (mantissa_small == 0));

endmodule