
*** Running vivado
    with args -log filtering_LinearImageFiltering_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source filtering_LinearImageFiltering_0_0.tcl


****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source filtering_LinearImageFiltering_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.828 ; gain = 0.027 ; free physical = 6021 ; free virtual = 13889
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/cristi/Documents/ACES/RC-Project/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/cristi/AMD/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: filtering_LinearImageFiltering_0_0
Command: synth_design -top filtering_LinearImageFiltering_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 280016
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2053.074 ; gain = 403.715 ; free physical = 5002 ; free virtual = 12870
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'filtering_LinearImageFiltering_0_0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/synth/filtering_LinearImageFiltering_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_flow_control_loop_pipe_sequential_init' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_flow_control_loop_pipe_sequential_init' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols1.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols2.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols3.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols4.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols5.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols6.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_LinearImageFilter_Pipeline_ker_rows_ker_cols7.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_Pad' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_Pad.v:9]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_Pad' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_Pad.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_control_s_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_control_s_axi.v:261]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_control_s_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_cache_preprocessor' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_cache_preprocessor' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_cache_unit' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:375]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_cache_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_cache_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_cache_unit' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:375]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_srl__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2055]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1549]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:1549]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_in_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_in_m_axi.v:11]
WARNING: [Synth 8-689] width (128) of port connection 'WSTRB' does not match port width (4) of module 'LinearImageFilter_image_in_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter.v:3732]
WARNING: [Synth 8-7071] port 'cache_flush_done' of module 'LinearImageFilter_image_in_m_axi' is unconnected for instance 'image_in_m_axi_U' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter.v:3715]
WARNING: [Synth 8-7023] instance 'image_in_m_axi_U' of module 'LinearImageFilter_image_in_m_axi' has 68 connections declared, but only 67 given [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter.v:3715]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_mem__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_mem__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_image_out_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_image_out_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_store' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2927]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_store' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:998]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_load' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_cache_preprocessor' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_cache_preprocessor' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:711]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_cache_unit' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:375]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_cache_mem' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_cache_mem' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:338]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_cache_unit' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:375]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_load' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:845]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_write' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_burst_converter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_burst_converter' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2061]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized3' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized3' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_throttle' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized4' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized4' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized6' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized5' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_srl__parameterized5' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2873]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_fifo__parameterized6' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2695]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_throttle' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2367]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2052]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2055]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_write' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1741]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_read' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1549]
INFO: [Synth 8-6157] synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1733]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi_read' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:1549]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_kernel_m_axi' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:11]
WARNING: [Synth 8-689] width (128) of port connection 'WSTRB' does not match port width (4) of module 'LinearImageFilter_kernel_m_axi' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter.v:3913]
WARNING: [Synth 8-7071] port 'cache_flush_done' of module 'LinearImageFilter_kernel_m_axi' is unconnected for instance 'kernel_m_axi_U' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter.v:3896]
WARNING: [Synth 8-7023] instance 'kernel_m_axi_U' of module 'LinearImageFilter_kernel_m_axi' has 68 connections declared, but only 67 given [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter.v:3896]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_mul_32ns_32ns_64_2_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_mul_32ns_32ns_64_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'LinearImageFilter_mul_32s_32s_32_2_1' (0#1) [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_mul_32s_32s_32_2_1.v:5]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_image_in_WSTRB' does not match port width (128) of module 'LinearImageFilter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/synth/filtering_LinearImageFiltering_0_0.v:612]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_kernel_WSTRB' does not match port width (128) of module 'LinearImageFilter' [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/synth/filtering_LinearImageFiltering_0_0.v:657]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_control_s_axi.v:354]
WARNING: [Synth 8-6014] Unused sequential element data_index_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_kernel_m_axi.v:552]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:150]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v:150]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module dsp48e1_wrapper__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized66 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized60 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_8_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_8_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_8_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_8_viv__parameterized58 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_8_viv__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2410.848 ; gain = 761.488 ; free physical = 4589 ; free virtual = 12463
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2410.848 ; gain = 761.488 ; free physical = 4591 ; free virtual = 12465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2410.848 ; gain = 761.488 ; free physical = 4591 ; free virtual = 12465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2410.848 ; gain = 0.000 ; free physical = 4608 ; free virtual = 12481
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/constraints/LinearImageFilter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ip/filtering_LinearImageFiltering_0_0/constraints/LinearImageFilter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2965.449 ; gain = 0.000 ; free physical = 4245 ; free virtual = 12120
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2974.355 ; gain = 8.871 ; free physical = 4242 ; free virtual = 12116
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 4232 ; free virtual = 12104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 4232 ; free virtual = 12104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 4232 ; free virtual = 12104
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_30_36_seq_1.v:40]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'LinearImageFilter_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'LinearImageFilter_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_in_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_image_out_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LinearImageFilter_kernel_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 4252 ; free virtual = 12130
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U155/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U155/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U155/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U155/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U155/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fadd_32ns_32ns_32_5_full_dsp_1_U155/LinearImageFilter_fadd_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U156/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U156/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U156/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U156/LinearImageFilter_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_17_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_17_viv.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module LinearImageFilter_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module LinearImageFilter_control_s_axi.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_align_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_454/\p_cast_reg_535_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_474/\p_cast_reg_535_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_494/\p_cast_reg_535_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols3_fu_514/\p_cast_reg_535_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols4_fu_534/\p_cast_reg_535_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_554/\p_cast_reg_535_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols6_fu_574/\p_cast_reg_535_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_594/\p_cast_reg_535_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols7_fu_594/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols6_fu_574/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols5_fu_554/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols4_fu_534/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols3_fu_514/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols2_fu_494/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols1_fu_474/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_LinearImageFilter_Pipeline_ker_rows_ker_cols_fu_454/ap_done_reg_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_mul_32ns_32ns_64_2_1.v:33]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_mul_32s_32s_32_2_1.v:36]
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U136/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U136/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U136/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U136/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U136/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U136/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U136/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U136/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U136/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U136/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U136/buff0_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U136/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_2_1_U136/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U136/tmp_product.
DSP Report: operator mul_32ns_32ns_64_2_1_U136/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U136/tmp_product.
DSP Report: Generating DSP mul_32ns_32ns_64_2_1_U136/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32ns_32ns_64_2_1_U136/buff0_reg is absorbed into DSP mul_32ns_32ns_64_2_1_U136/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U136/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U136/buff0_reg.
DSP Report: operator mul_32ns_32ns_64_2_1_U136/tmp_product is absorbed into DSP mul_32ns_32ns_64_2_1_U136/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U137/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U137/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U137/buff0_reg is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
DSP Report: operator mul_32s_32s_32_2_1_U137/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U137/buff0_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'LinearImageFilter_udiv_32ns_32ns_32_36_seq_1_divseq_u/remd_tmp_reg' and it is trimmed from '32' to '31' bits. [/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.gen/sources_1/bd/filtering/ipshared/cbb7/hdl/verilog/LinearImageFilter_udiv_32ns_32ns_32_36_seq_1.v:40]
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (image_out_m_axi_U/\load_unit/fifo_rreq/full_n_reg )
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[0]' (FDRE) to 'image_out_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/store_unit/tmp_len_reg[0]' (FDRE) to 'image_out_m_axi_U/store_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/store_unit/tmp_addr_reg[0]' (FDRE) to 'image_out_m_axi_U/store_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[33]' (FDE) to 'image_out_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[1]' (FDE) to 'image_out_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_len_reg[0]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[0]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[33]' (FDE) to 'image_out_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[32]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[1]' (FDE) to 'image_out_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[0]' (FDRE) to 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[1]' (FDRE) to 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[7]' (FDRE) to 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[8]' (FDRE) to 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[9]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[9]' (FDRE) to 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[5]' (FDRE) to 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[6]' (FDRE) to 'image_out_m_axi_U/bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[0]' (FDRE) to 'image_out_m_axi_U/bus_read/rreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\load_unit/ready_for_outstanding_reg )
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[0]' (FDRE) to 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[1]' (FDRE) to 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[7]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[7]' (FDRE) to 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[8]' (FDRE) to 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[9]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[9]' (FDRE) to 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[5]' (FDRE) to 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[6]' (FDRE) to 'image_out_m_axi_U/bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_cast_reg_1571_reg[31] )
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[29]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[0]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[1]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[2]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[3]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[4]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[5]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[6]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[7]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[8]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[9]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[10]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[11]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[12]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[13]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[14]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[15]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[16]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[17]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[18]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[19]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[20]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[21]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[22]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[23]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[24]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[25]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[26]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[27]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[28]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[62]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[61]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[60]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[59]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[58]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[57]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[56]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[55]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[54]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[53]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[52]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[51]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[50]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[49]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[48]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[47]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[46]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[45]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[44]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[43]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[42]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[41]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[40]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[39]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[38]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[37]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[36]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[35]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[34]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[33]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[32]' (FDRE) to 'image_out_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/dout_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\load_unit/fifo_rreq/U_fifo_srl/dout_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[31]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[1]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[2]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[3]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[4]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[5]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[6]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[7]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[8]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[9]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[10]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[11]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[12]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[13]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Synth 8-3886] merging instance 'image_out_m_axi_U/load_unit/tmp_addr_reg[14]' (FDRE) to 'image_out_m_axi_U/load_unit/tmp_addr_reg[30]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\load_unit/tmp_addr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\load_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\load_unit/fifo_rreq/empty_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\load_unit/fifo_rreq/dout_vld_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\load_unit/tmp_len_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/sect_total_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_read/rreq_burst_conv/sect_len_buf_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (image_out_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[1] )
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_image_out_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_read/rreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_image_out_m_axi.
INFO: [Synth 8-5784] Optimized 36 bits of RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 36 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "store_unit/buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kernel_m_axi_U/\store_unit/fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p2_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kernel_m_axi_U/\store_unit/buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/data_buf_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\load_unit/read_cache/data_align_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\load_unit/read_cache/update_index_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/rs_req/data_p1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\store_unit/fifo_wreq/U_fifo_srl/dout_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\store_unit/tmp_addr_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\store_unit/tmp_valid_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_throttle/data_fifo/U_fifo_srl/dout_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/sect_addr_buf_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\store_unit/fifo_wrsp/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/rs_req/data_p1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_read/rreq_burst_conv/could_multi_bursts.addr_step_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.addr_step_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (kernel_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_burst_conv/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
WARNING: [Synth 8-3332] Sequential element (bus_write/wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module LinearImageFilter_kernel_m_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:06 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 258 ; free virtual = 6995
---------------------------------------------------------------------------------
 Sort Area is LinearImageFilter__GCB1 mul_32ns_32ns_64_2_1_U136/tmp_product_0 : 0 0 : 3101 5927 : Used 1 time 0
 Sort Area is LinearImageFilter__GCB1 mul_32ns_32ns_64_2_1_U136/tmp_product_0 : 0 1 : 2826 5927 : Used 1 time 0
 Sort Area is LinearImageFilter__GCB1 mul_32s_32s_32_2_1_U137/tmp_product_6 : 0 0 : 3101 5802 : Used 1 time 0
 Sort Area is LinearImageFilter__GCB1 mul_32s_32s_32_2_1_U137/tmp_product_6 : 0 1 : 2701 5802 : Used 1 time 0
 Sort Area is LinearImageFilter__GCB1 mul_32ns_32ns_64_2_1_U136/tmp_product_3 : 0 0 : 2759 5466 : Used 1 time 0
 Sort Area is LinearImageFilter__GCB1 mul_32ns_32ns_64_2_1_U136/tmp_product_3 : 0 1 : 2707 5466 : Used 1 time 0
 Sort Area is LinearImageFilter__GCB1 mul_32s_32s_32_2_1_U137/tmp_product_8 : 0 0 : 2634 5167 : Used 1 time 0
 Sort Area is LinearImageFilter__GCB1 mul_32s_32s_32_2_1_U137/tmp_product_8 : 0 1 : 2533 5167 : Used 1 time 0
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 514, Available = 280. Will try to implement using LUT-RAM. 
 DSP resource Status: mul_32ns_32ns_64_2_1_U136/tmp_product_3 0 5466 2759: Used 1 time : Accepted (5 < 215) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U136/tmp_product_3 1 5466 2707: Used 1 time : Accepted (6 < 215) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U136/tmp_product_0 0 5927 3101: Used 1 time : Accepted (1 < 215) uniquify 0 
 DSP resource Status: mul_32ns_32ns_64_2_1_U136/tmp_product_0 1 5927 2826: Used 1 time : Accepted (2 < 215) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U137/tmp_product_8 0 5167 2634: Used 1 time : Accepted (7 < 215) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U137/tmp_product_6 0 5802 3101: Used 1 time : Accepted (3 < 215) uniquify 0 
 DSP resource Status: mul_32s_32s_32_2_1_U137/tmp_product_6 1 5802 2701: Used 1 time : Accepted (4 < 215) uniquify 0 
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:41 ; elapsed = 00:02:13 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 250 ; free virtual = 6987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:56 ; elapsed = 00:03:29 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 230 ; free virtual = 6961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[234].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[235].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[236].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[237].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[238].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[239].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[240].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[241].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[242].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[243].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[244].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[245].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[246].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[247].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[248].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[249].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[250].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[251].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[252].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[253].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[254].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[255].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[256].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[257].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[258].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[259].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[260].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[261].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[262].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[263].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[264].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[265].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[266].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[267].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[268].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[269].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[270].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[271].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[272].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[273].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[274].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[275].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[276].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[277].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[278].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[279].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[280].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[281].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[282].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[283].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[284].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[285].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[286].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[287].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[288].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[289].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[290].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[291].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[292].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[293].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[294].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[295].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[296].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[297].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[298].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[299].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[300].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[301].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[302].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[303].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[304].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[305].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[306].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[307].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[308].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[309].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[310].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[311].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[312].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[313].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[314].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[315].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[316].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[317].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[318].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[319].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[320].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[321].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[322].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[323].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[324].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[325].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[326].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[327].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[328].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[329].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[330].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[331].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[332].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/read_cachei_0/image_in_m_axi_U/load_unit/read_cache/genblk1[333].cache_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:09 ; elapsed = 00:03:52 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 219 ; free virtual = 6373
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:29 ; elapsed = 00:04:13 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 225 ; free virtual = 6380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:30 ; elapsed = 00:04:13 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 225 ; free virtual = 6380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:47 ; elapsed = 00:04:31 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 224 ; free virtual = 6378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:47 ; elapsed = 00:04:31 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 224 ; free virtual = 6378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:49 ; elapsed = 00:04:32 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 222 ; free virtual = 6378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:49 ; elapsed = 00:04:33 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 222 ; free virtual = 6378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                     | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper                 | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0 | C+A'*B'           | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1 | (A*B)'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2 | PCIN>>17+(A*B)'   | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3 | PCIN+A:B+C        | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter__GCB1         | A'*B'             | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter__GCB1         | (PCIN>>17+A'*B')' | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter__GCB1         | A'*B'             | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter__GCB1         | (PCIN>>17+A'*B')' | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter__GCB1         | A*B               | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|LinearImageFilter__GCB1         | (PCIN>>17+A*B)'   | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|LinearImageFilter__GCB1         | (A*B)'            | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  1409|
|2     |DSP48E1  |    12|
|12    |LUT1     |   158|
|13    |LUT2     |  3598|
|14    |LUT3     |  2314|
|15    |LUT4     |  2873|
|16    |LUT5     |  1387|
|17    |LUT6     | 11470|
|18    |MUXCY    |    74|
|19    |MUXF7    |  3346|
|20    |MUXF8    |  1377|
|21    |RAM32M   |  1170|
|22    |RAM32X1D |   468|
|23    |RAMB18E1 |   280|
|25    |SRL16E   |   178|
|26    |XORCY    |    25|
|27    |FDE      |     3|
|28    |FDRE     | 32652|
|29    |FDSE     |    17|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:49 ; elapsed = 00:04:33 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 222 ; free virtual = 6378
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 213 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:37 ; elapsed = 00:04:23 . Memory (MB): peak = 2974.355 ; gain = 761.488 ; free physical = 6226 ; free virtual = 12383
Synthesis Optimization Complete : Time (s): cpu = 00:03:52 ; elapsed = 00:04:36 . Memory (MB): peak = 2974.355 ; gain = 1324.996 ; free physical = 6240 ; free virtual = 12382
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2974.355 ; gain = 0.000 ; free physical = 6238 ; free virtual = 12380
INFO: [Netlist 29-17] Analyzing 8164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2998.367 ; gain = 0.000 ; free physical = 6239 ; free virtual = 12381
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1661 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDE => FDRE: 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 1170 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 468 instances

Synth Design complete | Checksum: 8a611bfd
INFO: [Common 17-83] Releasing license: Synthesis
592 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:06 ; elapsed = 00:04:50 . Memory (MB): peak = 2998.402 ; gain = 1667.574 ; free physical = 6239 ; free virtual = 12382
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 8305.065; main = 2141.288; forked = 6262.930
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 13409.980; main = 2998.371; forked = 10459.633
Write ShapeDB Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3022.379 ; gain = 0.000 ; free physical = 6239 ; free virtual = 12386
INFO: [Common 17-1381] The checkpoint '/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/filtering_LinearImageFiltering_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP filtering_LinearImageFiltering_0_0, cache-ID = 3b5812e3d45769dd
INFO: [Coretcl 2-1174] Renamed 727 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3022.379 ; gain = 0.000 ; free physical = 6119 ; free virtual = 12333
INFO: [Common 17-1381] The checkpoint '/home/cristi/Documents/ACES/RC-Project/Project/LinearImageFiltering.runs/filtering_LinearImageFiltering_0_0_synth_1/filtering_LinearImageFiltering_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file filtering_LinearImageFiltering_0_0_utilization_synth.rpt -pb filtering_LinearImageFiltering_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun  1 20:39:27 2024...
