# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1 \
    name patches_superpoints_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_0 \
    op interface \
    ports { patches_superpoints_0_address0 { O 8 vector } patches_superpoints_0_ce0 { O 1 bit } patches_superpoints_0_we0 { O 1 bit } patches_superpoints_0_d0 { O 64 vector } patches_superpoints_0_address1 { O 8 vector } patches_superpoints_0_ce1 { O 1 bit } patches_superpoints_0_we1 { O 1 bit } patches_superpoints_0_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2 \
    name patches_superpoints_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_1 \
    op interface \
    ports { patches_superpoints_1_address0 { O 8 vector } patches_superpoints_1_ce0 { O 1 bit } patches_superpoints_1_we0 { O 1 bit } patches_superpoints_1_d0 { O 64 vector } patches_superpoints_1_address1 { O 8 vector } patches_superpoints_1_ce1 { O 1 bit } patches_superpoints_1_we1 { O 1 bit } patches_superpoints_1_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name patches_superpoints_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_2 \
    op interface \
    ports { patches_superpoints_2_address0 { O 8 vector } patches_superpoints_2_ce0 { O 1 bit } patches_superpoints_2_we0 { O 1 bit } patches_superpoints_2_d0 { O 64 vector } patches_superpoints_2_address1 { O 8 vector } patches_superpoints_2_ce1 { O 1 bit } patches_superpoints_2_we1 { O 1 bit } patches_superpoints_2_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name patches_superpoints_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_3 \
    op interface \
    ports { patches_superpoints_3_address0 { O 8 vector } patches_superpoints_3_ce0 { O 1 bit } patches_superpoints_3_we0 { O 1 bit } patches_superpoints_3_d0 { O 64 vector } patches_superpoints_3_address1 { O 8 vector } patches_superpoints_3_ce1 { O 1 bit } patches_superpoints_3_we1 { O 1 bit } patches_superpoints_3_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name patches_superpoints_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_4 \
    op interface \
    ports { patches_superpoints_4_address0 { O 8 vector } patches_superpoints_4_ce0 { O 1 bit } patches_superpoints_4_we0 { O 1 bit } patches_superpoints_4_d0 { O 64 vector } patches_superpoints_4_address1 { O 8 vector } patches_superpoints_4_ce1 { O 1 bit } patches_superpoints_4_we1 { O 1 bit } patches_superpoints_4_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name patches_superpoints_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_5 \
    op interface \
    ports { patches_superpoints_5_address0 { O 8 vector } patches_superpoints_5_ce0 { O 1 bit } patches_superpoints_5_we0 { O 1 bit } patches_superpoints_5_d0 { O 64 vector } patches_superpoints_5_address1 { O 8 vector } patches_superpoints_5_ce1 { O 1 bit } patches_superpoints_5_we1 { O 1 bit } patches_superpoints_5_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name patches_superpoints_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_6 \
    op interface \
    ports { patches_superpoints_6_address0 { O 8 vector } patches_superpoints_6_ce0 { O 1 bit } patches_superpoints_6_we0 { O 1 bit } patches_superpoints_6_d0 { O 64 vector } patches_superpoints_6_address1 { O 8 vector } patches_superpoints_6_ce1 { O 1 bit } patches_superpoints_6_we1 { O 1 bit } patches_superpoints_6_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name patches_superpoints_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_7 \
    op interface \
    ports { patches_superpoints_7_address0 { O 8 vector } patches_superpoints_7_ce0 { O 1 bit } patches_superpoints_7_we0 { O 1 bit } patches_superpoints_7_d0 { O 64 vector } patches_superpoints_7_address1 { O 8 vector } patches_superpoints_7_ce1 { O 1 bit } patches_superpoints_7_we1 { O 1 bit } patches_superpoints_7_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name patches_superpoints_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_8 \
    op interface \
    ports { patches_superpoints_8_address0 { O 8 vector } patches_superpoints_8_ce0 { O 1 bit } patches_superpoints_8_we0 { O 1 bit } patches_superpoints_8_d0 { O 64 vector } patches_superpoints_8_address1 { O 8 vector } patches_superpoints_8_ce1 { O 1 bit } patches_superpoints_8_we1 { O 1 bit } patches_superpoints_8_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name patches_superpoints_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_9 \
    op interface \
    ports { patches_superpoints_9_address0 { O 8 vector } patches_superpoints_9_ce0 { O 1 bit } patches_superpoints_9_we0 { O 1 bit } patches_superpoints_9_d0 { O 64 vector } patches_superpoints_9_address1 { O 8 vector } patches_superpoints_9_ce1 { O 1 bit } patches_superpoints_9_we1 { O 1 bit } patches_superpoints_9_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name patches_superpoints_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_10 \
    op interface \
    ports { patches_superpoints_10_address0 { O 8 vector } patches_superpoints_10_ce0 { O 1 bit } patches_superpoints_10_we0 { O 1 bit } patches_superpoints_10_d0 { O 64 vector } patches_superpoints_10_address1 { O 8 vector } patches_superpoints_10_ce1 { O 1 bit } patches_superpoints_10_we1 { O 1 bit } patches_superpoints_10_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name patches_superpoints_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_11 \
    op interface \
    ports { patches_superpoints_11_address0 { O 8 vector } patches_superpoints_11_ce0 { O 1 bit } patches_superpoints_11_we0 { O 1 bit } patches_superpoints_11_d0 { O 64 vector } patches_superpoints_11_address1 { O 8 vector } patches_superpoints_11_ce1 { O 1 bit } patches_superpoints_11_we1 { O 1 bit } patches_superpoints_11_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name patches_superpoints_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_12 \
    op interface \
    ports { patches_superpoints_12_address0 { O 8 vector } patches_superpoints_12_ce0 { O 1 bit } patches_superpoints_12_we0 { O 1 bit } patches_superpoints_12_d0 { O 64 vector } patches_superpoints_12_address1 { O 8 vector } patches_superpoints_12_ce1 { O 1 bit } patches_superpoints_12_we1 { O 1 bit } patches_superpoints_12_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name patches_superpoints_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_13 \
    op interface \
    ports { patches_superpoints_13_address0 { O 8 vector } patches_superpoints_13_ce0 { O 1 bit } patches_superpoints_13_we0 { O 1 bit } patches_superpoints_13_d0 { O 64 vector } patches_superpoints_13_address1 { O 8 vector } patches_superpoints_13_ce1 { O 1 bit } patches_superpoints_13_we1 { O 1 bit } patches_superpoints_13_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name patches_superpoints_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_14 \
    op interface \
    ports { patches_superpoints_14_address0 { O 8 vector } patches_superpoints_14_ce0 { O 1 bit } patches_superpoints_14_we0 { O 1 bit } patches_superpoints_14_d0 { O 64 vector } patches_superpoints_14_address1 { O 8 vector } patches_superpoints_14_ce1 { O 1 bit } patches_superpoints_14_we1 { O 1 bit } patches_superpoints_14_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name patches_superpoints_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_superpoints_15 \
    op interface \
    ports { patches_superpoints_15_address0 { O 8 vector } patches_superpoints_15_ce0 { O 1 bit } patches_superpoints_15_we0 { O 1 bit } patches_superpoints_15_d0 { O 64 vector } patches_superpoints_15_address1 { O 8 vector } patches_superpoints_15_ce1 { O 1 bit } patches_superpoints_15_we1 { O 1 bit } patches_superpoints_15_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_superpoints_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name patches_parameters \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters \
    op interface \
    ports { patches_parameters_address0 { O 5 vector } patches_parameters_ce0 { O 1 bit } patches_parameters_we0 { O 1 bit } patches_parameters_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name patches_parameters1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1 \
    op interface \
    ports { patches_parameters1_address0 { O 5 vector } patches_parameters1_ce0 { O 1 bit } patches_parameters1_we0 { O 1 bit } patches_parameters1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name patches_parameters2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters2 \
    op interface \
    ports { patches_parameters2_address0 { O 5 vector } patches_parameters2_ce0 { O 1 bit } patches_parameters2_we0 { O 1 bit } patches_parameters2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name patches_parameters3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters3 \
    op interface \
    ports { patches_parameters3_address0 { O 5 vector } patches_parameters3_ce0 { O 1 bit } patches_parameters3_we0 { O 1 bit } patches_parameters3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name patches_parameters4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters4 \
    op interface \
    ports { patches_parameters4_address0 { O 5 vector } patches_parameters4_ce0 { O 1 bit } patches_parameters4_we0 { O 1 bit } patches_parameters4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name patches_parameters5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters5 \
    op interface \
    ports { patches_parameters5_address0 { O 5 vector } patches_parameters5_ce0 { O 1 bit } patches_parameters5_we0 { O 1 bit } patches_parameters5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name patches_parameters16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters16 \
    op interface \
    ports { patches_parameters16_address0 { O 5 vector } patches_parameters16_ce0 { O 1 bit } patches_parameters16_we0 { O 1 bit } patches_parameters16_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name patches_parameters17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters17 \
    op interface \
    ports { patches_parameters17_address0 { O 5 vector } patches_parameters17_ce0 { O 1 bit } patches_parameters17_we0 { O 1 bit } patches_parameters17_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name patches_parameters18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters18 \
    op interface \
    ports { patches_parameters18_address0 { O 5 vector } patches_parameters18_ce0 { O 1 bit } patches_parameters18_we0 { O 1 bit } patches_parameters18_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name patches_parameters19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters19 \
    op interface \
    ports { patches_parameters19_address0 { O 5 vector } patches_parameters19_ce0 { O 1 bit } patches_parameters19_we0 { O 1 bit } patches_parameters19_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name patches_parameters110 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters110 \
    op interface \
    ports { patches_parameters110_address0 { O 5 vector } patches_parameters110_ce0 { O 1 bit } patches_parameters110_we0 { O 1 bit } patches_parameters110_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters110'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name patches_parameters111 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters111 \
    op interface \
    ports { patches_parameters111_address0 { O 5 vector } patches_parameters111_ce0 { O 1 bit } patches_parameters111_we0 { O 1 bit } patches_parameters111_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters111'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name patches_parameters212 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters212 \
    op interface \
    ports { patches_parameters212_address0 { O 5 vector } patches_parameters212_ce0 { O 1 bit } patches_parameters212_we0 { O 1 bit } patches_parameters212_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters212'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name patches_parameters213 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters213 \
    op interface \
    ports { patches_parameters213_address0 { O 5 vector } patches_parameters213_ce0 { O 1 bit } patches_parameters213_we0 { O 1 bit } patches_parameters213_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters213'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name patches_parameters214 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters214 \
    op interface \
    ports { patches_parameters214_address0 { O 5 vector } patches_parameters214_ce0 { O 1 bit } patches_parameters214_we0 { O 1 bit } patches_parameters214_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters214'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name patches_parameters215 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters215 \
    op interface \
    ports { patches_parameters215_address0 { O 5 vector } patches_parameters215_ce0 { O 1 bit } patches_parameters215_we0 { O 1 bit } patches_parameters215_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters215'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name patches_parameters216 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters216 \
    op interface \
    ports { patches_parameters216_address0 { O 5 vector } patches_parameters216_ce0 { O 1 bit } patches_parameters216_we0 { O 1 bit } patches_parameters216_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters216'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name patches_parameters217 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters217 \
    op interface \
    ports { patches_parameters217_address0 { O 5 vector } patches_parameters217_ce0 { O 1 bit } patches_parameters217_we0 { O 1 bit } patches_parameters217_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters217'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name patches_parameters318 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters318 \
    op interface \
    ports { patches_parameters318_address0 { O 5 vector } patches_parameters318_ce0 { O 1 bit } patches_parameters318_we0 { O 1 bit } patches_parameters318_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters318'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name patches_parameters319 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters319 \
    op interface \
    ports { patches_parameters319_address0 { O 5 vector } patches_parameters319_ce0 { O 1 bit } patches_parameters319_we0 { O 1 bit } patches_parameters319_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters319'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name patches_parameters320 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters320 \
    op interface \
    ports { patches_parameters320_address0 { O 5 vector } patches_parameters320_ce0 { O 1 bit } patches_parameters320_we0 { O 1 bit } patches_parameters320_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters320'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name patches_parameters321 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters321 \
    op interface \
    ports { patches_parameters321_address0 { O 5 vector } patches_parameters321_ce0 { O 1 bit } patches_parameters321_we0 { O 1 bit } patches_parameters321_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters321'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name patches_parameters322 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters322 \
    op interface \
    ports { patches_parameters322_address0 { O 5 vector } patches_parameters322_ce0 { O 1 bit } patches_parameters322_we0 { O 1 bit } patches_parameters322_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters322'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name patches_parameters323 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters323 \
    op interface \
    ports { patches_parameters323_address0 { O 5 vector } patches_parameters323_ce0 { O 1 bit } patches_parameters323_we0 { O 1 bit } patches_parameters323_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters323'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name patches_parameters14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters14 \
    op interface \
    ports { patches_parameters14_address0 { O 5 vector } patches_parameters14_ce0 { O 1 bit } patches_parameters14_we0 { O 1 bit } patches_parameters14_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name patches_parameters1424 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1424 \
    op interface \
    ports { patches_parameters1424_address0 { O 5 vector } patches_parameters1424_ce0 { O 1 bit } patches_parameters1424_we0 { O 1 bit } patches_parameters1424_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1424'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name patches_parameters1425 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1425 \
    op interface \
    ports { patches_parameters1425_address0 { O 5 vector } patches_parameters1425_ce0 { O 1 bit } patches_parameters1425_we0 { O 1 bit } patches_parameters1425_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1425'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name patches_parameters1426 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1426 \
    op interface \
    ports { patches_parameters1426_address0 { O 5 vector } patches_parameters1426_ce0 { O 1 bit } patches_parameters1426_we0 { O 1 bit } patches_parameters1426_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1426'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name patches_parameters1427 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1427 \
    op interface \
    ports { patches_parameters1427_address0 { O 5 vector } patches_parameters1427_ce0 { O 1 bit } patches_parameters1427_we0 { O 1 bit } patches_parameters1427_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1427'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name patches_parameters1428 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1428 \
    op interface \
    ports { patches_parameters1428_address0 { O 5 vector } patches_parameters1428_ce0 { O 1 bit } patches_parameters1428_we0 { O 1 bit } patches_parameters1428_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1428'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name patches_parameters15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters15 \
    op interface \
    ports { patches_parameters15_address0 { O 5 vector } patches_parameters15_ce0 { O 1 bit } patches_parameters15_we0 { O 1 bit } patches_parameters15_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name patches_parameters1529 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1529 \
    op interface \
    ports { patches_parameters1529_address0 { O 5 vector } patches_parameters1529_ce0 { O 1 bit } patches_parameters1529_we0 { O 1 bit } patches_parameters1529_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1529'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name patches_parameters1530 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1530 \
    op interface \
    ports { patches_parameters1530_address0 { O 5 vector } patches_parameters1530_ce0 { O 1 bit } patches_parameters1530_we0 { O 1 bit } patches_parameters1530_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1530'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name patches_parameters1531 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1531 \
    op interface \
    ports { patches_parameters1531_address0 { O 5 vector } patches_parameters1531_ce0 { O 1 bit } patches_parameters1531_we0 { O 1 bit } patches_parameters1531_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1531'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name patches_parameters1532 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1532 \
    op interface \
    ports { patches_parameters1532_address0 { O 5 vector } patches_parameters1532_ce0 { O 1 bit } patches_parameters1532_we0 { O 1 bit } patches_parameters1532_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1532'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name patches_parameters1533 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1533 \
    op interface \
    ports { patches_parameters1533_address0 { O 5 vector } patches_parameters1533_ce0 { O 1 bit } patches_parameters1533_we0 { O 1 bit } patches_parameters1533_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1533'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name patches_parameters1634 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1634 \
    op interface \
    ports { patches_parameters1634_address0 { O 5 vector } patches_parameters1634_ce0 { O 1 bit } patches_parameters1634_we0 { O 1 bit } patches_parameters1634_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1634'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name patches_parameters1635 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1635 \
    op interface \
    ports { patches_parameters1635_address0 { O 5 vector } patches_parameters1635_ce0 { O 1 bit } patches_parameters1635_we0 { O 1 bit } patches_parameters1635_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1635'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name patches_parameters1636 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1636 \
    op interface \
    ports { patches_parameters1636_address0 { O 5 vector } patches_parameters1636_ce0 { O 1 bit } patches_parameters1636_we0 { O 1 bit } patches_parameters1636_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1636'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name patches_parameters1637 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1637 \
    op interface \
    ports { patches_parameters1637_address0 { O 5 vector } patches_parameters1637_ce0 { O 1 bit } patches_parameters1637_we0 { O 1 bit } patches_parameters1637_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1637'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name patches_parameters1638 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1638 \
    op interface \
    ports { patches_parameters1638_address0 { O 5 vector } patches_parameters1638_ce0 { O 1 bit } patches_parameters1638_we0 { O 1 bit } patches_parameters1638_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1638'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name patches_parameters1639 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1639 \
    op interface \
    ports { patches_parameters1639_address0 { O 5 vector } patches_parameters1639_ce0 { O 1 bit } patches_parameters1639_we0 { O 1 bit } patches_parameters1639_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1639'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name patches_parameters1740 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1740 \
    op interface \
    ports { patches_parameters1740_address0 { O 5 vector } patches_parameters1740_ce0 { O 1 bit } patches_parameters1740_we0 { O 1 bit } patches_parameters1740_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1740'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name patches_parameters1741 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1741 \
    op interface \
    ports { patches_parameters1741_address0 { O 5 vector } patches_parameters1741_ce0 { O 1 bit } patches_parameters1741_we0 { O 1 bit } patches_parameters1741_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1741'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name patches_parameters1742 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1742 \
    op interface \
    ports { patches_parameters1742_address0 { O 5 vector } patches_parameters1742_ce0 { O 1 bit } patches_parameters1742_we0 { O 1 bit } patches_parameters1742_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1742'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name patches_parameters1743 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1743 \
    op interface \
    ports { patches_parameters1743_address0 { O 5 vector } patches_parameters1743_ce0 { O 1 bit } patches_parameters1743_we0 { O 1 bit } patches_parameters1743_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1743'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name patches_parameters1744 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1744 \
    op interface \
    ports { patches_parameters1744_address0 { O 5 vector } patches_parameters1744_ce0 { O 1 bit } patches_parameters1744_we0 { O 1 bit } patches_parameters1744_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1744'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name patches_parameters1745 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters1745 \
    op interface \
    ports { patches_parameters1745_address0 { O 5 vector } patches_parameters1745_ce0 { O 1 bit } patches_parameters1745_we0 { O 1 bit } patches_parameters1745_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters1745'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name patches_parameters28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters28 \
    op interface \
    ports { patches_parameters28_address0 { O 5 vector } patches_parameters28_ce0 { O 1 bit } patches_parameters28_we0 { O 1 bit } patches_parameters28_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name patches_parameters2846 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters2846 \
    op interface \
    ports { patches_parameters2846_address0 { O 5 vector } patches_parameters2846_ce0 { O 1 bit } patches_parameters2846_we0 { O 1 bit } patches_parameters2846_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters2846'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name patches_parameters2847 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters2847 \
    op interface \
    ports { patches_parameters2847_address0 { O 5 vector } patches_parameters2847_ce0 { O 1 bit } patches_parameters2847_we0 { O 1 bit } patches_parameters2847_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters2847'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name patches_parameters2848 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters2848 \
    op interface \
    ports { patches_parameters2848_address0 { O 5 vector } patches_parameters2848_ce0 { O 1 bit } patches_parameters2848_we0 { O 1 bit } patches_parameters2848_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters2848'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name patches_parameters2849 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters2849 \
    op interface \
    ports { patches_parameters2849_address0 { O 5 vector } patches_parameters2849_ce0 { O 1 bit } patches_parameters2849_we0 { O 1 bit } patches_parameters2849_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters2849'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 70 \
    name patches_parameters2850 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters2850 \
    op interface \
    ports { patches_parameters2850_address0 { O 5 vector } patches_parameters2850_ce0 { O 1 bit } patches_parameters2850_we0 { O 1 bit } patches_parameters2850_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters2850'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 71 \
    name patches_parameters29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters29 \
    op interface \
    ports { patches_parameters29_address0 { O 5 vector } patches_parameters29_ce0 { O 1 bit } patches_parameters29_we0 { O 1 bit } patches_parameters29_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 72 \
    name patches_parameters2951 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters2951 \
    op interface \
    ports { patches_parameters2951_address0 { O 5 vector } patches_parameters2951_ce0 { O 1 bit } patches_parameters2951_we0 { O 1 bit } patches_parameters2951_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters2951'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name patches_parameters2952 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters2952 \
    op interface \
    ports { patches_parameters2952_address0 { O 5 vector } patches_parameters2952_ce0 { O 1 bit } patches_parameters2952_we0 { O 1 bit } patches_parameters2952_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters2952'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name patches_parameters2953 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters2953 \
    op interface \
    ports { patches_parameters2953_address0 { O 5 vector } patches_parameters2953_ce0 { O 1 bit } patches_parameters2953_we0 { O 1 bit } patches_parameters2953_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters2953'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name patches_parameters2954 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters2954 \
    op interface \
    ports { patches_parameters2954_address0 { O 5 vector } patches_parameters2954_ce0 { O 1 bit } patches_parameters2954_we0 { O 1 bit } patches_parameters2954_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters2954'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name patches_parameters2955 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters2955 \
    op interface \
    ports { patches_parameters2955_address0 { O 5 vector } patches_parameters2955_ce0 { O 1 bit } patches_parameters2955_we0 { O 1 bit } patches_parameters2955_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters2955'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name patches_parameters210 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters210 \
    op interface \
    ports { patches_parameters210_address0 { O 5 vector } patches_parameters210_ce0 { O 1 bit } patches_parameters210_we0 { O 1 bit } patches_parameters210_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters210'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name patches_parameters21056 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters21056 \
    op interface \
    ports { patches_parameters21056_address0 { O 5 vector } patches_parameters21056_ce0 { O 1 bit } patches_parameters21056_we0 { O 1 bit } patches_parameters21056_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters21056'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name patches_parameters21057 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters21057 \
    op interface \
    ports { patches_parameters21057_address0 { O 5 vector } patches_parameters21057_ce0 { O 1 bit } patches_parameters21057_we0 { O 1 bit } patches_parameters21057_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters21057'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name patches_parameters21058 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters21058 \
    op interface \
    ports { patches_parameters21058_address0 { O 5 vector } patches_parameters21058_ce0 { O 1 bit } patches_parameters21058_we0 { O 1 bit } patches_parameters21058_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters21058'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name patches_parameters21059 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters21059 \
    op interface \
    ports { patches_parameters21059_address0 { O 5 vector } patches_parameters21059_ce0 { O 1 bit } patches_parameters21059_we0 { O 1 bit } patches_parameters21059_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters21059'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name patches_parameters21060 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters21060 \
    op interface \
    ports { patches_parameters21060_address0 { O 5 vector } patches_parameters21060_ce0 { O 1 bit } patches_parameters21060_we0 { O 1 bit } patches_parameters21060_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters21060'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name patches_parameters211 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters211 \
    op interface \
    ports { patches_parameters211_address0 { O 5 vector } patches_parameters211_ce0 { O 1 bit } patches_parameters211_we0 { O 1 bit } patches_parameters211_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters211'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name patches_parameters21161 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters21161 \
    op interface \
    ports { patches_parameters21161_address0 { O 5 vector } patches_parameters21161_ce0 { O 1 bit } patches_parameters21161_we0 { O 1 bit } patches_parameters21161_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters21161'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name patches_parameters21162 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters21162 \
    op interface \
    ports { patches_parameters21162_address0 { O 5 vector } patches_parameters21162_ce0 { O 1 bit } patches_parameters21162_we0 { O 1 bit } patches_parameters21162_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters21162'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name patches_parameters21163 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters21163 \
    op interface \
    ports { patches_parameters21163_address0 { O 5 vector } patches_parameters21163_ce0 { O 1 bit } patches_parameters21163_we0 { O 1 bit } patches_parameters21163_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters21163'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name patches_parameters21164 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters21164 \
    op interface \
    ports { patches_parameters21164_address0 { O 5 vector } patches_parameters21164_ce0 { O 1 bit } patches_parameters21164_we0 { O 1 bit } patches_parameters21164_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters21164'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name patches_parameters21165 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters21165 \
    op interface \
    ports { patches_parameters21165_address0 { O 5 vector } patches_parameters21165_ce0 { O 1 bit } patches_parameters21165_we0 { O 1 bit } patches_parameters21165_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters21165'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name patches_parameters312 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters312 \
    op interface \
    ports { patches_parameters312_address0 { O 5 vector } patches_parameters312_ce0 { O 1 bit } patches_parameters312_we0 { O 1 bit } patches_parameters312_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters312'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name patches_parameters31266 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31266 \
    op interface \
    ports { patches_parameters31266_address0 { O 5 vector } patches_parameters31266_ce0 { O 1 bit } patches_parameters31266_we0 { O 1 bit } patches_parameters31266_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31266'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name patches_parameters31267 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31267 \
    op interface \
    ports { patches_parameters31267_address0 { O 5 vector } patches_parameters31267_ce0 { O 1 bit } patches_parameters31267_we0 { O 1 bit } patches_parameters31267_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31267'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name patches_parameters31268 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31268 \
    op interface \
    ports { patches_parameters31268_address0 { O 5 vector } patches_parameters31268_ce0 { O 1 bit } patches_parameters31268_we0 { O 1 bit } patches_parameters31268_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31268'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name patches_parameters31269 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31269 \
    op interface \
    ports { patches_parameters31269_address0 { O 5 vector } patches_parameters31269_ce0 { O 1 bit } patches_parameters31269_we0 { O 1 bit } patches_parameters31269_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31269'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name patches_parameters31270 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31270 \
    op interface \
    ports { patches_parameters31270_address0 { O 5 vector } patches_parameters31270_ce0 { O 1 bit } patches_parameters31270_we0 { O 1 bit } patches_parameters31270_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31270'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name patches_parameters313 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters313 \
    op interface \
    ports { patches_parameters313_address0 { O 5 vector } patches_parameters313_ce0 { O 1 bit } patches_parameters313_we0 { O 1 bit } patches_parameters313_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters313'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name patches_parameters31371 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31371 \
    op interface \
    ports { patches_parameters31371_address0 { O 5 vector } patches_parameters31371_ce0 { O 1 bit } patches_parameters31371_we0 { O 1 bit } patches_parameters31371_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31371'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name patches_parameters31372 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31372 \
    op interface \
    ports { patches_parameters31372_address0 { O 5 vector } patches_parameters31372_ce0 { O 1 bit } patches_parameters31372_we0 { O 1 bit } patches_parameters31372_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31372'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name patches_parameters31373 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31373 \
    op interface \
    ports { patches_parameters31373_address0 { O 5 vector } patches_parameters31373_ce0 { O 1 bit } patches_parameters31373_we0 { O 1 bit } patches_parameters31373_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31373'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name patches_parameters31374 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31374 \
    op interface \
    ports { patches_parameters31374_address0 { O 5 vector } patches_parameters31374_ce0 { O 1 bit } patches_parameters31374_we0 { O 1 bit } patches_parameters31374_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31374'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name patches_parameters31375 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31375 \
    op interface \
    ports { patches_parameters31375_address0 { O 5 vector } patches_parameters31375_ce0 { O 1 bit } patches_parameters31375_we0 { O 1 bit } patches_parameters31375_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31375'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name patches_parameters314 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters314 \
    op interface \
    ports { patches_parameters314_address0 { O 5 vector } patches_parameters314_ce0 { O 1 bit } patches_parameters314_we0 { O 1 bit } patches_parameters314_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters314'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name patches_parameters31476 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31476 \
    op interface \
    ports { patches_parameters31476_address0 { O 5 vector } patches_parameters31476_ce0 { O 1 bit } patches_parameters31476_we0 { O 1 bit } patches_parameters31476_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31476'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name patches_parameters31477 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31477 \
    op interface \
    ports { patches_parameters31477_address0 { O 5 vector } patches_parameters31477_ce0 { O 1 bit } patches_parameters31477_we0 { O 1 bit } patches_parameters31477_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31477'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name patches_parameters31478 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31478 \
    op interface \
    ports { patches_parameters31478_address0 { O 5 vector } patches_parameters31478_ce0 { O 1 bit } patches_parameters31478_we0 { O 1 bit } patches_parameters31478_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31478'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 105 \
    name patches_parameters31479 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31479 \
    op interface \
    ports { patches_parameters31479_address0 { O 5 vector } patches_parameters31479_ce0 { O 1 bit } patches_parameters31479_we0 { O 1 bit } patches_parameters31479_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31479'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 106 \
    name patches_parameters31480 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31480 \
    op interface \
    ports { patches_parameters31480_address0 { O 5 vector } patches_parameters31480_ce0 { O 1 bit } patches_parameters31480_we0 { O 1 bit } patches_parameters31480_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31480'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 107 \
    name patches_parameters315 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters315 \
    op interface \
    ports { patches_parameters315_address0 { O 5 vector } patches_parameters315_ce0 { O 1 bit } patches_parameters315_we0 { O 1 bit } patches_parameters315_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters315'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 108 \
    name patches_parameters31581 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31581 \
    op interface \
    ports { patches_parameters31581_address0 { O 5 vector } patches_parameters31581_ce0 { O 1 bit } patches_parameters31581_we0 { O 1 bit } patches_parameters31581_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31581'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 109 \
    name patches_parameters31582 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31582 \
    op interface \
    ports { patches_parameters31582_address0 { O 5 vector } patches_parameters31582_ce0 { O 1 bit } patches_parameters31582_we0 { O 1 bit } patches_parameters31582_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31582'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 110 \
    name patches_parameters31583 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31583 \
    op interface \
    ports { patches_parameters31583_address0 { O 5 vector } patches_parameters31583_ce0 { O 1 bit } patches_parameters31583_we0 { O 1 bit } patches_parameters31583_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31583'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 111 \
    name patches_parameters31584 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31584 \
    op interface \
    ports { patches_parameters31584_address0 { O 5 vector } patches_parameters31584_ce0 { O 1 bit } patches_parameters31584_we0 { O 1 bit } patches_parameters31584_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31584'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 112 \
    name patches_parameters31585 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters31585 \
    op interface \
    ports { patches_parameters31585_address0 { O 5 vector } patches_parameters31585_ce0 { O 1 bit } patches_parameters31585_we0 { O 1 bit } patches_parameters31585_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters31585'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 113 \
    name patches_parameters486 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters486 \
    op interface \
    ports { patches_parameters486_address0 { O 5 vector } patches_parameters486_ce0 { O 1 bit } patches_parameters486_we0 { O 1 bit } patches_parameters486_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters486'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 114 \
    name patches_parameters487 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters487 \
    op interface \
    ports { patches_parameters487_address0 { O 5 vector } patches_parameters487_ce0 { O 1 bit } patches_parameters487_we0 { O 1 bit } patches_parameters487_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters487'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 115 \
    name patches_parameters488 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters488 \
    op interface \
    ports { patches_parameters488_address0 { O 5 vector } patches_parameters488_ce0 { O 1 bit } patches_parameters488_we0 { O 1 bit } patches_parameters488_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters488'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 116 \
    name patches_parameters489 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters489 \
    op interface \
    ports { patches_parameters489_address0 { O 5 vector } patches_parameters489_ce0 { O 1 bit } patches_parameters489_we0 { O 1 bit } patches_parameters489_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters489'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 117 \
    name patches_parameters490 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters490 \
    op interface \
    ports { patches_parameters490_address0 { O 5 vector } patches_parameters490_ce0 { O 1 bit } patches_parameters490_we0 { O 1 bit } patches_parameters490_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters490'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 118 \
    name patches_parameters491 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters491 \
    op interface \
    ports { patches_parameters491_address0 { O 5 vector } patches_parameters491_ce0 { O 1 bit } patches_parameters491_we0 { O 1 bit } patches_parameters491_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters491'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 119 \
    name patches_parameters416 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters416 \
    op interface \
    ports { patches_parameters416_address0 { O 5 vector } patches_parameters416_ce0 { O 1 bit } patches_parameters416_we0 { O 1 bit } patches_parameters416_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters416'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 120 \
    name patches_parameters41692 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters41692 \
    op interface \
    ports { patches_parameters41692_address0 { O 5 vector } patches_parameters41692_ce0 { O 1 bit } patches_parameters41692_we0 { O 1 bit } patches_parameters41692_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters41692'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 121 \
    name patches_parameters41693 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters41693 \
    op interface \
    ports { patches_parameters41693_address0 { O 5 vector } patches_parameters41693_ce0 { O 1 bit } patches_parameters41693_we0 { O 1 bit } patches_parameters41693_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters41693'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 122 \
    name patches_parameters41694 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters41694 \
    op interface \
    ports { patches_parameters41694_address0 { O 5 vector } patches_parameters41694_ce0 { O 1 bit } patches_parameters41694_we0 { O 1 bit } patches_parameters41694_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters41694'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 123 \
    name patches_parameters41695 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters41695 \
    op interface \
    ports { patches_parameters41695_address0 { O 5 vector } patches_parameters41695_ce0 { O 1 bit } patches_parameters41695_we0 { O 1 bit } patches_parameters41695_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters41695'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 124 \
    name patches_parameters41696 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters41696 \
    op interface \
    ports { patches_parameters41696_address0 { O 5 vector } patches_parameters41696_ce0 { O 1 bit } patches_parameters41696_we0 { O 1 bit } patches_parameters41696_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters41696'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 125 \
    name patches_parameters417 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters417 \
    op interface \
    ports { patches_parameters417_address0 { O 5 vector } patches_parameters417_ce0 { O 1 bit } patches_parameters417_we0 { O 1 bit } patches_parameters417_d0 { O 3 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters417'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 126 \
    name patches_parameters41797 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters41797 \
    op interface \
    ports { patches_parameters41797_address0 { O 5 vector } patches_parameters41797_ce0 { O 1 bit } patches_parameters41797_we0 { O 1 bit } patches_parameters41797_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters41797'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 127 \
    name patches_parameters41798 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters41798 \
    op interface \
    ports { patches_parameters41798_address0 { O 5 vector } patches_parameters41798_ce0 { O 1 bit } patches_parameters41798_we0 { O 1 bit } patches_parameters41798_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters41798'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 128 \
    name patches_parameters41799 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters41799 \
    op interface \
    ports { patches_parameters41799_address0 { O 5 vector } patches_parameters41799_ce0 { O 1 bit } patches_parameters41799_we0 { O 1 bit } patches_parameters41799_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters41799'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 129 \
    name patches_parameters417100 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters417100 \
    op interface \
    ports { patches_parameters417100_address0 { O 5 vector } patches_parameters417100_ce0 { O 1 bit } patches_parameters417100_we0 { O 1 bit } patches_parameters417100_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters417100'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 130 \
    name patches_parameters417101 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters417101 \
    op interface \
    ports { patches_parameters417101_address0 { O 5 vector } patches_parameters417101_ce0 { O 1 bit } patches_parameters417101_we0 { O 1 bit } patches_parameters417101_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters417101'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 131 \
    name patches_parameters418 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters418 \
    op interface \
    ports { patches_parameters418_address0 { O 5 vector } patches_parameters418_ce0 { O 1 bit } patches_parameters418_we0 { O 1 bit } patches_parameters418_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters418'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 132 \
    name patches_parameters418102 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters418102 \
    op interface \
    ports { patches_parameters418102_address0 { O 5 vector } patches_parameters418102_ce0 { O 1 bit } patches_parameters418102_we0 { O 1 bit } patches_parameters418102_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters418102'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 133 \
    name patches_parameters418103 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters418103 \
    op interface \
    ports { patches_parameters418103_address0 { O 5 vector } patches_parameters418103_ce0 { O 1 bit } patches_parameters418103_we0 { O 1 bit } patches_parameters418103_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters418103'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 134 \
    name patches_parameters418104 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters418104 \
    op interface \
    ports { patches_parameters418104_address0 { O 5 vector } patches_parameters418104_ce0 { O 1 bit } patches_parameters418104_we0 { O 1 bit } patches_parameters418104_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters418104'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 135 \
    name patches_parameters418105 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters418105 \
    op interface \
    ports { patches_parameters418105_address0 { O 5 vector } patches_parameters418105_ce0 { O 1 bit } patches_parameters418105_we0 { O 1 bit } patches_parameters418105_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters418105'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 136 \
    name patches_parameters418106 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename patches_parameters418106 \
    op interface \
    ports { patches_parameters418106_address0 { O 5 vector } patches_parameters418106_ce0 { O 1 bit } patches_parameters418106_we0 { O 1 bit } patches_parameters418106_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'patches_parameters418106'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


