<module name="CTRL_MMR0_CFG0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG0_PID" acronym="CFG0_PID" offset="0x0" width="32" description="Peripheral release details">
		<bitfield id="PID_MSB16" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision number - actual value determined by RTL" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR" width="6" begin="5" end="0" resetval="0x20" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1" acronym="CFG0_MMR_CFG1" offset="0x8" width="32" description="Indicates the MMR configuration">
		<bitfield id="MMR_CFG1_PROXY_EN" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing enabled" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS" width="8" begin="7" end="0" resetval="0x191" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_DEVSTAT" acronym="CFG0_MAIN_DEVSTAT" offset="0x30" width="32" description="Indicates SoC bootstrap selection. The default value of this register is determined by the SoC bootstrap pins ">
		<bitfield id="MAIN_DEVSTAT_BOOTMODE" width="8" begin="7" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_BOOTCFG" acronym="CFG0_MAIN_BOOTCFG" offset="0x34" width="32" description="Indicates SoC bootstrap selection latched at power-on reset. The default value of this register is determined by the SoC bootstrap pins.">
		<bitfield id="MAIN_BOOTCFG_BOOTMODE" width="8" begin="7" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media as latched at PORz" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_FEATURE_STAT0" acronym="CFG0_MAIN_FEATURE_STAT0" offset="0x40" width="32" description="Indicates enable status of MAIN domain IP features">
		<bitfield id="MAIN_FEATURE_STAT0_EDP0_CRYPTO_DIS" width="1" begin="20" end="20" resetval="0x0" description="HDCP Cryptography disabled on eDP0" range="20" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT0_CRYPTO_PKA_DIS" width="1" begin="18" end="18" resetval="0x0" description="SA2_UL Crypto Module PKA disabled" range="18" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT0_CRYPTO_ENCR_DIS" width="1" begin="17" end="17" resetval="0x0" description="SA2_UL Crypto Module AES/3DES/DBRG disabled" range="17" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT0_CRYPTO_SHA_DIS" width="1" begin="16" end="16" resetval="0x0" description="SA2_UL Crypto Module SHA/MD5 disabled" range="16" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT0_DMPAC_SDE_DIS" width="1" begin="9" end="9" resetval="0x0" description="DMPAC Stereo Disparity Engine disabled" range="9" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT0_DMPAC_DOF_DIS" width="1" begin="8" end="8" resetval="0x0" description="DMPAC Dense Optical Flow disabled" range="8" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_FEATURE_STAT1" acronym="CFG0_MAIN_FEATURE_STAT1" offset="0x44" width="32" description="Indicates enable status of MAIN domain IP features">
		<bitfield id="MAIN_FEATURE_STAT1_VENDEC_AVC_DEC_EN" width="1" begin="19" end="19" resetval="0x0" description="Video Codec AVC/H.264 decode function enable" range="19" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT1_VENDEC_AVC_ENC_EN" width="1" begin="18" end="18" resetval="0x0" description="Video Codec AVC/H.264 encode function enable" range="18" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT1_MCAN_FD_EN" width="1" begin="16" end="16" resetval="0x0" description="FD mode is supported on MAIN MCAN interfaces when set" range="16" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT1_GPU_ASTC_EN" width="1" begin="15" end="15" resetval="0x0" description="GPU Adaptive Scalable Texture Compression is supported when set" range="15" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT1_VENDEC_HEV_DEC_EN" width="1" begin="13" end="13" resetval="0x0" description="Video Codec HEVC/H.265 decode function enable" range="13" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT1_VENDEC_HEV_ENC_EN" width="1" begin="12" end="12" resetval="0x0" description="Video Codec HEVC/H.265 encode function enable" range="12" rwaccess="R"/>
	</register>
	<register id="CFG0_IPC_SET0" acronym="CFG0_IPC_SET0" offset="0x100" width="32" description="Generate  interprocessor communication interrupt to C71x core0">
		<bitfield id="IPC_SET0_IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET0_IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET1" acronym="CFG0_IPC_SET1" offset="0x104" width="32" description="Generate  interprocessor communication interrupt to C71x core1">
		<bitfield id="IPC_SET1_IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET1_IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET8" acronym="CFG0_IPC_SET8" offset="0x120" width="32" description="Generate  interprocessor communication interrupt to ARM MPU cluster0 core0">
		<bitfield id="IPC_SET8_IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET8_IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET9" acronym="CFG0_IPC_SET9" offset="0x124" width="32" description="Generate  interprocessor communication interrupt to ARM MPU cluster0 core1">
		<bitfield id="IPC_SET9_IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET9_IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET16" acronym="CFG0_IPC_SET16" offset="0x140" width="32" description="Generate  interprocessor communication interrupt to MAIN R5 cluster0 core0">
		<bitfield id="IPC_SET16_IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET16_IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET17" acronym="CFG0_IPC_SET17" offset="0x144" width="32" description="Generate  interprocessor communication interrupt to MAIN R5 cluster0 core1">
		<bitfield id="IPC_SET17_IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET17_IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET18" acronym="CFG0_IPC_SET18" offset="0x148" width="32" description="Generate  interprocessor communication interrupt to MAIN R5 cluster1 core0">
		<bitfield id="IPC_SET18_IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET18_IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET19" acronym="CFG0_IPC_SET19" offset="0x14C" width="32" description="Generate  interprocessor communication interrupt to MAIN R5 cluster1 core1">
		<bitfield id="IPC_SET19_IPC_SRC_SET" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET19_IPC_SET" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_CLR0" acronym="CFG0_IPC_CLR0" offset="0x180" width="32" description="Acknowledge interprocessor communication interrupt to C71x core0">
		<bitfield id="IPC_CLR0_IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR0_IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR1" acronym="CFG0_IPC_CLR1" offset="0x184" width="32" description="Acknowledge interprocessor communication interrupt to C71x core1">
		<bitfield id="IPC_CLR1_IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR1_IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR8" acronym="CFG0_IPC_CLR8" offset="0x1A0" width="32" description="Acknowledge interprocessor communication interrupt to ARM MPU cluster0  core0">
		<bitfield id="IPC_CLR8_IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR8_IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR9" acronym="CFG0_IPC_CLR9" offset="0x1A4" width="32" description="Acknowledge interprocessor communication interrupt to ARM MPU cluster0  core1">
		<bitfield id="IPC_CLR9_IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR9_IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR16" acronym="CFG0_IPC_CLR16" offset="0x1C0" width="32" description="Acknowledge  interprocessor communication interrupt to MAIN R5 cluster0 core0">
		<bitfield id="IPC_CLR16_IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR16_IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR17" acronym="CFG0_IPC_CLR17" offset="0x1C4" width="32" description="Acknowledge  interprocessor communication interrupt to MAIN R5 cluster0 core1">
		<bitfield id="IPC_CLR17_IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR17_IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR18" acronym="CFG0_IPC_CLR18" offset="0x1C8" width="32" description="Acknowledge  interprocessor communication interrupt to MAIN R5 cluster1 core0">
		<bitfield id="IPC_CLR18_IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR18_IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR19" acronym="CFG0_IPC_CLR19" offset="0x1CC" width="32" description="Acknowledge  interprocessor communication interrupt to MAIN R5 cluster1 core1">
		<bitfield id="IPC_CLR19_IPC_SRC_CLR" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR19_IPC_CLR" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_PCI_DEVICE_ID" acronym="CFG0_PCI_DEVICE_ID" offset="0x210" width="32" description="PCIe device ID and vendor ID register">
		<bitfield id="PCI_DEVICE_ID_DEVICE_ID" width="16" begin="31" end="16" resetval="0x0" description="Product ID defaults to 16'hB013" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PCI_DEVICE_ID_VENDOR_ID" width="16" begin="15" end="0" resetval="0x4172" description="TI Vendor ID" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID" acronym="CFG0_USB_DEVICE_ID" offset="0x220" width="32" description="USB device and vendor ID register">
		<bitfield id="USB_DEVICE_ID_DEVICE_ID" width="16" begin="31" end="16" resetval="0x0" description="Product ID defaults to 16'h6168" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="USB_DEVICE_ID_VENDOR_ID" width="16" begin="15" end="0" resetval="0x1105" description="TI Vendor ID" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK0" acronym="CFG0_LOCK0_KICK0" offset="0x1008" width="32" description="This register must be written with the designated key value followed by a write to LOCK0_KICK1 with its key value before write-protected Partition 0 registers can be written.">
		<bitfield id="LOCK0_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1" acronym="CFG0_LOCK0_KICK1" offset="0x100C" width="32" description="This register must be written with the designated key value after a write to LOCK0_KICK0 with its key value before write-protected Partition 0 registers can be written.">
		<bitfield id="LOCK0_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status" acronym="CFG0_intr_raw_status" offset="0x1010" width="32" description="">
		<bitfield id="PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear" acronym="CFG0_intr_enabled_status_clear" offset="0x1014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable" acronym="CFG0_intr_enable" offset="0x1018" width="32" description="">
		<bitfield id="PROXY_ERR_EN" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear" acronym="CFG0_intr_enable_clear" offset="0x101C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi" acronym="CFG0_eoi" offset="0x1020" width="32" description="This register should be written with interrupt distribution value required by the device architecture to indicate service completion of the MMR interrupt.  This value is not used on this device.">
		<bitfield id="EOI_VECTOR" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address" acronym="CFG0_fault_address" offset="0x1024" width="32" description="">
		<bitfield id="FAULT_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status" acronym="CFG0_fault_type_status" offset="0x1028" width="32" description="">
		<bitfield id="FAULT_NS" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status" acronym="CFG0_fault_attr_status" offset="0x102C" width="32" description="">
		<bitfield id="FAULT_XID" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear" acronym="CFG0_fault_clear" offset="0x1030" width="32" description="">
		<bitfield id="FAULT_CLR" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0_READONLY" acronym="CFG0_CLAIMREG_P0_R0_READONLY" offset="0x1100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1_READONLY" acronym="CFG0_CLAIMREG_P0_R1_READONLY" offset="0x1104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2_READONLY" acronym="CFG0_CLAIMREG_P0_R2_READONLY" offset="0x1108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3_READONLY" acronym="CFG0_CLAIMREG_P0_R3_READONLY" offset="0x110C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4_READONLY" acronym="CFG0_CLAIMREG_P0_R4_READONLY" offset="0x1110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5_READONLY" acronym="CFG0_CLAIMREG_P0_R5_READONLY" offset="0x1114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R6_READONLY" acronym="CFG0_CLAIMREG_P0_R6_READONLY" offset="0x1118" width="32" description="">
		<bitfield id="CLAIMREG_P0_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PID_PROXY" acronym="CFG0_PID_PROXY" offset="0x2000" width="32" description="Peripheral release details">
		<bitfield id="PID_MSB16_PROXY" width="16" begin="31" end="16" resetval="0x24960" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="PID_MISC_PROXY" width="5" begin="15" end="11" resetval="0x0" description="" range="15 - 11" rwaccess="R"/> 
		<bitfield id="PID_MAJOR_PROXY" width="3" begin="10" end="8" resetval="0x2" description="" range="10 - 8" rwaccess="R"/> 
		<bitfield id="PID_CUSTOM_PROXY" width="2" begin="7" end="6" resetval="0x0" description="Custom revision number - actual value determined by RTL" range="7 - 6" rwaccess="R"/> 
		<bitfield id="PID_MINOR_PROXY" width="6" begin="5" end="0" resetval="0x20" description="" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MMR_CFG1_PROXY" acronym="CFG0_MMR_CFG1_PROXY" offset="0x2008" width="32" description="Indicates the MMR configuration">
		<bitfield id="MMR_CFG1_PROXY_EN_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Proxy addressing enabled" range="31" rwaccess="R"/> 
		<bitfield id="MMR_CFG1_PARTITIONS_PROXY" width="8" begin="7" end="0" resetval="0x191" description="Indicates present partitions" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_DEVSTAT_PROXY" acronym="CFG0_MAIN_DEVSTAT_PROXY" offset="0x2030" width="32" description="Indicates SoC bootstrap selection. The default value of this register is determined by the SoC bootstrap pins ">
		<bitfield id="MAIN_DEVSTAT_BOOTMODE_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_BOOTCFG_PROXY" acronym="CFG0_MAIN_BOOTCFG_PROXY" offset="0x2034" width="32" description="Indicates SoC bootstrap selection latched at power-on reset. The default value of this register is determined by the SoC bootstrap pins.">
		<bitfield id="MAIN_BOOTCFG_BOOTMODE_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Specifies the device Primary and Backup boot media as latched at PORz" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_FEATURE_STAT0_PROXY" acronym="CFG0_MAIN_FEATURE_STAT0_PROXY" offset="0x2040" width="32" description="Indicates enable status of MAIN domain IP features">
		<bitfield id="MAIN_FEATURE_STAT0_EDP0_CRYPTO_DIS_PROXY" width="1" begin="20" end="20" resetval="0x0" description="HDCP Cryptography disabled on eDP0" range="20" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT0_CRYPTO_PKA_DIS_PROXY" width="1" begin="18" end="18" resetval="0x0" description="SA2_UL Crypto Module PKA disabled" range="18" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT0_CRYPTO_ENCR_DIS_PROXY" width="1" begin="17" end="17" resetval="0x0" description="SA2_UL Crypto Module AES/3DES/DBRG disabled" range="17" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT0_CRYPTO_SHA_DIS_PROXY" width="1" begin="16" end="16" resetval="0x0" description="SA2_UL Crypto Module SHA/MD5 disabled" range="16" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT0_DMPAC_SDE_DIS_PROXY" width="1" begin="9" end="9" resetval="0x0" description="DMPAC Stereo Disparity Engine disabled" range="9" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT0_DMPAC_DOF_DIS_PROXY" width="1" begin="8" end="8" resetval="0x0" description="DMPAC Dense Optical Flow disabled" range="8" rwaccess="R"/>
	</register>
	<register id="CFG0_MAIN_FEATURE_STAT1_PROXY" acronym="CFG0_MAIN_FEATURE_STAT1_PROXY" offset="0x2044" width="32" description="Indicates enable status of MAIN domain IP features">
		<bitfield id="MAIN_FEATURE_STAT1_VENDEC_AVC_DEC_EN_PROXY" width="1" begin="19" end="19" resetval="0x0" description="Video Codec AVC/H.264 decode function enable" range="19" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT1_VENDEC_AVC_ENC_EN_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Video Codec AVC/H.264 encode function enable" range="18" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT1_MCAN_FD_EN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="FD mode is supported on MAIN MCAN interfaces when set" range="16" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT1_GPU_ASTC_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="GPU Adaptive Scalable Texture Compression is supported when set" range="15" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT1_VENDEC_HEV_DEC_EN_PROXY" width="1" begin="13" end="13" resetval="0x0" description="Video Codec HEVC/H.265 decode function enable" range="13" rwaccess="R"/> 
		<bitfield id="MAIN_FEATURE_STAT1_VENDEC_HEV_ENC_EN_PROXY" width="1" begin="12" end="12" resetval="0x0" description="Video Codec HEVC/H.265 encode function enable" range="12" rwaccess="R"/>
	</register>
	<register id="CFG0_IPC_SET0_PROXY" acronym="CFG0_IPC_SET0_PROXY" offset="0x2100" width="32" description="Generate  interprocessor communication interrupt to C71x core0">
		<bitfield id="IPC_SET0_IPC_SRC_SET_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET0_IPC_SET_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET1_PROXY" acronym="CFG0_IPC_SET1_PROXY" offset="0x2104" width="32" description="Generate  interprocessor communication interrupt to C71x core1">
		<bitfield id="IPC_SET1_IPC_SRC_SET_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET1_IPC_SET_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET8_PROXY" acronym="CFG0_IPC_SET8_PROXY" offset="0x2120" width="32" description="Generate  interprocessor communication interrupt to ARM MPU cluster0 core0">
		<bitfield id="IPC_SET8_IPC_SRC_SET_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET8_IPC_SET_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET9_PROXY" acronym="CFG0_IPC_SET9_PROXY" offset="0x2124" width="32" description="Generate  interprocessor communication interrupt to ARM MPU cluster0 core1">
		<bitfield id="IPC_SET9_IPC_SRC_SET_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET9_IPC_SET_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET16_PROXY" acronym="CFG0_IPC_SET16_PROXY" offset="0x2140" width="32" description="Generate  interprocessor communication interrupt to MAIN R5 cluster0 core0">
		<bitfield id="IPC_SET16_IPC_SRC_SET_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET16_IPC_SET_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET17_PROXY" acronym="CFG0_IPC_SET17_PROXY" offset="0x2144" width="32" description="Generate  interprocessor communication interrupt to MAIN R5 cluster0 core1">
		<bitfield id="IPC_SET17_IPC_SRC_SET_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET17_IPC_SET_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET18_PROXY" acronym="CFG0_IPC_SET18_PROXY" offset="0x2148" width="32" description="Generate  interprocessor communication interrupt to MAIN R5 cluster1 core0">
		<bitfield id="IPC_SET18_IPC_SRC_SET_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET18_IPC_SET_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_SET19_PROXY" acronym="CFG0_IPC_SET19_PROXY" offset="0x214C" width="32" description="Generate  interprocessor communication interrupt to MAIN R5 cluster1 core1">
		<bitfield id="IPC_SET19_IPC_SRC_SET_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Sets both SRC_SETx and the SRC_CLRx bit in the corresponding IPC_CLR         register" range="31 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="IPC_SET19_IPC_SET_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns 0Write:  0 - No effect  1 - Sets both the IPC_SET and the IPC_CLR bit in the corresponding IPC_CLR      register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_IPC_CLR0_PROXY" acronym="CFG0_IPC_CLR0_PROXY" offset="0x2180" width="32" description="Acknowledge interprocessor communication interrupt to C71x core0">
		<bitfield id="IPC_CLR0_IPC_SRC_CLR_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR0_IPC_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR1_PROXY" acronym="CFG0_IPC_CLR1_PROXY" offset="0x2184" width="32" description="Acknowledge interprocessor communication interrupt to C71x core1">
		<bitfield id="IPC_CLR1_IPC_SRC_CLR_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR1_IPC_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR8_PROXY" acronym="CFG0_IPC_CLR8_PROXY" offset="0x21A0" width="32" description="Acknowledge interprocessor communication interrupt to ARM MPU cluster0  core0">
		<bitfield id="IPC_CLR8_IPC_SRC_CLR_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR8_IPC_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR9_PROXY" acronym="CFG0_IPC_CLR9_PROXY" offset="0x21A4" width="32" description="Acknowledge interprocessor communication interrupt to ARM MPU cluster0  core1">
		<bitfield id="IPC_CLR9_IPC_SRC_CLR_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR9_IPC_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR16_PROXY" acronym="CFG0_IPC_CLR16_PROXY" offset="0x21C0" width="32" description="Acknowledge  interprocessor communication interrupt to MAIN R5 cluster0 core0">
		<bitfield id="IPC_CLR16_IPC_SRC_CLR_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR16_IPC_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR17_PROXY" acronym="CFG0_IPC_CLR17_PROXY" offset="0x21C4" width="32" description="Acknowledge  interprocessor communication interrupt to MAIN R5 cluster0 core1">
		<bitfield id="IPC_CLR17_IPC_SRC_CLR_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR17_IPC_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR18_PROXY" acronym="CFG0_IPC_CLR18_PROXY" offset="0x21C8" width="32" description="Acknowledge  interprocessor communication interrupt to MAIN R5 cluster1 core0">
		<bitfield id="IPC_CLR18_IPC_SRC_CLR_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR18_IPC_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_IPC_CLR19_PROXY" acronym="CFG0_IPC_CLR19_PROXY" offset="0x21CC" width="32" description="Acknowledge  interprocessor communication interrupt to MAIN R5 cluster1 core1">
		<bitfield id="IPC_CLR19_IPC_SRC_CLR_PROXY" width="28" begin="31" end="4" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both SRC_CLRx and the SRC_SETx bit in the corresponding IPC_GEN register" range="31 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="IPC_CLR19_IPC_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Read returns current valueWrite:  0 - No effect  1 - Clears both IPC_CLR and the IPC_SET bit in the corresponding IPC_SET register" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_PCI_DEVICE_ID_PROXY" acronym="CFG0_PCI_DEVICE_ID_PROXY" offset="0x2210" width="32" description="PCIe device ID and vendor ID register">
		<bitfield id="PCI_DEVICE_ID_DEVICE_ID_PROXY" width="16" begin="31" end="16" resetval="0x0" description="Product ID defaults to 16'hB013" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="PCI_DEVICE_ID_VENDOR_ID_PROXY" width="16" begin="15" end="0" resetval="0x4172" description="TI Vendor ID" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB_DEVICE_ID_PROXY" acronym="CFG0_USB_DEVICE_ID_PROXY" offset="0x2220" width="32" description="USB device and vendor ID register">
		<bitfield id="USB_DEVICE_ID_DEVICE_ID_PROXY" width="16" begin="31" end="16" resetval="0x0" description="Product ID defaults to 16'h6168" range="31 - 16" rwaccess="R/W"/> 
		<bitfield id="USB_DEVICE_ID_VENDOR_ID_PROXY" width="16" begin="15" end="0" resetval="0x1105" description="TI Vendor ID" range="15 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK0_PROXY" acronym="CFG0_LOCK0_KICK0_PROXY" offset="0x3008" width="32" description="This register must be written with the designated key value followed by a write to LOCK0_KICK1 with its key value before write-protected Partition 0 registers can be written.">
		<bitfield id="LOCK0_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK0_KICK1_PROXY" acronym="CFG0_LOCK0_KICK1_PROXY" offset="0x300C" width="32" description="This register must be written with the designated key value after a write to LOCK0_KICK0 with its key value before write-protected Partition 0 registers can be written.">
		<bitfield id="LOCK0_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_intr_raw_status_PROXY" acronym="CFG0_intr_raw_status_PROXY" offset="0x3010" width="32" description="">
		<bitfield id="PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Raw status is read. Write a 1 to set the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enabled_status_clear_PROXY" acronym="CFG0_intr_enabled_status_clear_PROXY" offset="0x3014" width="32" description="">
		<bitfield id="ENABLED_PROXY_ERR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_KICK_ERR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_ADDR_ERR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ENABLED_PROT_ERR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error. Enabled status is read. Write a 1 to clear the status. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_intr_enable_PROXY" acronym="CFG0_intr_enable_PROXY" offset="0x3018" width="32" description="">
		<bitfield id="PROXY_ERR_EN_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TS"/> 
		<bitfield id="KICK_ERR_EN_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TS"/> 
		<bitfield id="ADDR_ERR_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PROT_ERR_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable. Write a 1 to set the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_intr_enable_clear_PROXY" acronym="CFG0_intr_enable_clear_PROXY" offset="0x301C" width="32" description="">
		<bitfield id="PROXY_ERR_EN_CLR_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Proxy0 access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="3" rwaccess="R/W1TC"/> 
		<bitfield id="KICK_ERR_EN_CLR_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Kick access violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="2" rwaccess="R/W1TC"/> 
		<bitfield id="ADDR_ERR_EN_CLR_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Addressing violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PROT_ERR_EN_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Protection violation error enable clear. Write a 1 to clear the enable. Writing a 0 has no effect." range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_eoi_PROXY" acronym="CFG0_eoi_PROXY" offset="0x3020" width="32" description="This register should be written with interrupt distribution value required by the device architecture to indicate service completion of the MMR interrupt.  This value is not used on this device.">
		<bitfield id="EOI_VECTOR_PROXY" width="8" begin="7" end="0" resetval="0x0" description="EOI vector value. Write this with interrupt distribution value in the chip." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_fault_address_PROXY" acronym="CFG0_fault_address_PROXY" offset="0x3024" width="32" description="">
		<bitfield id="FAULT_ADDR_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Fault Address." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_type_status_PROXY" acronym="CFG0_fault_type_status_PROXY" offset="0x3028" width="32" description="">
		<bitfield id="FAULT_NS_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Non-secure access." range="6" rwaccess="R"/> 
		<bitfield id="FAULT_TYPE_PROXY" width="6" begin="5" end="0" resetval="0x0" description="Fault Type   10_0000 = Supervisor read  fault  - priv = 1 dir = 1 dtype != 1    01_0000 = Supervisor write fault  - priv = 1 dir = 0   00_1000 = Supervisor execute fault - priv = 1 dir = 1 dtype = 1   00_0100 = User read  fault - priv = 0 dir = 1 dtype = 1   00_0010 = User write fault - priv = 0 dir = 0   00_0001 = User execute fault - priv = 0 dir = 1 dtype = 1   00_0000 = No fault" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_attr_status_PROXY" acronym="CFG0_fault_attr_status_PROXY" offset="0x302C" width="32" description="">
		<bitfield id="FAULT_XID_PROXY" width="12" begin="31" end="20" resetval="0x0" description="XID." range="31 - 20" rwaccess="R"/> 
		<bitfield id="FAULT_ROUTEID_PROXY" width="12" begin="19" end="8" resetval="0x0" description="Route ID." range="19 - 8" rwaccess="R"/> 
		<bitfield id="FAULT_PRIVID_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Privilege ID." range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_fault_clear_PROXY" acronym="CFG0_fault_clear_PROXY" offset="0x3030" width="32" description="">
		<bitfield id="FAULT_CLR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Fault clear. Writing a 1 clears the current fault. Writing a 0 has no effect." range="0" rwaccess="W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R0" acronym="CFG0_CLAIMREG_P0_R0" offset="0x3100" width="32" description="">
		<bitfield id="CLAIMREG_P0_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R1" acronym="CFG0_CLAIMREG_P0_R1" offset="0x3104" width="32" description="">
		<bitfield id="CLAIMREG_P0_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R2" acronym="CFG0_CLAIMREG_P0_R2" offset="0x3108" width="32" description="">
		<bitfield id="CLAIMREG_P0_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R3" acronym="CFG0_CLAIMREG_P0_R3" offset="0x310C" width="32" description="">
		<bitfield id="CLAIMREG_P0_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R4" acronym="CFG0_CLAIMREG_P0_R4" offset="0x3110" width="32" description="">
		<bitfield id="CLAIMREG_P0_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R5" acronym="CFG0_CLAIMREG_P0_R5" offset="0x3114" width="32" description="">
		<bitfield id="CLAIMREG_P0_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P0_R6" acronym="CFG0_CLAIMREG_P0_R6" offset="0x3118" width="32" description="">
		<bitfield id="CLAIMREG_P0_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 0" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_CTRL" acronym="CFG0_USB0_CTRL" offset="0x4000" width="32" description="Controls USB0 operation">
		<bitfield id="USB0_CTRL_SERDES_SEL" width="1" begin="27" end="27" resetval="0x0" description="Serdes Selection.The USB3_0  interface can be mapped to 2 different SERDES lanes.  This bit selects which SERDES drives the USB3 PIPE interface input clock, data and control signals.  Programming should align with the SERDES0_LN3_CTRL and SERDES0_LN1_CTRL lane_func_sel programming.  0 - SERDES0 Ln3 drives USB3_0 inputs  1 - SERDES0 Ln1 drives USB3_0 inputs" range="27" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_PHY_CTRL" acronym="CFG0_USB0_PHY_CTRL" offset="0x4008" width="32" description="Configures the USB0 Phy operation">
		<bitfield id="USB0_PHY_CTRL_CORE_VOLTAGE" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY core voltage  0 - Core voltage is 0.85 V  1 - Core voltage is 0.80 V" range="31" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CPSW2_ENET1_CTRL" acronym="CFG0_CPSW2_ENET1_CTRL" offset="0x4034" width="32" description="Controls MAIN CPSW_2G Ethernet Port1 operation">
		<bitfield id="CPSW2_ENET1_CTRL_RGMII_ID_MODE" width="1" begin="4" end="4" resetval="0x0" description="Port 1 RGMII internal transmit delay selection  0 - Internal transmit delay  1 - No internal transmit delay" range="4" rwaccess="R/W"/> 
		<bitfield id="CPSW2_ENET1_CTRL_MODE_SEL" width="2" begin="1" end="0" resetval="0x2" description="Selects Ethernet switch Port1 interface    Field values (Others are reserved):   2'b00  -  GMII/MII (not supported)   2'b01  -  RMII   2'b10  -  RGMII   2'b11  -  SGMII (not supported)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE1_CTRL" acronym="CFG0_PCIE1_CTRL" offset="0x4074" width="32" description="Controls PCIe1 operation">
		<bitfield id="PCIE1_CTRL_LANE_COUNT" width="2" begin="9" end="8" resetval="0x0" description="Configures the PCIe lane count  00 - Select 1-lane operation  01 - Select 2-lane operation  1x - Select 4-lane operation" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PCIE1_CTRL_MODE_SEL" width="1" begin="7" end="7" resetval="0x0" description="Selects the operating mode  0 - Endpoint  1 - Root Complex" range="7" rwaccess="R/W"/> 
		<bitfield id="PCIE1_CTRL_GENERATION_SEL" width="2" begin="1" end="0" resetval="0x2" description="Configures  the PCIe generation support in the PCIe capabilities linked-list  Field values (Others are reserved):   2'b01  -  Gen2 - Controller advertises Gen1 &#38; Gen2 capability and link operates at either speed   2'b10  -  Gen3 - Controller advertises Gen1, Gen2, &#38; Gen3 capability and link operates at any of the three speeds   2'b11  -  Reserved" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_LN0_CTRL" acronym="CFG0_SERDES0_LN0_CTRL" offset="0x4080" width="32" description="Controls SERDES0 lane0 selection">
		<bitfield id="SERDES0_LN0_CTRL_LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane0 function  Field values (Others are reserved):   2'b00  -  IP1 - eDP0 Lane 0   2'b01  -  IP2 - PCIe1 Lane 0   2'b10  -  IP3 - Not used   2'b11  -  IP4 - Hyperlink (VUSR) Lane 0" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_LN1_CTRL" acronym="CFG0_SERDES0_LN1_CTRL" offset="0x4084" width="32" description="Controls SERDES0 lane1 selection">
		<bitfield id="SERDES0_LN1_CTRL_LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane1 function  Field values (Others are reserved):   2'b00  -  IP1 - eDP0 Lane 1   2'b01  -  IP2 - PCIe1 Lane 1   2'b10  -  IP3 - USB3_0   2'b11  -  IP4 - Hyperlink (VUSR) Lane 1" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_LN2_CTRL" acronym="CFG0_SERDES0_LN2_CTRL" offset="0x4088" width="32" description="Controls SERDES0 lane2 selection">
		<bitfield id="SERDES0_LN2_CTRL_LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane2 function  Field values (Others are reserved):   2'b00  -  IP1 - eDP0 Lane 2/0   2'b01  -  IP2 - PCIe1 Lane 2   2'b10  -  IP3 - Not Used   2'b11  -  Ip4 - Hyperlink (VUSR) Lane 2" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_LN3_CTRL" acronym="CFG0_SERDES0_LN3_CTRL" offset="0x408C" width="32" description="Controls SERDES0 lane3 selection">
		<bitfield id="SERDES0_LN3_CTRL_LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane3 function  Field values (Others are reserved):   2'b00  -  IP1 - eDP0 Lane 3/1   2'b01  -  IP2 - PCIe1 Lane 3   2'b10  -  IP3 - USB3_0   2'b11  -  IP4 - Hyperlink (VUSR) Lane 3" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_CTRL" acronym="CFG0_SERDES0_CTRL" offset="0x40E0" width="32" description="Controls SERDES0 operation">
		<bitfield id="SERDES0_CTRL_RET_EN" width="1" begin="8" end="8" resetval="0x0" description="Retention enable" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM0_CTRL" acronym="CFG0_EPWM0_CTRL" offset="0x4140" width="32" description="Controls ePWM0 Operation">
		<bitfield id="EPWM0_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers  0 - Disabled  1 - Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM0_CTRL_TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable ePWM timebase clock  0 - Disabled  1 - EnabledThis bit is OR'd with SUP_CTRL7_pwm0_tb_clken.  Setting the tb_clken in either register will start the timebase counter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM1_CTRL" acronym="CFG0_EPWM1_CTRL" offset="0x4144" width="32" description="Controls ePWM1 Operation">
		<bitfield id="EPWM1_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers  0 - Disabled  1 - Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM1_CTRL_TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable ePWM timebase clock  0 - Disabled  1 - EnabledThis bit is OR'd with SUP_CTRL7_pwm1_tb_clken.  Setting the tb_clken in either register will start the timebase counter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM2_CTRL" acronym="CFG0_EPWM2_CTRL" offset="0x4148" width="32" description="Controls ePWM2 Operation">
		<bitfield id="EPWM2_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers  0 - Disabled  1 - Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM2_CTRL_TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable ePWM timebase clock  0 - Disabled  1 - EnabledThis bit is OR'd with SUP_CTRL7_pwm2_tb_clken.  Setting the tb_clken in either register will start the timebase counter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM3_CTRL" acronym="CFG0_EPWM3_CTRL" offset="0x414C" width="32" description="Controls ePWM3 Operation">
		<bitfield id="EPWM3_CTRL_SYNCIN_SEL" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the PWM3 synchronization input  Field values (Others are reserved):   3'b000  -  PWM3_SYNCIN Pin   3'b001  -  PWM2 syncout signal, daisy chained   3'b010  -  None   3'b011  -  None   3'b100  -  None   3'b101  -  None   3'b110  -  None   3'b111  -  None" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="EPWM3_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers  0 - Disabled  1 - Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM3_CTRL_TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable ePWM timebase clock  0 - Disabled  1 - EnabledThis bit is OR'd with SUP_CTRL7_pwm3_tb_clken.  Setting the tb_clken in either register will start the timebase counter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM4_CTRL" acronym="CFG0_EPWM4_CTRL" offset="0x4150" width="32" description="Controls ePWM4 Operation">
		<bitfield id="EPWM4_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers  0 - Disabled  1 - Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM4_CTRL_TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable ePWM timebase clock  0 - Disabled  1 - EnabledThis bit is OR'd with SUP_CTRL7_pwm4_tb_clken.  Setting the tb_clken in either register will start the timebase counter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM5_CTRL" acronym="CFG0_EPWM5_CTRL" offset="0x4154" width="32" description="Controls ePWM5 Operation">
		<bitfield id="EPWM5_CTRL_EALLOW" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers  0 - Disabled  1 - Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM5_CTRL_TB_CLKEN" width="1" begin="0" end="0" resetval="0x0" description="Enable ePWM timebase clock  0 - Disabled  1 - EnabledThis bit is OR'd with SUP_CTRL7_pwm5_tb_clken.  Setting the tb_clken in either register will start the timebase counter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SOCA_SEL" acronym="CFG0_SOCA_SEL" offset="0x4160" width="32" description="Selects Start of Conversion A output signal source.  Each ePWM provides a SOCA event that can be used to trigger external ADCs. All ePWM SOCA events are ORed together allowing any of the 6 ePWMs to generate the event (if enabled within the ePWM). This event is then muxed with an ICSSx host interrupt allowing either an ICSSx or ePWMs to source  the SOCA event pin.">
		<bitfield id="SOCA_SEL_SOCA_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC A output source  Field values (Others are reserved):   2'b00  -  OR of all eHRPWM SOCA outputs   2'b01  -  None   2'b10  -  None   2'b11  -  None" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SOCB_SEL" acronym="CFG0_SOCB_SEL" offset="0x4164" width="32" description="Selects Start of Conversion B output signal source.. Each ePWM provides a SOCB event that can be used to trigger external ADCs. All ePWM SOCB events are ORed together allowing any of the 6 ePWMs to generate the event (if enabled within the ePWM).">
		<bitfield id="SOCB_SEL_SOCB_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC B output source  Field values (Others are reserved):   2'b00  -  OR of all eHRPWM SOCB ouputs   2'b01  -  None   2'b10  -  None   2'b11  -  None" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP_STAT" acronym="CFG0_EQEP_STAT" offset="0x41A0" width="32" description="Displays status of EQEP modules">
		<bitfield id="EQEP_STAT_PHASE_ERR2" width="1" begin="2" end="2" resetval="0x0" description="eQEP2 Phase error status  0 - No error  1 - Phase error occurred" range="2" rwaccess="R"/> 
		<bitfield id="EQEP_STAT_PHASE_ERR1" width="1" begin="1" end="1" resetval="0x0" description="eQEP1 Phase error status  0 - No error  1 - Phase error occurred" range="1" rwaccess="R"/> 
		<bitfield id="EQEP_STAT_PHASE_ERR0" width="1" begin="0" end="0" resetval="0x0" description="eQEP0 Phase error status  0 - No error  1 - Phase error occurred" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_SDIO1_CTRL" acronym="CFG0_SDIO1_CTRL" offset="0x41B4" width="32" description="Controls drive strength of MMC1 SDIO mode pins">
		<bitfield id="SDIO1_CTRL_DRV_STR" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER0_CTRL" acronym="CFG0_TIMER0_CTRL" offset="0x4200" width="32" description="Controls TIMER0 operation">
		<bitfield id="TIMER0_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER0 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER1_CTRL" acronym="CFG0_TIMER1_CTRL" offset="0x4204" width="32" description="Controls TIMER1 operation">
		<bitfield id="TIMER1_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER1 to TIMER0" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER1_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER1 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER2_CTRL" acronym="CFG0_TIMER2_CTRL" offset="0x4208" width="32" description="Controls TIMER2 operation">
		<bitfield id="TIMER2_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER2 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER3_CTRL" acronym="CFG0_TIMER3_CTRL" offset="0x420C" width="32" description="Controls TIMER3 operation">
		<bitfield id="TIMER3_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER3 to TIMER2" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER3_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER3 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER4_CTRL" acronym="CFG0_TIMER4_CTRL" offset="0x4210" width="32" description="Controls TIMER4 operation">
		<bitfield id="TIMER4_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER4 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER5_CTRL" acronym="CFG0_TIMER5_CTRL" offset="0x4214" width="32" description="Controls TIMER5 operation">
		<bitfield id="TIMER5_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER5 to TIMER4" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER5_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER5 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER6_CTRL" acronym="CFG0_TIMER6_CTRL" offset="0x4218" width="32" description="Controls TIMER6 operation">
		<bitfield id="TIMER6_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER6 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER7_CTRL" acronym="CFG0_TIMER7_CTRL" offset="0x421C" width="32" description="Controls TIMER7 operation">
		<bitfield id="TIMER7_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER7 to TIMER6" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER7_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER7 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER8_CTRL" acronym="CFG0_TIMER8_CTRL" offset="0x4220" width="32" description="Controls TIMER8 operation">
		<bitfield id="TIMER8_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER8 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER9_CTRL" acronym="CFG0_TIMER9_CTRL" offset="0x4224" width="32" description="Controls TIMER9 operation">
		<bitfield id="TIMER9_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER9 to TIMER8" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER9_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER9 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER10_CTRL" acronym="CFG0_TIMER10_CTRL" offset="0x4228" width="32" description="Controls TIMER10 operation">
		<bitfield id="TIMER10_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER10 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER11_CTRL" acronym="CFG0_TIMER11_CTRL" offset="0x422C" width="32" description="Controls TIMER11 operation">
		<bitfield id="TIMER11_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER11 to TIMER10" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER11_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER11 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER12_CTRL" acronym="CFG0_TIMER12_CTRL" offset="0x4230" width="32" description="Controls TIMER12 operation">
		<bitfield id="TIMER12_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER12 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER13_CTRL" acronym="CFG0_TIMER13_CTRL" offset="0x4234" width="32" description="Controls TIMER13 operation">
		<bitfield id="TIMER13_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER13 to TIMER12" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER13_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER13 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER14_CTRL" acronym="CFG0_TIMER14_CTRL" offset="0x4238" width="32" description="Controls TIMER14 operation">
		<bitfield id="TIMER14_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER14 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER15_CTRL" acronym="CFG0_TIMER15_CTRL" offset="0x423C" width="32" description="Controls TIMER15 operation">
		<bitfield id="TIMER15_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER15 to TIMER14" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER15_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER15 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER16_CTRL" acronym="CFG0_TIMER16_CTRL" offset="0x4240" width="32" description="Controls TIMER16 operation">
		<bitfield id="TIMER16_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER16 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER17_CTRL" acronym="CFG0_TIMER17_CTRL" offset="0x4244" width="32" description="Controls TIMER17 operation">
		<bitfield id="TIMER17_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER17 to TIMER16" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER17_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER17 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER18_CTRL" acronym="CFG0_TIMER18_CTRL" offset="0x4248" width="32" description="Controls TIMER18 operation">
		<bitfield id="TIMER18_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER18 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER19_CTRL" acronym="CFG0_TIMER19_CTRL" offset="0x424C" width="32" description="Controls TIMER19 operation">
		<bitfield id="TIMER19_CTRL_CASCADE_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER19 to TIMER18" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER19_CTRL_CAP_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER19 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO0_CTRL" acronym="CFG0_TIMERIO0_CTRL" offset="0x4280" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO0_CTRL_OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO0 output  Field values (Others are reserved):   5'b00000  -  TIMERIO0 is driven by TIMER0 output   5'b00001  -  TIMERIO0 is driven by TIMER1 output   5'b00010  -  TIMERIO0 is driven by TIMER2 output   5'b00011  -  TIMERIO0 is driven by TIMER3 output   5'b00100  -  TIMERIO0 is driven by TIMER4 output   5'b00101  -  TIMERIO0 is driven by TIMER5 output   5'b00110  -  TIMERIO0 is driven by TIMER6 output   5'b00111  -  TIMERIO0 is driven by TIMER7 output   5'b01000  -  TIMERIO0 is driven by TIMER8 output   5'b01001  -  TIMERIO0 is driven by TIMER9 output   5'b01010  -  TIMERIO0 is driven by TIMER10 output   5'b01011  -  TIMERIO0 is driven by TIMER11 output   5'b01100  -  TIMERIO0 is driven by TIMER12 output   5'b01101  -  TIMERIO0 is driven by TIMER13 output   5'b01110  -  TIMERIO0 is driven by TIMER14 output   5'b01111  -  TIMERIO0 is driven by TIMER15 output   5'b10000  -  TIMERIO0 is driven by TIMER16 output   5'b10001  -  TIMERIO0 is driven by TIMER17 output   5'b10010  -  TIMERIO0 is driven by TIMER18 output   5'b10011  -  TIMERIO0 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO1_CTRL" acronym="CFG0_TIMERIO1_CTRL" offset="0x4284" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO1_CTRL_OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO1 output  Field values (Others are reserved):   5'b00000  -  TIMERIO1 is driven by TIMER0 output   5'b00001  -  TIMERIO1 is driven by TIMER1 output   5'b00010  -  TIMERIO1 is driven by TIMER2 output   5'b00011  -  TIMERIO1 is driven by TIMER3 output   5'b00100  -  TIMERIO1 is driven by TIMER4 output   5'b00101  -  TIMERIO1 is driven by TIMER5 output   5'b00110  -  TIMERIO1 is driven by TIMER6 output   5'b00111  -  TIMERIO1 is driven by TIMER7 output   5'b01000  -  TIMERIO1 is driven by TIMER8 output   5'b01001  -  TIMERIO1 is driven by TIMER9 output   5'b01010  -  TIMERIO1 is driven by TIMER10 output   5'b01011  -  TIMERIO1 is driven by TIMER11 output   5'b01100  -  TIMERIO1 is driven by TIMER12 output   5'b01101  -  TIMERIO1 is driven by TIMER13 output   5'b01110  -  TIMERIO1 is driven by TIMER14 output   5'b01111  -  TIMERIO1 is driven by TIMER15 output   5'b10000  -  TIMERIO1 is driven by TIMER16 output   5'b10001  -  TIMERIO1 is driven by TIMER17 output   5'b10010  -  TIMERIO1 is driven by TIMER18 output   5'b10011  -  TIMERIO1 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO2_CTRL" acronym="CFG0_TIMERIO2_CTRL" offset="0x4288" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO2_CTRL_OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO2 output  Field values (Others are reserved):   5'b00000  -  TIMERIO2 is driven by TIMER0 output   5'b00001  -  TIMERIO2 is driven by TIMER1 output   5'b00010  -  TIMERIO2 is driven by TIMER2 output   5'b00011  -  TIMERIO2 is driven by TIMER3 output   5'b00100  -  TIMERIO2 is driven by TIMER4 output   5'b00101  -  TIMERIO2 is driven by TIMER5 output   5'b00110  -  TIMERIO2 is driven by TIMER6 output   5'b00111  -  TIMERIO2 is driven by TIMER7 output   5'b01000  -  TIMERIO2 is driven by TIMER8 output   5'b01001  -  TIMERIO2 is driven by TIMER9 output   5'b01010  -  TIMERIO2 is driven by TIMER10 output   5'b01011  -  TIMERIO2 is driven by TIMER11 output   5'b01100  -  TIMERIO2 is driven by TIMER12 output   5'b01101  -  TIMERIO2 is driven by TIMER13 output   5'b01110  -  TIMERIO2 is driven by TIMER14 output   5'b01111  -  TIMERIO2 is driven by TIMER15 output   5'b10000  -  TIMERIO2 is driven by TIMER16 output   5'b10001  -  TIMERIO2 is driven by TIMER17 output   5'b10010  -  TIMERIO2 is driven by TIMER18 output   5'b10011  -  TIMERIO2 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO3_CTRL" acronym="CFG0_TIMERIO3_CTRL" offset="0x428C" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO3_CTRL_OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO3 output  Field values (Others are reserved):   5'b00000  -  TIMERIO3 is driven by TIMER0 output   5'b00001  -  TIMERIO3 is driven by TIMER1 output   5'b00010  -  TIMERIO3 is driven by TIMER2 output   5'b00011  -  TIMERIO3 is driven by TIMER3 output   5'b00100  -  TIMERIO3 is driven by TIMER4 output   5'b00101  -  TIMERIO3 is driven by TIMER5 output   5'b00110  -  TIMERIO3 is driven by TIMER6 output   5'b00111  -  TIMERIO3 is driven by TIMER7 output   5'b01000  -  TIMERIO3 is driven by TIMER8 output   5'b01001  -  TIMERIO3 is driven by TIMER9 output   5'b01010  -  TIMERIO3 is driven by TIMER10 output   5'b01011  -  TIMERIO3 is driven by TIMER11 output   5'b01100  -  TIMERIO3 is driven by TIMER12 output   5'b01101  -  TIMERIO3 is driven by TIMER13 output   5'b01110  -  TIMERIO3 is driven by TIMER14 output   5'b01111  -  TIMERIO3 is driven by TIMER15 output   5'b10000  -  TIMERIO3 is driven by TIMER16 output   5'b10001  -  TIMERIO3 is driven by TIMER17 output   5'b10010  -  TIMERIO3 is driven by TIMER18 output   5'b10011  -  TIMERIO3 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO4_CTRL" acronym="CFG0_TIMERIO4_CTRL" offset="0x4290" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO4_CTRL_OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO4 output  Field values (Others are reserved):   5'b00000  -  TIMERIO4 is driven by TIMER0 output   5'b00001  -  TIMERIO4 is driven by TIMER1 output   5'b00010  -  TIMERIO4 is driven by TIMER2 output   5'b00011  -  TIMERIO4 is driven by TIMER3 output   5'b00100  -  TIMERIO4 is driven by TIMER4 output   5'b00101  -  TIMERIO4 is driven by TIMER5 output   5'b00110  -  TIMERIO4 is driven by TIMER6 output   5'b00111  -  TIMERIO4 is driven by TIMER7 output   5'b01000  -  TIMERIO4 is driven by TIMER8 output   5'b01001  -  TIMERIO4 is driven by TIMER9 output   5'b01010  -  TIMERIO4 is driven by TIMER10 output   5'b01011  -  TIMERIO4 is driven by TIMER11 output   5'b01100  -  TIMERIO4 is driven by TIMER12 output   5'b01101  -  TIMERIO4 is driven by TIMER13 output   5'b01110  -  TIMERIO4 is driven by TIMER14 output   5'b01111  -  TIMERIO4 is driven by TIMER15 output   5'b10000  -  TIMERIO4 is driven by TIMER16 output   5'b10001  -  TIMERIO4 is driven by TIMER17 output   5'b10010  -  TIMERIO4 is driven by TIMER18 output   5'b10011  -  TIMERIO4 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO5_CTRL" acronym="CFG0_TIMERIO5_CTRL" offset="0x4294" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO5_CTRL_OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO5 output  Field values (Others are reserved):   5'b00000  -  TIMERIO5 is driven by TIMER0 output   5'b00001  -  TIMERIO5 is driven by TIMER1 output   5'b00010  -  TIMERIO5 is driven by TIMER2 output   5'b00011  -  TIMERIO5 is driven by TIMER3 output   5'b00100  -  TIMERIO5 is driven by TIMER4 output   5'b00101  -  TIMERIO5 is driven by TIMER5 output   5'b00110  -  TIMERIO5 is driven by TIMER6 output   5'b00111  -  TIMERIO5 is driven by TIMER7 output   5'b01000  -  TIMERIO5 is driven by TIMER8 output   5'b01001  -  TIMERIO5 is driven by TIMER9 output   5'b01010  -  TIMERIO5 is driven by TIMER10 output   5'b01011  -  TIMERIO5 is driven by TIMER11 output   5'b01100  -  TIMERIO5 is driven by TIMER12 output   5'b01101  -  TIMERIO5 is driven by TIMER13 output   5'b01110  -  TIMERIO5 is driven by TIMER14 output   5'b01111  -  TIMERIO5 is driven by TIMER15 output   5'b10000  -  TIMERIO5 is driven by TIMER16 output   5'b10001  -  TIMERIO5 is driven by TIMER17 output   5'b10010  -  TIMERIO5 is driven by TIMER18 output   5'b10011  -  TIMERIO5 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO6_CTRL" acronym="CFG0_TIMERIO6_CTRL" offset="0x4298" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO6_CTRL_OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO6 output  Field values (Others are reserved):   5'b00000  -  TIMERIO6 is driven by TIMER0 output   5'b00001  -  TIMERIO6 is driven by TIMER1 output   5'b00010  -  TIMERIO6 is driven by TIMER2 output   5'b00011  -  TIMERIO6 is driven by TIMER3 output   5'b00100  -  TIMERIO6 is driven by TIMER4 output   5'b00101  -  TIMERIO6 is driven by TIMER5 output   5'b00110  -  TIMERIO6 is driven by TIMER6 output   5'b00111  -  TIMERIO6 is driven by TIMER7 output   5'b01000  -  TIMERIO6 is driven by TIMER8 output   5'b01001  -  TIMERIO6 is driven by TIMER9 output   5'b01010  -  TIMERIO6 is driven by TIMER10 output   5'b01011  -  TIMERIO6 is driven by TIMER11 output   5'b01100  -  TIMERIO6 is driven by TIMER12 output   5'b01101  -  TIMERIO6 is driven by TIMER13 output   5'b01110  -  TIMERIO6 is driven by TIMER14 output   5'b01111  -  TIMERIO6 is driven by TIMER15 output   5'b10000  -  TIMERIO6 is driven by TIMER16 output   5'b10001  -  TIMERIO6 is driven by TIMER17 output   5'b10010  -  TIMERIO6 is driven by TIMER18 output   5'b10011  -  TIMERIO6 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO7_CTRL" acronym="CFG0_TIMERIO7_CTRL" offset="0x429C" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO7_CTRL_OUT_SEL" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO7 output  Field values (Others are reserved):   5'b00000  -  TIMERIO7 is driven by TIMER0 output   5'b00001  -  TIMERIO7 is driven by TIMER1 output   5'b00010  -  TIMERIO7 is driven by TIMER2 output   5'b00011  -  TIMERIO7 is driven by TIMER3 output   5'b00100  -  TIMERIO7 is driven by TIMER4 output   5'b00101  -  TIMERIO7 is driven by TIMER5 output   5'b00110  -  TIMERIO7 is driven by TIMER6 output   5'b00111  -  TIMERIO7 is driven by TIMER7 output   5'b01000  -  TIMERIO7 is driven by TIMER8 output   5'b01001  -  TIMERIO7 is driven by TIMER9 output   5'b01010  -  TIMERIO7 is driven by TIMER10 output   5'b01011  -  TIMERIO7 is driven by TIMER11 output   5'b01100  -  TIMERIO7 is driven by TIMER12 output   5'b01101  -  TIMERIO7 is driven by TIMER13 output   5'b01110  -  TIMERIO7 is driven by TIMER14 output   5'b01111  -  TIMERIO7 is driven by TIMER15 output   5'b10000  -  TIMERIO7 is driven by TIMER16 output   5'b10001  -  TIMERIO7 is driven by TIMER17 output   5'b10010  -  TIMERIO7 is driven by TIMER18 output   5'b10011  -  TIMERIO7 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_I2C0_CTRL" acronym="CFG0_I2C0_CTRL" offset="0x42E0" width="32" description="Controls  I2C0 operation for open drain I/Os">
		<bitfield id="I2C0_CTRL_HS_MCS_EN" width="1" begin="0" end="0" resetval="0x0" description="HS Mode master current source enable.When set, enables the current-source pull-up on the SCL output.  Only one master on the I2C bus should enable SCL current sourcing." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPHY_TX0_CTRL" acronym="CFG0_DPHY_TX0_CTRL" offset="0x4300" width="32" description="Controls DPHY_TX0 operation">
		<bitfield id="DPHY_TX0_CTRL_LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the 4 lanes of DPHY_TX 0   Field values (Others are reserved):   2'b00  -  IP1 (DSI_0 PPI0)   2'b01  -  IP2 (CSI-TX0)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPHY_TX1_CTRL" acronym="CFG0_DPHY_TX1_CTRL" offset="0x4304" width="32" description="Controls DPHY_TX1 operation">
		<bitfield id="DPHY_TX1_CTRL_LANE_FUNC_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the 4 lanes of DPHY_TX 1   Field values (Others are reserved):   2'b00  -  IP1 (DSI_1 PPI0)   2'b01  -  IP2 (CSI-TX1)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EDP0_CTRL" acronym="CFG0_EDP0_CTRL" offset="0x4310" width="32" description="Controls eDP0 operation">
		<bitfield id="EDP0_CTRL_SERDES_SEL" width="1" begin="28" end="28" resetval="0x0" description="Serdes Selection.In 1-Lane or 2-Lane mode, the eDP0 Lane 0/1  interface can be mapped to 2 different SerDes lanes.  This bit selects which SerDes lane drives the eDP0 Lane 0/1  interface input clock, data and control signals and which SerDes lane  is driven by the eDP0 output clock, data, and control signals.  Programming should align with the SERDES0_LN[3:0]_CTRL lane_func_sel programming.  In 4-lane mode, this bit must be '0'.  0 - eDP0 Lane 0/1 map to Serdes0 Lane 0/1 and eDP Lane 2/3 (if used) map to Serdes0 Lane 2/3  1 - eDP0 Lane 0/1 map to Serdes0 Lane 2/3 (eDP 1 or 2 lane mode only)" range="28" rwaccess="R/W"/> 
		<bitfield id="EDP0_CTRL_RESET_ISO" width="1" begin="8" end="8" resetval="0x0" description="Reset isolationWhen set, enables reset isolation of eDP PHY" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_CAL0_CTRL" acronym="CFG0_VPAC0_CAL0_CTRL" offset="0x4320" width="32" description="Controls VPAC0 Camera Adaptive Layer 0 interface operation">
		<bitfield id="VPAC0_CAL0_CTRL_CAL_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the CSI_RX source for the VPAC CAL0 input  Field values (Others are reserved):   2'b00  -  CSI-RX 0   2'b01  -  CSI-RX 1   2'b10  -  Reserved   2'b11  -  Reserved" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CSI_RX_LOOPBACK" acronym="CFG0_CSI_RX_LOOPBACK" offset="0x43F0" width="32" description="Controls loopback of CSI-RX inputs to CSI-TX inputs for diagnostics.">
		<bitfield id="CSI_RX_LOOPBACK_CSITX1_LB_SEL" width="2" begin="3" end="2" resetval="0x2" description="Selects the CSI-RX loopback source for CSI-TX1  Field values (Others are reserved):   2'b00  -  CSI-RX 0   2'b01  -  CSI-RX 1   2'b10  -  Reserved   2'b11  -  Reserved" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="CSI_RX_LOOPBACK_CSITX0_LB_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the CSI-RX loopback source for CSI-TX0.  Field values (Others are reserved):   2'b00  -  CSI-RX 0   2'b01  -  CSI-RX 1   2'b10  -  Reserved   2'b11  -  Reserved" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPU0_GP_IN_REQ" acronym="CFG0_GPU0_GP_IN_REQ" offset="0x4500" width="32" description="Generates GPIO input event to GPU0">
		<bitfield id="GPU0_GP_IN_REQ_REQ" width="1" begin="15" end="15" resetval="0x0" description="Input request.  This bit is set to generate a GPIO request to the GPU to read the requestor data input.  This bit should be cleared by the requestor after the GPU has acknowledged the request." range="15" rwaccess="R/W"/> 
		<bitfield id="GPU0_GP_IN_REQ_DATA" width="8" begin="7" end="0" resetval="0x0" description="GPIO requestor data input to the GPU" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPU0_GP_IN_ACK" acronym="CFG0_GPU0_GP_IN_ACK" offset="0x4504" width="32" description="Acknowledge for GPIO input event from GPU0">
		<bitfield id="GPU0_GP_IN_ACK_ACK" width="1" begin="15" end="15" resetval="0x0" description="Input acknowledge.  The GPU will set this bit to acknowledge a GPIO input request.  This will generate a gpu_gpio_ack interrupt which will be cleared when the requestor clears the req bit in the GPU_GP_IN_REQ register." range="15" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU0_GP_OUT_REQ" acronym="CFG0_GPU0_GP_OUT_REQ" offset="0x4508" width="32" description="Generates GPIO output event from GPU0">
		<bitfield id="GPU0_GP_OUT_REQ_REQ" width="1" begin="15" end="15" resetval="0x0" description="Output request.  This bit is set to generate a GPIO request from the GPU to read the requestor data output.  This will generate a gpu_gpio_req interrupt which will be cleared when the receiver clears the ack bit in the GPU_GPIO_OUT_ACK register.  This bit will be cleared by the GPU after the request has been acknowledged." range="15" rwaccess="R"/> 
		<bitfield id="GPU0_GP_OUT_REQ_DATA" width="8" begin="7" end="0" resetval="0x0" description="GPIO requestor data output from the GPU" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU0_GP_OUT_ACK" acronym="CFG0_GPU0_GP_OUT_ACK" offset="0x450C" width="32" description="Acknowledge for GPIO output event to GPU0">
		<bitfield id="GPU0_GP_OUT_ACK_ACK" width="1" begin="15" end="15" resetval="0x0" description="Output acknowledge.  The receiver of the gpu_gpio_req interrupt will set this bit to acknowledge the GPIO output request.  This bit is cleared when the GPU deasserts its gpio_output_req signal." range="15" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VUSR_CTRL" acronym="CFG0_VUSR_CTRL" offset="0x4520" width="32" description="Controls operation of the dual VUSR (Hyperlink)  module">
		<bitfield id="VUSR_CTRL_DUAL_VUSR_EN" width="1" begin="16" end="16" resetval="0x0" description="Selects single or dual VUSR interface operation 0 - Single VUSR interface (VUSR0) enabled 1 - Dual VUSR interface (VUSR0 &#38; VUSR1) enabled" range="16" rwaccess="R/W"/> 
		<bitfield id="VUSR_CTRL_V1_K3_MODE" width="1" begin="8" end="8" resetval="0x1" description="VUSR1 interface operational mode 0 - Legacy (KS2) addressing/interface mode 1 - Enhanced (KS3) addressing/interface mode" range="8" rwaccess="R/W"/> 
		<bitfield id="VUSR_CTRL_V0_K3_MODE" width="1" begin="0" end="0" resetval="0x1" description="VUSR0 interface operational mode 0 - Legacy (KS2) addressing/interface mode 1 - Enhanced (KS3) addressing/interface mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP1_CTRL" acronym="CFG0_MCASP1_CTRL" offset="0x4584" width="32" description="Controls McASP1 operation">
		<bitfield id="MCASP1_CTRL_AXR15_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AXR15 receive data.  0 - AXR15 input driven 1'b0  1 - AXR15 input driven by AFSR/X input selected by axr15_src value" range="23" rwaccess="R/W"/> 
		<bitfield id="MCASP1_CTRL_AXR15_SRC" width="4" begin="19" end="16" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR15 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MCASP1_CTRL_AXR14_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable AXR14 receive data.  0 - AXR14 input driven 1'b0  1 - AXR14 input driven by AFSR/X input selected by axr14_src value" range="7" rwaccess="R/W"/> 
		<bitfield id="MCASP1_CTRL_AXR14_SRC" width="4" begin="3" end="0" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR14 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP2_CTRL" acronym="CFG0_MCASP2_CTRL" offset="0x4588" width="32" description="Controls McASP2 operation">
		<bitfield id="MCASP2_CTRL_AXR15_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AXR15 receive data.  0 - AXR15 input driven 1'b0  1 - AXR15 input driven by AFSR/X input selected by axr15_src value" range="23" rwaccess="R/W"/> 
		<bitfield id="MCASP2_CTRL_AXR15_SRC" width="4" begin="19" end="16" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR15 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MCASP2_CTRL_AXR14_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable AXR14 receive data.  0 - AXR14 input driven 1'b0  1 - AXR14 input driven by AFSR/X input selected by axr14_src value" range="7" rwaccess="R/W"/> 
		<bitfield id="MCASP2_CTRL_AXR14_SRC" width="4" begin="3" end="0" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR14 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP3_CTRL" acronym="CFG0_MCASP3_CTRL" offset="0x458C" width="32" description="Controls McASP3 operation">
		<bitfield id="MCASP3_CTRL_AXR15_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AXR15 receive data.  0 - AXR15 input driven 1'b0  1 - AXR15 input driven by AFSR/X input selected by axr15_src value" range="23" rwaccess="R/W"/> 
		<bitfield id="MCASP3_CTRL_AXR15_SRC" width="4" begin="19" end="16" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR15 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MCASP3_CTRL_AXR14_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable AXR14 receive data.  0 - AXR14 input driven 1'b0  1 - AXR14 input driven by AFSR/X input selected by axr14_src value" range="7" rwaccess="R/W"/> 
		<bitfield id="MCASP3_CTRL_AXR14_SRC" width="4" begin="3" end="0" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR14 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP4_CTRL" acronym="CFG0_MCASP4_CTRL" offset="0x4590" width="32" description="Controls McASP4 operation">
		<bitfield id="MCASP4_CTRL_AXR15_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AXR15 receive data.  0 - AXR15 input driven 1'b0  1 - AXR15 input driven by AFSR/X input selected by axr15_src value" range="23" rwaccess="R/W"/> 
		<bitfield id="MCASP4_CTRL_AXR15_SRC" width="4" begin="19" end="16" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR15 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MCASP4_CTRL_AXR14_EN" width="1" begin="7" end="7" resetval="0x0" description="Enable AXR14 receive data.  0 - AXR14 input driven 1'b0  1 - AXR14 input driven by AFSR/X input selected by axr14_src value" range="7" rwaccess="R/W"/> 
		<bitfield id="MCASP4_CTRL_AXR14_SRC" width="4" begin="3" end="0" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR14 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPU0_CFG" acronym="CFG0_GPU0_CFG" offset="0x45B0" width="32" description="Configures GPU core operation">
		<bitfield id="GPU0_CFG_GPU_COUNT" width="4" begin="11" end="8" resetval="0x0" description="Indicates number of GPU core used in multi-core operation.  Should be set to 1 for GPU0 operation as independent GPU." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="GPU0_CFG_GPU_ID" width="3" begin="2" end="0" resetval="0x0" description="GPU Multi-core core identificationShould always be set as 0 for GPU0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPU0_PWR_REQ" acronym="CFG0_GPU0_PWR_REQ" offset="0x45C0" width="32" description="Indicates GPU0 power control interface requests">
		<bitfield id="GPU0_PWR_REQ_REQ" width="1" begin="16" end="16" resetval="0x0" description="Power control request.  This bit is set by the GPU to request a Power Management event to the PM processor.  This will generate a gpu0_pwr_req interrupt.  The interrupt is cleared only when the GPU clears its pwrctrl_gpu_req output." range="16" rwaccess="R"/> 
		<bitfield id="GPU0_PWR_REQ_TYPE" width="1" begin="12" end="12" resetval="0x0" description="GPU request type. 0 - Power Down request 1 - Power Up request" range="12" rwaccess="R"/> 
		<bitfield id="GPU0_PWR_REQ_DOMAIN" width="3" begin="10" end="8" resetval="0x0" description="GPU request mask.  Indicates GPU domain to which the power event applies.  For mapping refer to GPU RGX_CR_POWER_EVENT register." range="10 - 8" rwaccess="R"/> 
		<bitfield id="GPU0_PWR_REQ_GPU_MASK" width="8" begin="7" end="0" resetval="0x0" description="GPU request mask.  One bit per GPU indicating to which GPUs the power event applies.  Mask bits are indexed by GPU_ID" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU0_PWR_ACK" acronym="CFG0_GPU0_PWR_ACK" offset="0x45C4" width="32" description="Controls GPU0 power control interface request acknowledgement">
		<bitfield id="GPU0_PWR_ACK_ABORT" width="1" begin="16" end="16" resetval="0x0" description="Power control abort.  This bit is set by the PM processor to that the GPU power control request could not be completed.  The bit is cleared to 0 when gpu0_pwr_req goes low." range="16" rwaccess="R/W"/> 
		<bitfield id="GPU0_PWR_ACK_COMPLETE" width="1" begin="0" end="0" resetval="0x0" description="Power control complete.  This bit is set by the PM processor to indicate sucessful completion of the GPU power control request.  The bit is cleared to 0 when gpu0_pwr_req goes low." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG0_CTRL" acronym="CFG0_MAIN_MTOG0_CTRL" offset="0x4600" width="32" description="Controls timeout operation of read transactions from the GIC master port">
		<bitfield id="MAIN_MTOG0_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG0 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG0_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG0_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG0_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG1_CTRL" acronym="CFG0_MAIN_MTOG1_CTRL" offset="0x4604" width="32" description="Controls timeout operation of write transactions from the GIC master port">
		<bitfield id="MAIN_MTOG1_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG1 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG1_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG1_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG1_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG4_CTRL" acronym="CFG0_MAIN_MTOG4_CTRL" offset="0x4610" width="32" description="Controls timeout operation of read transactions from the eMMC1 master port">
		<bitfield id="MAIN_MTOG4_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG4 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG4_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG4_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG4_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG5_CTRL" acronym="CFG0_MAIN_MTOG5_CTRL" offset="0x4614" width="32" description="Controls timeout operation of write transactions from the eMMC1 master port">
		<bitfield id="MAIN_MTOG5_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG5 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG5_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG5_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG5_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG14_CTRL" acronym="CFG0_MAIN_MTOG14_CTRL" offset="0x4638" width="32" description="Controls timeout operation of transactions from the NavSS PVU to VIRTSS  ">
		<bitfield id="MAIN_MTOG14_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG14 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG14_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG14_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG14_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG16_CTRL" acronym="CFG0_MAIN_MTOG16_CTRL" offset="0x4640" width="32" description="Controls timeout operation of read transactions from the MAIN R5 Clstr0 Core0 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG16_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG16 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG16_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG16_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG16_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG17_CTRL" acronym="CFG0_MAIN_MTOG17_CTRL" offset="0x4644" width="32" description="Controls timeout operation of write transactions from the MAIN R5 Clstr0 Core0 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG17_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG17 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG17_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG17_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG17_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG18_CTRL" acronym="CFG0_MAIN_MTOG18_CTRL" offset="0x4648" width="32" description="Controls timeout operation of read transactions from the MAIN R5 Clstr0 Core1 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG18_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG18 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG18_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG18_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG18_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG19_CTRL" acronym="CFG0_MAIN_MTOG19_CTRL" offset="0x464C" width="32" description="Controls timeout operation of write transactions from the MAIN R5 Clstr0 Core1 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG19_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG19 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG19_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG19_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG19_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG20_CTRL" acronym="CFG0_MAIN_MTOG20_CTRL" offset="0x4650" width="32" description="Controls timeout operation of read transactions from the MAIN R5 Clstr1 Core0 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG20_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG20 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG20_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG20_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG20_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG21_CTRL" acronym="CFG0_MAIN_MTOG21_CTRL" offset="0x4654" width="32" description="Controls timeout operation of write transactions from the MAIN R5 Clstr1 Core0 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG21_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG21 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG21_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG21_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG21_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG22_CTRL" acronym="CFG0_MAIN_MTOG22_CTRL" offset="0x4658" width="32" description="Controls timeout operation of read transactions from the MAIN R5 Clstr1 Core1 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG22_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG22 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG22_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG22_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG22_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG23_CTRL" acronym="CFG0_MAIN_MTOG23_CTRL" offset="0x465C" width="32" description="Controls timeout operation of write transactions from the MAIN R5 Clstr1 Core 1 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG23_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG23 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG23_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG23_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG23_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG24_CTRL" acronym="CFG0_MAIN_MTOG24_CTRL" offset="0x4660" width="32" description="Controls timeout operation of real time transactions from High Speed IO masters">
		<bitfield id="MAIN_MTOG24_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG24 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG24_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG24_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG24_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG25_CTRL" acronym="CFG0_MAIN_MTOG25_CTRL" offset="0x4664" width="32" description="Controls timeout operation of non-real time transactions from High Speed IO masters">
		<bitfield id="MAIN_MTOG25_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG25 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG25_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG25_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG25_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG32_CTRL" acronym="CFG0_MAIN_MTOG32_CTRL" offset="0x4680" width="32" description="Controls timeout operation of Accelerator Cluster ASIL-B master accesses to MSMC (L2) SRAM">
		<bitfield id="MAIN_MTOG32_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG32 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG32_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG32_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG32_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG33_CTRL" acronym="CFG0_MAIN_MTOG33_CTRL" offset="0x4684" width="32" description="Controls timeout operation of Accelerator Cluster QueueManager master accesses to MSMC (L2) SRAM">
		<bitfield id="MAIN_MTOG33_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG33 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG33_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG33_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG33_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG34_CTRL" acronym="CFG0_MAIN_MTOG34_CTRL" offset="0x4688" width="32" description="Controls timeout operation of Accelerator Cluster ASIL-B master accesses to DDR for OrderIDs 0-4">
		<bitfield id="MAIN_MTOG34_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG34 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG34_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG34_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG34_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG35_CTRL" acronym="CFG0_MAIN_MTOG35_CTRL" offset="0x468C" width="32" description="Controls timeout operation of Accelerator Cluster QueueManager master accesses to DDR fro OrderIDs 0-4">
		<bitfield id="MAIN_MTOG35_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG35 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG35_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG35_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG35_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG36_CTRL" acronym="CFG0_MAIN_MTOG36_CTRL" offset="0x4690" width="32" description="Controls timeout operation of Accelerator Cluster ASIL-B master accesses to DDR for OrderIDs 5-9">
		<bitfield id="MAIN_MTOG36_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG36 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG36_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG36_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG36_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG37_CTRL" acronym="CFG0_MAIN_MTOG37_CTRL" offset="0x4694" width="32" description="Controls timeout operation of Accelerator Cluster QueueManager master accesses to DDR for OrderIDs 5-9">
		<bitfield id="MAIN_MTOG37_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG37 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG37_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG37_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG37_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG38_CTRL" acronym="CFG0_MAIN_MTOG38_CTRL" offset="0x4698" width="32" description="Controls timeout operation of Accelerator Cluster ASIL-B master accesses to DDR for OrderIDs 10-15">
		<bitfield id="MAIN_MTOG38_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG38 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG38_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG38_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG38_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG39_CTRL" acronym="CFG0_MAIN_MTOG39_CTRL" offset="0x469C" width="32" description="Controls timeout operation of Accelerator Cluster QueueManager master accesses to DDR for OrderIDs 10-15">
		<bitfield id="MAIN_MTOG39_CTRL_IDLE_STAT" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG39 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG39_CTRL_FORCE_TIMEOUT" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG39_CTRL_TIMEOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG39_CTRL_TIMEOUT_VAL" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CC_FLUSH_CTRL0" acronym="CFG0_CC_FLUSH_CTRL0" offset="0x46C0" width="32" description="This register is used isolate the MSMC ARM Corepac 0 interface from other MSMC transactions in case of an ARM Corepac access hang.  This allows continuation of other MSMC traffic (e.g. R5 processors) without interference.  After asserting this flush, the ARM Corepac can be forced through a power cycle sequence to clear the hang condition.  (See Compute Cluster Spec for sequence details.) ">
		<bitfield id="CC_FLUSH_CTRL0_FLUSH" width="8" begin="7" end="0" resetval="0x0" description="Flush ARM / MSMC Interface TransactionsForces a flush of the A72 MSMC interface.  This bit field can be used to force a flush of A72 transactions to the MSMC and force an auto response of any MSMC snoop requests to the A72.  An encoded bit value is used to prevent accidental activation of the flush signal. 8'h95 - Force a flush (FFI Mode) condition (flush signal driven high)All others - Normal operation (flush signal driven low)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CC_FLUSH_CTRL4" acronym="CFG0_CC_FLUSH_CTRL4" offset="0x46D0" width="32" description="This register is used isolate the MSMC C7x Corepac 4 (C71x_0) interface from other MSMC transactions in case of an C7x Corepac access hang.  This allows continuation of other MSMC traffic (e.g. R5 processors) without interference.  After asserting this flush, the C7x Corepac can be forced through a power cycle sequence to clear the hang condition.  (See Compute Cluster Spec for sequence details.) ">
		<bitfield id="CC_FLUSH_CTRL4_FLUSH" width="8" begin="7" end="0" resetval="0x0" description="Flush C7x / MSMC Interface TransactionsForces a flush of the C7x MSMC interface.  This bit field can be used to force a flush of C7x transactions to the MSMC and force an auto response of any MSMC snoop requests to the C7x.  An encoded bit value is used to prevent accidental activation of the flush signal. 8'h95 - Force a flush (FFI Mode) condition (flush signal driven high)All others - Normal operation (flush signal driven low)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CC_FLUSH_CTRL5" acronym="CFG0_CC_FLUSH_CTRL5" offset="0x46D4" width="32" description="This register is used isolate the MSMC C7x Corepac 5 (C71x_1) interface from other MSMC transactions in case of an C7x Corepac access hang.  This allows continuation of other MSMC traffic (e.g. R5 processors) without interference.  After asserting this flush, the C7x Corepac can be forced through a power cycle sequence to clear the hang condition.  (See Compute Cluster Spec for sequence details.) ">
		<bitfield id="CC_FLUSH_CTRL5_FLUSH" width="8" begin="7" end="0" resetval="0x0" description="Flush C7x / MSMC Interface TransactionsForces a flush of the C7x MSMC interface.  This bit field can be used to force a flush of C7x transactions to the MSMC and force an auto response of any MSMC snoop requests to the C7x.  An encoded bit value is used to prevent accidental activation of the flush signal. 8'h95 - Force a flush (FFI Mode) condition (flush signal driven high)All others - Normal operation (flush signal driven low)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CC_FLUSH_CTRL8" acronym="CFG0_CC_FLUSH_CTRL8" offset="0x46E0" width="32" description="This register is used isolate the MSMC DRU 0 Interfaces from other MSMC transactions in case of a DRU 0 access hang.  This allows continuation of other MSMC traffic (e.g. R5 processors) without interference.  After asserting this flush, the DRU can be forced through a power cycle sequence to clear the hang condition.  (See Compute Cluster Spec for sequence details.) ">
		<bitfield id="CC_FLUSH_CTRL8_FLUSH" width="8" begin="7" end="0" resetval="0x0" description="Flush DRU 0 / MSMC Interface TransactionsForces a flush of the DRU 0 MSMC interface.  This bit field can be used to force a flush of DRU 0 transactions to the MSMC and force an auto response of any MSMC snoop requests to the DRU.  An encoded bit value is used to prevent accidental activation of the flush signal. 8'h95 - Force a flush (FFI Mode) condition (flush signal driven high)All others - Normal operation (flush signal driven low)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK0" acronym="CFG0_LOCK1_KICK0" offset="0x5008" width="32" description="This register must be written with the designated key value followed by a write to LOCK1_KICK1 with its key value before write-protected Partition 1 registers can be written.">
		<bitfield id="LOCK1_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1" acronym="CFG0_LOCK1_KICK1" offset="0x500C" width="32" description="This register must be written with the designated key value after a write to LOCK1_KICK0 with its key value before write-protected Partition 1 registers can be written.">
		<bitfield id="LOCK1_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0_READONLY" acronym="CFG0_CLAIMREG_P1_R0_READONLY" offset="0x5100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1_READONLY" acronym="CFG0_CLAIMREG_P1_R1_READONLY" offset="0x5104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2_READONLY" acronym="CFG0_CLAIMREG_P1_R2_READONLY" offset="0x5108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3_READONLY" acronym="CFG0_CLAIMREG_P1_R3_READONLY" offset="0x510C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4_READONLY" acronym="CFG0_CLAIMREG_P1_R4_READONLY" offset="0x5110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5_READONLY" acronym="CFG0_CLAIMREG_P1_R5_READONLY" offset="0x5114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6_READONLY" acronym="CFG0_CLAIMREG_P1_R6_READONLY" offset="0x5118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7_READONLY" acronym="CFG0_CLAIMREG_P1_R7_READONLY" offset="0x511C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8_READONLY" acronym="CFG0_CLAIMREG_P1_R8_READONLY" offset="0x5120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9_READONLY" acronym="CFG0_CLAIMREG_P1_R9_READONLY" offset="0x5124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10_READONLY" acronym="CFG0_CLAIMREG_P1_R10_READONLY" offset="0x5128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11_READONLY" acronym="CFG0_CLAIMREG_P1_R11_READONLY" offset="0x512C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12_READONLY" acronym="CFG0_CLAIMREG_P1_R12_READONLY" offset="0x5130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R13_READONLY" acronym="CFG0_CLAIMREG_P1_R13_READONLY" offset="0x5134" width="32" description="">
		<bitfield id="CLAIMREG_P1_R13_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R14_READONLY" acronym="CFG0_CLAIMREG_P1_R14_READONLY" offset="0x5138" width="32" description="">
		<bitfield id="CLAIMREG_P1_R14_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_USB0_CTRL_PROXY" acronym="CFG0_USB0_CTRL_PROXY" offset="0x6000" width="32" description="Controls USB0 operation">
		<bitfield id="USB0_CTRL_SERDES_SEL_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Serdes Selection.The USB3_0  interface can be mapped to 2 different SERDES lanes.  This bit selects which SERDES drives the USB3 PIPE interface input clock, data and control signals.  Programming should align with the SERDES0_LN3_CTRL and SERDES0_LN1_CTRL lane_func_sel programming.  0 - SERDES0 Ln3 drives USB3_0 inputs  1 - SERDES0 Ln1 drives USB3_0 inputs" range="27" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_PHY_CTRL_PROXY" acronym="CFG0_USB0_PHY_CTRL_PROXY" offset="0x6008" width="32" description="Configures the USB0 Phy operation">
		<bitfield id="USB0_PHY_CTRL_CORE_VOLTAGE_PROXY" width="1" begin="31" end="31" resetval="0x1" description="Selects the USB PHY core voltage  0 - Core voltage is 0.85 V  1 - Core voltage is 0.80 V" range="31" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CPSW2_ENET1_CTRL_PROXY" acronym="CFG0_CPSW2_ENET1_CTRL_PROXY" offset="0x6034" width="32" description="Controls MAIN CPSW_2G Ethernet Port1 operation">
		<bitfield id="CPSW2_ENET1_CTRL_RGMII_ID_MODE_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Port 1 RGMII internal transmit delay selection  0 - Internal transmit delay  1 - No internal transmit delay" range="4" rwaccess="R/W"/> 
		<bitfield id="CPSW2_ENET1_CTRL_MODE_SEL_PROXY" width="2" begin="1" end="0" resetval="0x2" description="Selects Ethernet switch Port1 interface    Field values (Others are reserved):   2'b00  -  GMII/MII (not supported)   2'b01  -  RMII   2'b10  -  RGMII   2'b11  -  SGMII (not supported)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE1_CTRL_PROXY" acronym="CFG0_PCIE1_CTRL_PROXY" offset="0x6074" width="32" description="Controls PCIe1 operation">
		<bitfield id="PCIE1_CTRL_LANE_COUNT_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Configures the PCIe lane count  00 - Select 1-lane operation  01 - Select 2-lane operation  1x - Select 4-lane operation" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="PCIE1_CTRL_MODE_SEL_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Selects the operating mode  0 - Endpoint  1 - Root Complex" range="7" rwaccess="R/W"/> 
		<bitfield id="PCIE1_CTRL_GENERATION_SEL_PROXY" width="2" begin="1" end="0" resetval="0x2" description="Configures  the PCIe generation support in the PCIe capabilities linked-list  Field values (Others are reserved):   2'b01  -  Gen2 - Controller advertises Gen1 &#38; Gen2 capability and link operates at either speed   2'b10  -  Gen3 - Controller advertises Gen1, Gen2, &#38; Gen3 capability and link operates at any of the three speeds   2'b11  -  Reserved" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_LN0_CTRL_PROXY" acronym="CFG0_SERDES0_LN0_CTRL_PROXY" offset="0x6080" width="32" description="Controls SERDES0 lane0 selection">
		<bitfield id="SERDES0_LN0_CTRL_LANE_FUNC_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane0 function  Field values (Others are reserved):   2'b00  -  IP1 - eDP0 Lane 0   2'b01  -  IP2 - PCIe1 Lane 0   2'b10  -  IP3 - Not used   2'b11  -  IP4 - Hyperlink (VUSR) Lane 0" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_LN1_CTRL_PROXY" acronym="CFG0_SERDES0_LN1_CTRL_PROXY" offset="0x6084" width="32" description="Controls SERDES0 lane1 selection">
		<bitfield id="SERDES0_LN1_CTRL_LANE_FUNC_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane1 function  Field values (Others are reserved):   2'b00  -  IP1 - eDP0 Lane 1   2'b01  -  IP2 - PCIe1 Lane 1   2'b10  -  IP3 - USB3_0   2'b11  -  IP4 - Hyperlink (VUSR) Lane 1" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_LN2_CTRL_PROXY" acronym="CFG0_SERDES0_LN2_CTRL_PROXY" offset="0x6088" width="32" description="Controls SERDES0 lane2 selection">
		<bitfield id="SERDES0_LN2_CTRL_LANE_FUNC_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane2 function  Field values (Others are reserved):   2'b00  -  IP1 - eDP0 Lane 2/0   2'b01  -  IP2 - PCIe1 Lane 2   2'b10  -  IP3 - Not Used   2'b11  -  Ip4 - Hyperlink (VUSR) Lane 2" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_LN3_CTRL_PROXY" acronym="CFG0_SERDES0_LN3_CTRL_PROXY" offset="0x608C" width="32" description="Controls SERDES0 lane3 selection">
		<bitfield id="SERDES0_LN3_CTRL_LANE_FUNC_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the SERDES0 lane3 function  Field values (Others are reserved):   2'b00  -  IP1 - eDP0 Lane 3/1   2'b01  -  IP2 - PCIe1 Lane 3   2'b10  -  IP3 - USB3_0   2'b11  -  IP4 - Hyperlink (VUSR) Lane 3" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_CTRL_PROXY" acronym="CFG0_SERDES0_CTRL_PROXY" offset="0x60E0" width="32" description="Controls SERDES0 operation">
		<bitfield id="SERDES0_CTRL_RET_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Retention enable" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM0_CTRL_PROXY" acronym="CFG0_EPWM0_CTRL_PROXY" offset="0x6140" width="32" description="Controls ePWM0 Operation">
		<bitfield id="EPWM0_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers  0 - Disabled  1 - Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM0_CTRL_TB_CLKEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Enable ePWM timebase clock  0 - Disabled  1 - EnabledThis bit is OR'd with SUP_CTRL7_pwm0_tb_clken.  Setting the tb_clken in either register will start the timebase counter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM1_CTRL_PROXY" acronym="CFG0_EPWM1_CTRL_PROXY" offset="0x6144" width="32" description="Controls ePWM1 Operation">
		<bitfield id="EPWM1_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers  0 - Disabled  1 - Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM1_CTRL_TB_CLKEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Enable ePWM timebase clock  0 - Disabled  1 - EnabledThis bit is OR'd with SUP_CTRL7_pwm1_tb_clken.  Setting the tb_clken in either register will start the timebase counter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM2_CTRL_PROXY" acronym="CFG0_EPWM2_CTRL_PROXY" offset="0x6148" width="32" description="Controls ePWM2 Operation">
		<bitfield id="EPWM2_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers  0 - Disabled  1 - Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM2_CTRL_TB_CLKEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Enable ePWM timebase clock  0 - Disabled  1 - EnabledThis bit is OR'd with SUP_CTRL7_pwm2_tb_clken.  Setting the tb_clken in either register will start the timebase counter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM3_CTRL_PROXY" acronym="CFG0_EPWM3_CTRL_PROXY" offset="0x614C" width="32" description="Controls ePWM3 Operation">
		<bitfield id="EPWM3_CTRL_SYNCIN_SEL_PROXY" width="3" begin="10" end="8" resetval="0x0" description="Selects the source of the PWM3 synchronization input  Field values (Others are reserved):   3'b000  -  PWM3_SYNCIN Pin   3'b001  -  PWM2 syncout signal, daisy chained   3'b010  -  None   3'b011  -  None   3'b100  -  None   3'b101  -  None   3'b110  -  None   3'b111  -  None" range="10 - 8" rwaccess="R/W"/> 
		<bitfield id="EPWM3_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers  0 - Disabled  1 - Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM3_CTRL_TB_CLKEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Enable ePWM timebase clock  0 - Disabled  1 - EnabledThis bit is OR'd with SUP_CTRL7_pwm3_tb_clken.  Setting the tb_clken in either register will start the timebase counter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM4_CTRL_PROXY" acronym="CFG0_EPWM4_CTRL_PROXY" offset="0x6150" width="32" description="Controls ePWM4 Operation">
		<bitfield id="EPWM4_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers  0 - Disabled  1 - Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM4_CTRL_TB_CLKEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Enable ePWM timebase clock  0 - Disabled  1 - EnabledThis bit is OR'd with SUP_CTRL7_pwm4_tb_clken.  Setting the tb_clken in either register will start the timebase counter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EPWM5_CTRL_PROXY" acronym="CFG0_EPWM5_CTRL_PROXY" offset="0x6154" width="32" description="Controls ePWM5 Operation">
		<bitfield id="EPWM5_CTRL_EALLOW_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Enable write access to ePWM tripzone and HRPWM config registers  0 - Disabled  1 - Enabled" range="4" rwaccess="R/W"/> 
		<bitfield id="EPWM5_CTRL_TB_CLKEN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Enable ePWM timebase clock  0 - Disabled  1 - EnabledThis bit is OR'd with SUP_CTRL7_pwm5_tb_clken.  Setting the tb_clken in either register will start the timebase counter." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SOCA_SEL_PROXY" acronym="CFG0_SOCA_SEL_PROXY" offset="0x6160" width="32" description="Selects Start of Conversion A output signal source.  Each ePWM provides a SOCA event that can be used to trigger external ADCs. All ePWM SOCA events are ORed together allowing any of the 6 ePWMs to generate the event (if enabled within the ePWM). This event is then muxed with an ICSSx host interrupt allowing either an ICSSx or ePWMs to source  the SOCA event pin.">
		<bitfield id="SOCA_SEL_SOCA_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC A output source  Field values (Others are reserved):   2'b00  -  OR of all eHRPWM SOCA outputs   2'b01  -  None   2'b10  -  None   2'b11  -  None" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SOCB_SEL_PROXY" acronym="CFG0_SOCB_SEL_PROXY" offset="0x6164" width="32" description="Selects Start of Conversion B output signal source.. Each ePWM provides a SOCB event that can be used to trigger external ADCs. All ePWM SOCB events are ORed together allowing any of the 6 ePWMs to generate the event (if enabled within the ePWM).">
		<bitfield id="SOCB_SEL_SOCB_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the SOC B output source  Field values (Others are reserved):   2'b00  -  OR of all eHRPWM SOCB ouputs   2'b01  -  None   2'b10  -  None   2'b11  -  None" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EQEP_STAT_PROXY" acronym="CFG0_EQEP_STAT_PROXY" offset="0x61A0" width="32" description="Displays status of EQEP modules">
		<bitfield id="EQEP_STAT_PHASE_ERR2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="eQEP2 Phase error status  0 - No error  1 - Phase error occurred" range="2" rwaccess="R"/> 
		<bitfield id="EQEP_STAT_PHASE_ERR1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="eQEP1 Phase error status  0 - No error  1 - Phase error occurred" range="1" rwaccess="R"/> 
		<bitfield id="EQEP_STAT_PHASE_ERR0_PROXY" width="1" begin="0" end="0" resetval="0x0" description="eQEP0 Phase error status  0 - No error  1 - Phase error occurred" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_SDIO1_CTRL_PROXY" acronym="CFG0_SDIO1_CTRL_PROXY" offset="0x61B4" width="32" description="Controls drive strength of MMC1 SDIO mode pins">
		<bitfield id="SDIO1_CTRL_DRV_STR_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the SDIO drive strength" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER0_CTRL_PROXY" acronym="CFG0_TIMER0_CTRL_PROXY" offset="0x6200" width="32" description="Controls TIMER0 operation">
		<bitfield id="TIMER0_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER0 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER1_CTRL_PROXY" acronym="CFG0_TIMER1_CTRL_PROXY" offset="0x6204" width="32" description="Controls TIMER1 operation">
		<bitfield id="TIMER1_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER1 to TIMER0" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER1_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER1 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER2_CTRL_PROXY" acronym="CFG0_TIMER2_CTRL_PROXY" offset="0x6208" width="32" description="Controls TIMER2 operation">
		<bitfield id="TIMER2_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER2 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER3_CTRL_PROXY" acronym="CFG0_TIMER3_CTRL_PROXY" offset="0x620C" width="32" description="Controls TIMER3 operation">
		<bitfield id="TIMER3_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER3 to TIMER2" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER3_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER3 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER4_CTRL_PROXY" acronym="CFG0_TIMER4_CTRL_PROXY" offset="0x6210" width="32" description="Controls TIMER4 operation">
		<bitfield id="TIMER4_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER4 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER5_CTRL_PROXY" acronym="CFG0_TIMER5_CTRL_PROXY" offset="0x6214" width="32" description="Controls TIMER5 operation">
		<bitfield id="TIMER5_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER5 to TIMER4" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER5_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER5 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER6_CTRL_PROXY" acronym="CFG0_TIMER6_CTRL_PROXY" offset="0x6218" width="32" description="Controls TIMER6 operation">
		<bitfield id="TIMER6_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER6 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER7_CTRL_PROXY" acronym="CFG0_TIMER7_CTRL_PROXY" offset="0x621C" width="32" description="Controls TIMER7 operation">
		<bitfield id="TIMER7_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER7 to TIMER6" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER7_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER7 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER8_CTRL_PROXY" acronym="CFG0_TIMER8_CTRL_PROXY" offset="0x6220" width="32" description="Controls TIMER8 operation">
		<bitfield id="TIMER8_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER8 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER9_CTRL_PROXY" acronym="CFG0_TIMER9_CTRL_PROXY" offset="0x6224" width="32" description="Controls TIMER9 operation">
		<bitfield id="TIMER9_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER9 to TIMER8" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER9_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER9 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER10_CTRL_PROXY" acronym="CFG0_TIMER10_CTRL_PROXY" offset="0x6228" width="32" description="Controls TIMER10 operation">
		<bitfield id="TIMER10_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER10 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER11_CTRL_PROXY" acronym="CFG0_TIMER11_CTRL_PROXY" offset="0x622C" width="32" description="Controls TIMER11 operation">
		<bitfield id="TIMER11_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER11 to TIMER10" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER11_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER11 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER12_CTRL_PROXY" acronym="CFG0_TIMER12_CTRL_PROXY" offset="0x6230" width="32" description="Controls TIMER12 operation">
		<bitfield id="TIMER12_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER12 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER13_CTRL_PROXY" acronym="CFG0_TIMER13_CTRL_PROXY" offset="0x6234" width="32" description="Controls TIMER13 operation">
		<bitfield id="TIMER13_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER13 to TIMER12" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER13_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER13 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER14_CTRL_PROXY" acronym="CFG0_TIMER14_CTRL_PROXY" offset="0x6238" width="32" description="Controls TIMER14 operation">
		<bitfield id="TIMER14_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER14 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER15_CTRL_PROXY" acronym="CFG0_TIMER15_CTRL_PROXY" offset="0x623C" width="32" description="Controls TIMER15 operation">
		<bitfield id="TIMER15_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER15 to TIMER14" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER15_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER15 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER16_CTRL_PROXY" acronym="CFG0_TIMER16_CTRL_PROXY" offset="0x6240" width="32" description="Controls TIMER16 operation">
		<bitfield id="TIMER16_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER16 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER17_CTRL_PROXY" acronym="CFG0_TIMER17_CTRL_PROXY" offset="0x6244" width="32" description="Controls TIMER17 operation">
		<bitfield id="TIMER17_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER17 to TIMER16" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER17_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER17 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER18_CTRL_PROXY" acronym="CFG0_TIMER18_CTRL_PROXY" offset="0x6248" width="32" description="Controls TIMER18 operation">
		<bitfield id="TIMER18_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER18 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER19_CTRL_PROXY" acronym="CFG0_TIMER19_CTRL_PROXY" offset="0x624C" width="32" description="Controls TIMER19 operation">
		<bitfield id="TIMER19_CTRL_CASCADE_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Enables cascading of TIMER19 to TIMER18" range="8" rwaccess="R/W"/> 
		<bitfield id="TIMER19_CTRL_CAP_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the TIMERIO input pin for capture input signal.  This control is only used when TIMER19 is configured for capture operation.  Field values (Others are reserved):   3'b000  -  Use TIMERIO0 pin   3'b001  -  Use TIMERIO1 pin   3'b010  -  Use TIMERIO2 pin   3'b011  -  Use TIMERIO3 pin   3'b100  -  Use TIMERIO4 pin   3'b101  -  Use TIMERIO5 pin   3'b110  -  Use TIMERIO6 pin   3'b111  -  Use TIMERIO7 pin" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO0_CTRL_PROXY" acronym="CFG0_TIMERIO0_CTRL_PROXY" offset="0x6280" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO0_CTRL_OUT_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO0 output  Field values (Others are reserved):   5'b00000  -  TIMERIO0 is driven by TIMER0 output   5'b00001  -  TIMERIO0 is driven by TIMER1 output   5'b00010  -  TIMERIO0 is driven by TIMER2 output   5'b00011  -  TIMERIO0 is driven by TIMER3 output   5'b00100  -  TIMERIO0 is driven by TIMER4 output   5'b00101  -  TIMERIO0 is driven by TIMER5 output   5'b00110  -  TIMERIO0 is driven by TIMER6 output   5'b00111  -  TIMERIO0 is driven by TIMER7 output   5'b01000  -  TIMERIO0 is driven by TIMER8 output   5'b01001  -  TIMERIO0 is driven by TIMER9 output   5'b01010  -  TIMERIO0 is driven by TIMER10 output   5'b01011  -  TIMERIO0 is driven by TIMER11 output   5'b01100  -  TIMERIO0 is driven by TIMER12 output   5'b01101  -  TIMERIO0 is driven by TIMER13 output   5'b01110  -  TIMERIO0 is driven by TIMER14 output   5'b01111  -  TIMERIO0 is driven by TIMER15 output   5'b10000  -  TIMERIO0 is driven by TIMER16 output   5'b10001  -  TIMERIO0 is driven by TIMER17 output   5'b10010  -  TIMERIO0 is driven by TIMER18 output   5'b10011  -  TIMERIO0 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO1_CTRL_PROXY" acronym="CFG0_TIMERIO1_CTRL_PROXY" offset="0x6284" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO1_CTRL_OUT_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO1 output  Field values (Others are reserved):   5'b00000  -  TIMERIO1 is driven by TIMER0 output   5'b00001  -  TIMERIO1 is driven by TIMER1 output   5'b00010  -  TIMERIO1 is driven by TIMER2 output   5'b00011  -  TIMERIO1 is driven by TIMER3 output   5'b00100  -  TIMERIO1 is driven by TIMER4 output   5'b00101  -  TIMERIO1 is driven by TIMER5 output   5'b00110  -  TIMERIO1 is driven by TIMER6 output   5'b00111  -  TIMERIO1 is driven by TIMER7 output   5'b01000  -  TIMERIO1 is driven by TIMER8 output   5'b01001  -  TIMERIO1 is driven by TIMER9 output   5'b01010  -  TIMERIO1 is driven by TIMER10 output   5'b01011  -  TIMERIO1 is driven by TIMER11 output   5'b01100  -  TIMERIO1 is driven by TIMER12 output   5'b01101  -  TIMERIO1 is driven by TIMER13 output   5'b01110  -  TIMERIO1 is driven by TIMER14 output   5'b01111  -  TIMERIO1 is driven by TIMER15 output   5'b10000  -  TIMERIO1 is driven by TIMER16 output   5'b10001  -  TIMERIO1 is driven by TIMER17 output   5'b10010  -  TIMERIO1 is driven by TIMER18 output   5'b10011  -  TIMERIO1 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO2_CTRL_PROXY" acronym="CFG0_TIMERIO2_CTRL_PROXY" offset="0x6288" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO2_CTRL_OUT_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO2 output  Field values (Others are reserved):   5'b00000  -  TIMERIO2 is driven by TIMER0 output   5'b00001  -  TIMERIO2 is driven by TIMER1 output   5'b00010  -  TIMERIO2 is driven by TIMER2 output   5'b00011  -  TIMERIO2 is driven by TIMER3 output   5'b00100  -  TIMERIO2 is driven by TIMER4 output   5'b00101  -  TIMERIO2 is driven by TIMER5 output   5'b00110  -  TIMERIO2 is driven by TIMER6 output   5'b00111  -  TIMERIO2 is driven by TIMER7 output   5'b01000  -  TIMERIO2 is driven by TIMER8 output   5'b01001  -  TIMERIO2 is driven by TIMER9 output   5'b01010  -  TIMERIO2 is driven by TIMER10 output   5'b01011  -  TIMERIO2 is driven by TIMER11 output   5'b01100  -  TIMERIO2 is driven by TIMER12 output   5'b01101  -  TIMERIO2 is driven by TIMER13 output   5'b01110  -  TIMERIO2 is driven by TIMER14 output   5'b01111  -  TIMERIO2 is driven by TIMER15 output   5'b10000  -  TIMERIO2 is driven by TIMER16 output   5'b10001  -  TIMERIO2 is driven by TIMER17 output   5'b10010  -  TIMERIO2 is driven by TIMER18 output   5'b10011  -  TIMERIO2 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO3_CTRL_PROXY" acronym="CFG0_TIMERIO3_CTRL_PROXY" offset="0x628C" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO3_CTRL_OUT_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO3 output  Field values (Others are reserved):   5'b00000  -  TIMERIO3 is driven by TIMER0 output   5'b00001  -  TIMERIO3 is driven by TIMER1 output   5'b00010  -  TIMERIO3 is driven by TIMER2 output   5'b00011  -  TIMERIO3 is driven by TIMER3 output   5'b00100  -  TIMERIO3 is driven by TIMER4 output   5'b00101  -  TIMERIO3 is driven by TIMER5 output   5'b00110  -  TIMERIO3 is driven by TIMER6 output   5'b00111  -  TIMERIO3 is driven by TIMER7 output   5'b01000  -  TIMERIO3 is driven by TIMER8 output   5'b01001  -  TIMERIO3 is driven by TIMER9 output   5'b01010  -  TIMERIO3 is driven by TIMER10 output   5'b01011  -  TIMERIO3 is driven by TIMER11 output   5'b01100  -  TIMERIO3 is driven by TIMER12 output   5'b01101  -  TIMERIO3 is driven by TIMER13 output   5'b01110  -  TIMERIO3 is driven by TIMER14 output   5'b01111  -  TIMERIO3 is driven by TIMER15 output   5'b10000  -  TIMERIO3 is driven by TIMER16 output   5'b10001  -  TIMERIO3 is driven by TIMER17 output   5'b10010  -  TIMERIO3 is driven by TIMER18 output   5'b10011  -  TIMERIO3 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO4_CTRL_PROXY" acronym="CFG0_TIMERIO4_CTRL_PROXY" offset="0x6290" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO4_CTRL_OUT_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO4 output  Field values (Others are reserved):   5'b00000  -  TIMERIO4 is driven by TIMER0 output   5'b00001  -  TIMERIO4 is driven by TIMER1 output   5'b00010  -  TIMERIO4 is driven by TIMER2 output   5'b00011  -  TIMERIO4 is driven by TIMER3 output   5'b00100  -  TIMERIO4 is driven by TIMER4 output   5'b00101  -  TIMERIO4 is driven by TIMER5 output   5'b00110  -  TIMERIO4 is driven by TIMER6 output   5'b00111  -  TIMERIO4 is driven by TIMER7 output   5'b01000  -  TIMERIO4 is driven by TIMER8 output   5'b01001  -  TIMERIO4 is driven by TIMER9 output   5'b01010  -  TIMERIO4 is driven by TIMER10 output   5'b01011  -  TIMERIO4 is driven by TIMER11 output   5'b01100  -  TIMERIO4 is driven by TIMER12 output   5'b01101  -  TIMERIO4 is driven by TIMER13 output   5'b01110  -  TIMERIO4 is driven by TIMER14 output   5'b01111  -  TIMERIO4 is driven by TIMER15 output   5'b10000  -  TIMERIO4 is driven by TIMER16 output   5'b10001  -  TIMERIO4 is driven by TIMER17 output   5'b10010  -  TIMERIO4 is driven by TIMER18 output   5'b10011  -  TIMERIO4 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO5_CTRL_PROXY" acronym="CFG0_TIMERIO5_CTRL_PROXY" offset="0x6294" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO5_CTRL_OUT_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO5 output  Field values (Others are reserved):   5'b00000  -  TIMERIO5 is driven by TIMER0 output   5'b00001  -  TIMERIO5 is driven by TIMER1 output   5'b00010  -  TIMERIO5 is driven by TIMER2 output   5'b00011  -  TIMERIO5 is driven by TIMER3 output   5'b00100  -  TIMERIO5 is driven by TIMER4 output   5'b00101  -  TIMERIO5 is driven by TIMER5 output   5'b00110  -  TIMERIO5 is driven by TIMER6 output   5'b00111  -  TIMERIO5 is driven by TIMER7 output   5'b01000  -  TIMERIO5 is driven by TIMER8 output   5'b01001  -  TIMERIO5 is driven by TIMER9 output   5'b01010  -  TIMERIO5 is driven by TIMER10 output   5'b01011  -  TIMERIO5 is driven by TIMER11 output   5'b01100  -  TIMERIO5 is driven by TIMER12 output   5'b01101  -  TIMERIO5 is driven by TIMER13 output   5'b01110  -  TIMERIO5 is driven by TIMER14 output   5'b01111  -  TIMERIO5 is driven by TIMER15 output   5'b10000  -  TIMERIO5 is driven by TIMER16 output   5'b10001  -  TIMERIO5 is driven by TIMER17 output   5'b10010  -  TIMERIO5 is driven by TIMER18 output   5'b10011  -  TIMERIO5 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO6_CTRL_PROXY" acronym="CFG0_TIMERIO6_CTRL_PROXY" offset="0x6298" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO6_CTRL_OUT_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO6 output  Field values (Others are reserved):   5'b00000  -  TIMERIO6 is driven by TIMER0 output   5'b00001  -  TIMERIO6 is driven by TIMER1 output   5'b00010  -  TIMERIO6 is driven by TIMER2 output   5'b00011  -  TIMERIO6 is driven by TIMER3 output   5'b00100  -  TIMERIO6 is driven by TIMER4 output   5'b00101  -  TIMERIO6 is driven by TIMER5 output   5'b00110  -  TIMERIO6 is driven by TIMER6 output   5'b00111  -  TIMERIO6 is driven by TIMER7 output   5'b01000  -  TIMERIO6 is driven by TIMER8 output   5'b01001  -  TIMERIO6 is driven by TIMER9 output   5'b01010  -  TIMERIO6 is driven by TIMER10 output   5'b01011  -  TIMERIO6 is driven by TIMER11 output   5'b01100  -  TIMERIO6 is driven by TIMER12 output   5'b01101  -  TIMERIO6 is driven by TIMER13 output   5'b01110  -  TIMERIO6 is driven by TIMER14 output   5'b01111  -  TIMERIO6 is driven by TIMER15 output   5'b10000  -  TIMERIO6 is driven by TIMER16 output   5'b10001  -  TIMERIO6 is driven by TIMER17 output   5'b10010  -  TIMERIO6 is driven by TIMER18 output   5'b10011  -  TIMERIO6 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMERIO7_CTRL_PROXY" acronym="CFG0_TIMERIO7_CTRL_PROXY" offset="0x629C" width="32" description="Controls Timer IO muxing">
		<bitfield id="TIMERIO7_CTRL_OUT_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="Selects the source of the TIMERIO7 output  Field values (Others are reserved):   5'b00000  -  TIMERIO7 is driven by TIMER0 output   5'b00001  -  TIMERIO7 is driven by TIMER1 output   5'b00010  -  TIMERIO7 is driven by TIMER2 output   5'b00011  -  TIMERIO7 is driven by TIMER3 output   5'b00100  -  TIMERIO7 is driven by TIMER4 output   5'b00101  -  TIMERIO7 is driven by TIMER5 output   5'b00110  -  TIMERIO7 is driven by TIMER6 output   5'b00111  -  TIMERIO7 is driven by TIMER7 output   5'b01000  -  TIMERIO7 is driven by TIMER8 output   5'b01001  -  TIMERIO7 is driven by TIMER9 output   5'b01010  -  TIMERIO7 is driven by TIMER10 output   5'b01011  -  TIMERIO7 is driven by TIMER11 output   5'b01100  -  TIMERIO7 is driven by TIMER12 output   5'b01101  -  TIMERIO7 is driven by TIMER13 output   5'b01110  -  TIMERIO7 is driven by TIMER14 output   5'b01111  -  TIMERIO7 is driven by TIMER15 output   5'b10000  -  TIMERIO7 is driven by TIMER16 output   5'b10001  -  TIMERIO7 is driven by TIMER17 output   5'b10010  -  TIMERIO7 is driven by TIMER18 output   5'b10011  -  TIMERIO7 is driven by TIMER19 output" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_I2C0_CTRL_PROXY" acronym="CFG0_I2C0_CTRL_PROXY" offset="0x62E0" width="32" description="Controls  I2C0 operation for open drain I/Os">
		<bitfield id="I2C0_CTRL_HS_MCS_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="HS Mode master current source enable.When set, enables the current-source pull-up on the SCL output.  Only one master on the I2C bus should enable SCL current sourcing." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPHY_TX0_CTRL_PROXY" acronym="CFG0_DPHY_TX0_CTRL_PROXY" offset="0x6300" width="32" description="Controls DPHY_TX0 operation">
		<bitfield id="DPHY_TX0_CTRL_LANE_FUNC_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the 4 lanes of DPHY_TX 0   Field values (Others are reserved):   2'b00  -  IP1 (DSI_0 PPI0)   2'b01  -  IP2 (CSI-TX0)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPHY_TX1_CTRL_PROXY" acronym="CFG0_DPHY_TX1_CTRL_PROXY" offset="0x6304" width="32" description="Controls DPHY_TX1 operation">
		<bitfield id="DPHY_TX1_CTRL_LANE_FUNC_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the 4 lanes of DPHY_TX 1   Field values (Others are reserved):   2'b00  -  IP1 (DSI_1 PPI0)   2'b01  -  IP2 (CSI-TX1)" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EDP0_CTRL_PROXY" acronym="CFG0_EDP0_CTRL_PROXY" offset="0x6310" width="32" description="Controls eDP0 operation">
		<bitfield id="EDP0_CTRL_SERDES_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Serdes Selection.In 1-Lane or 2-Lane mode, the eDP0 Lane 0/1  interface can be mapped to 2 different SerDes lanes.  This bit selects which SerDes lane drives the eDP0 Lane 0/1  interface input clock, data and control signals and which SerDes lane  is driven by the eDP0 output clock, data, and control signals.  Programming should align with the SERDES0_LN[3:0]_CTRL lane_func_sel programming.  In 4-lane mode, this bit must be '0'.  0 - eDP0 Lane 0/1 map to Serdes0 Lane 0/1 and eDP Lane 2/3 (if used) map to Serdes0 Lane 2/3  1 - eDP0 Lane 0/1 map to Serdes0 Lane 2/3 (eDP 1 or 2 lane mode only)" range="28" rwaccess="R/W"/> 
		<bitfield id="EDP0_CTRL_RESET_ISO_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Reset isolationWhen set, enables reset isolation of eDP PHY" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_CAL0_CTRL_PROXY" acronym="CFG0_VPAC0_CAL0_CTRL_PROXY" offset="0x6320" width="32" description="Controls VPAC0 Camera Adaptive Layer 0 interface operation">
		<bitfield id="VPAC0_CAL0_CTRL_CAL_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the CSI_RX source for the VPAC CAL0 input  Field values (Others are reserved):   2'b00  -  CSI-RX 0   2'b01  -  CSI-RX 1   2'b10  -  Reserved   2'b11  -  Reserved" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CSI_RX_LOOPBACK_PROXY" acronym="CFG0_CSI_RX_LOOPBACK_PROXY" offset="0x63F0" width="32" description="Controls loopback of CSI-RX inputs to CSI-TX inputs for diagnostics.">
		<bitfield id="CSI_RX_LOOPBACK_CSITX1_LB_SEL_PROXY" width="2" begin="3" end="2" resetval="0x2" description="Selects the CSI-RX loopback source for CSI-TX1  Field values (Others are reserved):   2'b00  -  CSI-RX 0   2'b01  -  CSI-RX 1   2'b10  -  Reserved   2'b11  -  Reserved" range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="CSI_RX_LOOPBACK_CSITX0_LB_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the CSI-RX loopback source for CSI-TX0.  Field values (Others are reserved):   2'b00  -  CSI-RX 0   2'b01  -  CSI-RX 1   2'b10  -  Reserved   2'b11  -  Reserved" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPU0_GP_IN_REQ_PROXY" acronym="CFG0_GPU0_GP_IN_REQ_PROXY" offset="0x6500" width="32" description="Generates GPIO input event to GPU0">
		<bitfield id="GPU0_GP_IN_REQ_REQ_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Input request.  This bit is set to generate a GPIO request to the GPU to read the requestor data input.  This bit should be cleared by the requestor after the GPU has acknowledged the request." range="15" rwaccess="R/W"/> 
		<bitfield id="GPU0_GP_IN_REQ_DATA_PROXY" width="8" begin="7" end="0" resetval="0x0" description="GPIO requestor data input to the GPU" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPU0_GP_IN_ACK_PROXY" acronym="CFG0_GPU0_GP_IN_ACK_PROXY" offset="0x6504" width="32" description="Acknowledge for GPIO input event from GPU0">
		<bitfield id="GPU0_GP_IN_ACK_ACK_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Input acknowledge.  The GPU will set this bit to acknowledge a GPIO input request.  This will generate a gpu_gpio_ack interrupt which will be cleared when the requestor clears the req bit in the GPU_GP_IN_REQ register." range="15" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU0_GP_OUT_REQ_PROXY" acronym="CFG0_GPU0_GP_OUT_REQ_PROXY" offset="0x6508" width="32" description="Generates GPIO output event from GPU0">
		<bitfield id="GPU0_GP_OUT_REQ_REQ_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Output request.  This bit is set to generate a GPIO request from the GPU to read the requestor data output.  This will generate a gpu_gpio_req interrupt which will be cleared when the receiver clears the ack bit in the GPU_GPIO_OUT_ACK register.  This bit will be cleared by the GPU after the request has been acknowledged." range="15" rwaccess="R"/> 
		<bitfield id="GPU0_GP_OUT_REQ_DATA_PROXY" width="8" begin="7" end="0" resetval="0x0" description="GPIO requestor data output from the GPU" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU0_GP_OUT_ACK_PROXY" acronym="CFG0_GPU0_GP_OUT_ACK_PROXY" offset="0x650C" width="32" description="Acknowledge for GPIO output event to GPU0">
		<bitfield id="GPU0_GP_OUT_ACK_ACK_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Output acknowledge.  The receiver of the gpu_gpio_req interrupt will set this bit to acknowledge the GPIO output request.  This bit is cleared when the GPU deasserts its gpio_output_req signal." range="15" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VUSR_CTRL_PROXY" acronym="CFG0_VUSR_CTRL_PROXY" offset="0x6520" width="32" description="Controls operation of the dual VUSR (Hyperlink)  module">
		<bitfield id="VUSR_CTRL_DUAL_VUSR_EN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Selects single or dual VUSR interface operation 0 - Single VUSR interface (VUSR0) enabled 1 - Dual VUSR interface (VUSR0 &#38; VUSR1) enabled" range="16" rwaccess="R/W"/> 
		<bitfield id="VUSR_CTRL_V1_K3_MODE_PROXY" width="1" begin="8" end="8" resetval="0x1" description="VUSR1 interface operational mode 0 - Legacy (KS2) addressing/interface mode 1 - Enhanced (KS3) addressing/interface mode" range="8" rwaccess="R/W"/> 
		<bitfield id="VUSR_CTRL_V0_K3_MODE_PROXY" width="1" begin="0" end="0" resetval="0x1" description="VUSR0 interface operational mode 0 - Legacy (KS2) addressing/interface mode 1 - Enhanced (KS3) addressing/interface mode" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP1_CTRL_PROXY" acronym="CFG0_MCASP1_CTRL_PROXY" offset="0x6584" width="32" description="Controls McASP1 operation">
		<bitfield id="MCASP1_CTRL_AXR15_EN_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Enable AXR15 receive data.  0 - AXR15 input driven 1'b0  1 - AXR15 input driven by AFSR/X input selected by axr15_src value" range="23" rwaccess="R/W"/> 
		<bitfield id="MCASP1_CTRL_AXR15_SRC_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR15 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MCASP1_CTRL_AXR14_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Enable AXR14 receive data.  0 - AXR14 input driven 1'b0  1 - AXR14 input driven by AFSR/X input selected by axr14_src value" range="7" rwaccess="R/W"/> 
		<bitfield id="MCASP1_CTRL_AXR14_SRC_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR14 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP2_CTRL_PROXY" acronym="CFG0_MCASP2_CTRL_PROXY" offset="0x6588" width="32" description="Controls McASP2 operation">
		<bitfield id="MCASP2_CTRL_AXR15_EN_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Enable AXR15 receive data.  0 - AXR15 input driven 1'b0  1 - AXR15 input driven by AFSR/X input selected by axr15_src value" range="23" rwaccess="R/W"/> 
		<bitfield id="MCASP2_CTRL_AXR15_SRC_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR15 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MCASP2_CTRL_AXR14_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Enable AXR14 receive data.  0 - AXR14 input driven 1'b0  1 - AXR14 input driven by AFSR/X input selected by axr14_src value" range="7" rwaccess="R/W"/> 
		<bitfield id="MCASP2_CTRL_AXR14_SRC_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR14 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP3_CTRL_PROXY" acronym="CFG0_MCASP3_CTRL_PROXY" offset="0x658C" width="32" description="Controls McASP3 operation">
		<bitfield id="MCASP3_CTRL_AXR15_EN_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Enable AXR15 receive data.  0 - AXR15 input driven 1'b0  1 - AXR15 input driven by AFSR/X input selected by axr15_src value" range="23" rwaccess="R/W"/> 
		<bitfield id="MCASP3_CTRL_AXR15_SRC_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR15 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MCASP3_CTRL_AXR14_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Enable AXR14 receive data.  0 - AXR14 input driven 1'b0  1 - AXR14 input driven by AFSR/X input selected by axr14_src value" range="7" rwaccess="R/W"/> 
		<bitfield id="MCASP3_CTRL_AXR14_SRC_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR14 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP4_CTRL_PROXY" acronym="CFG0_MCASP4_CTRL_PROXY" offset="0x6590" width="32" description="Controls McASP4 operation">
		<bitfield id="MCASP4_CTRL_AXR15_EN_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Enable AXR15 receive data.  0 - AXR15 input driven 1'b0  1 - AXR15 input driven by AFSR/X input selected by axr15_src value" range="23" rwaccess="R/W"/> 
		<bitfield id="MCASP4_CTRL_AXR15_SRC_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR15 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MCASP4_CTRL_AXR14_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Enable AXR14 receive data.  0 - AXR14 input driven 1'b0  1 - AXR14 input driven by AFSR/X input selected by axr14_src value" range="7" rwaccess="R/W"/> 
		<bitfield id="MCASP4_CTRL_AXR14_SRC_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects one of the AFSX or AFSR inputs as the AXR14 data input  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPU0_CFG_PROXY" acronym="CFG0_GPU0_CFG_PROXY" offset="0x65B0" width="32" description="Configures GPU core operation">
		<bitfield id="GPU0_CFG_GPU_COUNT_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Indicates number of GPU core used in multi-core operation.  Should be set to 1 for GPU0 operation as independent GPU." range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="GPU0_CFG_GPU_ID_PROXY" width="3" begin="2" end="0" resetval="0x0" description="GPU Multi-core core identificationShould always be set as 0 for GPU0" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPU0_PWR_REQ_PROXY" acronym="CFG0_GPU0_PWR_REQ_PROXY" offset="0x65C0" width="32" description="Indicates GPU0 power control interface requests">
		<bitfield id="GPU0_PWR_REQ_REQ_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Power control request.  This bit is set by the GPU to request a Power Management event to the PM processor.  This will generate a gpu0_pwr_req interrupt.  The interrupt is cleared only when the GPU clears its pwrctrl_gpu_req output." range="16" rwaccess="R"/> 
		<bitfield id="GPU0_PWR_REQ_TYPE_PROXY" width="1" begin="12" end="12" resetval="0x0" description="GPU request type. 0 - Power Down request 1 - Power Up request" range="12" rwaccess="R"/> 
		<bitfield id="GPU0_PWR_REQ_DOMAIN_PROXY" width="3" begin="10" end="8" resetval="0x0" description="GPU request mask.  Indicates GPU domain to which the power event applies.  For mapping refer to GPU RGX_CR_POWER_EVENT register." range="10 - 8" rwaccess="R"/> 
		<bitfield id="GPU0_PWR_REQ_GPU_MASK_PROXY" width="8" begin="7" end="0" resetval="0x0" description="GPU request mask.  One bit per GPU indicating to which GPUs the power event applies.  Mask bits are indexed by GPU_ID" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_GPU0_PWR_ACK_PROXY" acronym="CFG0_GPU0_PWR_ACK_PROXY" offset="0x65C4" width="32" description="Controls GPU0 power control interface request acknowledgement">
		<bitfield id="GPU0_PWR_ACK_ABORT_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Power control abort.  This bit is set by the PM processor to that the GPU power control request could not be completed.  The bit is cleared to 0 when gpu0_pwr_req goes low." range="16" rwaccess="R/W"/> 
		<bitfield id="GPU0_PWR_ACK_COMPLETE_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Power control complete.  This bit is set by the PM processor to indicate sucessful completion of the GPU power control request.  The bit is cleared to 0 when gpu0_pwr_req goes low." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG0_CTRL_PROXY" acronym="CFG0_MAIN_MTOG0_CTRL_PROXY" offset="0x6600" width="32" description="Controls timeout operation of read transactions from the GIC master port">
		<bitfield id="MAIN_MTOG0_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG0 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG0_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG0_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG0_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG1_CTRL_PROXY" acronym="CFG0_MAIN_MTOG1_CTRL_PROXY" offset="0x6604" width="32" description="Controls timeout operation of write transactions from the GIC master port">
		<bitfield id="MAIN_MTOG1_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG1 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG1_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG1_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG1_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG4_CTRL_PROXY" acronym="CFG0_MAIN_MTOG4_CTRL_PROXY" offset="0x6610" width="32" description="Controls timeout operation of read transactions from the eMMC1 master port">
		<bitfield id="MAIN_MTOG4_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG4 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG4_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG4_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG4_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG5_CTRL_PROXY" acronym="CFG0_MAIN_MTOG5_CTRL_PROXY" offset="0x6614" width="32" description="Controls timeout operation of write transactions from the eMMC1 master port">
		<bitfield id="MAIN_MTOG5_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG5 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG5_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG5_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG5_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG14_CTRL_PROXY" acronym="CFG0_MAIN_MTOG14_CTRL_PROXY" offset="0x6638" width="32" description="Controls timeout operation of transactions from the NavSS PVU to VIRTSS  ">
		<bitfield id="MAIN_MTOG14_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG14 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG14_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG14_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG14_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG16_CTRL_PROXY" acronym="CFG0_MAIN_MTOG16_CTRL_PROXY" offset="0x6640" width="32" description="Controls timeout operation of read transactions from the MAIN R5 Clstr0 Core0 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG16_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG16 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG16_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG16_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG16_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG17_CTRL_PROXY" acronym="CFG0_MAIN_MTOG17_CTRL_PROXY" offset="0x6644" width="32" description="Controls timeout operation of write transactions from the MAIN R5 Clstr0 Core0 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG17_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG17 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG17_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG17_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG17_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG18_CTRL_PROXY" acronym="CFG0_MAIN_MTOG18_CTRL_PROXY" offset="0x6648" width="32" description="Controls timeout operation of read transactions from the MAIN R5 Clstr0 Core1 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG18_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG18 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG18_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG18_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG18_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG19_CTRL_PROXY" acronym="CFG0_MAIN_MTOG19_CTRL_PROXY" offset="0x664C" width="32" description="Controls timeout operation of write transactions from the MAIN R5 Clstr0 Core1 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG19_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG19 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG19_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG19_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG19_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG20_CTRL_PROXY" acronym="CFG0_MAIN_MTOG20_CTRL_PROXY" offset="0x6650" width="32" description="Controls timeout operation of read transactions from the MAIN R5 Clstr1 Core0 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG20_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG20 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG20_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG20_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG20_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG21_CTRL_PROXY" acronym="CFG0_MAIN_MTOG21_CTRL_PROXY" offset="0x6654" width="32" description="Controls timeout operation of write transactions from the MAIN R5 Clstr1 Core0 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG21_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG21 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG21_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG21_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG21_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG22_CTRL_PROXY" acronym="CFG0_MAIN_MTOG22_CTRL_PROXY" offset="0x6658" width="32" description="Controls timeout operation of read transactions from the MAIN R5 Clstr1 Core1 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG22_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG22 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG22_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG22_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG22_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG23_CTRL_PROXY" acronym="CFG0_MAIN_MTOG23_CTRL_PROXY" offset="0x665C" width="32" description="Controls timeout operation of write transactions from the MAIN R5 Clstr1 Core 1 VBUSM Memory master port">
		<bitfield id="MAIN_MTOG23_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG23 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG23_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG23_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG23_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG24_CTRL_PROXY" acronym="CFG0_MAIN_MTOG24_CTRL_PROXY" offset="0x6660" width="32" description="Controls timeout operation of real time transactions from High Speed IO masters">
		<bitfield id="MAIN_MTOG24_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG24 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG24_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG24_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG24_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG25_CTRL_PROXY" acronym="CFG0_MAIN_MTOG25_CTRL_PROXY" offset="0x6664" width="32" description="Controls timeout operation of non-real time transactions from High Speed IO masters">
		<bitfield id="MAIN_MTOG25_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG25 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG25_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG25_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG25_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG32_CTRL_PROXY" acronym="CFG0_MAIN_MTOG32_CTRL_PROXY" offset="0x6680" width="32" description="Controls timeout operation of Accelerator Cluster ASIL-B master accesses to MSMC (L2) SRAM">
		<bitfield id="MAIN_MTOG32_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG32 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG32_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG32_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG32_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG33_CTRL_PROXY" acronym="CFG0_MAIN_MTOG33_CTRL_PROXY" offset="0x6684" width="32" description="Controls timeout operation of Accelerator Cluster QueueManager master accesses to MSMC (L2) SRAM">
		<bitfield id="MAIN_MTOG33_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG33 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG33_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG33_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG33_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG34_CTRL_PROXY" acronym="CFG0_MAIN_MTOG34_CTRL_PROXY" offset="0x6688" width="32" description="Controls timeout operation of Accelerator Cluster ASIL-B master accesses to DDR for OrderIDs 0-4">
		<bitfield id="MAIN_MTOG34_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG34 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG34_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG34_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG34_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG35_CTRL_PROXY" acronym="CFG0_MAIN_MTOG35_CTRL_PROXY" offset="0x668C" width="32" description="Controls timeout operation of Accelerator Cluster QueueManager master accesses to DDR fro OrderIDs 0-4">
		<bitfield id="MAIN_MTOG35_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG35 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG35_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG35_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG35_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG36_CTRL_PROXY" acronym="CFG0_MAIN_MTOG36_CTRL_PROXY" offset="0x6690" width="32" description="Controls timeout operation of Accelerator Cluster ASIL-B master accesses to DDR for OrderIDs 5-9">
		<bitfield id="MAIN_MTOG36_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG36 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG36_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG36_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG36_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG37_CTRL_PROXY" acronym="CFG0_MAIN_MTOG37_CTRL_PROXY" offset="0x6694" width="32" description="Controls timeout operation of Accelerator Cluster QueueManager master accesses to DDR for OrderIDs 5-9">
		<bitfield id="MAIN_MTOG37_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG37 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG37_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG37_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG37_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG38_CTRL_PROXY" acronym="CFG0_MAIN_MTOG38_CTRL_PROXY" offset="0x6698" width="32" description="Controls timeout operation of Accelerator Cluster ASIL-B master accesses to DDR for OrderIDs 10-15">
		<bitfield id="MAIN_MTOG38_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG38 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG38_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG38_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG38_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MAIN_MTOG39_CTRL_PROXY" acronym="CFG0_MAIN_MTOG39_CTRL_PROXY" offset="0x669C" width="32" description="Controls timeout operation of Accelerator Cluster QueueManager master accesses to DDR for OrderIDs 10-15">
		<bitfield id="MAIN_MTOG39_CTRL_IDLE_STAT_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Idle statusWhen high, indicates MTOG39 is idle." range="31" rwaccess="R"/> 
		<bitfield id="MAIN_MTOG39_CTRL_FORCE_TIMEOUT_PROXY" width="8" begin="23" end="16" resetval="0x0" description="Force TimeoutForces a flush of the interface transactions.  This bitfield is only relevant if timeout_en=1.  After forcing a timeout by writing the encoded value, the force_timeout and timeout_en bitfields must be cleared to clear the timeout before re-enabling the gasket. 8'h95 - Force a gasket timeoutAll others - Normal operation" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG39_CTRL_TIMEOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Timeout Enable 1'b0 - Disable the gasket.  Clear the interrupt and reset the counter 1'b1 - Enable the timeout gasket functions" range="15" rwaccess="R/W"/> 
		<bitfield id="MAIN_MTOG39_CTRL_TIMEOUT_VAL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Gasket Timeout ValueSelects the number of clock cycles before the interface is considered to have timed out  Field values (Others are reserved):   3'b000  -  1024 clock cycles   3'b001  -  4096 clock cycles   3'b010  -  16,384 clock cycles   3'b011  -  65,536 clock cycles   3'b100  -  262,144 clock cycles   3'b101  -  1,048,576 clock cycles   3'b110  -  2,097,152 clock cycles   3'b111  -  4,194,303 clock cycles" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CC_FLUSH_CTRL0_PROXY" acronym="CFG0_CC_FLUSH_CTRL0_PROXY" offset="0x66C0" width="32" description="This register is used isolate the MSMC ARM Corepac 0 interface from other MSMC transactions in case of an ARM Corepac access hang.  This allows continuation of other MSMC traffic (e.g. R5 processors) without interference.  After asserting this flush, the ARM Corepac can be forced through a power cycle sequence to clear the hang condition.  (See Compute Cluster Spec for sequence details.) ">
		<bitfield id="CC_FLUSH_CTRL0_FLUSH_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Flush ARM / MSMC Interface TransactionsForces a flush of the A72 MSMC interface.  This bit field can be used to force a flush of A72 transactions to the MSMC and force an auto response of any MSMC snoop requests to the A72.  An encoded bit value is used to prevent accidental activation of the flush signal. 8'h95 - Force a flush (FFI Mode) condition (flush signal driven high)All others - Normal operation (flush signal driven low)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CC_FLUSH_CTRL4_PROXY" acronym="CFG0_CC_FLUSH_CTRL4_PROXY" offset="0x66D0" width="32" description="This register is used isolate the MSMC C7x Corepac 4 (C71x_0) interface from other MSMC transactions in case of an C7x Corepac access hang.  This allows continuation of other MSMC traffic (e.g. R5 processors) without interference.  After asserting this flush, the C7x Corepac can be forced through a power cycle sequence to clear the hang condition.  (See Compute Cluster Spec for sequence details.) ">
		<bitfield id="CC_FLUSH_CTRL4_FLUSH_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Flush C7x / MSMC Interface TransactionsForces a flush of the C7x MSMC interface.  This bit field can be used to force a flush of C7x transactions to the MSMC and force an auto response of any MSMC snoop requests to the C7x.  An encoded bit value is used to prevent accidental activation of the flush signal. 8'h95 - Force a flush (FFI Mode) condition (flush signal driven high)All others - Normal operation (flush signal driven low)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CC_FLUSH_CTRL5_PROXY" acronym="CFG0_CC_FLUSH_CTRL5_PROXY" offset="0x66D4" width="32" description="This register is used isolate the MSMC C7x Corepac 5 (C71x_1) interface from other MSMC transactions in case of an C7x Corepac access hang.  This allows continuation of other MSMC traffic (e.g. R5 processors) without interference.  After asserting this flush, the C7x Corepac can be forced through a power cycle sequence to clear the hang condition.  (See Compute Cluster Spec for sequence details.) ">
		<bitfield id="CC_FLUSH_CTRL5_FLUSH_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Flush C7x / MSMC Interface TransactionsForces a flush of the C7x MSMC interface.  This bit field can be used to force a flush of C7x transactions to the MSMC and force an auto response of any MSMC snoop requests to the C7x.  An encoded bit value is used to prevent accidental activation of the flush signal. 8'h95 - Force a flush (FFI Mode) condition (flush signal driven high)All others - Normal operation (flush signal driven low)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CC_FLUSH_CTRL8_PROXY" acronym="CFG0_CC_FLUSH_CTRL8_PROXY" offset="0x66E0" width="32" description="This register is used isolate the MSMC DRU 0 Interfaces from other MSMC transactions in case of a DRU 0 access hang.  This allows continuation of other MSMC traffic (e.g. R5 processors) without interference.  After asserting this flush, the DRU can be forced through a power cycle sequence to clear the hang condition.  (See Compute Cluster Spec for sequence details.) ">
		<bitfield id="CC_FLUSH_CTRL8_FLUSH_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Flush DRU 0 / MSMC Interface TransactionsForces a flush of the DRU 0 MSMC interface.  This bit field can be used to force a flush of DRU 0 transactions to the MSMC and force an auto response of any MSMC snoop requests to the DRU.  An encoded bit value is used to prevent accidental activation of the flush signal. 8'h95 - Force a flush (FFI Mode) condition (flush signal driven high)All others - Normal operation (flush signal driven low)" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK0_PROXY" acronym="CFG0_LOCK1_KICK0_PROXY" offset="0x7008" width="32" description="This register must be written with the designated key value followed by a write to LOCK1_KICK1 with its key value before write-protected Partition 1 registers can be written.">
		<bitfield id="LOCK1_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK1_KICK1_PROXY" acronym="CFG0_LOCK1_KICK1_PROXY" offset="0x700C" width="32" description="This register must be written with the designated key value after a write to LOCK1_KICK0 with its key value before write-protected Partition 1 registers can be written.">
		<bitfield id="LOCK1_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R0" acronym="CFG0_CLAIMREG_P1_R0" offset="0x7100" width="32" description="">
		<bitfield id="CLAIMREG_P1_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R1" acronym="CFG0_CLAIMREG_P1_R1" offset="0x7104" width="32" description="">
		<bitfield id="CLAIMREG_P1_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R2" acronym="CFG0_CLAIMREG_P1_R2" offset="0x7108" width="32" description="">
		<bitfield id="CLAIMREG_P1_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R3" acronym="CFG0_CLAIMREG_P1_R3" offset="0x710C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R4" acronym="CFG0_CLAIMREG_P1_R4" offset="0x7110" width="32" description="">
		<bitfield id="CLAIMREG_P1_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R5" acronym="CFG0_CLAIMREG_P1_R5" offset="0x7114" width="32" description="">
		<bitfield id="CLAIMREG_P1_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R6" acronym="CFG0_CLAIMREG_P1_R6" offset="0x7118" width="32" description="">
		<bitfield id="CLAIMREG_P1_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R7" acronym="CFG0_CLAIMREG_P1_R7" offset="0x711C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R8" acronym="CFG0_CLAIMREG_P1_R8" offset="0x7120" width="32" description="">
		<bitfield id="CLAIMREG_P1_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R9" acronym="CFG0_CLAIMREG_P1_R9" offset="0x7124" width="32" description="">
		<bitfield id="CLAIMREG_P1_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R10" acronym="CFG0_CLAIMREG_P1_R10" offset="0x7128" width="32" description="">
		<bitfield id="CLAIMREG_P1_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R11" acronym="CFG0_CLAIMREG_P1_R11" offset="0x712C" width="32" description="">
		<bitfield id="CLAIMREG_P1_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R12" acronym="CFG0_CLAIMREG_P1_R12" offset="0x7130" width="32" description="">
		<bitfield id="CLAIMREG_P1_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R13" acronym="CFG0_CLAIMREG_P1_R13" offset="0x7134" width="32" description="">
		<bitfield id="CLAIMREG_P1_R13" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P1_R14" acronym="CFG0_CLAIMREG_P1_R14" offset="0x7138" width="32" description="">
		<bitfield id="CLAIMREG_P1_R14" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 1" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OBSCLK0_CTRL" acronym="CFG0_OBSCLK0_CTRL" offset="0x8000" width="32" description="This register controls which internal clock is made observable on the OBSCLK[2:0] output pins">
		<bitfield id="OBSCLK0_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the OBSCLK0 divider value.  This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_DIV" width="8" begin="15" end="8" resetval="0x0" description="OBSCLK0 output dividerDivides the selected clock by clkdiv+1 for output to the OBSCLK[2:0] pins.  Supports divide by 1 to 256 (default to 1).  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_SEL" width="5" begin="4" end="0" resetval="0x29" description="OBSCLK0 clock source selection.Selects the source of the clock to be divided by the OBSCLK0 divider and output on the OBSCLK[2:0] pins.  Field values (Others are reserved):   5'b00000  -  MAIN_PLL0_HSDIV0_CLKOUT   5'b00001  -  MAIN_PLL1_HSDIV0_CLKOUT   5'b00010  -  MAIN_PLL2_HSDIV1_CLKOUT   5'b00011  -  MAIN_PLL3_HSDIV0_CLKOUT   5'b00100  -  MAIN_PLL4_HSDIV0_CLKOUT   5'b00101  -  MAIN_PLL5_HSDIV0_CLKOUT   5'b00110  -  MAIN_PLL6_HSDIV0_CLKOUT   5'b00111  -  MAIN_PLL26_HSDIV0_CLKOUT   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  MAIN_PLL12_HSDIV0_CLKOUT   5'b01101  -  OBSCLK1 OUT   5'b01110  -  MAIN_PLL14_HSDIV0_CLKOUT   5'b01111  -  0   5'b10000  -  MAIN_PLL16_HSDIV0_CLKOUT   5'b10001  -  MAIN_PLL17_HSDIV0_CLKOUT   5'b10010  -  0   5'b10011  -  MAIN_PLL19_HSDIV0_CLKOUT   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  0   5'b11001  -  MAIN_PLL25_HSDIV0_CLKOUT   5'b11010  -  CPTS_GENF3   5'b11011  -  CLK_12M_RC   5'b11100  -  LFXOSC_CLKOUT   5'b11101  -  PLLCTRL_OBSCLK   5'b11110  -  HFOSC1_CLKOUT   5'b11111  -  HFOSC0_CLKOUT" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OBSCLK1_CTRL" acronym="CFG0_OBSCLK1_CTRL" offset="0x8004" width="32" description="This register controls which internal clock is made observable on the OBSCLK1_OUT internal clock signal">
		<bitfield id="OBSCLK1_CTRL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="OBSCLK1_OUT signal output clock source selection  Field values (Others are reserved):   2'b00  -  MAIN_PLL7_HSDIV0_CLKOUT / DIV4   2'b01  -  MAIN_PLL8_HSDIV0_CLKOUT / DIV8   2'b10  -  0   2'b11  -  0" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKOUT_CTRL" acronym="CFG0_CLKOUT_CTRL" offset="0x8010" width="32" description="Enables and selects clock source of CPSW CLKOUT pin">
		<bitfield id="CLKOUT_CTRL_CLK_EN" width="1" begin="4" end="4" resetval="0x0" description="When set, enables CLKOUT output" range="4" rwaccess="R/W"/> 
		<bitfield id="CLKOUT_CTRL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects CLKOUT clock source  1'b0 - RGMII_MHZ_50_CLK (50 MHz)  1'b1 -RGMII_MHZ_50_CLK_DIV2 (25 MHz)" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GTC_CLKSEL" acronym="CFG0_GTC_CLKSEL" offset="0x8030" width="32" description="Selects the timebase clock source for the Global Timebase Counter">
		<bitfield id="GTC_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the GTC timebase clock source  Field values (Others are reserved):   4'b0000  -  MAIN_PLL3_HSDIV1_CLKOUT   4'b0001  -  MAIN_PLL0_HSDIV6_CLKOUT   4'b0010  -  MCU_CPTS_REF_CLK (pin)   4'b0011  -  CPTS_RFT_CLK (pin)   4'b0100  -  MCU_EXT_REFCLK0 (pin)   4'b0101  -  EXT_REFCLK1 (pin)   4'b0110  -  SERDES0_IP2_LN0_TXMCLK   4'b0111  -  SERDES0_IP2_LN1_TXMCLK   4'b1000  -  SERDES0_IP2_LN2_TXMCLK   4'b1001  -  SERDES0_IP2_LN3_TXMCLK   4'b1010  -  0   4'b1011  -  SERDES1_IP2_LN1_TXMCLK   4'b1100  -  0   4'b1101  -  0   4'b1110  -  MCU_PLL2_HSDIV1_CLKOUT   4'b1111  -  MAIN_SYSCLK0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EFUSE_CLKSEL" acronym="CFG0_EFUSE_CLKSEL" offset="0x803C" width="32" description="Selects the functional clock source for the MAIN domain eFuse Controller">
		<bitfield id="EFUSE_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source  Field values (Others are reserved):   1'b0  -  HFOSC0_CLKOUT   1'b1  -  MAIN_SYSCLK0 / 4" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE_REFCLK1_CLKSEL" acronym="CFG0_PCIE_REFCLK1_CLKSEL" offset="0x8074" width="32" description="PCIE_REFCLK1 P/N are driven by ACSPCIE0 PAD 0">
		<bitfield id="PCIE_REFCLK1_CLKSEL_OUT_CLK_EN" width="1" begin="8" end="8" resetval="0x0" description="Enables the output of the ACSPCIE buffer to drive the PCIE1 REFCLK P/N pins" range="8" rwaccess="R/W"/> 
		<bitfield id="PCIE_REFCLK1_CLKSEL_OUT_CLKSEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the PCIE1 REFCLK output clock source.Controls the ACSPCIE0 buffer PAD0 clock mux.  Field values (Others are reserved):   2'b00  -  SERDES0_REF_DER_OUT_CLK   2'b01  -  MAIN_PLL2_HSDIV4_CLKOUT   2'b10  -  SERDES0_REF_OUT_CLK   2'b11  -  0" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE1_CLKSEL" acronym="CFG0_PCIE1_CLKSEL" offset="0x8084" width="32" description="Selects PCIe1 functional clock sources">
		<bitfield id="PCIE1_CLKSEL_CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the PCIE1 Common Platform Time Stamp module  Field values (Others are reserved):   4'b0000  -  MAIN_PLL3_HSDIV1_CLKOUT   4'b0001  -  MAIN_PLL0_HSDIV6_CLKOUT   4'b0010  -  MCU_CPTS_REF_CLK (pin)   4'b0011  -  CPTS_RFT_CLK (pin)   4'b0100  -  MCU_EXT_REFCLK0 (pin)   4'b0101  -  EXT_REFCLK1 (pin)   4'b0110  -  SERDES0_IP2_LN0_TXMCLK   4'b0111  -  SERDES0_IP2_LN1_TXMCLK   4'b1000  -  SERDES0_IP2_LN2_TXMCLK   4'b1001  -  SERDES0_IP2_LN3_TXMCLK   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  MCU_PLL2_HSDIV1_CLKOUT   4'b1111  -  MAIN_SYSCLK0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CPSW2_CLKSEL" acronym="CFG0_CPSW2_CLKSEL" offset="0x8094" width="32" description="Selects the 2 port CP Switch clock sources">
		<bitfield id="CPSW2_CLKSEL_CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the CPSW2G Ethernet switch Common Platform Time Stamp module  Field values (Others are reserved):   4'b0000  -  MAIN_PLL3_HSDIV1_CLKOUT   4'b0001  -  MAIN_PLL0_HSDIV6_CLKOUT   4'b0010  -  MCU_CPTS_REF_CLK (pin)   4'b0011  -  CPTS_RFT_CLK (pin)   4'b0100  -  MCU_EXT_REFCLK0 (pin)   4'b0101  -  EXT_REFCLK1 (pin)   4'b0110  -  SERDES0_IP2_LN0_TXMCLK   4'b0111  -  SERDES0_IP2_LN1_TXMCLK   4'b1000  -  SERDES0_IP2_LN2_TXMCLK   4'b1001  -  SERDES0_IP2_LN3_TXMCLK   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  MCU_PLL2_HSDIV1_CLKOUT   4'b1111  -  MAIN_SYSCLK0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NAVSS_CLKSEL" acronym="CFG0_NAVSS_CLKSEL" offset="0x8098" width="32" description="Selects the clock source for the NavSS Subsystem">
		<bitfield id="NAVSS_CLKSEL_CPTS_CLKSEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the SoC] Common Platform Time Stamp module located within the Nav Subsystem  Field values (Others are reserved):   4'b0000  -  MAIN_PLL3_HSDIV1_CLKOUT   4'b0001  -  MAIN_PLL0_HSDIV6_CLKOUT   4'b0010  -  MCU_CPTS_REF_CLK (pin)   4'b0011  -  CPTS_RFT_CLK (pin)   4'b0100  -  MCU_EXT_REFCLK0 (pin)   4'b0101  -  EXT_REFCLK1 (pin)   4'b0110  -  SERDES0_IP2_LN0_TXMCLK   4'b0111  -  SERDES0_IP2_LN1_TXMCLK   4'b1000  -  SERDES0_IP2_LN2_TXMCLK   4'b1001  -  SERDES0_IP2_LN3_TXMCLK   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  MCU_PLL2_HSDIV1_CLKOUT   4'b1111  -  MAIN_SYSCLK0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC0_CLKSEL" acronym="CFG0_EMMC0_CLKSEL" offset="0x80B0" width="32" description="Selects the functional clock source for 8-bit eMMC0">
		<bitfield id="EMMC0_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="eMMC XIN_CLK selection  2'b00 - MAIN_PLL0_HSDIV2_CLKOUT  2'b01 - MAIN_PLL1_HSDIV2_CLKOUT  2'b10 - MAIN_PLL2_HSDIV2_CLKOUT  2'b11 - MAIN_PLL3_HSDIV2_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC1_CLKSEL" acronym="CFG0_EMMC1_CLKSEL" offset="0x80B4" width="32" description="Selects the functional clock source for 4-bit eMMC1">
		<bitfield id="EMMC1_CLKSEL_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="eMMC Loopback clock selection  1'b0 - Loopback clock from MMC1_CLKLB pad  1'b1 - Loopback clock from MMC1_CLK pin" range="16" rwaccess="R/W"/> 
		<bitfield id="EMMC1_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x1" description="eMMC XIN_CLK selection  2'b00 - MAIN_PLL0_HSDIV2_CLKOUT  2'b01 - MAIN_PLL1_HSDIV2_CLKOUT  2'b10 - MAIN_PLL2_HSDIV2_CLKOUT  2'b11 - MAIN_PLL3_HSDIV2_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPMC_CLKSEL" acronym="CFG0_GPMC_CLKSEL" offset="0x80D0" width="32" description="Selects the bus and functional clock source for the GPMC module.  This allows the GPMC to run asynchronously to the bus fabric in order to optimize parallel port performance.">
		<bitfield id="GPMC_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the GPMC clock source  2'b00 - MAIN_PLL0_HSDIV3_CLKOUT  2'b01 - MAIN_PLL2_HSDIV1_CLKOUT / 6  2'b10 - MAIN_PLL2_HSDIV1_CLKOUT / 4  2'b11 - MAIN_SYSCLK0 / 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_CLKSEL" acronym="CFG0_USB0_CLKSEL" offset="0x80E0" width="32" description="Selects the functional clock sources for USB0">
		<bitfield id="USB0_CLKSEL_REFCLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB0 ref_clk.    1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC_CLKSEL" acronym="CFG0_VPAC_CLKSEL" offset="0x80F0" width="32" description="Selects the functional clock sources for VPAC0">
		<bitfield id="VPAC_CLKSEL_CLK_SEL" width="1" begin="0" end="0" resetval="0x0" description="VPAC clock selection  1'b0 - MAIN_PLL25_HSDIV1_CLKOUT  1'b1 - MAIN_PLL2_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER0_CLKSEL" acronym="CFG0_TIMER0_CLKSEL" offset="0x8100" width="32" description="Timer0 functional clock selection control">
		<bitfield id="TIMER0_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER1_CLKSEL" acronym="CFG0_TIMER1_CLKSEL" offset="0x8104" width="32" description="Timer1 functional clock selection control">
		<bitfield id="TIMER1_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER2_CLKSEL" acronym="CFG0_TIMER2_CLKSEL" offset="0x8108" width="32" description="Timer2 functional clock selection control">
		<bitfield id="TIMER2_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER3_CLKSEL" acronym="CFG0_TIMER3_CLKSEL" offset="0x810C" width="32" description="Timer3 functional clock selection control">
		<bitfield id="TIMER3_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER4_CLKSEL" acronym="CFG0_TIMER4_CLKSEL" offset="0x8110" width="32" description="Timer4 functional clock selection control">
		<bitfield id="TIMER4_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER5_CLKSEL" acronym="CFG0_TIMER5_CLKSEL" offset="0x8114" width="32" description="Timer5 functional clock selection control">
		<bitfield id="TIMER5_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER6_CLKSEL" acronym="CFG0_TIMER6_CLKSEL" offset="0x8118" width="32" description="Timer6 functional clock selection control">
		<bitfield id="TIMER6_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER7_CLKSEL" acronym="CFG0_TIMER7_CLKSEL" offset="0x811C" width="32" description="Timer7 functional clock selection control">
		<bitfield id="TIMER7_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER8_CLKSEL" acronym="CFG0_TIMER8_CLKSEL" offset="0x8120" width="32" description="Timer8 functional clock selection control">
		<bitfield id="TIMER8_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER9_CLKSEL" acronym="CFG0_TIMER9_CLKSEL" offset="0x8124" width="32" description="Timer9 functional clock selection control">
		<bitfield id="TIMER9_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER10_CLKSEL" acronym="CFG0_TIMER10_CLKSEL" offset="0x8128" width="32" description="Timer10 functional clock selection control">
		<bitfield id="TIMER10_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER11_CLKSEL" acronym="CFG0_TIMER11_CLKSEL" offset="0x812C" width="32" description="Timer11 functional clock selection control">
		<bitfield id="TIMER11_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER12_CLKSEL" acronym="CFG0_TIMER12_CLKSEL" offset="0x8130" width="32" description="Timer12 functional clock selection control">
		<bitfield id="TIMER12_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER13_CLKSEL" acronym="CFG0_TIMER13_CLKSEL" offset="0x8134" width="32" description="Timer13 functional clock selection control">
		<bitfield id="TIMER13_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER14_CLKSEL" acronym="CFG0_TIMER14_CLKSEL" offset="0x8138" width="32" description="Timer14 functional clock selection control">
		<bitfield id="TIMER14_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER15_CLKSEL" acronym="CFG0_TIMER15_CLKSEL" offset="0x813C" width="32" description="Timer15 functional clock selection control">
		<bitfield id="TIMER15_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER16_CLKSEL" acronym="CFG0_TIMER16_CLKSEL" offset="0x8140" width="32" description="Timer16 functional clock selection control">
		<bitfield id="TIMER16_CLKSEL_AFS_SRC_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AFS source mux output as the Timer clock source.  Note that for TIMER17 and TIMER19 this selection will be overridden if cascade_en in the associated TIMERn_CTRL register is set.  0 - Use functional clock selected by clk_sel value  1 - Use AFS input selected by afs_src_sel value" range="23" rwaccess="R/W"/> 
		<bitfield id="TIMER16_CLKSEL_AFS_SRC_SEL" width="4" begin="19" end="16" resetval="0x0" description="Selects the ASFR/AFSX input to use as a timer clock when afs_src_en is set.  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TIMER16_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER17_CLKSEL" acronym="CFG0_TIMER17_CLKSEL" offset="0x8144" width="32" description="Timer17 functional clock selection control">
		<bitfield id="TIMER17_CLKSEL_AFS_SRC_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AFS source mux output as the Timer clock source.  Note that for TIMER17 and TIMER19 this selection will be overridden if cascade_en in the associated TIMERn_CTRL register is set.  0 - Use functional clock selected by clk_sel value  1 - Use AFS input selected by afs_src_sel value" range="23" rwaccess="R/W"/> 
		<bitfield id="TIMER17_CLKSEL_AFS_SRC_SEL" width="4" begin="19" end="16" resetval="0x0" description="Selects the ASFR/AFSX input to use as a timer clock when afs_src_en is set.  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TIMER17_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER18_CLKSEL" acronym="CFG0_TIMER18_CLKSEL" offset="0x8148" width="32" description="Timer18 functional clock selection control">
		<bitfield id="TIMER18_CLKSEL_AFS_SRC_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AFS source mux output as the Timer clock source.  Note that for TIMER17 and TIMER19 this selection will be overridden if cascade_en in the associated TIMERn_CTRL register is set.  0 - Use functional clock selected by clk_sel value  1 - Use AFS input selected by afs_src_sel value" range="23" rwaccess="R/W"/> 
		<bitfield id="TIMER18_CLKSEL_AFS_SRC_SEL" width="4" begin="19" end="16" resetval="0x0" description="Selects the ASFR/AFSX input to use as a timer clock when afs_src_en is set.  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TIMER18_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER19_CLKSEL" acronym="CFG0_TIMER19_CLKSEL" offset="0x814C" width="32" description="Timer19 functional clock selection control">
		<bitfield id="TIMER19_CLKSEL_AFS_SRC_EN" width="1" begin="23" end="23" resetval="0x0" description="Enable AFS source mux output as the Timer clock source.  Note that for TIMER17 and TIMER19 this selection will be overridden if cascade_en in the associated TIMERn_CTRL register is set.  0 - Use functional clock selected by clk_sel value  1 - Use AFS input selected by afs_src_sel value" range="23" rwaccess="R/W"/> 
		<bitfield id="TIMER19_CLKSEL_AFS_SRC_SEL" width="4" begin="19" end="16" resetval="0x0" description="Selects the ASFR/AFSX input to use as a timer clock when afs_src_en is set.  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TIMER19_CLKSEL_CLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI0_CLKSEL" acronym="CFG0_SPI0_CLKSEL" offset="0x8190" width="32" description="SPI0 clock control ">
		<bitfield id="SPI0_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI1_CLKSEL" acronym="CFG0_SPI1_CLKSEL" offset="0x8194" width="32" description="SPI1 clock control ">
		<bitfield id="SPI1_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI2_CLKSEL" acronym="CFG0_SPI2_CLKSEL" offset="0x8198" width="32" description="SPI2 clock control ">
		<bitfield id="SPI2_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI3_CLKSEL" acronym="CFG0_SPI3_CLKSEL" offset="0x819C" width="32" description="SPI3 clock control ">
		<bitfield id="SPI3_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI5_CLKSEL" acronym="CFG0_SPI5_CLKSEL" offset="0x81A4" width="32" description="SPI5 clock control ">
		<bitfield id="SPI5_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI6_CLKSEL" acronym="CFG0_SPI6_CLKSEL" offset="0x81A8" width="32" description="SPI6 clock control ">
		<bitfield id="SPI6_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI7_CLKSEL" acronym="CFG0_SPI7_CLKSEL" offset="0x81AC" width="32" description="SPI7 clock control ">
		<bitfield id="SPI7_CLKSEL_MSTR_LB_CLKSEL" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART0_CLK_CTRL" acronym="CFG0_USART0_CLK_CTRL" offset="0x81C0" width="32" description="Selects the clock divider of the USART0 functional clock">
		<bitfield id="USART0_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART0 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART0_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART1_CLK_CTRL" acronym="CFG0_USART1_CLK_CTRL" offset="0x81C4" width="32" description="Selects the clock divider of the USART1 functional clock">
		<bitfield id="USART1_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART1 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART1_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART2_CLK_CTRL" acronym="CFG0_USART2_CLK_CTRL" offset="0x81C8" width="32" description="Selects the clock divider of the USART2 functional clock">
		<bitfield id="USART2_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART2 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART2_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART3_CLK_CTRL" acronym="CFG0_USART3_CLK_CTRL" offset="0x81CC" width="32" description="Selects the clock divider of the USART3 functional clock">
		<bitfield id="USART3_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART3 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART3_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART4_CLK_CTRL" acronym="CFG0_USART4_CLK_CTRL" offset="0x81D0" width="32" description="Selects the clock divider of the USART4 functional clock">
		<bitfield id="USART4_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART4 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART4_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART5_CLK_CTRL" acronym="CFG0_USART5_CLK_CTRL" offset="0x81D4" width="32" description="Selects the clock divider of the USART5 functional clock">
		<bitfield id="USART5_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART5 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART5_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART6_CLK_CTRL" acronym="CFG0_USART6_CLK_CTRL" offset="0x81D8" width="32" description="Selects the clock divider of the USART6 functional clock">
		<bitfield id="USART6_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART6 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART6_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART7_CLK_CTRL" acronym="CFG0_USART7_CLK_CTRL" offset="0x81DC" width="32" description="Selects the clock divider of the USART7 functional clock">
		<bitfield id="USART7_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART7 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART7_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART8_CLK_CTRL" acronym="CFG0_USART8_CLK_CTRL" offset="0x81E0" width="32" description="Selects the clock divider of the USART8 functional clock">
		<bitfield id="USART8_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART8 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART8_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART9_CLK_CTRL" acronym="CFG0_USART9_CLK_CTRL" offset="0x81E4" width="32" description="Selects the clock divider of the USART9 functional clock">
		<bitfield id="USART9_CLK_CTRL_CLK_DIV_LD" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART9 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART9_CLK_CTRL_CLK_DIV" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP0_CLKSEL" acronym="CFG0_MCASP0_CLKSEL" offset="0x8200" width="32" description="Selects the functional clock source for McASP0">
		<bitfield id="MCASP0_CLKSEL_AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP0 auxclk clock source  Reserved values default to HFOSC1_CLK  Field values (Others are reserved):   3'b000  -  MAIN_PLL4_HSDIV0_CLKOUT   3'b001  -  MAIN_PLL2_HSDIV2_CLKOUT   3'b010  -  0   3'b011  -  0   3'b100  -  ATCLK0   3'b101  -  ATCLK1   3'b110  -  ATCLK2   3'b111  -  ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP1_CLKSEL" acronym="CFG0_MCASP1_CLKSEL" offset="0x8204" width="32" description="Selects the functional clock source for McASP1">
		<bitfield id="MCASP1_CLKSEL_AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP1 auxclk clock source  Reserved values default to HFOSC1_CLK  Field values (Others are reserved):   3'b000  -  MAIN_PLL4_HSDIV0_CLKOUT   3'b001  -  MAIN_PLL2_HSDIV2_CLKOUT   3'b010  -  0   3'b011  -  0   3'b100  -  ATCLK0   3'b101  -  ATCLK1   3'b110  -  ATCLK2   3'b111  -  ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP2_CLKSEL" acronym="CFG0_MCASP2_CLKSEL" offset="0x8208" width="32" description="Selects the functional clock source for McASP2">
		<bitfield id="MCASP2_CLKSEL_AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP2 auxclk clock source  Reserved values default to HFOSC1_CLK  Field values (Others are reserved):   3'b000  -  MAIN_PLL4_HSDIV0_CLKOUT   3'b001  -  MAIN_PLL2_HSDIV2_CLKOUT   3'b010  -  0   3'b011  -  0   3'b100  -  ATCLK0   3'b101  -  ATCLK1   3'b110  -  ATCLK2   3'b111  -  ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP3_CLKSEL" acronym="CFG0_MCASP3_CLKSEL" offset="0x820C" width="32" description="Selects the functional clock source for McASP3">
		<bitfield id="MCASP3_CLKSEL_AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP3 auxclk clock source  Reserved values default to HFOSC1_CLK  Field values (Others are reserved):   3'b000  -  MAIN_PLL4_HSDIV0_CLKOUT   3'b001  -  MAIN_PLL2_HSDIV2_CLKOUT   3'b010  -  0   3'b011  -  0   3'b100  -  ATCLK0   3'b101  -  ATCLK1   3'b110  -  ATCLK2   3'b111  -  ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP4_CLKSEL" acronym="CFG0_MCASP4_CLKSEL" offset="0x8210" width="32" description="Selects the functional clock source for McASP4">
		<bitfield id="MCASP4_CLKSEL_AUXCLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP4 auxclk clock source  Reserved values default to HFOSC1_CLK  Field values (Others are reserved):   3'b000  -  MAIN_PLL4_HSDIV0_CLKOUT   3'b001  -  MAIN_PLL2_HSDIV2_CLKOUT   3'b010  -  0   3'b011  -  0   3'b100  -  ATCLK0   3'b101  -  ATCLK1   3'b110  -  ATCLK2   3'b111  -  ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP0_AHCLKSEL" acronym="CFG0_MCASP0_AHCLKSEL" offset="0x8240" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP0">
		<bitfield id="MCASP0_AHCLKSEL_AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP0  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP0_AHCLKSEL_AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP0  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP1_AHCLKSEL" acronym="CFG0_MCASP1_AHCLKSEL" offset="0x8244" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP1">
		<bitfield id="MCASP1_AHCLKSEL_AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP1  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP1_AHCLKSEL_AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP1  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP2_AHCLKSEL" acronym="CFG0_MCASP2_AHCLKSEL" offset="0x8248" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP2">
		<bitfield id="MCASP2_AHCLKSEL_AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP2  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP2_AHCLKSEL_AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP2  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP3_AHCLKSEL" acronym="CFG0_MCASP3_AHCLKSEL" offset="0x824C" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP3">
		<bitfield id="MCASP3_AHCLKSEL_AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP3  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP3_AHCLKSEL_AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP3  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP4_AHCLKSEL" acronym="CFG0_MCASP4_AHCLKSEL" offset="0x8250" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP4">
		<bitfield id="MCASP4_AHCLKSEL_AHCLKX_SEL" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP4  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP4_AHCLKSEL_AHCLKR_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP4  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS0_SEL" acronym="CFG0_ATL_BWS0_SEL" offset="0x82A0" width="32" description="Selects the source of ATL Baseband Word Select 0">
		<bitfield id="ATL_BWS0_SEL_WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSR Pin Input   5'b00001  -  McASP1 AFSR Pin Input   5'b00010  -  McASP2 AFSR Pin Input   5'b00011  -  McASP3 AFSR Pin Input   5'b00100  -  McASP4 AFSR Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS1_SEL" acronym="CFG0_ATL_BWS1_SEL" offset="0x82A4" width="32" description="Selects the source of ATL Baseband Word Select 1">
		<bitfield id="ATL_BWS1_SEL_WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSR Pin Input   5'b00001  -  McASP1 AFSR Pin Input   5'b00010  -  McASP2 AFSR Pin Input   5'b00011  -  McASP3 AFSR Pin Input   5'b00100  -  McASP4 AFSR Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS2_SEL" acronym="CFG0_ATL_BWS2_SEL" offset="0x82A8" width="32" description="Selects the source of ATL Baseband Word Select 2">
		<bitfield id="ATL_BWS2_SEL_WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSR Pin Input   5'b00001  -  McASP1 AFSR Pin Input   5'b00010  -  McASP2 AFSR Pin Input   5'b00011  -  McASP3 AFSR Pin Input   5'b00100  -  McASP4 AFSR Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS3_SEL" acronym="CFG0_ATL_BWS3_SEL" offset="0x82AC" width="32" description="Selects the source of ATL Baseband Word Select 3">
		<bitfield id="ATL_BWS3_SEL_WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSR Pin Input   5'b00001  -  McASP1 AFSR Pin Input   5'b00010  -  McASP2 AFSR Pin Input   5'b00011  -  McASP3 AFSR Pin Input   5'b00100  -  McASP4 AFSR Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS0_SEL" acronym="CFG0_ATL_AWS0_SEL" offset="0x82B0" width="32" description="Selects the source of ATL Audio Word Select 0">
		<bitfield id="ATL_AWS0_SEL_WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSX Pin Input   5'b00001  -  McASP1 AFSX Pin Input   5'b00010  -  McASP2 AFSX Pin Input   5'b00011  -  McASP3 AFSX Pin Input   5'b00100  -  McASP4 AFSX Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0   5'b11100  -  0   5'b11101  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS1_SEL" acronym="CFG0_ATL_AWS1_SEL" offset="0x82B4" width="32" description="Selects the source of ATL Audio Word Select 1">
		<bitfield id="ATL_AWS1_SEL_WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSX Pin Input   5'b00001  -  McASP1 AFSX Pin Input   5'b00010  -  McASP2 AFSX Pin Input   5'b00011  -  McASP3 AFSX Pin Input   5'b00100  -  McASP4 AFSX Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0   5'b11100  -  0   5'b11101  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS2_SEL" acronym="CFG0_ATL_AWS2_SEL" offset="0x82B8" width="32" description="Selects the source of ATL Audio Word Select 2">
		<bitfield id="ATL_AWS2_SEL_WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSX Pin Input   5'b00001  -  McASP1 AFSX Pin Input   5'b00010  -  McASP2 AFSX Pin Input   5'b00011  -  McASP3 AFSX Pin Input   5'b00100  -  McASP4 AFSX Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0   5'b11100  -  0   5'b11101  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS3_SEL" acronym="CFG0_ATL_AWS3_SEL" offset="0x82BC" width="32" description="Selects the source of ATL Audio Word Select 3">
		<bitfield id="ATL_AWS3_SEL_WD_SEL" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSX Pin Input   5'b00001  -  McASP1 AFSX Pin Input   5'b00010  -  McASP2 AFSX Pin Input   5'b00011  -  McASP3 AFSX Pin Input   5'b00100  -  McASP4 AFSX Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0   5'b11100  -  0   5'b11101  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_CLKSEL" acronym="CFG0_ATL_CLKSEL" offset="0x82C0" width="32" description="Selects the source of the ATL PCLK">
		<bitfield id="ATL_CLKSEL_PCLK_SEL" width="4" begin="3" end="0" resetval="0x0" description="Selects the PCLK clock source  Field values (Others are reserved):   3'b000  -  MAIN_PLL4_HSDIV1_CLKOUT   3'b001  -  MAIN_PLL2_HSDIV2_CLKOUT   3'b010  -  0   3'b011  -  0   3'b100  -  MAIN_PLL0_HSDIV7_CLKOUT   3'b101  -  MCU_EXT_REFCLK0 (pin)   3'b110  -  EXT_REFCLK1 (pin)   3'b111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AUDIO_REFCLK0_CTRL" acronym="CFG0_AUDIO_REFCLK0_CTRL" offset="0x82E0" width="32" description="Selects the clock source for the AUDIO_EXT_REFCLK0 output">
		<bitfield id="AUDIO_REFCLK0_CTRL_CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 0 output enableThis bit is inverted to drive the active low output buffer enable  0 - AUDIO_EXT_REFCLK0 pin is configured as an input  1 - AUDIO_EXT_REFCLK0 pin is configured as an output" range="15" rwaccess="R/W"/> 
		<bitfield id="AUDIO_REFCLK0_CTRL_CLK_SEL" width="5" begin="4" end="0" resetval="0x31" description="Clock source (default selects a tie-off of 0 for no output)  Field values (Others are reserved):   5'b00000  -  MCASP0 AHCLKR Output   5'b00001  -  MCASP1 AHCLKR Output   5'b00010  -  MCASP2 AHCLKR Output   5'b00011  -  MCASP3 AHCLKR Output   5'b00100  -  MCASP4 AHCLKR Output   5'b01100  -  MCASP0 AHCLKX Output   5'b01101  -  MCASP1 AHCLKX Output   5'b01110  -  MCASP2 AHCLKX Output   5'b01111  -  MCASP3 AHCLKX Output   5'b10000  -  MCASP4 AHCLKX Output   5'b11000  -  ATCLK0   5'b11001  -  ATCLK1   5'b11010  -  ATCLK2   5'b11011  -  ATCLK3   5'b11100  -  MAIN_PLL4_HSDIV2_CLKOUT   5'b11101  -  0   5'b11110  -  0   5'b11111  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AUDIO_REFCLK1_CTRL" acronym="CFG0_AUDIO_REFCLK1_CTRL" offset="0x82E4" width="32" description="Selects the clock source for the AUDIO_EXT_REFCLK1 output">
		<bitfield id="AUDIO_REFCLK1_CTRL_CLKOUT_EN" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 1 output enableThis bit is inverted to drive the active low output buffer enable  0 - AUDIO_EXT_REFCLK1 pin is configured as an input  1 - AUDIO_EXT_REFCLK1 pin is configured as an output" range="15" rwaccess="R/W"/> 
		<bitfield id="AUDIO_REFCLK1_CTRL_CLK_SEL" width="5" begin="4" end="0" resetval="0x31" description="Clock source (default selects a tie-off of 0 for no output)  Field values (Others are reserved):   5'b00000  -  MCASP0 AHCLKR Output   5'b00001  -  MCASP1 AHCLKR Output   5'b00010  -  MCASP2 AHCLKR Output   5'b00011  -  MCASP3 AHCLKR Output   5'b00100  -  MCASP4 AHCLKR Output   5'b01100  -  MCASP0 AHCLKX Output   5'b01101  -  MCASP1 AHCLKX Output   5'b01110  -  MCASP2 AHCLKX Output   5'b01111  -  MCASP3 AHCLKX Output   5'b10000  -  MCASP4 AHCLKX Output   5'b11000  -  ATCLK0   5'b11001  -  ATCLK1   5'b11010  -  ATCLK2   5'b11011  -  ATCLK3   5'b11100  -  MAIN_PLL4_HSDIV2_CLKOUT   5'b11101  -  0   5'b11110  -  0   5'b11111  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPI0_CLK_CTRL" acronym="CFG0_DPI0_CLK_CTRL" offset="0x8300" width="32" description="Selects the clock source for the DPI0 video output">
		<bitfield id="DPI0_CLK_CTRL_SYNC_CLK_INVDIS" width="1" begin="9" end="9" resetval="0x0" description="Clock edge select for DPI0 sync outputs  0 -  HSYNC and VSYNC are driven on the falling edge of clk  1 -  HSYNC and VSYNC are driven on the rising edge of clkNote that this value should align with the programmed value of the DSS POL_FREQ.RF bitfield." range="9" rwaccess="R/W"/> 
		<bitfield id="DPI0_CLK_CTRL_DATA_CLK_INVDIS" width="1" begin="8" end="8" resetval="0x0" description="Clock edge select for DPI0 data outputs  0 -  DATA and DE are driven on the falling edge of clk  1 -  DATA and DE are driven on the rising edge of clkNote that this value should align with the programmed value of the DSS POL_FREQ.IPC bitfield." range="8" rwaccess="R/W"/> 
		<bitfield id="DPI0_CLK_CTRL_EXT_CLKSEL" width="1" begin="0" end="0" resetval="0x0" description="Selects whether to use DSS PLL3 or an external pin as a DPI clock source.  (See the J7AM Clock Specification for more details.)  0 - Use internal clock : MAIN_PLL19_HSDIV0_CLKOUT  1 - Use external clock : VOUT0_EXTPCLKIN" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPHY0_CLKSEL" acronym="CFG0_DPHY0_CLKSEL" offset="0x8310" width="32" description="Selects the clock source for the DSI0 transmit PHY">
		<bitfield id="DPHY0_CLKSEL_REF_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="DPHY reference clock source  2'b00 - HFOSC0_CLKOUT  2'b01 - HFOSC1_CLKOUT  2'b10 - MAIN_PLL3_HSDIV4_CLKOUT  2'b11 - MAIN_PLL2_HSDIV4_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPHY1_CLKSEL" acronym="CFG0_DPHY1_CLKSEL" offset="0x8314" width="32" description="Selects the clock source for the DSI1 transmit PHY">
		<bitfield id="DPHY1_CLKSEL_REF_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="DPHY reference clock source  2'b00 - HFOSC0_CLKOUT  2'b01 - HFOSC1_CLKOUT  2'b10 - MAIN_PLL3_HSDIV4_CLKOUT  2'b11 - MAIN_PLL2_HSDIV4_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSS_DISPC0_CLKSEL1" acronym="CFG0_DSS_DISPC0_CLKSEL1" offset="0x8324" width="32" description="Selects the clock source for DPI Lane 1 of Display Controller Instance 0 ">
		<bitfield id="DSS_DISPC0_CLKSEL1_DPI1_PCLK" width="2" begin="1" end="0" resetval="0x0" description="DPI lane 1 pixel clock source  Field values (Others are reserved):   2'b00  -  MAIN_PLL17_HSDIV0_CLKOUT   2'b01  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN   2'b10  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN   2'b11  -  MAIN_PLL16_HSDIV0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSS_DISPC0_CLKSEL2" acronym="CFG0_DSS_DISPC0_CLKSEL2" offset="0x8328" width="32" description="Selects the clock source for DPI Lane 2 of Display Controller Instance 0 ">
		<bitfield id="DSS_DISPC0_CLKSEL2_DPI2_PCLK" width="1" begin="0" end="0" resetval="0x0" description="DPI lane 2 pixel clock source  Field values (Others are reserved):   1'b0  -  MAIN_PLL16_HSDIV0_CLKOUT   1'b1  -  MAIN_PLL17_HSDIV0_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSS_DISPC0_CLKSEL3" acronym="CFG0_DSS_DISPC0_CLKSEL3" offset="0x832C" width="32" description="Can also override the DPI Lane 0 and DPI Lane 2 clock source for certain values.">
		<bitfield id="DSS_DISPC0_CLKSEL3_DPI3_PCLK" width="3" begin="2" end="0" resetval="0x0" description="DPI lane 3 pixel clock sourceNote that values of 3'b1x1 also change the DPI lane 0 pixel clock source and values of 3'b11x change the DPI lane 2 pixel clock source   Field values (Others are reserved):   3'b000  -  MAIN_PLL16_HSDIV1_CLKOUT   3'b001  -  MAIN_PLL17_HSDIV1_CLKOUT   3'b010  -  MAIN_PLL17_HSDIV1_CLKOUT   3'b011  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN   3'b100  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN   3'b101  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN and dpi0_pclk = dpi1_pclk   3'b110  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN and dpi2_pclk = MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN   3'b111  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN and dpi0_pclk = dpi1_pclk and dpi2_pclk = MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EDP0_CLK_CTRL" acronym="CFG0_EDP0_CLK_CTRL" offset="0x8350" width="32" description="Controls clock operation for Embedded Display Port 0">
		<bitfield id="EDP0_CLK_CTRL_DSI_CLK_DYN_SWTCH_DIS" width="1" begin="8" end="8" resetval="0x0" description="EDP0  DSI clock dynamic switch disable.This bit controls whether the EDP source clock is dynamically switched (to MAIN_PLL2_HSDIV7_CLKOUT) on a warm reset event.  (See PLL Bypass Logic during Main WarmReset details in the Reset MicroArch Specification).  This bit only applies if eDP reset isolation is enabled.  0 - Dynamic switching on warm reset is enabled  1 - Dynamic switching on warm reset is disabled" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD0_CLKSEL" acronym="CFG0_WWD0_CLKSEL" offset="0x8380" width="32" description="ARM MPU Cluster 0 Core 0 Windowed watchdog timer functional clock selection control">
		<bitfield id="WWD0_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD0_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD0_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD1_CLKSEL" acronym="CFG0_WWD1_CLKSEL" offset="0x8384" width="32" description="ARM MPU Cluster 0 Core 1 Windowed watchdog timer functional clock selection control">
		<bitfield id="WWD1_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD1_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD1_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD15_CLKSEL" acronym="CFG0_WWD15_CLKSEL" offset="0x83BC" width="32" description="GPU Windowed watchdog timer functional clock selection control">
		<bitfield id="WWD15_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD15_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD15_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD16_CLKSEL" acronym="CFG0_WWD16_CLKSEL" offset="0x83C0" width="32" description="C71x Core 0 Windowed watchdog timer functional clock selection control">
		<bitfield id="WWD16_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD16_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD16_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD17_CLKSEL" acronym="CFG0_WWD17_CLKSEL" offset="0x83C4" width="32" description="C71x Core 1 Windowed watchdog timer functional clock selection control">
		<bitfield id="WWD17_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD17_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD17_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD28_CLKSEL" acronym="CFG0_WWD28_CLKSEL" offset="0x83F0" width="32" description="Main R5 Clstr0 Core0 Windowed watchdog timer functional clock selection control. ">
		<bitfield id="WWD28_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD28_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD28_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux controlThese bits are warm reset isolated to preserve R5 RTI clock selection.  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD29_CLKSEL" acronym="CFG0_WWD29_CLKSEL" offset="0x83F4" width="32" description="Main R5 Clstr0 Core1 Windowed watchdog timer functional clock selection control. ">
		<bitfield id="WWD29_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD29_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD29_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux controlThese bits are warm reset isolated to preserve R5 RTI clock selection.  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD30_CLKSEL" acronym="CFG0_WWD30_CLKSEL" offset="0x83F8" width="32" description="Main R5 Clstr1 Core0 Windowed watchdog timer functional clock selection control. ">
		<bitfield id="WWD30_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD30_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD30_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux controlThese bits are warm reset isolated to preserve R5 RTI clock selection.  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD31_CLKSEL" acronym="CFG0_WWD31_CLKSEL" offset="0x83FC" width="32" description="Main R5 Clstr1 Core1 Windowed watchdog timer functional clock selection control. ">
		<bitfield id="WWD31_CLKSEL_WRTLOCK" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD31_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD31_CLKSEL_CLK_SEL" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux controlThese bits are warm reset isolated to preserve R5 RTI clock selection.  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_CLKSEL" acronym="CFG0_SERDES0_CLKSEL" offset="0x8400" width="32" description="Selects the clock source for Serdes0.">
		<bitfield id="SERDES0_CLKSEL_CORE_REFCLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input  Field values (Others are reserved):   2'b00  -  HFOSC0_CLKOUT   2'b01  -  HFOSC1_CLKOUT   2'b10  -  MAIN_PLL3_HSDIV4_CLKOUT   2'b11  -  MAIN_PLL2_HSDIV4_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN0_CLKSEL" acronym="CFG0_MCAN0_CLKSEL" offset="0x8480" width="32" description="Controls the functional clock source MCAN0">
		<bitfield id="MCAN0_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN1_CLKSEL" acronym="CFG0_MCAN1_CLKSEL" offset="0x8484" width="32" description="Controls the functional clock source MCAN1">
		<bitfield id="MCAN1_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN2_CLKSEL" acronym="CFG0_MCAN2_CLKSEL" offset="0x8488" width="32" description="Controls the functional clock source MCAN2">
		<bitfield id="MCAN2_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN3_CLKSEL" acronym="CFG0_MCAN3_CLKSEL" offset="0x848C" width="32" description="Controls the functional clock source MCAN3">
		<bitfield id="MCAN3_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN4_CLKSEL" acronym="CFG0_MCAN4_CLKSEL" offset="0x8490" width="32" description="Controls the functional clock source MCAN4">
		<bitfield id="MCAN4_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN5_CLKSEL" acronym="CFG0_MCAN5_CLKSEL" offset="0x8494" width="32" description="Controls the functional clock source MCAN5">
		<bitfield id="MCAN5_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN6_CLKSEL" acronym="CFG0_MCAN6_CLKSEL" offset="0x8498" width="32" description="Controls the functional clock source MCAN6">
		<bitfield id="MCAN6_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN7_CLKSEL" acronym="CFG0_MCAN7_CLKSEL" offset="0x849C" width="32" description="Controls the functional clock source MCAN7">
		<bitfield id="MCAN7_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN8_CLKSEL" acronym="CFG0_MCAN8_CLKSEL" offset="0x84A0" width="32" description="Controls the functional clock source MCAN8">
		<bitfield id="MCAN8_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN9_CLKSEL" acronym="CFG0_MCAN9_CLKSEL" offset="0x84A4" width="32" description="Controls the functional clock source MCAN9">
		<bitfield id="MCAN9_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN10_CLKSEL" acronym="CFG0_MCAN10_CLKSEL" offset="0x84A8" width="32" description="Controls the functional clock source MCAN10">
		<bitfield id="MCAN10_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN11_CLKSEL" acronym="CFG0_MCAN11_CLKSEL" offset="0x84AC" width="32" description="Controls the functional clock source MCAN11">
		<bitfield id="MCAN11_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN12_CLKSEL" acronym="CFG0_MCAN12_CLKSEL" offset="0x84B0" width="32" description="Controls the functional clock source MCAN12">
		<bitfield id="MCAN12_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN13_CLKSEL" acronym="CFG0_MCAN13_CLKSEL" offset="0x84B4" width="32" description="Controls the functional clock source MCAN13">
		<bitfield id="MCAN13_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN14_CLKSEL" acronym="CFG0_MCAN14_CLKSEL" offset="0x84B8" width="32" description="Controls the functional clock source MCAN14">
		<bitfield id="MCAN14_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN15_CLKSEL" acronym="CFG0_MCAN15_CLKSEL" offset="0x84BC" width="32" description="Controls the functional clock source MCAN15">
		<bitfield id="MCAN15_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN16_CLKSEL" acronym="CFG0_MCAN16_CLKSEL" offset="0x84C0" width="32" description="Controls the functional clock source MCAN16">
		<bitfield id="MCAN16_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN17_CLKSEL" acronym="CFG0_MCAN17_CLKSEL" offset="0x84C4" width="32" description="Controls the functional clock source MCAN17">
		<bitfield id="MCAN17_CLKSEL_CLK_SEL" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0" acronym="CFG0_LOCK2_KICK0" offset="0x9008" width="32" description="This register must be written with the designated key value followed by a write to LOCK2_KICK1 with its key value before write-protected Partition 2 registers can be written.">
		<bitfield id="LOCK2_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1" acronym="CFG0_LOCK2_KICK1" offset="0x900C" width="32" description="This register must be written with the designated key value after a write to LOCK2_KICK0 with its key value before write-protected Partition 2 registers can be written.">
		<bitfield id="LOCK2_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0_READONLY" acronym="CFG0_CLAIMREG_P2_R0_READONLY" offset="0x9100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1_READONLY" acronym="CFG0_CLAIMREG_P2_R1_READONLY" offset="0x9104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R2_READONLY" acronym="CFG0_CLAIMREG_P2_R2_READONLY" offset="0x9108" width="32" description="">
		<bitfield id="CLAIMREG_P2_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R3_READONLY" acronym="CFG0_CLAIMREG_P2_R3_READONLY" offset="0x910C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R4_READONLY" acronym="CFG0_CLAIMREG_P2_R4_READONLY" offset="0x9110" width="32" description="">
		<bitfield id="CLAIMREG_P2_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R5_READONLY" acronym="CFG0_CLAIMREG_P2_R5_READONLY" offset="0x9114" width="32" description="">
		<bitfield id="CLAIMREG_P2_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R6_READONLY" acronym="CFG0_CLAIMREG_P2_R6_READONLY" offset="0x9118" width="32" description="">
		<bitfield id="CLAIMREG_P2_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R7_READONLY" acronym="CFG0_CLAIMREG_P2_R7_READONLY" offset="0x911C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R8_READONLY" acronym="CFG0_CLAIMREG_P2_R8_READONLY" offset="0x9120" width="32" description="">
		<bitfield id="CLAIMREG_P2_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R9_READONLY" acronym="CFG0_CLAIMREG_P2_R9_READONLY" offset="0x9124" width="32" description="">
		<bitfield id="CLAIMREG_P2_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R10_READONLY" acronym="CFG0_CLAIMREG_P2_R10_READONLY" offset="0x9128" width="32" description="">
		<bitfield id="CLAIMREG_P2_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R11_READONLY" acronym="CFG0_CLAIMREG_P2_R11_READONLY" offset="0x912C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R12_READONLY" acronym="CFG0_CLAIMREG_P2_R12_READONLY" offset="0x9130" width="32" description="">
		<bitfield id="CLAIMREG_P2_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_OBSCLK0_CTRL_PROXY" acronym="CFG0_OBSCLK0_CTRL_PROXY" offset="0xA000" width="32" description="This register controls which internal clock is made observable on the OBSCLK[2:0] output pins">
		<bitfield id="OBSCLK0_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the OBSCLK0 divider value.  This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_DIV_PROXY" width="8" begin="15" end="8" resetval="0x0" description="OBSCLK0 output dividerDivides the selected clock by clkdiv+1 for output to the OBSCLK[2:0] pins.  Supports divide by 1 to 256 (default to 1).  To load the new divider value the clk_div_ld bit must be cleared and then set to 1." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="OBSCLK0_CTRL_CLK_SEL_PROXY" width="5" begin="4" end="0" resetval="0x29" description="OBSCLK0 clock source selection.Selects the source of the clock to be divided by the OBSCLK0 divider and output on the OBSCLK[2:0] pins.  Field values (Others are reserved):   5'b00000  -  MAIN_PLL0_HSDIV0_CLKOUT   5'b00001  -  MAIN_PLL1_HSDIV0_CLKOUT   5'b00010  -  MAIN_PLL2_HSDIV1_CLKOUT   5'b00011  -  MAIN_PLL3_HSDIV0_CLKOUT   5'b00100  -  MAIN_PLL4_HSDIV0_CLKOUT   5'b00101  -  MAIN_PLL5_HSDIV0_CLKOUT   5'b00110  -  MAIN_PLL6_HSDIV0_CLKOUT   5'b00111  -  MAIN_PLL26_HSDIV0_CLKOUT   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  MAIN_PLL12_HSDIV0_CLKOUT   5'b01101  -  OBSCLK1 OUT   5'b01110  -  MAIN_PLL14_HSDIV0_CLKOUT   5'b01111  -  0   5'b10000  -  MAIN_PLL16_HSDIV0_CLKOUT   5'b10001  -  MAIN_PLL17_HSDIV0_CLKOUT   5'b10010  -  0   5'b10011  -  MAIN_PLL19_HSDIV0_CLKOUT   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  0   5'b11001  -  MAIN_PLL25_HSDIV0_CLKOUT   5'b11010  -  CPTS_GENF3   5'b11011  -  CLK_12M_RC   5'b11100  -  LFXOSC_CLKOUT   5'b11101  -  PLLCTRL_OBSCLK   5'b11110  -  HFOSC1_CLKOUT   5'b11111  -  HFOSC0_CLKOUT" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_OBSCLK1_CTRL_PROXY" acronym="CFG0_OBSCLK1_CTRL_PROXY" offset="0xA004" width="32" description="This register controls which internal clock is made observable on the OBSCLK1_OUT internal clock signal">
		<bitfield id="OBSCLK1_CTRL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="OBSCLK1_OUT signal output clock source selection  Field values (Others are reserved):   2'b00  -  MAIN_PLL7_HSDIV0_CLKOUT / DIV4   2'b01  -  MAIN_PLL8_HSDIV0_CLKOUT / DIV8   2'b10  -  0   2'b11  -  0" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLKOUT_CTRL_PROXY" acronym="CFG0_CLKOUT_CTRL_PROXY" offset="0xA010" width="32" description="Enables and selects clock source of CPSW CLKOUT pin">
		<bitfield id="CLKOUT_CTRL_CLK_EN_PROXY" width="1" begin="4" end="4" resetval="0x0" description="When set, enables CLKOUT output" range="4" rwaccess="R/W"/> 
		<bitfield id="CLKOUT_CTRL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects CLKOUT clock source  1'b0 - RGMII_MHZ_50_CLK (50 MHz)  1'b1 -RGMII_MHZ_50_CLK_DIV2 (25 MHz)" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GTC_CLKSEL_PROXY" acronym="CFG0_GTC_CLKSEL_PROXY" offset="0xA030" width="32" description="Selects the timebase clock source for the Global Timebase Counter">
		<bitfield id="GTC_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the GTC timebase clock source  Field values (Others are reserved):   4'b0000  -  MAIN_PLL3_HSDIV1_CLKOUT   4'b0001  -  MAIN_PLL0_HSDIV6_CLKOUT   4'b0010  -  MCU_CPTS_REF_CLK (pin)   4'b0011  -  CPTS_RFT_CLK (pin)   4'b0100  -  MCU_EXT_REFCLK0 (pin)   4'b0101  -  EXT_REFCLK1 (pin)   4'b0110  -  SERDES0_IP2_LN0_TXMCLK   4'b0111  -  SERDES0_IP2_LN1_TXMCLK   4'b1000  -  SERDES0_IP2_LN2_TXMCLK   4'b1001  -  SERDES0_IP2_LN3_TXMCLK   4'b1010  -  0   4'b1011  -  SERDES1_IP2_LN1_TXMCLK   4'b1100  -  0   4'b1101  -  0   4'b1110  -  MCU_PLL2_HSDIV1_CLKOUT   4'b1111  -  MAIN_SYSCLK0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EFUSE_CLKSEL_PROXY" acronym="CFG0_EFUSE_CLKSEL_PROXY" offset="0xA03C" width="32" description="Selects the functional clock source for the MAIN domain eFuse Controller">
		<bitfield id="EFUSE_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source  Field values (Others are reserved):   1'b0  -  HFOSC0_CLKOUT   1'b1  -  MAIN_SYSCLK0 / 4" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE_REFCLK1_CLKSEL_PROXY" acronym="CFG0_PCIE_REFCLK1_CLKSEL_PROXY" offset="0xA074" width="32" description="PCIE_REFCLK1 P/N are driven by ACSPCIE0 PAD 0">
		<bitfield id="PCIE_REFCLK1_CLKSEL_OUT_CLK_EN_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Enables the output of the ACSPCIE buffer to drive the PCIE1 REFCLK P/N pins" range="8" rwaccess="R/W"/> 
		<bitfield id="PCIE_REFCLK1_CLKSEL_OUT_CLKSEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the PCIE1 REFCLK output clock source.Controls the ACSPCIE0 buffer PAD0 clock mux.  Field values (Others are reserved):   2'b00  -  SERDES0_REF_DER_OUT_CLK   2'b01  -  MAIN_PLL2_HSDIV4_CLKOUT   2'b10  -  SERDES0_REF_OUT_CLK   2'b11  -  0" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PCIE1_CLKSEL_PROXY" acronym="CFG0_PCIE1_CLKSEL_PROXY" offset="0xA084" width="32" description="Selects PCIe1 functional clock sources">
		<bitfield id="PCIE1_CLKSEL_CPTS_CLKSEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the PCIE1 Common Platform Time Stamp module  Field values (Others are reserved):   4'b0000  -  MAIN_PLL3_HSDIV1_CLKOUT   4'b0001  -  MAIN_PLL0_HSDIV6_CLKOUT   4'b0010  -  MCU_CPTS_REF_CLK (pin)   4'b0011  -  CPTS_RFT_CLK (pin)   4'b0100  -  MCU_EXT_REFCLK0 (pin)   4'b0101  -  EXT_REFCLK1 (pin)   4'b0110  -  SERDES0_IP2_LN0_TXMCLK   4'b0111  -  SERDES0_IP2_LN1_TXMCLK   4'b1000  -  SERDES0_IP2_LN2_TXMCLK   4'b1001  -  SERDES0_IP2_LN3_TXMCLK   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  MCU_PLL2_HSDIV1_CLKOUT   4'b1111  -  MAIN_SYSCLK0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CPSW2_CLKSEL_PROXY" acronym="CFG0_CPSW2_CLKSEL_PROXY" offset="0xA094" width="32" description="Selects the 2 port CP Switch clock sources">
		<bitfield id="CPSW2_CLKSEL_CPTS_CLKSEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the CPSW2G Ethernet switch Common Platform Time Stamp module  Field values (Others are reserved):   4'b0000  -  MAIN_PLL3_HSDIV1_CLKOUT   4'b0001  -  MAIN_PLL0_HSDIV6_CLKOUT   4'b0010  -  MCU_CPTS_REF_CLK (pin)   4'b0011  -  CPTS_RFT_CLK (pin)   4'b0100  -  MCU_EXT_REFCLK0 (pin)   4'b0101  -  EXT_REFCLK1 (pin)   4'b0110  -  SERDES0_IP2_LN0_TXMCLK   4'b0111  -  SERDES0_IP2_LN1_TXMCLK   4'b1000  -  SERDES0_IP2_LN2_TXMCLK   4'b1001  -  SERDES0_IP2_LN3_TXMCLK   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  MCU_PLL2_HSDIV1_CLKOUT   4'b1111  -  MAIN_SYSCLK0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NAVSS_CLKSEL_PROXY" acronym="CFG0_NAVSS_CLKSEL_PROXY" offset="0xA098" width="32" description="Selects the clock source for the NavSS Subsystem">
		<bitfield id="NAVSS_CLKSEL_CPTS_CLKSEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the clock source for the SoC] Common Platform Time Stamp module located within the Nav Subsystem  Field values (Others are reserved):   4'b0000  -  MAIN_PLL3_HSDIV1_CLKOUT   4'b0001  -  MAIN_PLL0_HSDIV6_CLKOUT   4'b0010  -  MCU_CPTS_REF_CLK (pin)   4'b0011  -  CPTS_RFT_CLK (pin)   4'b0100  -  MCU_EXT_REFCLK0 (pin)   4'b0101  -  EXT_REFCLK1 (pin)   4'b0110  -  SERDES0_IP2_LN0_TXMCLK   4'b0111  -  SERDES0_IP2_LN1_TXMCLK   4'b1000  -  SERDES0_IP2_LN2_TXMCLK   4'b1001  -  SERDES0_IP2_LN3_TXMCLK   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  MCU_PLL2_HSDIV1_CLKOUT   4'b1111  -  MAIN_SYSCLK0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC0_CLKSEL_PROXY" acronym="CFG0_EMMC0_CLKSEL_PROXY" offset="0xA0B0" width="32" description="Selects the functional clock source for 8-bit eMMC0">
		<bitfield id="EMMC0_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="eMMC XIN_CLK selection  2'b00 - MAIN_PLL0_HSDIV2_CLKOUT  2'b01 - MAIN_PLL1_HSDIV2_CLKOUT  2'b10 - MAIN_PLL2_HSDIV2_CLKOUT  2'b11 - MAIN_PLL3_HSDIV2_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EMMC1_CLKSEL_PROXY" acronym="CFG0_EMMC1_CLKSEL_PROXY" offset="0xA0B4" width="32" description="Selects the functional clock source for 4-bit eMMC1">
		<bitfield id="EMMC1_CLKSEL_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="eMMC Loopback clock selection  1'b0 - Loopback clock from MMC1_CLKLB pad  1'b1 - Loopback clock from MMC1_CLK pin" range="16" rwaccess="R/W"/> 
		<bitfield id="EMMC1_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x1" description="eMMC XIN_CLK selection  2'b00 - MAIN_PLL0_HSDIV2_CLKOUT  2'b01 - MAIN_PLL1_HSDIV2_CLKOUT  2'b10 - MAIN_PLL2_HSDIV2_CLKOUT  2'b11 - MAIN_PLL3_HSDIV2_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_GPMC_CLKSEL_PROXY" acronym="CFG0_GPMC_CLKSEL_PROXY" offset="0xA0D0" width="32" description="Selects the bus and functional clock source for the GPMC module.  This allows the GPMC to run asynchronously to the bus fabric in order to optimize parallel port performance.">
		<bitfield id="GPMC_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the GPMC clock source  2'b00 - MAIN_PLL0_HSDIV3_CLKOUT  2'b01 - MAIN_PLL2_HSDIV1_CLKOUT / 6  2'b10 - MAIN_PLL2_HSDIV1_CLKOUT / 4  2'b11 - MAIN_SYSCLK0 / 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USB0_CLKSEL_PROXY" acronym="CFG0_USB0_CLKSEL_PROXY" offset="0xA0E0" width="32" description="Selects the functional clock sources for USB0">
		<bitfield id="USB0_CLKSEL_REFCLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects the clock source for the USB0 ref_clk.    1'b0 - Use HFOSC0_CLKOUT  1'b1 - Use HFOSC1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC_CLKSEL_PROXY" acronym="CFG0_VPAC_CLKSEL_PROXY" offset="0xA0F0" width="32" description="Selects the functional clock sources for VPAC0">
		<bitfield id="VPAC_CLKSEL_CLK_SEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="VPAC clock selection  1'b0 - MAIN_PLL25_HSDIV1_CLKOUT  1'b1 - MAIN_PLL2_HSDIV1_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER0_CLKSEL_PROXY" acronym="CFG0_TIMER0_CLKSEL_PROXY" offset="0xA100" width="32" description="Timer0 functional clock selection control">
		<bitfield id="TIMER0_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER1_CLKSEL_PROXY" acronym="CFG0_TIMER1_CLKSEL_PROXY" offset="0xA104" width="32" description="Timer1 functional clock selection control">
		<bitfield id="TIMER1_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER2_CLKSEL_PROXY" acronym="CFG0_TIMER2_CLKSEL_PROXY" offset="0xA108" width="32" description="Timer2 functional clock selection control">
		<bitfield id="TIMER2_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER3_CLKSEL_PROXY" acronym="CFG0_TIMER3_CLKSEL_PROXY" offset="0xA10C" width="32" description="Timer3 functional clock selection control">
		<bitfield id="TIMER3_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER4_CLKSEL_PROXY" acronym="CFG0_TIMER4_CLKSEL_PROXY" offset="0xA110" width="32" description="Timer4 functional clock selection control">
		<bitfield id="TIMER4_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER5_CLKSEL_PROXY" acronym="CFG0_TIMER5_CLKSEL_PROXY" offset="0xA114" width="32" description="Timer5 functional clock selection control">
		<bitfield id="TIMER5_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER6_CLKSEL_PROXY" acronym="CFG0_TIMER6_CLKSEL_PROXY" offset="0xA118" width="32" description="Timer6 functional clock selection control">
		<bitfield id="TIMER6_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER7_CLKSEL_PROXY" acronym="CFG0_TIMER7_CLKSEL_PROXY" offset="0xA11C" width="32" description="Timer7 functional clock selection control">
		<bitfield id="TIMER7_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER8_CLKSEL_PROXY" acronym="CFG0_TIMER8_CLKSEL_PROXY" offset="0xA120" width="32" description="Timer8 functional clock selection control">
		<bitfield id="TIMER8_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER9_CLKSEL_PROXY" acronym="CFG0_TIMER9_CLKSEL_PROXY" offset="0xA124" width="32" description="Timer9 functional clock selection control">
		<bitfield id="TIMER9_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER10_CLKSEL_PROXY" acronym="CFG0_TIMER10_CLKSEL_PROXY" offset="0xA128" width="32" description="Timer10 functional clock selection control">
		<bitfield id="TIMER10_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER11_CLKSEL_PROXY" acronym="CFG0_TIMER11_CLKSEL_PROXY" offset="0xA12C" width="32" description="Timer11 functional clock selection control">
		<bitfield id="TIMER11_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER12_CLKSEL_PROXY" acronym="CFG0_TIMER12_CLKSEL_PROXY" offset="0xA130" width="32" description="Timer12 functional clock selection control">
		<bitfield id="TIMER12_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER13_CLKSEL_PROXY" acronym="CFG0_TIMER13_CLKSEL_PROXY" offset="0xA134" width="32" description="Timer13 functional clock selection control">
		<bitfield id="TIMER13_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER14_CLKSEL_PROXY" acronym="CFG0_TIMER14_CLKSEL_PROXY" offset="0xA138" width="32" description="Timer14 functional clock selection control">
		<bitfield id="TIMER14_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER15_CLKSEL_PROXY" acronym="CFG0_TIMER15_CLKSEL_PROXY" offset="0xA13C" width="32" description="Timer15 functional clock selection control">
		<bitfield id="TIMER15_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER16_CLKSEL_PROXY" acronym="CFG0_TIMER16_CLKSEL_PROXY" offset="0xA140" width="32" description="Timer16 functional clock selection control">
		<bitfield id="TIMER16_CLKSEL_AFS_SRC_EN_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Enable AFS source mux output as the Timer clock source.  Note that for TIMER17 and TIMER19 this selection will be overridden if cascade_en in the associated TIMERn_CTRL register is set.  0 - Use functional clock selected by clk_sel value  1 - Use AFS input selected by afs_src_sel value" range="23" rwaccess="R/W"/> 
		<bitfield id="TIMER16_CLKSEL_AFS_SRC_SEL_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Selects the ASFR/AFSX input to use as a timer clock when afs_src_en is set.  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TIMER16_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER17_CLKSEL_PROXY" acronym="CFG0_TIMER17_CLKSEL_PROXY" offset="0xA144" width="32" description="Timer17 functional clock selection control">
		<bitfield id="TIMER17_CLKSEL_AFS_SRC_EN_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Enable AFS source mux output as the Timer clock source.  Note that for TIMER17 and TIMER19 this selection will be overridden if cascade_en in the associated TIMERn_CTRL register is set.  0 - Use functional clock selected by clk_sel value  1 - Use AFS input selected by afs_src_sel value" range="23" rwaccess="R/W"/> 
		<bitfield id="TIMER17_CLKSEL_AFS_SRC_SEL_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Selects the ASFR/AFSX input to use as a timer clock when afs_src_en is set.  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TIMER17_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER18_CLKSEL_PROXY" acronym="CFG0_TIMER18_CLKSEL_PROXY" offset="0xA148" width="32" description="Timer18 functional clock selection control">
		<bitfield id="TIMER18_CLKSEL_AFS_SRC_EN_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Enable AFS source mux output as the Timer clock source.  Note that for TIMER17 and TIMER19 this selection will be overridden if cascade_en in the associated TIMERn_CTRL register is set.  0 - Use functional clock selected by clk_sel value  1 - Use AFS input selected by afs_src_sel value" range="23" rwaccess="R/W"/> 
		<bitfield id="TIMER18_CLKSEL_AFS_SRC_SEL_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Selects the ASFR/AFSX input to use as a timer clock when afs_src_en is set.  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TIMER18_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_TIMER19_CLKSEL_PROXY" acronym="CFG0_TIMER19_CLKSEL_PROXY" offset="0xA14C" width="32" description="Timer19 functional clock selection control">
		<bitfield id="TIMER19_CLKSEL_AFS_SRC_EN_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Enable AFS source mux output as the Timer clock source.  Note that for TIMER17 and TIMER19 this selection will be overridden if cascade_en in the associated TIMERn_CTRL register is set.  0 - Use functional clock selected by clk_sel value  1 - Use AFS input selected by afs_src_sel value" range="23" rwaccess="R/W"/> 
		<bitfield id="TIMER19_CLKSEL_AFS_SRC_SEL_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Selects the ASFR/AFSX input to use as a timer clock when afs_src_en is set.  Field values (Others are reserved):   4'b0000  -  McASP0_AFSR   4'b0001  -  McASP0_AFSX   4'b0010  -  McASP1_AFSR   4'b0011  -  McASP1_AFSX   4'b0100  -  McASP2_AFSR   4'b0101  -  McASP2_AFSX   4'b0110  -  McASP3_AFSR   4'b0111  -  McASP3_AFSX   4'b1000  -  McASP4_AFSR   4'b1001  -  McASP4_AFSX   4'b1010  -  0   4'b1011  -  0   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="TIMER19_CLKSEL_CLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Timer functional clock input select mux control (Reserved values default to HFOSC1_CLK)  Field values (Others are reserved):   4'b0000  -  HFOSC0_CLKOUT   4'b0001  -  HFOSC1_CLKOUT   4'b0010  -  MAIN_PLL0_HSDIV1_CLKOUT   4'b0011  -  CLK_12M_RC   4'b0100  -  MAIN_PLL3_HSDIV3_CLKOUT   4'b0101  -  MCU_EXT_REFCLK0 (pin)   4'b0110  -  EXT_REFCLK1 (pin)   4'b0111  -  LFXOSC_CLKOUT   4'b1000  -  CPTS_RFT_CLK (pin)   4'b1001  -  MAIN_PLL1_HSDIV3_CLKOUT   4'b1010  -  MAIN_PLL2_HSDIV6_CLKOUT   4'b1011  -  MAIN_PLL4_HSDIV2_CLKOUT   4'b1100  -  CPTS_GENF2   4'b1101  -  CPTS_GENF3   4'b1110  -  CPSW2G_CPTS_GENF0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI0_CLKSEL_PROXY" acronym="CFG0_SPI0_CLKSEL_PROXY" offset="0xA190" width="32" description="SPI0 clock control ">
		<bitfield id="SPI0_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI1_CLKSEL_PROXY" acronym="CFG0_SPI1_CLKSEL_PROXY" offset="0xA194" width="32" description="SPI1 clock control ">
		<bitfield id="SPI1_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI2_CLKSEL_PROXY" acronym="CFG0_SPI2_CLKSEL_PROXY" offset="0xA198" width="32" description="SPI2 clock control ">
		<bitfield id="SPI2_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI3_CLKSEL_PROXY" acronym="CFG0_SPI3_CLKSEL_PROXY" offset="0xA19C" width="32" description="SPI3 clock control ">
		<bitfield id="SPI3_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI5_CLKSEL_PROXY" acronym="CFG0_SPI5_CLKSEL_PROXY" offset="0xA1A4" width="32" description="SPI5 clock control ">
		<bitfield id="SPI5_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI6_CLKSEL_PROXY" acronym="CFG0_SPI6_CLKSEL_PROXY" offset="0xA1A8" width="32" description="SPI6 clock control ">
		<bitfield id="SPI6_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SPI7_CLKSEL_PROXY" acronym="CFG0_SPI7_CLKSEL_PROXY" offset="0xA1AC" width="32" description="SPI7 clock control ">
		<bitfield id="SPI7_CLKSEL_MSTR_LB_CLKSEL_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Master mode receive capture clock loopback selection  1'b0 - Internal clock loopback  1'b1 - Loopback from pad" range="16" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART0_CLK_CTRL_PROXY" acronym="CFG0_USART0_CLK_CTRL_PROXY" offset="0xA1C0" width="32" description="Selects the clock divider of the USART0 functional clock">
		<bitfield id="USART0_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART0 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART0_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART1_CLK_CTRL_PROXY" acronym="CFG0_USART1_CLK_CTRL_PROXY" offset="0xA1C4" width="32" description="Selects the clock divider of the USART1 functional clock">
		<bitfield id="USART1_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART1 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART1_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART2_CLK_CTRL_PROXY" acronym="CFG0_USART2_CLK_CTRL_PROXY" offset="0xA1C8" width="32" description="Selects the clock divider of the USART2 functional clock">
		<bitfield id="USART2_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART2 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART2_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART3_CLK_CTRL_PROXY" acronym="CFG0_USART3_CLK_CTRL_PROXY" offset="0xA1CC" width="32" description="Selects the clock divider of the USART3 functional clock">
		<bitfield id="USART3_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART3 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART3_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART4_CLK_CTRL_PROXY" acronym="CFG0_USART4_CLK_CTRL_PROXY" offset="0xA1D0" width="32" description="Selects the clock divider of the USART4 functional clock">
		<bitfield id="USART4_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART4 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART4_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART5_CLK_CTRL_PROXY" acronym="CFG0_USART5_CLK_CTRL_PROXY" offset="0xA1D4" width="32" description="Selects the clock divider of the USART5 functional clock">
		<bitfield id="USART5_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART5 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART5_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART6_CLK_CTRL_PROXY" acronym="CFG0_USART6_CLK_CTRL_PROXY" offset="0xA1D8" width="32" description="Selects the clock divider of the USART6 functional clock">
		<bitfield id="USART6_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART6 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART6_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART7_CLK_CTRL_PROXY" acronym="CFG0_USART7_CLK_CTRL_PROXY" offset="0xA1DC" width="32" description="Selects the clock divider of the USART7 functional clock">
		<bitfield id="USART7_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART7 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART7_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART8_CLK_CTRL_PROXY" acronym="CFG0_USART8_CLK_CTRL_PROXY" offset="0xA1E0" width="32" description="Selects the clock divider of the USART8 functional clock">
		<bitfield id="USART8_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART8 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART8_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_USART9_CLK_CTRL_PROXY" acronym="CFG0_USART9_CLK_CTRL_PROXY" offset="0xA1E4" width="32" description="Selects the clock divider of the USART9 functional clock">
		<bitfield id="USART9_CLK_CTRL_CLK_DIV_LD_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Load the output divider valueWriting 1 to this bit will generate a load pulse to load the USART9 clock programmable divider value. This bit can be cleared but must not be set in the same write cycle in which the clk_div value is changed." range="16" rwaccess="R/W"/> 
		<bitfield id="USART9_CLK_CTRL_CLK_DIV_PROXY" width="2" begin="1" end="0" resetval="0x3" description="Selects the clock divider value. Supports divide values of 1 to 4  Default is /4.  To load the new divider value the clk_div_ld bit must be cleared and then set to 1.  Field values (Others are reserved):   2'b00  -  Divide by 1   2'b01  -  Divide by 2   2'b10  -  Divide by 3   2'b11  -  Divide by 4" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP0_CLKSEL_PROXY" acronym="CFG0_MCASP0_CLKSEL_PROXY" offset="0xA200" width="32" description="Selects the functional clock source for McASP0">
		<bitfield id="MCASP0_CLKSEL_AUXCLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP0 auxclk clock source  Reserved values default to HFOSC1_CLK  Field values (Others are reserved):   3'b000  -  MAIN_PLL4_HSDIV0_CLKOUT   3'b001  -  MAIN_PLL2_HSDIV2_CLKOUT   3'b010  -  0   3'b011  -  0   3'b100  -  ATCLK0   3'b101  -  ATCLK1   3'b110  -  ATCLK2   3'b111  -  ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP1_CLKSEL_PROXY" acronym="CFG0_MCASP1_CLKSEL_PROXY" offset="0xA204" width="32" description="Selects the functional clock source for McASP1">
		<bitfield id="MCASP1_CLKSEL_AUXCLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP1 auxclk clock source  Reserved values default to HFOSC1_CLK  Field values (Others are reserved):   3'b000  -  MAIN_PLL4_HSDIV0_CLKOUT   3'b001  -  MAIN_PLL2_HSDIV2_CLKOUT   3'b010  -  0   3'b011  -  0   3'b100  -  ATCLK0   3'b101  -  ATCLK1   3'b110  -  ATCLK2   3'b111  -  ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP2_CLKSEL_PROXY" acronym="CFG0_MCASP2_CLKSEL_PROXY" offset="0xA208" width="32" description="Selects the functional clock source for McASP2">
		<bitfield id="MCASP2_CLKSEL_AUXCLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP2 auxclk clock source  Reserved values default to HFOSC1_CLK  Field values (Others are reserved):   3'b000  -  MAIN_PLL4_HSDIV0_CLKOUT   3'b001  -  MAIN_PLL2_HSDIV2_CLKOUT   3'b010  -  0   3'b011  -  0   3'b100  -  ATCLK0   3'b101  -  ATCLK1   3'b110  -  ATCLK2   3'b111  -  ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP3_CLKSEL_PROXY" acronym="CFG0_MCASP3_CLKSEL_PROXY" offset="0xA20C" width="32" description="Selects the functional clock source for McASP3">
		<bitfield id="MCASP3_CLKSEL_AUXCLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP3 auxclk clock source  Reserved values default to HFOSC1_CLK  Field values (Others are reserved):   3'b000  -  MAIN_PLL4_HSDIV0_CLKOUT   3'b001  -  MAIN_PLL2_HSDIV2_CLKOUT   3'b010  -  0   3'b011  -  0   3'b100  -  ATCLK0   3'b101  -  ATCLK1   3'b110  -  ATCLK2   3'b111  -  ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP4_CLKSEL_PROXY" acronym="CFG0_MCASP4_CLKSEL_PROXY" offset="0xA210" width="32" description="Selects the functional clock source for McASP4">
		<bitfield id="MCASP4_CLKSEL_AUXCLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Selects the McASP4 auxclk clock source  Reserved values default to HFOSC1_CLK  Field values (Others are reserved):   3'b000  -  MAIN_PLL4_HSDIV0_CLKOUT   3'b001  -  MAIN_PLL2_HSDIV2_CLKOUT   3'b010  -  0   3'b011  -  0   3'b100  -  ATCLK0   3'b101  -  ATCLK1   3'b110  -  ATCLK2   3'b111  -  ATCLK3" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP0_AHCLKSEL_PROXY" acronym="CFG0_MCASP0_AHCLKSEL_PROXY" offset="0xA240" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP0">
		<bitfield id="MCASP0_AHCLKSEL_AHCLKX_SEL_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP0  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP0_AHCLKSEL_AHCLKR_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP0  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP1_AHCLKSEL_PROXY" acronym="CFG0_MCASP1_AHCLKSEL_PROXY" offset="0xA244" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP1">
		<bitfield id="MCASP1_AHCLKSEL_AHCLKX_SEL_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP1  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP1_AHCLKSEL_AHCLKR_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP1  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP2_AHCLKSEL_PROXY" acronym="CFG0_MCASP2_AHCLKSEL_PROXY" offset="0xA248" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP2">
		<bitfield id="MCASP2_AHCLKSEL_AHCLKX_SEL_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP2  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP2_AHCLKSEL_AHCLKR_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP2  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP3_AHCLKSEL_PROXY" acronym="CFG0_MCASP3_AHCLKSEL_PROXY" offset="0xA24C" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP3">
		<bitfield id="MCASP3_AHCLKSEL_AHCLKX_SEL_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP3  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP3_AHCLKSEL_AHCLKR_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP3  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCASP4_AHCLKSEL_PROXY" acronym="CFG0_MCASP4_AHCLKSEL_PROXY" offset="0xA250" width="32" description="Selects the AHCLKX and AHCLKR clock source for McASP4">
		<bitfield id="MCASP4_AHCLKSEL_AHCLKX_SEL_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Selects the AHCLKX input source for McASP4  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCASP4_AHCLKSEL_AHCLKR_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the AHCLKR input source for McASP4  Field values (Others are reserved):   4'b0000  -  HFOSC1_CLKOUT   4'b0001  -  HFOSC0_CLKOUT   4'b0010  -  AUDIO_EXT_REFCLK0_IN   4'b0011  -  AUDIO_EXT_REFCLK1_IN   4'b0100  -  0   4'b0101  -  0   4'b0110  -  0   4'b0111  -  0   4'b1000  -  ATCLK0   4'b1001  -  ATCLK1   4'b1010  -  ATCLK2   4'b1011  -  ATCLK3   4'b1100  -  0   4'b1101  -  0   4'b1110  -  0   4'b1111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS0_SEL_PROXY" acronym="CFG0_ATL_BWS0_SEL_PROXY" offset="0xA2A0" width="32" description="Selects the source of ATL Baseband Word Select 0">
		<bitfield id="ATL_BWS0_SEL_WD_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSR Pin Input   5'b00001  -  McASP1 AFSR Pin Input   5'b00010  -  McASP2 AFSR Pin Input   5'b00011  -  McASP3 AFSR Pin Input   5'b00100  -  McASP4 AFSR Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS1_SEL_PROXY" acronym="CFG0_ATL_BWS1_SEL_PROXY" offset="0xA2A4" width="32" description="Selects the source of ATL Baseband Word Select 1">
		<bitfield id="ATL_BWS1_SEL_WD_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSR Pin Input   5'b00001  -  McASP1 AFSR Pin Input   5'b00010  -  McASP2 AFSR Pin Input   5'b00011  -  McASP3 AFSR Pin Input   5'b00100  -  McASP4 AFSR Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS2_SEL_PROXY" acronym="CFG0_ATL_BWS2_SEL_PROXY" offset="0xA2A8" width="32" description="Selects the source of ATL Baseband Word Select 2">
		<bitfield id="ATL_BWS2_SEL_WD_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSR Pin Input   5'b00001  -  McASP1 AFSR Pin Input   5'b00010  -  McASP2 AFSR Pin Input   5'b00011  -  McASP3 AFSR Pin Input   5'b00100  -  McASP4 AFSR Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_BWS3_SEL_PROXY" acronym="CFG0_ATL_BWS3_SEL_PROXY" offset="0xA2AC" width="32" description="Selects the source of ATL Baseband Word Select 3">
		<bitfield id="ATL_BWS3_SEL_WD_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="BWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSR Pin Input   5'b00001  -  McASP1 AFSR Pin Input   5'b00010  -  McASP2 AFSR Pin Input   5'b00011  -  McASP3 AFSR Pin Input   5'b00100  -  McASP4 AFSR Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS0_SEL_PROXY" acronym="CFG0_ATL_AWS0_SEL_PROXY" offset="0xA2B0" width="32" description="Selects the source of ATL Audio Word Select 0">
		<bitfield id="ATL_AWS0_SEL_WD_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSX Pin Input   5'b00001  -  McASP1 AFSX Pin Input   5'b00010  -  McASP2 AFSX Pin Input   5'b00011  -  McASP3 AFSX Pin Input   5'b00100  -  McASP4 AFSX Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0   5'b11100  -  0   5'b11101  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS1_SEL_PROXY" acronym="CFG0_ATL_AWS1_SEL_PROXY" offset="0xA2B4" width="32" description="Selects the source of ATL Audio Word Select 1">
		<bitfield id="ATL_AWS1_SEL_WD_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSX Pin Input   5'b00001  -  McASP1 AFSX Pin Input   5'b00010  -  McASP2 AFSX Pin Input   5'b00011  -  McASP3 AFSX Pin Input   5'b00100  -  McASP4 AFSX Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0   5'b11100  -  0   5'b11101  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS2_SEL_PROXY" acronym="CFG0_ATL_AWS2_SEL_PROXY" offset="0xA2B8" width="32" description="Selects the source of ATL Audio Word Select 2">
		<bitfield id="ATL_AWS2_SEL_WD_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSX Pin Input   5'b00001  -  McASP1 AFSX Pin Input   5'b00010  -  McASP2 AFSX Pin Input   5'b00011  -  McASP3 AFSX Pin Input   5'b00100  -  McASP4 AFSX Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0   5'b11100  -  0   5'b11101  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_AWS3_SEL_PROXY" acronym="CFG0_ATL_AWS3_SEL_PROXY" offset="0xA2BC" width="32" description="Selects the source of ATL Audio Word Select 3">
		<bitfield id="ATL_AWS3_SEL_WD_SEL_PROXY" width="5" begin="4" end="0" resetval="0x0" description="AWS source signal  Field values (Others are reserved):   5'b00000  -  McASP0  AFSX Pin Input   5'b00001  -  McASP1 AFSX Pin Input   5'b00010  -  McASP2 AFSX Pin Input   5'b00011  -  McASP3 AFSX Pin Input   5'b00100  -  McASP4 AFSX Pin Input   5'b00101  -  0   5'b00110  -  0   5'b00111  -  0   5'b01000  -  0   5'b01001  -  0   5'b01010  -  0   5'b01011  -  0   5'b01100  -  McASP0  AFSX Pin Input   5'b01101  -  McASP1 AFSX Pin Input   5'b01110  -  McASP2 AFSX Pin Input   5'b01111  -  McASP3 AFSX Pin Input   5'b10000  -  McASP4 AFSX Pin Input   5'b10001  -  0   5'b10010  -  0   5'b10011  -  0   5'b10100  -  0   5'b10101  -  0   5'b10110  -  0   5'b10111  -  0   5'b11000  -  AUDIO_EXT_REFCLK0 Pin input   5'b11001  -  AUDIO_EXT_REFCLK1 Pin input   5'b11010  -  0   5'b11011  -  0   5'b11100  -  0   5'b11101  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ATL_CLKSEL_PROXY" acronym="CFG0_ATL_CLKSEL_PROXY" offset="0xA2C0" width="32" description="Selects the source of the ATL PCLK">
		<bitfield id="ATL_CLKSEL_PCLK_SEL_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Selects the PCLK clock source  Field values (Others are reserved):   3'b000  -  MAIN_PLL4_HSDIV1_CLKOUT   3'b001  -  MAIN_PLL2_HSDIV2_CLKOUT   3'b010  -  0   3'b011  -  0   3'b100  -  MAIN_PLL0_HSDIV7_CLKOUT   3'b101  -  MCU_EXT_REFCLK0 (pin)   3'b110  -  EXT_REFCLK1 (pin)   3'b111  -  0" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AUDIO_REFCLK0_CTRL_PROXY" acronym="CFG0_AUDIO_REFCLK0_CTRL_PROXY" offset="0xA2E0" width="32" description="Selects the clock source for the AUDIO_EXT_REFCLK0 output">
		<bitfield id="AUDIO_REFCLK0_CTRL_CLKOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 0 output enableThis bit is inverted to drive the active low output buffer enable  0 - AUDIO_EXT_REFCLK0 pin is configured as an input  1 - AUDIO_EXT_REFCLK0 pin is configured as an output" range="15" rwaccess="R/W"/> 
		<bitfield id="AUDIO_REFCLK0_CTRL_CLK_SEL_PROXY" width="5" begin="4" end="0" resetval="0x31" description="Clock source (default selects a tie-off of 0 for no output)  Field values (Others are reserved):   5'b00000  -  MCASP0 AHCLKR Output   5'b00001  -  MCASP1 AHCLKR Output   5'b00010  -  MCASP2 AHCLKR Output   5'b00011  -  MCASP3 AHCLKR Output   5'b00100  -  MCASP4 AHCLKR Output   5'b01100  -  MCASP0 AHCLKX Output   5'b01101  -  MCASP1 AHCLKX Output   5'b01110  -  MCASP2 AHCLKX Output   5'b01111  -  MCASP3 AHCLKX Output   5'b10000  -  MCASP4 AHCLKX Output   5'b11000  -  ATCLK0   5'b11001  -  ATCLK1   5'b11010  -  ATCLK2   5'b11011  -  ATCLK3   5'b11100  -  MAIN_PLL4_HSDIV2_CLKOUT   5'b11101  -  0   5'b11110  -  0   5'b11111  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AUDIO_REFCLK1_CTRL_PROXY" acronym="CFG0_AUDIO_REFCLK1_CTRL_PROXY" offset="0xA2E4" width="32" description="Selects the clock source for the AUDIO_EXT_REFCLK1 output">
		<bitfield id="AUDIO_REFCLK1_CTRL_CLKOUT_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="AUDIO_REFCLK 1 output enableThis bit is inverted to drive the active low output buffer enable  0 - AUDIO_EXT_REFCLK1 pin is configured as an input  1 - AUDIO_EXT_REFCLK1 pin is configured as an output" range="15" rwaccess="R/W"/> 
		<bitfield id="AUDIO_REFCLK1_CTRL_CLK_SEL_PROXY" width="5" begin="4" end="0" resetval="0x31" description="Clock source (default selects a tie-off of 0 for no output)  Field values (Others are reserved):   5'b00000  -  MCASP0 AHCLKR Output   5'b00001  -  MCASP1 AHCLKR Output   5'b00010  -  MCASP2 AHCLKR Output   5'b00011  -  MCASP3 AHCLKR Output   5'b00100  -  MCASP4 AHCLKR Output   5'b01100  -  MCASP0 AHCLKX Output   5'b01101  -  MCASP1 AHCLKX Output   5'b01110  -  MCASP2 AHCLKX Output   5'b01111  -  MCASP3 AHCLKX Output   5'b10000  -  MCASP4 AHCLKX Output   5'b11000  -  ATCLK0   5'b11001  -  ATCLK1   5'b11010  -  ATCLK2   5'b11011  -  ATCLK3   5'b11100  -  MAIN_PLL4_HSDIV2_CLKOUT   5'b11101  -  0   5'b11110  -  0   5'b11111  -  0" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPI0_CLK_CTRL_PROXY" acronym="CFG0_DPI0_CLK_CTRL_PROXY" offset="0xA300" width="32" description="Selects the clock source for the DPI0 video output">
		<bitfield id="DPI0_CLK_CTRL_SYNC_CLK_INVDIS_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Clock edge select for DPI0 sync outputs  0 -  HSYNC and VSYNC are driven on the falling edge of clk  1 -  HSYNC and VSYNC are driven on the rising edge of clkNote that this value should align with the programmed value of the DSS POL_FREQ.RF bitfield." range="9" rwaccess="R/W"/> 
		<bitfield id="DPI0_CLK_CTRL_DATA_CLK_INVDIS_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Clock edge select for DPI0 data outputs  0 -  DATA and DE are driven on the falling edge of clk  1 -  DATA and DE are driven on the rising edge of clkNote that this value should align with the programmed value of the DSS POL_FREQ.IPC bitfield." range="8" rwaccess="R/W"/> 
		<bitfield id="DPI0_CLK_CTRL_EXT_CLKSEL_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Selects whether to use DSS PLL3 or an external pin as a DPI clock source.  (See the J7AM Clock Specification for more details.)  0 - Use internal clock : MAIN_PLL19_HSDIV0_CLKOUT  1 - Use external clock : VOUT0_EXTPCLKIN" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPHY0_CLKSEL_PROXY" acronym="CFG0_DPHY0_CLKSEL_PROXY" offset="0xA310" width="32" description="Selects the clock source for the DSI0 transmit PHY">
		<bitfield id="DPHY0_CLKSEL_REF_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="DPHY reference clock source  2'b00 - HFOSC0_CLKOUT  2'b01 - HFOSC1_CLKOUT  2'b10 - MAIN_PLL3_HSDIV4_CLKOUT  2'b11 - MAIN_PLL2_HSDIV4_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DPHY1_CLKSEL_PROXY" acronym="CFG0_DPHY1_CLKSEL_PROXY" offset="0xA314" width="32" description="Selects the clock source for the DSI1 transmit PHY">
		<bitfield id="DPHY1_CLKSEL_REF_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="DPHY reference clock source  2'b00 - HFOSC0_CLKOUT  2'b01 - HFOSC1_CLKOUT  2'b10 - MAIN_PLL3_HSDIV4_CLKOUT  2'b11 - MAIN_PLL2_HSDIV4_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSS_DISPC0_CLKSEL1_PROXY" acronym="CFG0_DSS_DISPC0_CLKSEL1_PROXY" offset="0xA324" width="32" description="Selects the clock source for DPI Lane 1 of Display Controller Instance 0 ">
		<bitfield id="DSS_DISPC0_CLKSEL1_DPI1_PCLK_PROXY" width="2" begin="1" end="0" resetval="0x0" description="DPI lane 1 pixel clock source  Field values (Others are reserved):   2'b00  -  MAIN_PLL17_HSDIV0_CLKOUT   2'b01  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN   2'b10  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN   2'b11  -  MAIN_PLL16_HSDIV0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSS_DISPC0_CLKSEL2_PROXY" acronym="CFG0_DSS_DISPC0_CLKSEL2_PROXY" offset="0xA328" width="32" description="Selects the clock source for DPI Lane 2 of Display Controller Instance 0 ">
		<bitfield id="DSS_DISPC0_CLKSEL2_DPI2_PCLK_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DPI lane 2 pixel clock source  Field values (Others are reserved):   1'b0  -  MAIN_PLL16_HSDIV0_CLKOUT   1'b1  -  MAIN_PLL17_HSDIV0_CLKOUT" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSS_DISPC0_CLKSEL3_PROXY" acronym="CFG0_DSS_DISPC0_CLKSEL3_PROXY" offset="0xA32C" width="32" description="Can also override the DPI Lane 0 and DPI Lane 2 clock source for certain values.">
		<bitfield id="DSS_DISPC0_CLKSEL3_DPI3_PCLK_PROXY" width="3" begin="2" end="0" resetval="0x0" description="DPI lane 3 pixel clock sourceNote that values of 3'b1x1 also change the DPI lane 0 pixel clock source and values of 3'b11x change the DPI lane 2 pixel clock source   Field values (Others are reserved):   3'b000  -  MAIN_PLL16_HSDIV1_CLKOUT   3'b001  -  MAIN_PLL17_HSDIV1_CLKOUT   3'b010  -  MAIN_PLL17_HSDIV1_CLKOUT   3'b011  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN   3'b100  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN   3'b101  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN and dpi0_pclk = dpi1_pclk   3'b110  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN and dpi2_pclk = MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN   3'b111  -  MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN and dpi0_pclk = dpi1_pclk and dpi2_pclk = MAIN_PLL19_HSDIV0_CLKOUT_EXTPCLKIN" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_EDP0_CLK_CTRL_PROXY" acronym="CFG0_EDP0_CLK_CTRL_PROXY" offset="0xA350" width="32" description="Controls clock operation for Embedded Display Port 0">
		<bitfield id="EDP0_CLK_CTRL_DSI_CLK_DYN_SWTCH_DIS_PROXY" width="1" begin="8" end="8" resetval="0x0" description="EDP0  DSI clock dynamic switch disable.This bit controls whether the EDP source clock is dynamically switched (to MAIN_PLL2_HSDIV7_CLKOUT) on a warm reset event.  (See PLL Bypass Logic during Main WarmReset details in the Reset MicroArch Specification).  This bit only applies if eDP reset isolation is enabled.  0 - Dynamic switching on warm reset is enabled  1 - Dynamic switching on warm reset is disabled" range="8" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD0_CLKSEL_PROXY" acronym="CFG0_WWD0_CLKSEL_PROXY" offset="0xA380" width="32" description="ARM MPU Cluster 0 Core 0 Windowed watchdog timer functional clock selection control">
		<bitfield id="WWD0_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD0_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD0_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD1_CLKSEL_PROXY" acronym="CFG0_WWD1_CLKSEL_PROXY" offset="0xA384" width="32" description="ARM MPU Cluster 0 Core 1 Windowed watchdog timer functional clock selection control">
		<bitfield id="WWD1_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD1_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD1_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD15_CLKSEL_PROXY" acronym="CFG0_WWD15_CLKSEL_PROXY" offset="0xA3BC" width="32" description="GPU Windowed watchdog timer functional clock selection control">
		<bitfield id="WWD15_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD15_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD15_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD16_CLKSEL_PROXY" acronym="CFG0_WWD16_CLKSEL_PROXY" offset="0xA3C0" width="32" description="C71x Core 0 Windowed watchdog timer functional clock selection control">
		<bitfield id="WWD16_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD16_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD16_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD17_CLKSEL_PROXY" acronym="CFG0_WWD17_CLKSEL_PROXY" offset="0xA3C4" width="32" description="C71x Core 1 Windowed watchdog timer functional clock selection control">
		<bitfield id="WWD17_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD17_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD17_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux control  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD28_CLKSEL_PROXY" acronym="CFG0_WWD28_CLKSEL_PROXY" offset="0xA3F0" width="32" description="Main R5 Clstr0 Core0 Windowed watchdog timer functional clock selection control. ">
		<bitfield id="WWD28_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD28_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD28_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux controlThese bits are warm reset isolated to preserve R5 RTI clock selection.  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD29_CLKSEL_PROXY" acronym="CFG0_WWD29_CLKSEL_PROXY" offset="0xA3F4" width="32" description="Main R5 Clstr0 Core1 Windowed watchdog timer functional clock selection control. ">
		<bitfield id="WWD29_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD29_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD29_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux controlThese bits are warm reset isolated to preserve R5 RTI clock selection.  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD30_CLKSEL_PROXY" acronym="CFG0_WWD30_CLKSEL_PROXY" offset="0xA3F8" width="32" description="Main R5 Clstr1 Core0 Windowed watchdog timer functional clock selection control. ">
		<bitfield id="WWD30_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD30_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD30_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux controlThese bits are warm reset isolated to preserve R5 RTI clock selection.  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_WWD31_CLKSEL_PROXY" acronym="CFG0_WWD31_CLKSEL_PROXY" offset="0xA3FC" width="32" description="Main R5 Clstr1 Core1 Windowed watchdog timer functional clock selection control. ">
		<bitfield id="WWD31_CLKSEL_WRTLOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="When set, locks WWD31_CLKSEL from further writes until the next module reset." range="31" rwaccess="R/W"/> 
		<bitfield id="WWD31_CLKSEL_CLK_SEL_PROXY" width="3" begin="2" end="0" resetval="0x0" description="Windowed watchdog timer functional clock input select mux controlThese bits are warm reset isolated to preserve R5 RTI clock selection.  Field values (Others are reserved):   3'b000  -  HFOSC0_CLKOUT   3'b001  -  LFXOSC_CLKOUT   3'b010  -  CLK_12M_RC   3'b011  -  CLK_32K   3'b100  -  HFOSC1_CLKOUT   3'b101  -  reserved (HFOSC1_CLKOUT)   3'b110  -  reserved (HFOSC1_CLKOUT)   3'b111  -  reserved (HFOSC1_CLKOUT)" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_SERDES0_CLKSEL_PROXY" acronym="CFG0_SERDES0_CLKSEL_PROXY" offset="0xA400" width="32" description="Selects the clock source for Serdes0.">
		<bitfield id="SERDES0_CLKSEL_CORE_REFCLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Selects the source for the core_refclk input  Field values (Others are reserved):   2'b00  -  HFOSC0_CLKOUT   2'b01  -  HFOSC1_CLKOUT   2'b10  -  MAIN_PLL3_HSDIV4_CLKOUT   2'b11  -  MAIN_PLL2_HSDIV4_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN0_CLKSEL_PROXY" acronym="CFG0_MCAN0_CLKSEL_PROXY" offset="0xA480" width="32" description="Controls the functional clock source MCAN0">
		<bitfield id="MCAN0_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN1_CLKSEL_PROXY" acronym="CFG0_MCAN1_CLKSEL_PROXY" offset="0xA484" width="32" description="Controls the functional clock source MCAN1">
		<bitfield id="MCAN1_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN2_CLKSEL_PROXY" acronym="CFG0_MCAN2_CLKSEL_PROXY" offset="0xA488" width="32" description="Controls the functional clock source MCAN2">
		<bitfield id="MCAN2_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN3_CLKSEL_PROXY" acronym="CFG0_MCAN3_CLKSEL_PROXY" offset="0xA48C" width="32" description="Controls the functional clock source MCAN3">
		<bitfield id="MCAN3_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN4_CLKSEL_PROXY" acronym="CFG0_MCAN4_CLKSEL_PROXY" offset="0xA490" width="32" description="Controls the functional clock source MCAN4">
		<bitfield id="MCAN4_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN5_CLKSEL_PROXY" acronym="CFG0_MCAN5_CLKSEL_PROXY" offset="0xA494" width="32" description="Controls the functional clock source MCAN5">
		<bitfield id="MCAN5_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN6_CLKSEL_PROXY" acronym="CFG0_MCAN6_CLKSEL_PROXY" offset="0xA498" width="32" description="Controls the functional clock source MCAN6">
		<bitfield id="MCAN6_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN7_CLKSEL_PROXY" acronym="CFG0_MCAN7_CLKSEL_PROXY" offset="0xA49C" width="32" description="Controls the functional clock source MCAN7">
		<bitfield id="MCAN7_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN8_CLKSEL_PROXY" acronym="CFG0_MCAN8_CLKSEL_PROXY" offset="0xA4A0" width="32" description="Controls the functional clock source MCAN8">
		<bitfield id="MCAN8_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN9_CLKSEL_PROXY" acronym="CFG0_MCAN9_CLKSEL_PROXY" offset="0xA4A4" width="32" description="Controls the functional clock source MCAN9">
		<bitfield id="MCAN9_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN10_CLKSEL_PROXY" acronym="CFG0_MCAN10_CLKSEL_PROXY" offset="0xA4A8" width="32" description="Controls the functional clock source MCAN10">
		<bitfield id="MCAN10_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN11_CLKSEL_PROXY" acronym="CFG0_MCAN11_CLKSEL_PROXY" offset="0xA4AC" width="32" description="Controls the functional clock source MCAN11">
		<bitfield id="MCAN11_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN12_CLKSEL_PROXY" acronym="CFG0_MCAN12_CLKSEL_PROXY" offset="0xA4B0" width="32" description="Controls the functional clock source MCAN12">
		<bitfield id="MCAN12_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN13_CLKSEL_PROXY" acronym="CFG0_MCAN13_CLKSEL_PROXY" offset="0xA4B4" width="32" description="Controls the functional clock source MCAN13">
		<bitfield id="MCAN13_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN14_CLKSEL_PROXY" acronym="CFG0_MCAN14_CLKSEL_PROXY" offset="0xA4B8" width="32" description="Controls the functional clock source MCAN14">
		<bitfield id="MCAN14_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN15_CLKSEL_PROXY" acronym="CFG0_MCAN15_CLKSEL_PROXY" offset="0xA4BC" width="32" description="Controls the functional clock source MCAN15">
		<bitfield id="MCAN15_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN16_CLKSEL_PROXY" acronym="CFG0_MCAN16_CLKSEL_PROXY" offset="0xA4C0" width="32" description="Controls the functional clock source MCAN16">
		<bitfield id="MCAN16_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCAN17_CLKSEL_PROXY" acronym="CFG0_MCAN17_CLKSEL_PROXY" offset="0xA4C4" width="32" description="Controls the functional clock source MCAN17">
		<bitfield id="MCAN17_CLKSEL_CLK_SEL_PROXY" width="2" begin="1" end="0" resetval="0x0" description="MAIN MCAN_CLK selection  2'b00 - MAIN_PLL0_HSDIV4_CLKOUT  2'b01 - MCU_EXT_REFCLK0 (pin)  2'b10 - HFOSC1_CLKOUT  2'b11 - HFOSC0_CLKOUT" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK0_PROXY" acronym="CFG0_LOCK2_KICK0_PROXY" offset="0xB008" width="32" description="This register must be written with the designated key value followed by a write to LOCK2_KICK1 with its key value before write-protected Partition 2 registers can be written.">
		<bitfield id="LOCK2_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK2_KICK1_PROXY" acronym="CFG0_LOCK2_KICK1_PROXY" offset="0xB00C" width="32" description="This register must be written with the designated key value after a write to LOCK2_KICK0 with its key value before write-protected Partition 2 registers can be written.">
		<bitfield id="LOCK2_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R0" acronym="CFG0_CLAIMREG_P2_R0" offset="0xB100" width="32" description="">
		<bitfield id="CLAIMREG_P2_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R1" acronym="CFG0_CLAIMREG_P2_R1" offset="0xB104" width="32" description="">
		<bitfield id="CLAIMREG_P2_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R2" acronym="CFG0_CLAIMREG_P2_R2" offset="0xB108" width="32" description="">
		<bitfield id="CLAIMREG_P2_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R3" acronym="CFG0_CLAIMREG_P2_R3" offset="0xB10C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R4" acronym="CFG0_CLAIMREG_P2_R4" offset="0xB110" width="32" description="">
		<bitfield id="CLAIMREG_P2_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R5" acronym="CFG0_CLAIMREG_P2_R5" offset="0xB114" width="32" description="">
		<bitfield id="CLAIMREG_P2_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R6" acronym="CFG0_CLAIMREG_P2_R6" offset="0xB118" width="32" description="">
		<bitfield id="CLAIMREG_P2_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R7" acronym="CFG0_CLAIMREG_P2_R7" offset="0xB11C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R8" acronym="CFG0_CLAIMREG_P2_R8" offset="0xB120" width="32" description="">
		<bitfield id="CLAIMREG_P2_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R9" acronym="CFG0_CLAIMREG_P2_R9" offset="0xB124" width="32" description="">
		<bitfield id="CLAIMREG_P2_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R10" acronym="CFG0_CLAIMREG_P2_R10" offset="0xB128" width="32" description="">
		<bitfield id="CLAIMREG_P2_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R11" acronym="CFG0_CLAIMREG_P2_R11" offset="0xB12C" width="32" description="">
		<bitfield id="CLAIMREG_P2_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P2_R12" acronym="CFG0_CLAIMREG_P2_R12" offset="0xB130" width="32" description="">
		<bitfield id="CLAIMREG_P2_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 2" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_CTRL" acronym="CFG0_MCU0_LBIST_CTRL" offset="0xC000" width="32" description="Configures and enables LBIST operation">
		<bitfield id="MCU0_LBIST_CTRL_BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_CTRL_BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_CTRL_RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_CTRL_DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_CTRL_LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_CTRL_DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_PATCOUNT" acronym="CFG0_MCU0_LBIST_PATCOUNT" offset="0xC004" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="MCU0_LBIST_PATCOUNT_STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_PATCOUNT_SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_PATCOUNT_RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_PATCOUNT_SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_SEED0" acronym="CFG0_MCU0_LBIST_SEED0" offset="0xC008" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="MCU0_LBIST_SEED0_PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_SEED1" acronym="CFG0_MCU0_LBIST_SEED1" offset="0xC00C" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="MCU0_LBIST_SEED1_PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_SPARE0" acronym="CFG0_MCU0_LBIST_SPARE0" offset="0xC010" width="32" description="Spare LBIST control bits">
		<bitfield id="MCU0_LBIST_SPARE0_SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_SPARE0_PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_SPARE0_LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_SPARE1" acronym="CFG0_MCU0_LBIST_SPARE1" offset="0xC014" width="32" description="Spare LBIST control bits">
		<bitfield id="MCU0_LBIST_SPARE1_SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_STAT" acronym="CFG0_MCU0_LBIST_STAT" offset="0xC018" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="MCU0_LBIST_STAT_BIST_DONE" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="MCU0_LBIST_STAT_BIST_RUNNING" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="MCU0_LBIST_STAT_OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_STAT_MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_MISR" acronym="CFG0_MCU0_LBIST_MISR" offset="0xC01C" width="32" description="Contains LBIST MISR output value">
		<bitfield id="MCU0_LBIST_MISR_MISR_RESULT" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU1_LBIST_CTRL" acronym="CFG0_MCU1_LBIST_CTRL" offset="0xC020" width="32" description="Configures and enables LBIST operation">
		<bitfield id="MCU1_LBIST_CTRL_BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_CTRL_BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_CTRL_RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_CTRL_DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_CTRL_LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_CTRL_DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_PATCOUNT" acronym="CFG0_MCU1_LBIST_PATCOUNT" offset="0xC024" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="MCU1_LBIST_PATCOUNT_STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_PATCOUNT_SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_PATCOUNT_RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_PATCOUNT_SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_SEED0" acronym="CFG0_MCU1_LBIST_SEED0" offset="0xC028" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="MCU1_LBIST_SEED0_PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_SEED1" acronym="CFG0_MCU1_LBIST_SEED1" offset="0xC02C" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="MCU1_LBIST_SEED1_PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_SPARE0" acronym="CFG0_MCU1_LBIST_SPARE0" offset="0xC030" width="32" description="Spare LBIST control bits">
		<bitfield id="MCU1_LBIST_SPARE0_SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_SPARE0_PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_SPARE0_LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_SPARE1" acronym="CFG0_MCU1_LBIST_SPARE1" offset="0xC034" width="32" description="Spare LBIST control bits">
		<bitfield id="MCU1_LBIST_SPARE1_SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_STAT" acronym="CFG0_MCU1_LBIST_STAT" offset="0xC038" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="MCU1_LBIST_STAT_BIST_DONE" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="MCU1_LBIST_STAT_BIST_RUNNING" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="MCU1_LBIST_STAT_OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_STAT_MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_MISR" acronym="CFG0_MCU1_LBIST_MISR" offset="0xC03C" width="32" description="Contains LBIST MISR output value">
		<bitfield id="MCU1_LBIST_MISR_MISR_RESULT" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_CTRL" acronym="CFG0_DMPAC_LBIST_CTRL" offset="0xC040" width="32" description="Configures and enables LBIST operation">
		<bitfield id="DMPAC_LBIST_CTRL_BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_CTRL_BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_CTRL_RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_CTRL_DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_CTRL_LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_CTRL_DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_PATCOUNT" acronym="CFG0_DMPAC_LBIST_PATCOUNT" offset="0xC044" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="DMPAC_LBIST_PATCOUNT_STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_PATCOUNT_SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_PATCOUNT_RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_PATCOUNT_SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_SEED0" acronym="CFG0_DMPAC_LBIST_SEED0" offset="0xC048" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="DMPAC_LBIST_SEED0_PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_SEED1" acronym="CFG0_DMPAC_LBIST_SEED1" offset="0xC04C" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="DMPAC_LBIST_SEED1_PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_SPARE0" acronym="CFG0_DMPAC_LBIST_SPARE0" offset="0xC050" width="32" description="Spare LBIST control bits">
		<bitfield id="DMPAC_LBIST_SPARE0_SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_SPARE0_PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_SPARE0_LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_SPARE1" acronym="CFG0_DMPAC_LBIST_SPARE1" offset="0xC054" width="32" description="Spare LBIST control bits">
		<bitfield id="DMPAC_LBIST_SPARE1_SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_STAT" acronym="CFG0_DMPAC_LBIST_STAT" offset="0xC058" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="DMPAC_LBIST_STAT_BIST_DONE" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="DMPAC_LBIST_STAT_BIST_RUNNING" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="DMPAC_LBIST_STAT_OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_STAT_MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_MISR" acronym="CFG0_DMPAC_LBIST_MISR" offset="0xC05C" width="32" description="Contains LBIST MISR output value">
		<bitfield id="DMPAC_LBIST_MISR_MISR_RESULT" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_CTRL" acronym="CFG0_VPAC0_LBIST_CTRL" offset="0xC060" width="32" description="Configures and enables LBIST operation">
		<bitfield id="VPAC0_LBIST_CTRL_BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_CTRL_BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_CTRL_RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_CTRL_DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_CTRL_LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_CTRL_DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_PATCOUNT" acronym="CFG0_VPAC0_LBIST_PATCOUNT" offset="0xC064" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="VPAC0_LBIST_PATCOUNT_STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_PATCOUNT_SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_PATCOUNT_RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_PATCOUNT_SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_SEED0" acronym="CFG0_VPAC0_LBIST_SEED0" offset="0xC068" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="VPAC0_LBIST_SEED0_PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_SEED1" acronym="CFG0_VPAC0_LBIST_SEED1" offset="0xC06C" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="VPAC0_LBIST_SEED1_PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_SPARE0" acronym="CFG0_VPAC0_LBIST_SPARE0" offset="0xC070" width="32" description="Spare LBIST control bits">
		<bitfield id="VPAC0_LBIST_SPARE0_SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_SPARE0_PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_SPARE0_LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_SPARE1" acronym="CFG0_VPAC0_LBIST_SPARE1" offset="0xC074" width="32" description="Spare LBIST control bits">
		<bitfield id="VPAC0_LBIST_SPARE1_SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_STAT" acronym="CFG0_VPAC0_LBIST_STAT" offset="0xC078" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="VPAC0_LBIST_STAT_BIST_DONE" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="VPAC0_LBIST_STAT_BIST_RUNNING" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="VPAC0_LBIST_STAT_OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_STAT_MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_MISR" acronym="CFG0_VPAC0_LBIST_MISR" offset="0xC07C" width="32" description="Contains LBIST MISR output value">
		<bitfield id="VPAC0_LBIST_MISR_MISR_RESULT" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DSP0_LBIST_CTRL" acronym="CFG0_DSP0_LBIST_CTRL" offset="0xC080" width="32" description="Configures and enables LBIST operation">
		<bitfield id="DSP0_LBIST_CTRL_BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_CTRL_BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_CTRL_RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_CTRL_DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_CTRL_LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_CTRL_DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_PATCOUNT" acronym="CFG0_DSP0_LBIST_PATCOUNT" offset="0xC084" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="DSP0_LBIST_PATCOUNT_STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_PATCOUNT_SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_PATCOUNT_RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_PATCOUNT_SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_SEED0" acronym="CFG0_DSP0_LBIST_SEED0" offset="0xC088" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="DSP0_LBIST_SEED0_PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_SEED1" acronym="CFG0_DSP0_LBIST_SEED1" offset="0xC08C" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="DSP0_LBIST_SEED1_PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_SPARE0" acronym="CFG0_DSP0_LBIST_SPARE0" offset="0xC090" width="32" description="Spare LBIST control bits">
		<bitfield id="DSP0_LBIST_SPARE0_SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_SPARE0_PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_SPARE0_LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_SPARE1" acronym="CFG0_DSP0_LBIST_SPARE1" offset="0xC094" width="32" description="Spare LBIST control bits">
		<bitfield id="DSP0_LBIST_SPARE1_SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_STAT" acronym="CFG0_DSP0_LBIST_STAT" offset="0xC098" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="DSP0_LBIST_STAT_BIST_DONE" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="DSP0_LBIST_STAT_BIST_RUNNING" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="DSP0_LBIST_STAT_OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_STAT_MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_MISR" acronym="CFG0_DSP0_LBIST_MISR" offset="0xC09C" width="32" description="Contains LBIST MISR output value">
		<bitfield id="DSP0_LBIST_MISR_MISR_RESULT" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DSP1_LBIST_CTRL" acronym="CFG0_DSP1_LBIST_CTRL" offset="0xC0A0" width="32" description="Configures and enables LBIST operation">
		<bitfield id="DSP1_LBIST_CTRL_BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_CTRL_BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_CTRL_RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_CTRL_DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_CTRL_LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_CTRL_DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_PATCOUNT" acronym="CFG0_DSP1_LBIST_PATCOUNT" offset="0xC0A4" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="DSP1_LBIST_PATCOUNT_STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_PATCOUNT_SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_PATCOUNT_RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_PATCOUNT_SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_SEED0" acronym="CFG0_DSP1_LBIST_SEED0" offset="0xC0A8" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="DSP1_LBIST_SEED0_PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_SEED1" acronym="CFG0_DSP1_LBIST_SEED1" offset="0xC0AC" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="DSP1_LBIST_SEED1_PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_SPARE0" acronym="CFG0_DSP1_LBIST_SPARE0" offset="0xC0B0" width="32" description="Spare LBIST control bits">
		<bitfield id="DSP1_LBIST_SPARE0_SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_SPARE0_PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_SPARE0_LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_SPARE1" acronym="CFG0_DSP1_LBIST_SPARE1" offset="0xC0B4" width="32" description="Spare LBIST control bits">
		<bitfield id="DSP1_LBIST_SPARE1_SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_STAT" acronym="CFG0_DSP1_LBIST_STAT" offset="0xC0B8" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="DSP1_LBIST_STAT_BIST_DONE" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="DSP1_LBIST_STAT_BIST_RUNNING" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="DSP1_LBIST_STAT_OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_STAT_MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_MISR" acronym="CFG0_DSP1_LBIST_MISR" offset="0xC0BC" width="32" description="Contains LBIST MISR output value">
		<bitfield id="DSP1_LBIST_MISR_MISR_RESULT" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MPU0_LBIST_CTRL" acronym="CFG0_MPU0_LBIST_CTRL" offset="0xC100" width="32" description="Configures and enables LBIST operation">
		<bitfield id="MPU0_LBIST_CTRL_BIST_RESET" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_CTRL_BIST_RUN" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_CTRL_RUNBIST_MODE" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_CTRL_DC_DEF" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_CTRL_LOAD_DIV" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_CTRL_DIVIDE_RATIO" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_PATCOUNT" acronym="CFG0_MPU0_LBIST_PATCOUNT" offset="0xC104" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="MPU0_LBIST_PATCOUNT_STATIC_PC_DEF" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_PATCOUNT_SET_PC_DEF" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_PATCOUNT_RESET_PC_DEF" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_PATCOUNT_SCAN_PC_DEF" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_SEED0" acronym="CFG0_MPU0_LBIST_SEED0" offset="0xC108" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="MPU0_LBIST_SEED0_PRPG_DEF" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_SEED1" acronym="CFG0_MPU0_LBIST_SEED1" offset="0xC10C" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="MPU0_LBIST_SEED1_PRPG_DEF" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_SPARE0" acronym="CFG0_MPU0_LBIST_SPARE0" offset="0xC110" width="32" description="Spare LBIST control bits">
		<bitfield id="MPU0_LBIST_SPARE0_SPARE0" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_SPARE0_PBIST_SELFTEST_EN" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_SPARE0_LBIST_SELFTEST_EN" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_SPARE1" acronym="CFG0_MPU0_LBIST_SPARE1" offset="0xC114" width="32" description="Spare LBIST control bits">
		<bitfield id="MPU0_LBIST_SPARE1_SPARE1" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_STAT" acronym="CFG0_MPU0_LBIST_STAT" offset="0xC118" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="MPU0_LBIST_STAT_BIST_DONE" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="MPU0_LBIST_STAT_BIST_RUNNING" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="MPU0_LBIST_STAT_OUT_MUX_CTL" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_STAT_MISR_MUX_CTL" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_MISR" acronym="CFG0_MPU0_LBIST_MISR" offset="0xC11C" width="32" description="Contains LBIST MISR output value">
		<bitfield id="MPU0_LBIST_MISR_MISR_RESULT" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU0_LBIST_SIG" acronym="CFG0_MCU0_LBIST_SIG" offset="0xC280" width="32" description="Contains expected MISR output value">
		<bitfield id="MCU0_LBIST_SIG_MISR_SIG" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU1_LBIST_SIG" acronym="CFG0_MCU1_LBIST_SIG" offset="0xC284" width="32" description="Contains expected MISR output value">
		<bitfield id="MCU1_LBIST_SIG_MISR_SIG" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_SIG" acronym="CFG0_DMPAC_LBIST_SIG" offset="0xC288" width="32" description="Contains expected MISR output value">
		<bitfield id="DMPAC_LBIST_SIG_MISR_SIG" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_SIG" acronym="CFG0_VPAC0_LBIST_SIG" offset="0xC28C" width="32" description="Contains expected MISR output value">
		<bitfield id="VPAC0_LBIST_SIG_MISR_SIG" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DSP0_LBIST_SIG" acronym="CFG0_DSP0_LBIST_SIG" offset="0xC290" width="32" description="Contains expected MISR output value">
		<bitfield id="DSP0_LBIST_SIG_MISR_SIG" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DSP1_LBIST_SIG" acronym="CFG0_DSP1_LBIST_SIG" offset="0xC294" width="32" description="Contains expected MISR output value">
		<bitfield id="DSP1_LBIST_SIG_MISR_SIG" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MPU0_LBIST_SIG" acronym="CFG0_MPU0_LBIST_SIG" offset="0xC2A0" width="32" description="Contains expected MISR output value">
		<bitfield id="MPU0_LBIST_SIG_MISR_SIG" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_FUSE_CRC_STAT" acronym="CFG0_FUSE_CRC_STAT" offset="0xC320" width="32" description="Indicates status of fuse chain CRC">
		<bitfield id="FUSE_CRC_STAT_AUTOLD_ERR" width="1" begin="31" end="31" resetval="0x0" description="Indicates eFuse autoload or programmation error on any chain" range="31" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_7" width="1" begin="15" end="15" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 7" range="15" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_6" width="1" begin="14" end="14" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 6" range="14" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_5" width="1" begin="13" end="13" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 5" range="13" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_4" width="1" begin="12" end="12" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 4" range="12" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_3" width="1" begin="11" end="11" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 3" range="11" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_2" width="1" begin="10" end="10" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 2" range="10" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_1" width="1" begin="9" end="9" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 1" range="9" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_0" width="1" begin="8" end="8" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 0" range="8" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_7" width="1" begin="7" end="7" resetval="0x0" description="Indicates eFuse CRC error on chain 7" range="7" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_6" width="1" begin="6" end="6" resetval="0x0" description="Indicates eFuse CRC error on chain 6" range="6" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_5" width="1" begin="5" end="5" resetval="0x0" description="Indicates eFuse CRC error on chain 5" range="5" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_4" width="1" begin="4" end="4" resetval="0x0" description="Indicates eFuse CRC error on chain 4" range="4" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_3" width="1" begin="3" end="3" resetval="0x0" description="Indicates eFuse CRC error on chain 3" range="3" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_2" width="1" begin="2" end="2" resetval="0x0" description="Indicates eFuse CRC error on chain 2" range="2" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_1" width="1" begin="1" end="1" resetval="0x0" description="Indicates eFuse CRC error on chain 1" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK3_KICK0" acronym="CFG0_LOCK3_KICK0" offset="0xD008" width="32" description="This register must be written with the designated key value followed by a write to LOCK3_KICK1 with its key value before write-protected Partition 3 registers can be written.">
		<bitfield id="LOCK3_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1" acronym="CFG0_LOCK3_KICK1" offset="0xD00C" width="32" description="This register must be written with the designated key value after a write to LOCK3_KICK0 with its key value before write-protected Partition 3 registers can be written.">
		<bitfield id="LOCK3_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0_READONLY" acronym="CFG0_CLAIMREG_P3_R0_READONLY" offset="0xD100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R1_READONLY" acronym="CFG0_CLAIMREG_P3_R1_READONLY" offset="0xD104" width="32" description="">
		<bitfield id="CLAIMREG_P3_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R2_READONLY" acronym="CFG0_CLAIMREG_P3_R2_READONLY" offset="0xD108" width="32" description="">
		<bitfield id="CLAIMREG_P3_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R3_READONLY" acronym="CFG0_CLAIMREG_P3_R3_READONLY" offset="0xD10C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R4_READONLY" acronym="CFG0_CLAIMREG_P3_R4_READONLY" offset="0xD110" width="32" description="">
		<bitfield id="CLAIMREG_P3_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R5_READONLY" acronym="CFG0_CLAIMREG_P3_R5_READONLY" offset="0xD114" width="32" description="">
		<bitfield id="CLAIMREG_P3_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R6_READONLY" acronym="CFG0_CLAIMREG_P3_R6_READONLY" offset="0xD118" width="32" description="">
		<bitfield id="CLAIMREG_P3_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R7_READONLY" acronym="CFG0_CLAIMREG_P3_R7_READONLY" offset="0xD11C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R8_READONLY" acronym="CFG0_CLAIMREG_P3_R8_READONLY" offset="0xD120" width="32" description="">
		<bitfield id="CLAIMREG_P3_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R9_READONLY" acronym="CFG0_CLAIMREG_P3_R9_READONLY" offset="0xD124" width="32" description="">
		<bitfield id="CLAIMREG_P3_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R10_READONLY" acronym="CFG0_CLAIMREG_P3_R10_READONLY" offset="0xD128" width="32" description="">
		<bitfield id="CLAIMREG_P3_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R11_READONLY" acronym="CFG0_CLAIMREG_P3_R11_READONLY" offset="0xD12C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R12_READONLY" acronym="CFG0_CLAIMREG_P3_R12_READONLY" offset="0xD130" width="32" description="">
		<bitfield id="CLAIMREG_P3_R12_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R13_READONLY" acronym="CFG0_CLAIMREG_P3_R13_READONLY" offset="0xD134" width="32" description="">
		<bitfield id="CLAIMREG_P3_R13_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU0_LBIST_CTRL_PROXY" acronym="CFG0_MCU0_LBIST_CTRL_PROXY" offset="0xE000" width="32" description="Configures and enables LBIST operation">
		<bitfield id="MCU0_LBIST_CTRL_BIST_RESET_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_CTRL_BIST_RUN_PROXY" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_CTRL_RUNBIST_MODE_PROXY" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_CTRL_DC_DEF_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_CTRL_LOAD_DIV_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_CTRL_DIVIDE_RATIO_PROXY" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_PATCOUNT_PROXY" acronym="CFG0_MCU0_LBIST_PATCOUNT_PROXY" offset="0xE004" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="MCU0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_PATCOUNT_SET_PC_DEF_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_SEED0_PROXY" acronym="CFG0_MCU0_LBIST_SEED0_PROXY" offset="0xE008" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="MCU0_LBIST_SEED0_PRPG_DEF_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_SEED1_PROXY" acronym="CFG0_MCU0_LBIST_SEED1_PROXY" offset="0xE00C" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="MCU0_LBIST_SEED1_PRPG_DEF_PROXY" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_SPARE0_PROXY" acronym="CFG0_MCU0_LBIST_SPARE0_PROXY" offset="0xE010" width="32" description="Spare LBIST control bits">
		<bitfield id="MCU0_LBIST_SPARE0_SPARE0_PROXY" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_SPARE1_PROXY" acronym="CFG0_MCU0_LBIST_SPARE1_PROXY" offset="0xE014" width="32" description="Spare LBIST control bits">
		<bitfield id="MCU0_LBIST_SPARE1_SPARE1_PROXY" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_STAT_PROXY" acronym="CFG0_MCU0_LBIST_STAT_PROXY" offset="0xE018" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="MCU0_LBIST_STAT_BIST_DONE_PROXY" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="MCU0_LBIST_STAT_BIST_RUNNING_PROXY" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="MCU0_LBIST_STAT_OUT_MUX_CTL_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU0_LBIST_STAT_MISR_MUX_CTL_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU0_LBIST_MISR_PROXY" acronym="CFG0_MCU0_LBIST_MISR_PROXY" offset="0xE01C" width="32" description="Contains LBIST MISR output value">
		<bitfield id="MCU0_LBIST_MISR_MISR_RESULT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU1_LBIST_CTRL_PROXY" acronym="CFG0_MCU1_LBIST_CTRL_PROXY" offset="0xE020" width="32" description="Configures and enables LBIST operation">
		<bitfield id="MCU1_LBIST_CTRL_BIST_RESET_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_CTRL_BIST_RUN_PROXY" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_CTRL_RUNBIST_MODE_PROXY" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_CTRL_DC_DEF_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_CTRL_LOAD_DIV_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_CTRL_DIVIDE_RATIO_PROXY" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_PATCOUNT_PROXY" acronym="CFG0_MCU1_LBIST_PATCOUNT_PROXY" offset="0xE024" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="MCU1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_PATCOUNT_SET_PC_DEF_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_SEED0_PROXY" acronym="CFG0_MCU1_LBIST_SEED0_PROXY" offset="0xE028" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="MCU1_LBIST_SEED0_PRPG_DEF_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_SEED1_PROXY" acronym="CFG0_MCU1_LBIST_SEED1_PROXY" offset="0xE02C" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="MCU1_LBIST_SEED1_PRPG_DEF_PROXY" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_SPARE0_PROXY" acronym="CFG0_MCU1_LBIST_SPARE0_PROXY" offset="0xE030" width="32" description="Spare LBIST control bits">
		<bitfield id="MCU1_LBIST_SPARE0_SPARE0_PROXY" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_SPARE1_PROXY" acronym="CFG0_MCU1_LBIST_SPARE1_PROXY" offset="0xE034" width="32" description="Spare LBIST control bits">
		<bitfield id="MCU1_LBIST_SPARE1_SPARE1_PROXY" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_STAT_PROXY" acronym="CFG0_MCU1_LBIST_STAT_PROXY" offset="0xE038" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="MCU1_LBIST_STAT_BIST_DONE_PROXY" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="MCU1_LBIST_STAT_BIST_RUNNING_PROXY" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="MCU1_LBIST_STAT_OUT_MUX_CTL_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MCU1_LBIST_STAT_MISR_MUX_CTL_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MCU1_LBIST_MISR_PROXY" acronym="CFG0_MCU1_LBIST_MISR_PROXY" offset="0xE03C" width="32" description="Contains LBIST MISR output value">
		<bitfield id="MCU1_LBIST_MISR_MISR_RESULT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_CTRL_PROXY" acronym="CFG0_DMPAC_LBIST_CTRL_PROXY" offset="0xE040" width="32" description="Configures and enables LBIST operation">
		<bitfield id="DMPAC_LBIST_CTRL_BIST_RESET_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_CTRL_BIST_RUN_PROXY" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_CTRL_RUNBIST_MODE_PROXY" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_CTRL_DC_DEF_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_CTRL_LOAD_DIV_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_CTRL_DIVIDE_RATIO_PROXY" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_PATCOUNT_PROXY" acronym="CFG0_DMPAC_LBIST_PATCOUNT_PROXY" offset="0xE044" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="DMPAC_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_PATCOUNT_SET_PC_DEF_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_PATCOUNT_RESET_PC_DEF_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_SEED0_PROXY" acronym="CFG0_DMPAC_LBIST_SEED0_PROXY" offset="0xE048" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="DMPAC_LBIST_SEED0_PRPG_DEF_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_SEED1_PROXY" acronym="CFG0_DMPAC_LBIST_SEED1_PROXY" offset="0xE04C" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="DMPAC_LBIST_SEED1_PRPG_DEF_PROXY" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_SPARE0_PROXY" acronym="CFG0_DMPAC_LBIST_SPARE0_PROXY" offset="0xE050" width="32" description="Spare LBIST control bits">
		<bitfield id="DMPAC_LBIST_SPARE0_SPARE0_PROXY" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_SPARE1_PROXY" acronym="CFG0_DMPAC_LBIST_SPARE1_PROXY" offset="0xE054" width="32" description="Spare LBIST control bits">
		<bitfield id="DMPAC_LBIST_SPARE1_SPARE1_PROXY" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_STAT_PROXY" acronym="CFG0_DMPAC_LBIST_STAT_PROXY" offset="0xE058" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="DMPAC_LBIST_STAT_BIST_DONE_PROXY" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="DMPAC_LBIST_STAT_BIST_RUNNING_PROXY" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="DMPAC_LBIST_STAT_OUT_MUX_CTL_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DMPAC_LBIST_STAT_MISR_MUX_CTL_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_MISR_PROXY" acronym="CFG0_DMPAC_LBIST_MISR_PROXY" offset="0xE05C" width="32" description="Contains LBIST MISR output value">
		<bitfield id="DMPAC_LBIST_MISR_MISR_RESULT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_CTRL_PROXY" acronym="CFG0_VPAC0_LBIST_CTRL_PROXY" offset="0xE060" width="32" description="Configures and enables LBIST operation">
		<bitfield id="VPAC0_LBIST_CTRL_BIST_RESET_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_CTRL_BIST_RUN_PROXY" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_CTRL_RUNBIST_MODE_PROXY" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_CTRL_DC_DEF_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_CTRL_LOAD_DIV_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_CTRL_DIVIDE_RATIO_PROXY" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_PATCOUNT_PROXY" acronym="CFG0_VPAC0_LBIST_PATCOUNT_PROXY" offset="0xE064" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="VPAC0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_PATCOUNT_SET_PC_DEF_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_SEED0_PROXY" acronym="CFG0_VPAC0_LBIST_SEED0_PROXY" offset="0xE068" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="VPAC0_LBIST_SEED0_PRPG_DEF_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_SEED1_PROXY" acronym="CFG0_VPAC0_LBIST_SEED1_PROXY" offset="0xE06C" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="VPAC0_LBIST_SEED1_PRPG_DEF_PROXY" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_SPARE0_PROXY" acronym="CFG0_VPAC0_LBIST_SPARE0_PROXY" offset="0xE070" width="32" description="Spare LBIST control bits">
		<bitfield id="VPAC0_LBIST_SPARE0_SPARE0_PROXY" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_SPARE1_PROXY" acronym="CFG0_VPAC0_LBIST_SPARE1_PROXY" offset="0xE074" width="32" description="Spare LBIST control bits">
		<bitfield id="VPAC0_LBIST_SPARE1_SPARE1_PROXY" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_STAT_PROXY" acronym="CFG0_VPAC0_LBIST_STAT_PROXY" offset="0xE078" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="VPAC0_LBIST_STAT_BIST_DONE_PROXY" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="VPAC0_LBIST_STAT_BIST_RUNNING_PROXY" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="VPAC0_LBIST_STAT_OUT_MUX_CTL_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="VPAC0_LBIST_STAT_MISR_MUX_CTL_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_MISR_PROXY" acronym="CFG0_VPAC0_LBIST_MISR_PROXY" offset="0xE07C" width="32" description="Contains LBIST MISR output value">
		<bitfield id="VPAC0_LBIST_MISR_MISR_RESULT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DSP0_LBIST_CTRL_PROXY" acronym="CFG0_DSP0_LBIST_CTRL_PROXY" offset="0xE080" width="32" description="Configures and enables LBIST operation">
		<bitfield id="DSP0_LBIST_CTRL_BIST_RESET_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_CTRL_BIST_RUN_PROXY" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_CTRL_RUNBIST_MODE_PROXY" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_CTRL_DC_DEF_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_CTRL_LOAD_DIV_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_CTRL_DIVIDE_RATIO_PROXY" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_PATCOUNT_PROXY" acronym="CFG0_DSP0_LBIST_PATCOUNT_PROXY" offset="0xE084" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="DSP0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_PATCOUNT_SET_PC_DEF_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_SEED0_PROXY" acronym="CFG0_DSP0_LBIST_SEED0_PROXY" offset="0xE088" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="DSP0_LBIST_SEED0_PRPG_DEF_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_SEED1_PROXY" acronym="CFG0_DSP0_LBIST_SEED1_PROXY" offset="0xE08C" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="DSP0_LBIST_SEED1_PRPG_DEF_PROXY" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_SPARE0_PROXY" acronym="CFG0_DSP0_LBIST_SPARE0_PROXY" offset="0xE090" width="32" description="Spare LBIST control bits">
		<bitfield id="DSP0_LBIST_SPARE0_SPARE0_PROXY" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_SPARE1_PROXY" acronym="CFG0_DSP0_LBIST_SPARE1_PROXY" offset="0xE094" width="32" description="Spare LBIST control bits">
		<bitfield id="DSP0_LBIST_SPARE1_SPARE1_PROXY" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_STAT_PROXY" acronym="CFG0_DSP0_LBIST_STAT_PROXY" offset="0xE098" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="DSP0_LBIST_STAT_BIST_DONE_PROXY" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="DSP0_LBIST_STAT_BIST_RUNNING_PROXY" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="DSP0_LBIST_STAT_OUT_MUX_CTL_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DSP0_LBIST_STAT_MISR_MUX_CTL_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP0_LBIST_MISR_PROXY" acronym="CFG0_DSP0_LBIST_MISR_PROXY" offset="0xE09C" width="32" description="Contains LBIST MISR output value">
		<bitfield id="DSP0_LBIST_MISR_MISR_RESULT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DSP1_LBIST_CTRL_PROXY" acronym="CFG0_DSP1_LBIST_CTRL_PROXY" offset="0xE0A0" width="32" description="Configures and enables LBIST operation">
		<bitfield id="DSP1_LBIST_CTRL_BIST_RESET_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_CTRL_BIST_RUN_PROXY" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_CTRL_RUNBIST_MODE_PROXY" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_CTRL_DC_DEF_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_CTRL_LOAD_DIV_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_CTRL_DIVIDE_RATIO_PROXY" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_PATCOUNT_PROXY" acronym="CFG0_DSP1_LBIST_PATCOUNT_PROXY" offset="0xE0A4" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="DSP1_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_PATCOUNT_SET_PC_DEF_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_PATCOUNT_RESET_PC_DEF_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_SEED0_PROXY" acronym="CFG0_DSP1_LBIST_SEED0_PROXY" offset="0xE0A8" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="DSP1_LBIST_SEED0_PRPG_DEF_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_SEED1_PROXY" acronym="CFG0_DSP1_LBIST_SEED1_PROXY" offset="0xE0AC" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="DSP1_LBIST_SEED1_PRPG_DEF_PROXY" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_SPARE0_PROXY" acronym="CFG0_DSP1_LBIST_SPARE0_PROXY" offset="0xE0B0" width="32" description="Spare LBIST control bits">
		<bitfield id="DSP1_LBIST_SPARE0_SPARE0_PROXY" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_SPARE1_PROXY" acronym="CFG0_DSP1_LBIST_SPARE1_PROXY" offset="0xE0B4" width="32" description="Spare LBIST control bits">
		<bitfield id="DSP1_LBIST_SPARE1_SPARE1_PROXY" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_STAT_PROXY" acronym="CFG0_DSP1_LBIST_STAT_PROXY" offset="0xE0B8" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="DSP1_LBIST_STAT_BIST_DONE_PROXY" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="DSP1_LBIST_STAT_BIST_RUNNING_PROXY" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="DSP1_LBIST_STAT_OUT_MUX_CTL_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="DSP1_LBIST_STAT_MISR_MUX_CTL_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DSP1_LBIST_MISR_PROXY" acronym="CFG0_DSP1_LBIST_MISR_PROXY" offset="0xE0BC" width="32" description="Contains LBIST MISR output value">
		<bitfield id="DSP1_LBIST_MISR_MISR_RESULT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MPU0_LBIST_CTRL_PROXY" acronym="CFG0_MPU0_LBIST_CTRL_PROXY" offset="0xE100" width="32" description="Configures and enables LBIST operation">
		<bitfield id="MPU0_LBIST_CTRL_BIST_RESET_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Reset LBIST macro" range="31" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_CTRL_BIST_RUN_PROXY" width="4" begin="27" end="24" resetval="0x0" description="Starts LBIST if all bits are 1" range="27 - 24" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_CTRL_RUNBIST_MODE_PROXY" width="4" begin="15" end="12" resetval="0x0" description="Runbist mode enable if all bits are 1" range="15 - 12" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_CTRL_DC_DEF_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Clock delay after scan_enable switching" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_CTRL_LOAD_DIV_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Loads LBIST clock divide ratio on transition from 0 to 1" range="7" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_CTRL_DIVIDE_RATIO_PROXY" width="5" begin="4" end="0" resetval="0x0" description="LBIST clock divide ratio" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_PATCOUNT_PROXY" acronym="CFG0_MPU0_LBIST_PATCOUNT_PROXY" offset="0xE104" width="32" description="Specifies the number of LBIST patterns to run">
		<bitfield id="MPU0_LBIST_PATCOUNT_STATIC_PC_DEF_PROXY" width="14" begin="29" end="16" resetval="0x0" description="Number of stuck-at patterns to run" range="29 - 16" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_PATCOUNT_SET_PC_DEF_PROXY" width="4" begin="11" end="8" resetval="0x0" description="Number of set patterns to run" range="11 - 8" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_PATCOUNT_RESET_PC_DEF_PROXY" width="4" begin="7" end="4" resetval="0x0" description="Number of reset patterns to run" range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_PATCOUNT_SCAN_PC_DEF_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Number of chain test patterns to run" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_SEED0_PROXY" acronym="CFG0_MPU0_LBIST_SEED0_PROXY" offset="0xE108" width="32" description="Specifies the 32 LSBs of the PRPG seed">
		<bitfield id="MPU0_LBIST_SEED0_PRPG_DEF_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Initial seed for PRPG (bits 31:0)" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_SEED1_PROXY" acronym="CFG0_MPU0_LBIST_SEED1_PROXY" offset="0xE10C" width="32" description="Specifies the 21 MSBs of the PRPG seed">
		<bitfield id="MPU0_LBIST_SEED1_PRPG_DEF_PROXY" width="21" begin="20" end="0" resetval="0x0" description="Initial seed for PRPG (bits 52:32)" range="20 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_SPARE0_PROXY" acronym="CFG0_MPU0_LBIST_SPARE0_PROXY" offset="0xE110" width="32" description="Spare LBIST control bits">
		<bitfield id="MPU0_LBIST_SPARE0_SPARE0_PROXY" width="30" begin="31" end="2" resetval="0x0" description="LBIST spare bits" range="31 - 2" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_SPARE0_PBIST_SELFTEST_EN_PROXY" width="1" begin="1" end="1" resetval="0x0" description="PBIST isolation control" range="1" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_SPARE0_LBIST_SELFTEST_EN_PROXY" width="1" begin="0" end="0" resetval="0x0" description="LBIST isolation control" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_SPARE1_PROXY" acronym="CFG0_MPU0_LBIST_SPARE1_PROXY" offset="0xE114" width="32" description="Spare LBIST control bits">
		<bitfield id="MPU0_LBIST_SPARE1_SPARE1_PROXY" width="32" begin="31" end="0" resetval="0x0" description="LBIST spare bits" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_STAT_PROXY" acronym="CFG0_MPU0_LBIST_STAT_PROXY" offset="0xE118" width="32" description="Indicates LBIST status and provides MISR selection control">
		<bitfield id="MPU0_LBIST_STAT_BIST_DONE_PROXY" width="1" begin="31" end="31" resetval="0x0" description="LBIST is done" range="31" rwaccess="R"/> 
		<bitfield id="MPU0_LBIST_STAT_BIST_RUNNING_PROXY" width="1" begin="15" end="15" resetval="0x0" description="LBIST is running" range="15" rwaccess="R"/> 
		<bitfield id="MPU0_LBIST_STAT_OUT_MUX_CTL_PROXY" width="2" begin="9" end="8" resetval="0x0" description="Selects source of LBIST output  00 - LBIST IP PID value  01 - LBIST CTRL ID value  1x - MISR value" range="9 - 8" rwaccess="R/W"/> 
		<bitfield id="MPU0_LBIST_STAT_MISR_MUX_CTL_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Selects block of 32 MISR bits to read.  A value of 0 selects a compacted 32-bit version of the full MISR.  A value of 1-32 select a 32-bit segment of the MISR." range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MPU0_LBIST_MISR_PROXY" acronym="CFG0_MPU0_LBIST_MISR_PROXY" offset="0xE11C" width="32" description="Contains LBIST MISR output value">
		<bitfield id="MPU0_LBIST_MISR_MISR_RESULT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="32-bits of MISR value selected by misr_mux_ctl" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU0_LBIST_SIG_PROXY" acronym="CFG0_MCU0_LBIST_SIG_PROXY" offset="0xE280" width="32" description="Contains expected MISR output value">
		<bitfield id="MCU0_LBIST_SIG_MISR_SIG_PROXY" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MCU1_LBIST_SIG_PROXY" acronym="CFG0_MCU1_LBIST_SIG_PROXY" offset="0xE284" width="32" description="Contains expected MISR output value">
		<bitfield id="MCU1_LBIST_SIG_MISR_SIG_PROXY" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DMPAC_LBIST_SIG_PROXY" acronym="CFG0_DMPAC_LBIST_SIG_PROXY" offset="0xE288" width="32" description="Contains expected MISR output value">
		<bitfield id="DMPAC_LBIST_SIG_MISR_SIG_PROXY" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_VPAC0_LBIST_SIG_PROXY" acronym="CFG0_VPAC0_LBIST_SIG_PROXY" offset="0xE28C" width="32" description="Contains expected MISR output value">
		<bitfield id="VPAC0_LBIST_SIG_MISR_SIG_PROXY" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DSP0_LBIST_SIG_PROXY" acronym="CFG0_DSP0_LBIST_SIG_PROXY" offset="0xE290" width="32" description="Contains expected MISR output value">
		<bitfield id="DSP0_LBIST_SIG_MISR_SIG_PROXY" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DSP1_LBIST_SIG_PROXY" acronym="CFG0_DSP1_LBIST_SIG_PROXY" offset="0xE294" width="32" description="Contains expected MISR output value">
		<bitfield id="DSP1_LBIST_SIG_MISR_SIG_PROXY" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_MPU0_LBIST_SIG_PROXY" acronym="CFG0_MPU0_LBIST_SIG_PROXY" offset="0xE2A0" width="32" description="Contains expected MISR output value">
		<bitfield id="MPU0_LBIST_SIG_MISR_SIG_PROXY" width="32" begin="31" end="0" resetval="0x0" description="MISR signature" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_FUSE_CRC_STAT_PROXY" acronym="CFG0_FUSE_CRC_STAT_PROXY" offset="0xE320" width="32" description="Indicates status of fuse chain CRC">
		<bitfield id="FUSE_CRC_STAT_AUTOLD_ERR_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Indicates eFuse autoload or programmation error on any chain" range="31" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_7_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 7" range="15" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_6_PROXY" width="1" begin="14" end="14" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 6" range="14" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_5_PROXY" width="1" begin="13" end="13" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 5" range="13" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_4_PROXY" width="1" begin="12" end="12" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 4" range="12" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_3_PROXY" width="1" begin="11" end="11" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 3" range="11" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_2_PROXY" width="1" begin="10" end="10" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 2" range="10" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_1_PROXY" width="1" begin="9" end="9" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 1" range="9" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_GRP1_CRC_ERR_0_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Indicates eFuse CRC error on group1 chain 0" range="8" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_7_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Indicates eFuse CRC error on chain 7" range="7" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_6_PROXY" width="1" begin="6" end="6" resetval="0x0" description="Indicates eFuse CRC error on chain 6" range="6" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_5_PROXY" width="1" begin="5" end="5" resetval="0x0" description="Indicates eFuse CRC error on chain 5" range="5" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_4_PROXY" width="1" begin="4" end="4" resetval="0x0" description="Indicates eFuse CRC error on chain 4" range="4" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_3_PROXY" width="1" begin="3" end="3" resetval="0x0" description="Indicates eFuse CRC error on chain 3" range="3" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_2_PROXY" width="1" begin="2" end="2" resetval="0x0" description="Indicates eFuse CRC error on chain 2" range="2" rwaccess="R"/> 
		<bitfield id="FUSE_CRC_STAT_CRC_ERR_1_PROXY" width="1" begin="1" end="1" resetval="0x0" description="Indicates eFuse CRC error on chain 1" range="1" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK3_KICK0_PROXY" acronym="CFG0_LOCK3_KICK0_PROXY" offset="0xF008" width="32" description="This register must be written with the designated key value followed by a write to LOCK3_KICK1 with its key value before write-protected Partition 3 registers can be written.">
		<bitfield id="LOCK3_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK3_KICK1_PROXY" acronym="CFG0_LOCK3_KICK1_PROXY" offset="0xF00C" width="32" description="This register must be written with the designated key value after a write to LOCK3_KICK0 with its key value before write-protected Partition 3 registers can be written.">
		<bitfield id="LOCK3_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R0" acronym="CFG0_CLAIMREG_P3_R0" offset="0xF100" width="32" description="">
		<bitfield id="CLAIMREG_P3_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R1" acronym="CFG0_CLAIMREG_P3_R1" offset="0xF104" width="32" description="">
		<bitfield id="CLAIMREG_P3_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R2" acronym="CFG0_CLAIMREG_P3_R2" offset="0xF108" width="32" description="">
		<bitfield id="CLAIMREG_P3_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R3" acronym="CFG0_CLAIMREG_P3_R3" offset="0xF10C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R4" acronym="CFG0_CLAIMREG_P3_R4" offset="0xF110" width="32" description="">
		<bitfield id="CLAIMREG_P3_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R5" acronym="CFG0_CLAIMREG_P3_R5" offset="0xF114" width="32" description="">
		<bitfield id="CLAIMREG_P3_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R6" acronym="CFG0_CLAIMREG_P3_R6" offset="0xF118" width="32" description="">
		<bitfield id="CLAIMREG_P3_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R7" acronym="CFG0_CLAIMREG_P3_R7" offset="0xF11C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R8" acronym="CFG0_CLAIMREG_P3_R8" offset="0xF120" width="32" description="">
		<bitfield id="CLAIMREG_P3_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R9" acronym="CFG0_CLAIMREG_P3_R9" offset="0xF124" width="32" description="">
		<bitfield id="CLAIMREG_P3_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R10" acronym="CFG0_CLAIMREG_P3_R10" offset="0xF128" width="32" description="">
		<bitfield id="CLAIMREG_P3_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R11" acronym="CFG0_CLAIMREG_P3_R11" offset="0xF12C" width="32" description="">
		<bitfield id="CLAIMREG_P3_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R12" acronym="CFG0_CLAIMREG_P3_R12" offset="0xF130" width="32" description="">
		<bitfield id="CLAIMREG_P3_R12" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P3_R13" acronym="CFG0_CLAIMREG_P3_R13" offset="0xF134" width="32" description="">
		<bitfield id="CLAIMREG_P3_R13" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 3" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG0" acronym="CFG0_DV_REG0" offset="0x10000" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG0_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG1" acronym="CFG0_DV_REG1" offset="0x10004" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG1_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG2" acronym="CFG0_DV_REG2" offset="0x10008" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG2_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG3" acronym="CFG0_DV_REG3" offset="0x1000C" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG3_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG4" acronym="CFG0_DV_REG4" offset="0x10010" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG4_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG5" acronym="CFG0_DV_REG5" offset="0x10014" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG5_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG6" acronym="CFG0_DV_REG6" offset="0x10018" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG6_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG7" acronym="CFG0_DV_REG7" offset="0x1001C" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG7_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG0_SET" acronym="CFG0_DV_REG0_SET" offset="0x10200" width="32" description="Set register for DV use">
		<bitfield id="DV_REG0_SET_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_DV_REG1_SET" acronym="CFG0_DV_REG1_SET" offset="0x10204" width="32" description="Set register for DV use">
		<bitfield id="DV_REG1_SET_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_DV_REG2_SET" acronym="CFG0_DV_REG2_SET" offset="0x10208" width="32" description="Set register for DV use">
		<bitfield id="DV_REG2_SET_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_DV_REG3_SET" acronym="CFG0_DV_REG3_SET" offset="0x1020C" width="32" description="Set register for DV use">
		<bitfield id="DV_REG3_SET_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_DV_REG0_CLR" acronym="CFG0_DV_REG0_CLR" offset="0x10300" width="32" description="Clear register for DV use">
		<bitfield id="DV_REG0_CLR_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_DV_REG1_CLR" acronym="CFG0_DV_REG1_CLR" offset="0x10304" width="32" description="Clear register for DV use">
		<bitfield id="DV_REG1_CLR_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_DV_REG2_CLR" acronym="CFG0_DV_REG2_CLR" offset="0x10308" width="32" description="Clear register for DV use">
		<bitfield id="DV_REG2_CLR_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_DV_REG3_CLR" acronym="CFG0_DV_REG3_CLR" offset="0x1030C" width="32" description="Clear register for DV use">
		<bitfield id="DV_REG3_CLR_BIT" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE0" acronym="CFG0_AVS_CORE_MRGN_MODE0" offset="0x10500" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE1" acronym="CFG0_AVS_CORE_MRGN_MODE1" offset="0x10504" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE1_HDDP_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE2" acronym="CFG0_AVS_CORE_MRGN_MODE2" offset="0x10508" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE2_EHDSP_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE3" acronym="CFG0_AVS_CORE_MRGN_MODE3" offset="0x1050C" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE4" acronym="CFG0_AVS_CORE_MRGN_MODE4" offset="0x10510" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE5" acronym="CFG0_AVS_CORE_MRGN_MODE5" offset="0x10514" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE5_ROM_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE6" acronym="CFG0_AVS_CORE_MRGN_MODE6" offset="0x10518" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE6_HDSP_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE7" acronym="CFG0_AVS_CORE_MRGN_MODE7" offset="0x1051C" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE7_HSSP_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE8" acronym="CFG0_AVS_CORE_MRGN_MODE8" offset="0x10520" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE9" acronym="CFG0_AVS_CORE_MRGN_MODE9" offset="0x10524" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE0" acronym="CFG0_NON_AVS_MRGN_MODE0" offset="0x10540" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE1" acronym="CFG0_NON_AVS_MRGN_MODE1" offset="0x10544" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE1_HDDP_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE2" acronym="CFG0_NON_AVS_MRGN_MODE2" offset="0x10548" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE2_EHDSP_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE3" acronym="CFG0_NON_AVS_MRGN_MODE3" offset="0x1054C" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE4" acronym="CFG0_NON_AVS_MRGN_MODE4" offset="0x10550" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE5" acronym="CFG0_NON_AVS_MRGN_MODE5" offset="0x10554" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE5_ROM_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE6" acronym="CFG0_NON_AVS_MRGN_MODE6" offset="0x10558" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE6_HDSP_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE7" acronym="CFG0_NON_AVS_MRGN_MODE7" offset="0x1055C" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE7_HSSP_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE8" acronym="CFG0_NON_AVS_MRGN_MODE8" offset="0x10560" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE9" acronym="CFG0_NON_AVS_MRGN_MODE9" offset="0x10564" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE0" acronym="CFG0_FAST_MRGN_MODE0" offset="0x10580" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE1" acronym="CFG0_FAST_MRGN_MODE1" offset="0x10584" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE1_HDDP_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE2" acronym="CFG0_FAST_MRGN_MODE2" offset="0x10588" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE2_EHDSP_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE3" acronym="CFG0_FAST_MRGN_MODE3" offset="0x1058C" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE4" acronym="CFG0_FAST_MRGN_MODE4" offset="0x10590" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE5" acronym="CFG0_FAST_MRGN_MODE5" offset="0x10594" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE5_ROM_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE6" acronym="CFG0_FAST_MRGN_MODE6" offset="0x10598" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE6_HDSP_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE7" acronym="CFG0_FAST_MRGN_MODE7" offset="0x1059C" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE7_HSSP_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE8" acronym="CFG0_FAST_MRGN_MODE8" offset="0x105A0" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE9" acronym="CFG0_FAST_MRGN_MODE9" offset="0x105A4" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0_READONLY" acronym="CFG0_CLAIMREG_P4_R0_READONLY" offset="0x11100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1_READONLY" acronym="CFG0_CLAIMREG_P4_R1_READONLY" offset="0x11104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2_READONLY" acronym="CFG0_CLAIMREG_P4_R2_READONLY" offset="0x11108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3_READONLY" acronym="CFG0_CLAIMREG_P4_R3_READONLY" offset="0x1110C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4_READONLY" acronym="CFG0_CLAIMREG_P4_R4_READONLY" offset="0x11110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5_READONLY" acronym="CFG0_CLAIMREG_P4_R5_READONLY" offset="0x11114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6_READONLY" acronym="CFG0_CLAIMREG_P4_R6_READONLY" offset="0x11118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7_READONLY" acronym="CFG0_CLAIMREG_P4_R7_READONLY" offset="0x1111C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8_READONLY" acronym="CFG0_CLAIMREG_P4_R8_READONLY" offset="0x11120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R9_READONLY" acronym="CFG0_CLAIMREG_P4_R9_READONLY" offset="0x11124" width="32" description="">
		<bitfield id="CLAIMREG_P4_R9_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R10_READONLY" acronym="CFG0_CLAIMREG_P4_R10_READONLY" offset="0x11128" width="32" description="">
		<bitfield id="CLAIMREG_P4_R10_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R11_READONLY" acronym="CFG0_CLAIMREG_P4_R11_READONLY" offset="0x1112C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R11_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DV_REG0_PROXY" acronym="CFG0_DV_REG0_PROXY" offset="0x12000" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG0_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG1_PROXY" acronym="CFG0_DV_REG1_PROXY" offset="0x12004" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG1_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG2_PROXY" acronym="CFG0_DV_REG2_PROXY" offset="0x12008" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG2_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG3_PROXY" acronym="CFG0_DV_REG3_PROXY" offset="0x1200C" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG3_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG4_PROXY" acronym="CFG0_DV_REG4_PROXY" offset="0x12010" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG4_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG5_PROXY" acronym="CFG0_DV_REG5_PROXY" offset="0x12014" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG5_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG6_PROXY" acronym="CFG0_DV_REG6_PROXY" offset="0x12018" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG6_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG7_PROXY" acronym="CFG0_DV_REG7_PROXY" offset="0x1201C" width="32" description="Register for general purpose DV use. ">
		<bitfield id="DV_REG7_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DV_REG0_SET_PROXY" acronym="CFG0_DV_REG0_SET_PROXY" offset="0x12200" width="32" description="Set register for DV use">
		<bitfield id="DV_REG0_SET_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_DV_REG1_SET_PROXY" acronym="CFG0_DV_REG1_SET_PROXY" offset="0x12204" width="32" description="Set register for DV use">
		<bitfield id="DV_REG1_SET_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_DV_REG2_SET_PROXY" acronym="CFG0_DV_REG2_SET_PROXY" offset="0x12208" width="32" description="Set register for DV use">
		<bitfield id="DV_REG2_SET_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_DV_REG3_SET_PROXY" acronym="CFG0_DV_REG3_SET_PROXY" offset="0x1220C" width="32" description="Set register for DV use">
		<bitfield id="DV_REG3_SET_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="CFG0_DV_REG0_CLR_PROXY" acronym="CFG0_DV_REG0_CLR_PROXY" offset="0x12300" width="32" description="Clear register for DV use">
		<bitfield id="DV_REG0_CLR_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_DV_REG1_CLR_PROXY" acronym="CFG0_DV_REG1_CLR_PROXY" offset="0x12304" width="32" description="Clear register for DV use">
		<bitfield id="DV_REG1_CLR_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_DV_REG2_CLR_PROXY" acronym="CFG0_DV_REG2_CLR_PROXY" offset="0x12308" width="32" description="Clear register for DV use">
		<bitfield id="DV_REG2_CLR_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_DV_REG3_CLR_PROXY" acronym="CFG0_DV_REG3_CLR_PROXY" offset="0x1230C" width="32" description="Clear register for DV use">
		<bitfield id="DV_REG3_CLR_BIT_PROXY" width="32" begin="31" end="0" resetval="0x0" description="Defined by DV usage" range="31 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE0_PROXY" acronym="CFG0_AVS_CORE_MRGN_MODE0_PROXY" offset="0x12500" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE1_PROXY" acronym="CFG0_AVS_CORE_MRGN_MODE1_PROXY" offset="0x12504" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE1_HDDP_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE2_PROXY" acronym="CFG0_AVS_CORE_MRGN_MODE2_PROXY" offset="0x12508" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE3_PROXY" acronym="CFG0_AVS_CORE_MRGN_MODE3_PROXY" offset="0x1250C" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE4_PROXY" acronym="CFG0_AVS_CORE_MRGN_MODE4_PROXY" offset="0x12510" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE5_PROXY" acronym="CFG0_AVS_CORE_MRGN_MODE5_PROXY" offset="0x12514" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE5_ROM_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE6_PROXY" acronym="CFG0_AVS_CORE_MRGN_MODE6_PROXY" offset="0x12518" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE6_HDSP_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE7_PROXY" acronym="CFG0_AVS_CORE_MRGN_MODE7_PROXY" offset="0x1251C" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE7_HSSP_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE8_PROXY" acronym="CFG0_AVS_CORE_MRGN_MODE8_PROXY" offset="0x12520" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_AVS_CORE_MRGN_MODE9_PROXY" acronym="CFG0_AVS_CORE_MRGN_MODE9_PROXY" offset="0x12524" width="32" description="Controls AVS domain memory margin for DFT">
		<bitfield id="AVS_CORE_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE0_PROXY" acronym="CFG0_NON_AVS_MRGN_MODE0_PROXY" offset="0x12540" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE1_PROXY" acronym="CFG0_NON_AVS_MRGN_MODE1_PROXY" offset="0x12544" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE1_HDDP_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE2_PROXY" acronym="CFG0_NON_AVS_MRGN_MODE2_PROXY" offset="0x12548" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE3_PROXY" acronym="CFG0_NON_AVS_MRGN_MODE3_PROXY" offset="0x1254C" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE4_PROXY" acronym="CFG0_NON_AVS_MRGN_MODE4_PROXY" offset="0x12550" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE5_PROXY" acronym="CFG0_NON_AVS_MRGN_MODE5_PROXY" offset="0x12554" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE5_ROM_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE6_PROXY" acronym="CFG0_NON_AVS_MRGN_MODE6_PROXY" offset="0x12558" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE6_HDSP_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE7_PROXY" acronym="CFG0_NON_AVS_MRGN_MODE7_PROXY" offset="0x1255C" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE7_HSSP_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE8_PROXY" acronym="CFG0_NON_AVS_MRGN_MODE8_PROXY" offset="0x12560" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_NON_AVS_MRGN_MODE9_PROXY" acronym="CFG0_NON_AVS_MRGN_MODE9_PROXY" offset="0x12564" width="32" description="Controls non-AVS domain memory margin for DFT">
		<bitfield id="NON_AVS_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE0_PROXY" acronym="CFG0_FAST_MRGN_MODE0_PROXY" offset="0x12580" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE0_HS2PARF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE1_PROXY" acronym="CFG0_FAST_MRGN_MODE1_PROXY" offset="0x12584" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE1_HDDP_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE2_PROXY" acronym="CFG0_FAST_MRGN_MODE2_PROXY" offset="0x12588" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE2_EHDSP_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE3_PROXY" acronym="CFG0_FAST_MRGN_MODE3_PROXY" offset="0x1258C" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE3_HD2PRF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE4_PROXY" acronym="CFG0_FAST_MRGN_MODE4_PROXY" offset="0x12590" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE4_UHD2PRF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE5_PROXY" acronym="CFG0_FAST_MRGN_MODE5_PROXY" offset="0x12594" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE5_ROM_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE6_PROXY" acronym="CFG0_FAST_MRGN_MODE6_PROXY" offset="0x12598" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE6_HDSP_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE7_PROXY" acronym="CFG0_FAST_MRGN_MODE7_PROXY" offset="0x1259C" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE7_HSSP_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE8_PROXY" acronym="CFG0_FAST_MRGN_MODE8_PROXY" offset="0x125A0" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE8_HD1PRF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_FAST_MRGN_MODE9_PROXY" acronym="CFG0_FAST_MRGN_MODE9_PROXY" offset="0x125A4" width="32" description="Controls fast memory margin for DFT">
		<bitfield id="FAST_MRGN_MODE9_HS1PRF_MEM_MRGN_ASST_PROXY" width="12" begin="11" end="0" resetval="0x0" description="DFT memory margin control  Bits 0-3 - dft_mem_margin  Bits 4-5 - dft_mem_ra  Bits 6-8 - dft_mem_wa  Bits 9-11 - dft_wpulse" range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R0" acronym="CFG0_CLAIMREG_P4_R0" offset="0x13100" width="32" description="">
		<bitfield id="CLAIMREG_P4_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R1" acronym="CFG0_CLAIMREG_P4_R1" offset="0x13104" width="32" description="">
		<bitfield id="CLAIMREG_P4_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R2" acronym="CFG0_CLAIMREG_P4_R2" offset="0x13108" width="32" description="">
		<bitfield id="CLAIMREG_P4_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R3" acronym="CFG0_CLAIMREG_P4_R3" offset="0x1310C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R3" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R4" acronym="CFG0_CLAIMREG_P4_R4" offset="0x13110" width="32" description="">
		<bitfield id="CLAIMREG_P4_R4" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R5" acronym="CFG0_CLAIMREG_P4_R5" offset="0x13114" width="32" description="">
		<bitfield id="CLAIMREG_P4_R5" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R6" acronym="CFG0_CLAIMREG_P4_R6" offset="0x13118" width="32" description="">
		<bitfield id="CLAIMREG_P4_R6" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R7" acronym="CFG0_CLAIMREG_P4_R7" offset="0x1311C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R7" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R8" acronym="CFG0_CLAIMREG_P4_R8" offset="0x13120" width="32" description="">
		<bitfield id="CLAIMREG_P4_R8" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R9" acronym="CFG0_CLAIMREG_P4_R9" offset="0x13124" width="32" description="">
		<bitfield id="CLAIMREG_P4_R9" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R10" acronym="CFG0_CLAIMREG_P4_R10" offset="0x13128" width="32" description="">
		<bitfield id="CLAIMREG_P4_R10" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P4_R11" acronym="CFG0_CLAIMREG_P4_R11" offset="0x1312C" width="32" description="">
		<bitfield id="CLAIMREG_P4_R11" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 4" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_REQ0" acronym="CFG0_CHNG_DDR4_FSP_REQ0" offset="0x14000" width="32" description="This register is used to initiate a LPDDR4 frequency set point  change to the DDR 0 Controller">
		<bitfield id="CHNG_DDR4_FSP_REQ0_REQ" width="1" begin="8" end="8" resetval="0x0" description="Initiate FSP frequency change" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNG_DDR4_FSP_REQ0_REQ_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Frequency request typeIndicates which DDR4 frequency set point to change to" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_ACK0" acronym="CFG0_CHNG_DDR4_FSP_ACK0" offset="0x14004" width="32" description="This register is used by the DDR 0 Controller to acknowledge the LPDDR4 frequency set point change request">
		<bitfield id="CHNG_DDR4_FSP_ACK0_ACK" width="1" begin="7" end="7" resetval="0x0" description="Frequency change acknowledge.This bit is only valid when CHNG_DDR4_FSP_REQ_req = 1Indication from the DDR Controller that the FSP change operation is complete  0 - FSP change operation in progress  1 - FSP change operation complete" range="7" rwaccess="R"/> 
		<bitfield id="CHNG_DDR4_FSP_ACK0_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Frequency change errorThis bit is only valid when CHNG_DDR4_FSP_REQ_req = 1  0 - FSP change was successful  1 - FSP change was not successful" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_REQ1" acronym="CFG0_CHNG_DDR4_FSP_REQ1" offset="0x14010" width="32" description="This register is used to initiate a LPDDR4 frequency set point  change to the DDR 1 Controller">
		<bitfield id="CHNG_DDR4_FSP_REQ1_REQ" width="1" begin="8" end="8" resetval="0x0" description="Initiate FSP frequency change" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNG_DDR4_FSP_REQ1_REQ_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Frequency request typeIndicates which DDR4 frequency set point to change to" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_ACK1" acronym="CFG0_CHNG_DDR4_FSP_ACK1" offset="0x14014" width="32" description="This register is used by the DDR 1 Controller to acknowledge the LPDDR4 frequency set point change request">
		<bitfield id="CHNG_DDR4_FSP_ACK1_ACK" width="1" begin="7" end="7" resetval="0x0" description="Frequency change acknowledge.This bit is only valid when CHNG_DDR4_FSP_REQ_req = 1Indication from the DDR Controller that the FSP change operation is complete  0 - FSP change operation in progress  1 - FSP change operation complete" range="7" rwaccess="R"/> 
		<bitfield id="CHNG_DDR4_FSP_ACK1_ERROR" width="1" begin="0" end="0" resetval="0x0" description="Frequency change errorThis bit is only valid when CHNG_DDR4_FSP_REQ_req = 1  0 - FSP change was successful  1 - FSP change was not successful" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_REQ0" acronym="CFG0_DDR4_FSP_CLKCHNG_REQ0" offset="0x14080" width="32" description="This register is used by the DDR 0 Controller to request the DDR0  PLL clock frequency change.  This can occur as part of DDR4 initialization and training or in response to a LPDDR4 FSP change request.">
		<bitfield id="DDR4_FSP_CLKCHNG_REQ0_REQ" width="1" begin="7" end="7" resetval="0x0" description="DDR Controller FSP clock change requestIndicates that the DDR controller needs the DDR clock changed to the frequency indicated by the req_type field.  This bit is cleared when the DDR4_FSP_CLKCHNG_ACK_ack bit is set." range="7" rwaccess="R"/> 
		<bitfield id="DDR4_FSP_CLKCHNG_REQ0_REQ_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Frequency request typeIndicates which DDR4 FSP frequency to which the DDR Controller wants the DDR clock set" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_REQ1" acronym="CFG0_DDR4_FSP_CLKCHNG_REQ1" offset="0x14090" width="32" description="This register is used by the DDR 1 Controller to request the DDR1  PLL clock frequency change.  This can occur as part of DDR4 initialization and training or in response to a LPDDR4 FSP change request.">
		<bitfield id="DDR4_FSP_CLKCHNG_REQ1_REQ" width="1" begin="7" end="7" resetval="0x0" description="DDR Controller FSP clock change requestIndicates that the DDR controller needs the DDR clock changed to the frequency indicated by the req_type field.  This bit is cleared when the DDR4_FSP_CLKCHNG_ACK_ack bit is set." range="7" rwaccess="R"/> 
		<bitfield id="DDR4_FSP_CLKCHNG_REQ1_REQ_TYPE" width="2" begin="1" end="0" resetval="0x0" description="Frequency request typeIndicates which DDR4 FSP frequency to which the DDR Controller wants the DDR clock set" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_ACK0" acronym="CFG0_DDR4_FSP_CLKCHNG_ACK0" offset="0x140C0" width="32" description="This register is used to acknowledge a DDR0  PLL clock frequency change to the DDR0  Controller.">
		<bitfield id="DDR4_FSP_CLKCHNG_ACK0_ACK" width="1" begin="0" end="0" resetval="0x0" description="DDR FSP clock change acknowledgeThis bit should be set once the DDR clock has been successfully changed to the value requested by DDR4_FSP_CLKCHNG_REQ_req_type.  Setting this bit will clear the DDR4_FSP_CLKCHNG_REQ_req bit and the associated change request interrupt." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_ACK1" acronym="CFG0_DDR4_FSP_CLKCHNG_ACK1" offset="0x140D0" width="32" description="This register is used to acknowledge a DDR1  PLL clock frequency change to the DDR1  Controller.">
		<bitfield id="DDR4_FSP_CLKCHNG_ACK1_ACK" width="1" begin="0" end="0" resetval="0x0" description="DDR FSP clock change acknowledgeThis bit should be set once the DDR clock has been successfully changed to the value requested by DDR4_FSP_CLKCHNG_REQ_req_type.  Setting this bit will clear the DDR4_FSP_CLKCHNG_REQ_req bit and the associated change request interrupt." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MULTI_DDR_CFG0" acronym="CFG0_MULTI_DDR_CFG0" offset="0x14100" width="32" description="Configures DDR interleaving">
		<bitfield id="MULTI_DDR_CFG0_DDR_INTRLV_GRAN" width="6" begin="29" end="24" resetval="0x0" description="Defines the size of  each memory stripe for interleaved memory space.  Value takes effect when MULTI_DDR_CFG1_ddr_cfg _load field is set as 4'b0110.  Field values (Others are reserved):   6'b000000  -  128 B   6'b000001  -  512 B   6'b000010  -  2 KB   6'b000011  -  4 KB   6'b000100  -  16 KB   6'b000101  -  32 KB   6'b000110  -  512 MB   6'b000111  -  1 GB   6'b001000  -  1.5 GB   6'b001001  -  2 GB   6'b001010  -  3 GB   6'b001011  -  4 GB   6'b001100  -  6 GB   6'b001101  -  8 GB   6'b001110  -  16 GB" range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="MULTI_DDR_CFG0_DDR_INTRLV_SIZE" width="6" begin="21" end="16" resetval="0x0" description="Defines the memory window size for the interleaved region starting at the bottom of the external memory address range.  Value takes effect when MULTI_DDR_CFG1_ddr_cfg _load field is set as 4'b0110.  Field values (Others are reserved):   6'b000000  -  0 (no interleave)   6'b000001  -  128 MB   6'b000010  -  256 MB   6'b000011  -  512 MB   6'b000100  -  1 GB   6'b000101  -  2 GB   6'b000110  -  3 GB   6'b000111  -  4 GB   6'b001000  -  6 GB   6'b001001  -  8 GB   6'b001010  -  12 GB   6'b001011  -  16 GB   6'b001100  -  32 GB" range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="MULTI_DDR_CFG0_HEARTBEAT_PER" width="5" begin="4" end="0" resetval="0x4" description="Determines number of cycles of unsuccessful EMIF arbitration to wait before arbitrating for a different EMIF port.  Value takes effect when MULTI_DDR_CFG1_ddr_cfg _load field is set as 4'b0110.       0 - Heartbeat is disabled  1-31 - Number of cycles before port switch" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MULTI_DDR_CFG1" acronym="CFG0_MULTI_DDR_CFG1" offset="0x14104" width="32" description="Configures DDR interleaving">
		<bitfield id="MULTI_DDR_CFG1_ECC_ENABLE" width="4" begin="19" end="16" resetval="0x0" description="Determines which EMIFs have ECC enabled.  Value takes effect when MULTI_DDR_CFG1_ddr_cfg _load field is set as 4'b0110.  Field values (Others are reserved):   4'b0000  -  ECC disabled on all EMIFs   4'b0001  -  ECC enabled on EMIF 0   4'b0010  -  ECC enabled on EMIF 1   4'b0011  -  ECC enabled on EMIF 0,1" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MULTI_DDR_CFG1_HYBRID_SELECT" width="5" begin="12" end="8" resetval="0x0" description="Determines interleaved EMIF space location.  Usage is based on number of EMIFs present.  Value takes effect when MULTI_DDR_CFG1_ddr_cfg _load field is set as 4'b0110.  Field values (Others are reserved):   4'b00000  -  Entire EMIF space is interleaved   4'b00001  -  2 EMIFs - EMIF 0 separated, EMIF 0,1 interleaved   4'b00010  -  2 EMIFs - EMIF 1 separated, EMIF 0,1 interleaved   4'b00100  -  2 EMIFS - reserved   4'b01000  -  2 EMIFS - reserved   4'b10001  -  2 EMIFs - EMIF 0 separated, EMIF 0,1 interleaved   4'b10010  -  2 EMIFs - EMIF 1 separated, EMIF 0,1 interleaved   4'b10100  -  2 EMIFS - reserved   4'b11000  -  2 EMIFS - reserved" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="MULTI_DDR_CFG1_EMIFS_ACTIVE" width="4" begin="3" end="0" resetval="0x1" description="Indicates which EMIF (DDR) interfaces are active.  Value takes effect when MULTI_DDR_CFG1_ddr_cfg _load field is set as 4'b0110.  Field values (Others are reserved):   4'b0000  -  Reserved   4'b0001  -  EMIF 0 Active   4'b0010  -  EMIF 1 Active   4'b0011  -  EMIF 0,1 Active" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DDR_CFG_LOAD" acronym="CFG0_DDR_CFG_LOAD" offset="0x14110" width="32" description="Implements Multi-DDR configuration load and load status">
		<bitfield id="DDR_CFG_LOAD_DDR_CFG_LOAD" width="4" begin="31" end="28" resetval="0x0" description="When set to 4'b0110, latches the ddr configuration bits into ComputeCluster.  Once latched, the ComputeCluster ignores further transitions on its latch input so any further changes to this field have no effect." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="DDR_CFG_LOAD_DDR_LOAD_STAT" width="1" begin="0" end="0" resetval="0x0" description="DDR configuration lock status bit indicating that DDR config load is complete" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK5_KICK0" acronym="CFG0_LOCK5_KICK0" offset="0x15008" width="32" description="This register must be written with the designated key value followed by a write to LOCK5_KICK1 with its key value before write-protected Partition 5 registers can be written.">
		<bitfield id="LOCK5_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK1" acronym="CFG0_LOCK5_KICK1" offset="0x1500C" width="32" description="This register must be written with the designated key value after a write to LOCK5_KICK0 with its key value before write-protected Partition 5 registers can be written.">
		<bitfield id="LOCK5_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R0_READONLY" acronym="CFG0_CLAIMREG_P5_R0_READONLY" offset="0x15100" width="32" description="">
		<bitfield id="CLAIMREG_P5_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R1_READONLY" acronym="CFG0_CLAIMREG_P5_R1_READONLY" offset="0x15104" width="32" description="">
		<bitfield id="CLAIMREG_P5_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R2_READONLY" acronym="CFG0_CLAIMREG_P5_R2_READONLY" offset="0x15108" width="32" description="">
		<bitfield id="CLAIMREG_P5_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_REQ0_PROXY" acronym="CFG0_CHNG_DDR4_FSP_REQ0_PROXY" offset="0x16000" width="32" description="This register is used to initiate a LPDDR4 frequency set point  change to the DDR 0 Controller">
		<bitfield id="CHNG_DDR4_FSP_REQ0_REQ_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Initiate FSP frequency change" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNG_DDR4_FSP_REQ0_REQ_TYPE_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Frequency request typeIndicates which DDR4 frequency set point to change to" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_ACK0_PROXY" acronym="CFG0_CHNG_DDR4_FSP_ACK0_PROXY" offset="0x16004" width="32" description="This register is used by the DDR 0 Controller to acknowledge the LPDDR4 frequency set point change request">
		<bitfield id="CHNG_DDR4_FSP_ACK0_ACK_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Frequency change acknowledge.This bit is only valid when CHNG_DDR4_FSP_REQ_req = 1Indication from the DDR Controller that the FSP change operation is complete  0 - FSP change operation in progress  1 - FSP change operation complete" range="7" rwaccess="R"/> 
		<bitfield id="CHNG_DDR4_FSP_ACK0_ERROR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Frequency change errorThis bit is only valid when CHNG_DDR4_FSP_REQ_req = 1  0 - FSP change was successful  1 - FSP change was not successful" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_REQ1_PROXY" acronym="CFG0_CHNG_DDR4_FSP_REQ1_PROXY" offset="0x16010" width="32" description="This register is used to initiate a LPDDR4 frequency set point  change to the DDR 1 Controller">
		<bitfield id="CHNG_DDR4_FSP_REQ1_REQ_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Initiate FSP frequency change" range="8" rwaccess="R/W"/> 
		<bitfield id="CHNG_DDR4_FSP_REQ1_REQ_TYPE_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Frequency request typeIndicates which DDR4 frequency set point to change to" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CHNG_DDR4_FSP_ACK1_PROXY" acronym="CFG0_CHNG_DDR4_FSP_ACK1_PROXY" offset="0x16014" width="32" description="This register is used by the DDR 1 Controller to acknowledge the LPDDR4 frequency set point change request">
		<bitfield id="CHNG_DDR4_FSP_ACK1_ACK_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Frequency change acknowledge.This bit is only valid when CHNG_DDR4_FSP_REQ_req = 1Indication from the DDR Controller that the FSP change operation is complete  0 - FSP change operation in progress  1 - FSP change operation complete" range="7" rwaccess="R"/> 
		<bitfield id="CHNG_DDR4_FSP_ACK1_ERROR_PROXY" width="1" begin="0" end="0" resetval="0x0" description="Frequency change errorThis bit is only valid when CHNG_DDR4_FSP_REQ_req = 1  0 - FSP change was successful  1 - FSP change was not successful" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_REQ0_PROXY" acronym="CFG0_DDR4_FSP_CLKCHNG_REQ0_PROXY" offset="0x16080" width="32" description="This register is used by the DDR 0 Controller to request the DDR0  PLL clock frequency change.  This can occur as part of DDR4 initialization and training or in response to a LPDDR4 FSP change request.">
		<bitfield id="DDR4_FSP_CLKCHNG_REQ0_REQ_PROXY" width="1" begin="7" end="7" resetval="0x0" description="DDR Controller FSP clock change requestIndicates that the DDR controller needs the DDR clock changed to the frequency indicated by the req_type field.  This bit is cleared when the DDR4_FSP_CLKCHNG_ACK_ack bit is set." range="7" rwaccess="R"/> 
		<bitfield id="DDR4_FSP_CLKCHNG_REQ0_REQ_TYPE_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Frequency request typeIndicates which DDR4 FSP frequency to which the DDR Controller wants the DDR clock set" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_REQ1_PROXY" acronym="CFG0_DDR4_FSP_CLKCHNG_REQ1_PROXY" offset="0x16090" width="32" description="This register is used by the DDR 1 Controller to request the DDR1  PLL clock frequency change.  This can occur as part of DDR4 initialization and training or in response to a LPDDR4 FSP change request.">
		<bitfield id="DDR4_FSP_CLKCHNG_REQ1_REQ_PROXY" width="1" begin="7" end="7" resetval="0x0" description="DDR Controller FSP clock change requestIndicates that the DDR controller needs the DDR clock changed to the frequency indicated by the req_type field.  This bit is cleared when the DDR4_FSP_CLKCHNG_ACK_ack bit is set." range="7" rwaccess="R"/> 
		<bitfield id="DDR4_FSP_CLKCHNG_REQ1_REQ_TYPE_PROXY" width="2" begin="1" end="0" resetval="0x0" description="Frequency request typeIndicates which DDR4 FSP frequency to which the DDR Controller wants the DDR clock set" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_ACK0_PROXY" acronym="CFG0_DDR4_FSP_CLKCHNG_ACK0_PROXY" offset="0x160C0" width="32" description="This register is used to acknowledge a DDR0  PLL clock frequency change to the DDR0  Controller.">
		<bitfield id="DDR4_FSP_CLKCHNG_ACK0_ACK_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DDR FSP clock change acknowledgeThis bit should be set once the DDR clock has been successfully changed to the value requested by DDR4_FSP_CLKCHNG_REQ_req_type.  Setting this bit will clear the DDR4_FSP_CLKCHNG_REQ_req bit and the associated change request interrupt." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DDR4_FSP_CLKCHNG_ACK1_PROXY" acronym="CFG0_DDR4_FSP_CLKCHNG_ACK1_PROXY" offset="0x160D0" width="32" description="This register is used to acknowledge a DDR1  PLL clock frequency change to the DDR1  Controller.">
		<bitfield id="DDR4_FSP_CLKCHNG_ACK1_ACK_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DDR FSP clock change acknowledgeThis bit should be set once the DDR clock has been successfully changed to the value requested by DDR4_FSP_CLKCHNG_REQ_req_type.  Setting this bit will clear the DDR4_FSP_CLKCHNG_REQ_req bit and the associated change request interrupt." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MULTI_DDR_CFG0_PROXY" acronym="CFG0_MULTI_DDR_CFG0_PROXY" offset="0x16100" width="32" description="Configures DDR interleaving">
		<bitfield id="MULTI_DDR_CFG0_DDR_INTRLV_GRAN_PROXY" width="6" begin="29" end="24" resetval="0x0" description="Defines the size of  each memory stripe for interleaved memory space.  Value takes effect when MULTI_DDR_CFG1_ddr_cfg _load field is set as 4'b0110.  Field values (Others are reserved):   6'b000000  -  128 B   6'b000001  -  512 B   6'b000010  -  2 KB   6'b000011  -  4 KB   6'b000100  -  16 KB   6'b000101  -  32 KB   6'b000110  -  512 MB   6'b000111  -  1 GB   6'b001000  -  1.5 GB   6'b001001  -  2 GB   6'b001010  -  3 GB   6'b001011  -  4 GB   6'b001100  -  6 GB   6'b001101  -  8 GB   6'b001110  -  16 GB" range="29 - 24" rwaccess="R/W"/> 
		<bitfield id="MULTI_DDR_CFG0_DDR_INTRLV_SIZE_PROXY" width="6" begin="21" end="16" resetval="0x0" description="Defines the memory window size for the interleaved region starting at the bottom of the external memory address range.  Value takes effect when MULTI_DDR_CFG1_ddr_cfg _load field is set as 4'b0110.  Field values (Others are reserved):   6'b000000  -  0 (no interleave)   6'b000001  -  128 MB   6'b000010  -  256 MB   6'b000011  -  512 MB   6'b000100  -  1 GB   6'b000101  -  2 GB   6'b000110  -  3 GB   6'b000111  -  4 GB   6'b001000  -  6 GB   6'b001001  -  8 GB   6'b001010  -  12 GB   6'b001011  -  16 GB   6'b001100  -  32 GB" range="21 - 16" rwaccess="R/W"/> 
		<bitfield id="MULTI_DDR_CFG0_HEARTBEAT_PER_PROXY" width="5" begin="4" end="0" resetval="0x4" description="Determines number of cycles of unsuccessful EMIF arbitration to wait before arbitrating for a different EMIF port.  Value takes effect when MULTI_DDR_CFG1_ddr_cfg _load field is set as 4'b0110.       0 - Heartbeat is disabled  1-31 - Number of cycles before port switch" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_MULTI_DDR_CFG1_PROXY" acronym="CFG0_MULTI_DDR_CFG1_PROXY" offset="0x16104" width="32" description="Configures DDR interleaving">
		<bitfield id="MULTI_DDR_CFG1_ECC_ENABLE_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Determines which EMIFs have ECC enabled.  Value takes effect when MULTI_DDR_CFG1_ddr_cfg _load field is set as 4'b0110.  Field values (Others are reserved):   4'b0000  -  ECC disabled on all EMIFs   4'b0001  -  ECC enabled on EMIF 0   4'b0010  -  ECC enabled on EMIF 1   4'b0011  -  ECC enabled on EMIF 0,1" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="MULTI_DDR_CFG1_HYBRID_SELECT_PROXY" width="5" begin="12" end="8" resetval="0x0" description="Determines interleaved EMIF space location.  Usage is based on number of EMIFs present.  Value takes effect when MULTI_DDR_CFG1_ddr_cfg _load field is set as 4'b0110.  Field values (Others are reserved):   4'b00000  -  Entire EMIF space is interleaved   4'b00001  -  2 EMIFs - EMIF 0 separated, EMIF 0,1 interleaved   4'b00010  -  2 EMIFs - EMIF 1 separated, EMIF 0,1 interleaved   4'b00100  -  2 EMIFS - reserved   4'b01000  -  2 EMIFS - reserved   4'b10001  -  2 EMIFs - EMIF 0 separated, EMIF 0,1 interleaved   4'b10010  -  2 EMIFs - EMIF 1 separated, EMIF 0,1 interleaved   4'b10100  -  2 EMIFS - reserved   4'b11000  -  2 EMIFS - reserved" range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="MULTI_DDR_CFG1_EMIFS_ACTIVE_PROXY" width="4" begin="3" end="0" resetval="0x1" description="Indicates which EMIF (DDR) interfaces are active.  Value takes effect when MULTI_DDR_CFG1_ddr_cfg _load field is set as 4'b0110.  Field values (Others are reserved):   4'b0000  -  Reserved   4'b0001  -  EMIF 0 Active   4'b0010  -  EMIF 1 Active   4'b0011  -  EMIF 0,1 Active" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_DDR_CFG_LOAD_PROXY" acronym="CFG0_DDR_CFG_LOAD_PROXY" offset="0x16110" width="32" description="Implements Multi-DDR configuration load and load status">
		<bitfield id="DDR_CFG_LOAD_DDR_CFG_LOAD_PROXY" width="4" begin="31" end="28" resetval="0x0" description="When set to 4'b0110, latches the ddr configuration bits into ComputeCluster.  Once latched, the ComputeCluster ignores further transitions on its latch input so any further changes to this field have no effect." range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="DDR_CFG_LOAD_DDR_LOAD_STAT_PROXY" width="1" begin="0" end="0" resetval="0x0" description="DDR configuration lock status bit indicating that DDR config load is complete" range="0" rwaccess="R"/>
	</register>
	<register id="CFG0_LOCK5_KICK0_PROXY" acronym="CFG0_LOCK5_KICK0_PROXY" offset="0x17008" width="32" description="This register must be written with the designated key value followed by a write to LOCK5_KICK1 with its key value before write-protected Partition 5 registers can be written.">
		<bitfield id="LOCK5_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK5_KICK1_PROXY" acronym="CFG0_LOCK5_KICK1_PROXY" offset="0x1700C" width="32" description="This register must be written with the designated key value after a write to LOCK5_KICK0 with its key value before write-protected Partition 5 registers can be written.">
		<bitfield id="LOCK5_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R0" acronym="CFG0_CLAIMREG_P5_R0" offset="0x17100" width="32" description="">
		<bitfield id="CLAIMREG_P5_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R1" acronym="CFG0_CLAIMREG_P5_R1" offset="0x17104" width="32" description="">
		<bitfield id="CLAIMREG_P5_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P5_R2" acronym="CFG0_CLAIMREG_P5_R2" offset="0x17108" width="32" description="">
		<bitfield id="CLAIMREG_P5_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 5" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ACSPCIE0_TRIM" acronym="CFG0_ACSPCIE0_TRIM" offset="0x18080" width="32" description="Trims the ACSPCIE0 module Bandgap Regulator">
		<bitfield id="ACSPCIE0_TRIM_DTRBGAPI_LOWV" width="4" begin="19" end="16" resetval="0x0" description="Bandgap output current trim bits" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ACSPCIE0_TRIM_DTRBGAPV_LOWV" width="8" begin="15" end="8" resetval="0x0" description="Bandgap output voltage magnitude trim bits" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="ACSPCIE0_TRIM_DTRBGAPC_LOWV" width="8" begin="7" end="0" resetval="0x0" description="Bandgap slope trim bits.  Bit7 is used to calculate the offset" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ACSPCIE0_CTRL" acronym="CFG0_ACSPCIE0_CTRL" offset="0x18090" width="32" description="Controls the ACSPCIE0 module">
		<bitfield id="ACSPCIE0_CTRL_BANDGAP_OK" width="1" begin="24" end="24" resetval="0x0" description="Bandgap output okay" range="24" rwaccess="R"/> 
		<bitfield id="ACSPCIE0_CTRL_AIPOFF" width="1" begin="8" end="8" resetval="0x0" description="Testmode enable" range="8" rwaccess="R/W"/> 
		<bitfield id="ACSPCIE0_CTRL_PWRDN1" width="1" begin="1" end="1" resetval="0x1" description="Disable (tristate) PAD1 IO buffers" range="1" rwaccess="R/W"/> 
		<bitfield id="ACSPCIE0_CTRL_PWRDN0" width="1" begin="0" end="0" resetval="0x1" description="Disable (tristate) PAD0 IO buffers" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0_READONLY" acronym="CFG0_CLAIMREG_P6_R0_READONLY" offset="0x19100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1_READONLY" acronym="CFG0_CLAIMREG_P6_R1_READONLY" offset="0x19104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_ACSPCIE0_TRIM_PROXY" acronym="CFG0_ACSPCIE0_TRIM_PROXY" offset="0x1A080" width="32" description="Trims the ACSPCIE0 module Bandgap Regulator">
		<bitfield id="ACSPCIE0_TRIM_DTRBGAPI_LOWV_PROXY" width="4" begin="19" end="16" resetval="0x0" description="Bandgap output current trim bits" range="19 - 16" rwaccess="R/W"/> 
		<bitfield id="ACSPCIE0_TRIM_DTRBGAPV_LOWV_PROXY" width="8" begin="15" end="8" resetval="0x0" description="Bandgap output voltage magnitude trim bits" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="ACSPCIE0_TRIM_DTRBGAPC_LOWV_PROXY" width="8" begin="7" end="0" resetval="0x0" description="Bandgap slope trim bits.  Bit7 is used to calculate the offset" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_ACSPCIE0_CTRL_PROXY" acronym="CFG0_ACSPCIE0_CTRL_PROXY" offset="0x1A090" width="32" description="Controls the ACSPCIE0 module">
		<bitfield id="ACSPCIE0_CTRL_BANDGAP_OK_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Bandgap output okay" range="24" rwaccess="R"/> 
		<bitfield id="ACSPCIE0_CTRL_AIPOFF_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Testmode enable" range="8" rwaccess="R/W"/> 
		<bitfield id="ACSPCIE0_CTRL_PWRDN1_PROXY" width="1" begin="1" end="1" resetval="0x1" description="Disable (tristate) PAD1 IO buffers" range="1" rwaccess="R/W"/> 
		<bitfield id="ACSPCIE0_CTRL_PWRDN0_PROXY" width="1" begin="0" end="0" resetval="0x1" description="Disable (tristate) PAD0 IO buffers" range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R0" acronym="CFG0_CLAIMREG_P6_R0" offset="0x1B100" width="32" description="">
		<bitfield id="CLAIMREG_P6_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P6_R1" acronym="CFG0_CLAIMREG_P6_R1" offset="0x1B104" width="32" description="">
		<bitfield id="CLAIMREG_P6_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 6" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG0" acronym="CFG0_PADCONFIG0" offset="0x1C000" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG0_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG0_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG1" acronym="CFG0_PADCONFIG1" offset="0x1C004" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG1_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG1_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG2" acronym="CFG0_PADCONFIG2" offset="0x1C008" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG2_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG2_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG3" acronym="CFG0_PADCONFIG3" offset="0x1C00C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG3_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG3_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG4" acronym="CFG0_PADCONFIG4" offset="0x1C010" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG4_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG4_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG5" acronym="CFG0_PADCONFIG5" offset="0x1C014" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG5_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG5_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG6" acronym="CFG0_PADCONFIG6" offset="0x1C018" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG6_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG6_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG7" acronym="CFG0_PADCONFIG7" offset="0x1C01C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG7_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG7_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG8" acronym="CFG0_PADCONFIG8" offset="0x1C020" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG8_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG8_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG9" acronym="CFG0_PADCONFIG9" offset="0x1C024" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG9_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG9_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG10" acronym="CFG0_PADCONFIG10" offset="0x1C028" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG10_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG10_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG11" acronym="CFG0_PADCONFIG11" offset="0x1C02C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG11_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG11_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG12" acronym="CFG0_PADCONFIG12" offset="0x1C030" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG12_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG12_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG13" acronym="CFG0_PADCONFIG13" offset="0x1C034" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG13_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG13_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG14" acronym="CFG0_PADCONFIG14" offset="0x1C038" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG14_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG14_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG15" acronym="CFG0_PADCONFIG15" offset="0x1C03C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG15_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG15_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG16" acronym="CFG0_PADCONFIG16" offset="0x1C040" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG16_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG16_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG17" acronym="CFG0_PADCONFIG17" offset="0x1C044" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG17_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG17_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG18" acronym="CFG0_PADCONFIG18" offset="0x1C048" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG18_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG18_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG19" acronym="CFG0_PADCONFIG19" offset="0x1C04C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG19_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG19_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG20" acronym="CFG0_PADCONFIG20" offset="0x1C050" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG20_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG20_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG21" acronym="CFG0_PADCONFIG21" offset="0x1C054" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG21_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG21_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG22" acronym="CFG0_PADCONFIG22" offset="0x1C058" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG22_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG22_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG23" acronym="CFG0_PADCONFIG23" offset="0x1C05C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG23_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG23_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG24" acronym="CFG0_PADCONFIG24" offset="0x1C060" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG24_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG24_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG25" acronym="CFG0_PADCONFIG25" offset="0x1C064" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG25_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG25_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG26" acronym="CFG0_PADCONFIG26" offset="0x1C068" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG26_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG26_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG27" acronym="CFG0_PADCONFIG27" offset="0x1C06C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG27_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG27_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG28" acronym="CFG0_PADCONFIG28" offset="0x1C070" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG28_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG28_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG29" acronym="CFG0_PADCONFIG29" offset="0x1C074" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG29_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG29_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG30" acronym="CFG0_PADCONFIG30" offset="0x1C078" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG30_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG30_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG31" acronym="CFG0_PADCONFIG31" offset="0x1C07C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG31_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG31_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG32" acronym="CFG0_PADCONFIG32" offset="0x1C080" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG32_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG32_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG33" acronym="CFG0_PADCONFIG33" offset="0x1C084" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG33_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG33_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG34" acronym="CFG0_PADCONFIG34" offset="0x1C088" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG34_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG34_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG35" acronym="CFG0_PADCONFIG35" offset="0x1C08C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG35_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG35_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG36" acronym="CFG0_PADCONFIG36" offset="0x1C090" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG36_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG36_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG37" acronym="CFG0_PADCONFIG37" offset="0x1C094" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG37_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG37_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG38" acronym="CFG0_PADCONFIG38" offset="0x1C098" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG38_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG38_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG39" acronym="CFG0_PADCONFIG39" offset="0x1C09C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG39_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG39_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG40" acronym="CFG0_PADCONFIG40" offset="0x1C0A0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG40_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG40_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG41" acronym="CFG0_PADCONFIG41" offset="0x1C0A4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG41_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG41_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG42" acronym="CFG0_PADCONFIG42" offset="0x1C0A8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG42_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG42_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG43" acronym="CFG0_PADCONFIG43" offset="0x1C0AC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG43_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG43_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG44" acronym="CFG0_PADCONFIG44" offset="0x1C0B0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG44_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG44_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG45" acronym="CFG0_PADCONFIG45" offset="0x1C0B4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG45_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG45_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG46" acronym="CFG0_PADCONFIG46" offset="0x1C0B8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG46_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG46_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG47" acronym="CFG0_PADCONFIG47" offset="0x1C0BC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG47_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG47_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG48" acronym="CFG0_PADCONFIG48" offset="0x1C0C0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG48_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG48_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG49" acronym="CFG0_PADCONFIG49" offset="0x1C0C4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG49_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG49_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG50" acronym="CFG0_PADCONFIG50" offset="0x1C0C8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG50_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG50_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG51" acronym="CFG0_PADCONFIG51" offset="0x1C0CC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG51_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG51_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG52" acronym="CFG0_PADCONFIG52" offset="0x1C0D0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG52_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG52_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG53" acronym="CFG0_PADCONFIG53" offset="0x1C0D4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG53_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG53_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG54" acronym="CFG0_PADCONFIG54" offset="0x1C0D8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG54_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG54_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG55" acronym="CFG0_PADCONFIG55" offset="0x1C0DC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG55_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG55_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG56" acronym="CFG0_PADCONFIG56" offset="0x1C0E0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG56_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG56_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG57" acronym="CFG0_PADCONFIG57" offset="0x1C0E4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG57_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG57_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG58" acronym="CFG0_PADCONFIG58" offset="0x1C0E8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG58_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG58_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG59" acronym="CFG0_PADCONFIG59" offset="0x1C0EC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG59_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG59_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG60" acronym="CFG0_PADCONFIG60" offset="0x1C0F0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG60_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG60_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG61" acronym="CFG0_PADCONFIG61" offset="0x1C0F4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG61_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG61_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG62" acronym="CFG0_PADCONFIG62" offset="0x1C0F8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG62_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG62_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG63" acronym="CFG0_PADCONFIG63" offset="0x1C0FC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG63_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG63_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG64" acronym="CFG0_PADCONFIG64" offset="0x1C100" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG64_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG64_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG65" acronym="CFG0_PADCONFIG65" offset="0x1C104" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG65_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG65_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG66" acronym="CFG0_PADCONFIG66" offset="0x1C108" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG66_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG66_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_MUXMODE" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG67" acronym="CFG0_PADCONFIG67" offset="0x1C10C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG67_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG67_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_PULLUDEN" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG68" acronym="CFG0_PADCONFIG68" offset="0x1C110" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG68_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG68_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG69" acronym="CFG0_PADCONFIG69" offset="0x1C114" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG69_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG69_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG70" acronym="CFG0_PADCONFIG70" offset="0x1C118" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG70_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG70_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_TX_DIS" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_RXACTIVE" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG71" acronym="CFG0_PADCONFIG71" offset="0x1C11C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG71_LOCK" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_WKUP_EVT" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG71_WKUP_EN" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DS_PULLTYPE_SEL" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DS_PULLUD_EN" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DSOUT_VAL" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DSOUT_DIS" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DS_EN" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_ISO_BYP" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_ISO_OVR" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_TX_DIS" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DRV_STR" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_RXACTIVE" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_PULLTYPESEL" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_PULLUDEN" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_FORCE_DS_EN" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_ST_EN" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DEBOUNCE_SEL" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_WK_LVL_POL" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_WK_LVL_EN" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_VGPIO_SEL" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_MUXMODE" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK0" acronym="CFG0_LOCK7_KICK0" offset="0x1D008" width="32" description="This register must be written with the designated key value followed by a write to LOCK7_KICK1 with its key value before write-protected Partition 7 registers can be written.">
		<bitfield id="LOCK7_KICK0" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK1" acronym="CFG0_LOCK7_KICK1" offset="0x1D00C" width="32" description="This register must be written with the designated key value after a write to LOCK7_KICK0 with its key value before write-protected Partition 7 registers can be written.">
		<bitfield id="LOCK7_KICK1" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R0_READONLY" acronym="CFG0_CLAIMREG_P7_R0_READONLY" offset="0x1D100" width="32" description="">
		<bitfield id="CLAIMREG_P7_R0_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R1_READONLY" acronym="CFG0_CLAIMREG_P7_R1_READONLY" offset="0x1D104" width="32" description="">
		<bitfield id="CLAIMREG_P7_R1_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R2_READONLY" acronym="CFG0_CLAIMREG_P7_R2_READONLY" offset="0x1D108" width="32" description="">
		<bitfield id="CLAIMREG_P7_R2_READONLY" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG0_PADCONFIG0_PROXY" acronym="CFG0_PADCONFIG0_PROXY" offset="0x1E000" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG0_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG0_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG0_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG1_PROXY" acronym="CFG0_PADCONFIG1_PROXY" offset="0x1E004" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG1_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG1_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG1_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG2_PROXY" acronym="CFG0_PADCONFIG2_PROXY" offset="0x1E008" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG2_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG2_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG2_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG3_PROXY" acronym="CFG0_PADCONFIG3_PROXY" offset="0x1E00C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG3_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG3_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG3_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG4_PROXY" acronym="CFG0_PADCONFIG4_PROXY" offset="0x1E010" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG4_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG4_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG4_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG5_PROXY" acronym="CFG0_PADCONFIG5_PROXY" offset="0x1E014" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG5_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG5_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG5_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG6_PROXY" acronym="CFG0_PADCONFIG6_PROXY" offset="0x1E018" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG6_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG6_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG6_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG7_PROXY" acronym="CFG0_PADCONFIG7_PROXY" offset="0x1E01C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG7_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG7_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG7_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG8_PROXY" acronym="CFG0_PADCONFIG8_PROXY" offset="0x1E020" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG8_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG8_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG8_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG9_PROXY" acronym="CFG0_PADCONFIG9_PROXY" offset="0x1E024" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG9_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG9_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG9_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG10_PROXY" acronym="CFG0_PADCONFIG10_PROXY" offset="0x1E028" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG10_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG10_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG10_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG11_PROXY" acronym="CFG0_PADCONFIG11_PROXY" offset="0x1E02C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG11_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG11_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG11_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG12_PROXY" acronym="CFG0_PADCONFIG12_PROXY" offset="0x1E030" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG12_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG12_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG12_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG13_PROXY" acronym="CFG0_PADCONFIG13_PROXY" offset="0x1E034" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG13_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG13_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG13_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG14_PROXY" acronym="CFG0_PADCONFIG14_PROXY" offset="0x1E038" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG14_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG14_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG14_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG15_PROXY" acronym="CFG0_PADCONFIG15_PROXY" offset="0x1E03C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG15_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG15_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG15_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG16_PROXY" acronym="CFG0_PADCONFIG16_PROXY" offset="0x1E040" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG16_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG16_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG16_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG17_PROXY" acronym="CFG0_PADCONFIG17_PROXY" offset="0x1E044" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG17_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG17_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG17_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG18_PROXY" acronym="CFG0_PADCONFIG18_PROXY" offset="0x1E048" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG18_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG18_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG18_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG19_PROXY" acronym="CFG0_PADCONFIG19_PROXY" offset="0x1E04C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG19_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG19_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG19_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG20_PROXY" acronym="CFG0_PADCONFIG20_PROXY" offset="0x1E050" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG20_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG20_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG20_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG21_PROXY" acronym="CFG0_PADCONFIG21_PROXY" offset="0x1E054" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG21_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG21_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG21_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG22_PROXY" acronym="CFG0_PADCONFIG22_PROXY" offset="0x1E058" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG22_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG22_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG22_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG23_PROXY" acronym="CFG0_PADCONFIG23_PROXY" offset="0x1E05C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG23_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG23_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG23_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG24_PROXY" acronym="CFG0_PADCONFIG24_PROXY" offset="0x1E060" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG24_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG24_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG24_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG25_PROXY" acronym="CFG0_PADCONFIG25_PROXY" offset="0x1E064" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG25_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG25_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG25_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG26_PROXY" acronym="CFG0_PADCONFIG26_PROXY" offset="0x1E068" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG26_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG26_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG26_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG27_PROXY" acronym="CFG0_PADCONFIG27_PROXY" offset="0x1E06C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG27_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG27_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG27_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG28_PROXY" acronym="CFG0_PADCONFIG28_PROXY" offset="0x1E070" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG28_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG28_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG28_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG29_PROXY" acronym="CFG0_PADCONFIG29_PROXY" offset="0x1E074" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG29_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG29_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG29_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG30_PROXY" acronym="CFG0_PADCONFIG30_PROXY" offset="0x1E078" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG30_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG30_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG30_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG31_PROXY" acronym="CFG0_PADCONFIG31_PROXY" offset="0x1E07C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG31_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG31_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG31_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG32_PROXY" acronym="CFG0_PADCONFIG32_PROXY" offset="0x1E080" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG32_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG32_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG32_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG33_PROXY" acronym="CFG0_PADCONFIG33_PROXY" offset="0x1E084" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG33_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG33_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG33_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG34_PROXY" acronym="CFG0_PADCONFIG34_PROXY" offset="0x1E088" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG34_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG34_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG34_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG35_PROXY" acronym="CFG0_PADCONFIG35_PROXY" offset="0x1E08C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG35_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG35_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG35_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG36_PROXY" acronym="CFG0_PADCONFIG36_PROXY" offset="0x1E090" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG36_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG36_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG36_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG37_PROXY" acronym="CFG0_PADCONFIG37_PROXY" offset="0x1E094" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG37_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG37_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG37_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG38_PROXY" acronym="CFG0_PADCONFIG38_PROXY" offset="0x1E098" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG38_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG38_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG38_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG39_PROXY" acronym="CFG0_PADCONFIG39_PROXY" offset="0x1E09C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG39_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG39_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG39_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG40_PROXY" acronym="CFG0_PADCONFIG40_PROXY" offset="0x1E0A0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG40_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG40_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG40_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG41_PROXY" acronym="CFG0_PADCONFIG41_PROXY" offset="0x1E0A4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG41_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG41_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG41_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG42_PROXY" acronym="CFG0_PADCONFIG42_PROXY" offset="0x1E0A8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG42_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG42_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG42_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG43_PROXY" acronym="CFG0_PADCONFIG43_PROXY" offset="0x1E0AC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG43_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG43_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG43_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG44_PROXY" acronym="CFG0_PADCONFIG44_PROXY" offset="0x1E0B0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG44_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG44_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG44_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG45_PROXY" acronym="CFG0_PADCONFIG45_PROXY" offset="0x1E0B4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG45_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG45_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG45_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG46_PROXY" acronym="CFG0_PADCONFIG46_PROXY" offset="0x1E0B8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG46_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG46_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG46_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG47_PROXY" acronym="CFG0_PADCONFIG47_PROXY" offset="0x1E0BC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG47_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG47_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG47_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG48_PROXY" acronym="CFG0_PADCONFIG48_PROXY" offset="0x1E0C0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG48_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG48_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG48_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG49_PROXY" acronym="CFG0_PADCONFIG49_PROXY" offset="0x1E0C4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG49_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG49_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG49_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG50_PROXY" acronym="CFG0_PADCONFIG50_PROXY" offset="0x1E0C8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG50_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG50_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG50_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG51_PROXY" acronym="CFG0_PADCONFIG51_PROXY" offset="0x1E0CC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG51_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG51_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG51_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG52_PROXY" acronym="CFG0_PADCONFIG52_PROXY" offset="0x1E0D0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG52_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG52_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG52_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG53_PROXY" acronym="CFG0_PADCONFIG53_PROXY" offset="0x1E0D4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG53_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG53_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG53_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG54_PROXY" acronym="CFG0_PADCONFIG54_PROXY" offset="0x1E0D8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG54_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG54_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG54_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG55_PROXY" acronym="CFG0_PADCONFIG55_PROXY" offset="0x1E0DC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG55_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG55_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG55_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG56_PROXY" acronym="CFG0_PADCONFIG56_PROXY" offset="0x1E0E0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG56_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG56_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG56_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG57_PROXY" acronym="CFG0_PADCONFIG57_PROXY" offset="0x1E0E4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG57_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG57_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG57_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG58_PROXY" acronym="CFG0_PADCONFIG58_PROXY" offset="0x1E0E8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG58_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG58_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG58_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG59_PROXY" acronym="CFG0_PADCONFIG59_PROXY" offset="0x1E0EC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG59_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG59_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG59_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG60_PROXY" acronym="CFG0_PADCONFIG60_PROXY" offset="0x1E0F0" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG60_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG60_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG60_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG61_PROXY" acronym="CFG0_PADCONFIG61_PROXY" offset="0x1E0F4" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG61_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG61_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG61_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG62_PROXY" acronym="CFG0_PADCONFIG62_PROXY" offset="0x1E0F8" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG62_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG62_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG62_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG63_PROXY" acronym="CFG0_PADCONFIG63_PROXY" offset="0x1E0FC" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG63_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG63_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG63_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG64_PROXY" acronym="CFG0_PADCONFIG64_PROXY" offset="0x1E100" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG64_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG64_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG64_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG65_PROXY" acronym="CFG0_PADCONFIG65_PROXY" offset="0x1E104" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG65_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG65_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG65_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG66_PROXY" acronym="CFG0_PADCONFIG66_PROXY" offset="0x1E108" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG66_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG66_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG66_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x7" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG67_PROXY" acronym="CFG0_PADCONFIG67_PROXY" offset="0x1E10C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG67_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG67_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x1" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x1" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG67_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG68_PROXY" acronym="CFG0_PADCONFIG68_PROXY" offset="0x1E110" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG68_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG68_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x0" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x0" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG68_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG69_PROXY" acronym="CFG0_PADCONFIG69_PROXY" offset="0x1E114" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG69_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG69_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG69_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG70_PROXY" acronym="CFG0_PADCONFIG70_PROXY" offset="0x1E118" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG70_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG70_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x0" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x0" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG70_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_PADCONFIG71_PROXY" acronym="CFG0_PADCONFIG71_PROXY" offset="0x1E11C" width="32" description="Register to control pin configuration and muxing">
		<bitfield id="PADCONFIG71_LOCK_PROXY" width="1" begin="31" end="31" resetval="0x0" description="Lock  0 - Padconfig register is unlocked  1 - Padconfig register is locked from further writes" range="31" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_WKUP_EVT_PROXY" width="1" begin="30" end="30" resetval="0x0" description="Wakeup event status  0 - No wake event on pin  1 - Wake event occurred on pin" range="30" rwaccess="R"/> 
		<bitfield id="PADCONFIG71_WKUP_EN_PROXY" width="1" begin="29" end="29" resetval="0x0" description="Wakeup enable  0 - Wakeup operation disabled  1 - Wakeup operation enabled" range="29" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DS_PULLTYPE_SEL_PROXY" width="1" begin="28" end="28" resetval="0x1" description="Deep Sleep pull-up/down selection  0 - Offmode pulldown selected  1 - Offmode pullup selected" range="28" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DS_PULLUD_EN_PROXY" width="1" begin="27" end="27" resetval="0x0" description="Deep Sleep pull-up/down enable (active low)  0 - Pullup / pulldown is enabled  1 - Pullup / pulldown is disabled" range="27" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DSOUT_VAL_PROXY" width="1" begin="26" end="26" resetval="0x0" description="Deep Sleep output value  0 - Output value is 0  1 - Output value is 1" range="26" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DSOUT_DIS_PROXY" width="1" begin="25" end="25" resetval="0x0" description="Deep Sleep output disable  0 - Output enabled  1 - Output disabled" range="25" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DS_EN_PROXY" width="1" begin="24" end="24" resetval="0x0" description="Deep Sleep override control  0 - IO keeps its previous state when Deep Sleep mode is active  1 - IO state is forced to OFF mode value when Deep Sleep mode is active" range="24" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_ISO_BYP_PROXY" width="1" begin="23" end="23" resetval="0x0" description="Isolation Bypass0 - IO isolation is preserved1 - IO isolation is bypassed" range="23" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_ISO_OVR_PROXY" width="1" begin="22" end="22" resetval="0x0" description="Isolation Override0 - IO isolation is preserved1 - IO isolation is overridden" range="22" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_TX_DIS_PROXY" width="1" begin="21" end="21" resetval="0x1" description="Driver Disable0 - Driver is enabled1 - Driver is disabled" range="21" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DRV_STR_PROXY" width="2" begin="20" end="19" resetval="0x0" description="Drive Strength Control .  Selects the drive strength value for LVCMOS pins.  (Does not apply to other pin types)" range="20 - 19" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_RXACTIVE_PROXY" width="1" begin="18" end="18" resetval="0x1" description="Input enable for the Pad0 - Receiver disabled1 - Receiver enabled" range="18" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_PULLTYPESEL_PROXY" width="1" begin="17" end="17" resetval="0x1" description="Pad Pullup / Pulldown type selection0 - Pulldown selected1 - Pullup selected" range="17" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_PULLUDEN_PROXY" width="1" begin="16" end="16" resetval="0x0" description="Pad Pullup / Pulldown enable. This is an active low signal.0 - Pullup / Pulldown enabled1 - Pullup / Pulldown disabled" range="16" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_FORCE_DS_EN_PROXY" width="1" begin="15" end="15" resetval="0x0" description="Enable pad Deep Sleep controls by overriding DMSC gating0 - Deep Sleep pad controls are gated by the DMSC1 - Activate Deep Sleep pad controls (override DMSC gating logic)" range="15" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_ST_EN_PROXY" width="1" begin="14" end="14" resetval="0x1" description="Receiver Schmitt Trigger enable  0 - Schmitt trigger input disabled  1 - Schmitt trigger input enabled" range="14" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_DEBOUNCE_SEL_PROXY" width="3" begin="13" end="11" resetval="0x0" description="Selects the debouce period for the pad." range="13 - 11" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_WK_LVL_POL_PROXY" width="1" begin="8" end="8" resetval="0x0" description="Level Sensitive Wakeup PolarityThis bit is not relevant unless wk_lvl_en is set to 1'b1.0 - Low. A low (0) value on the pin causes a wakeup1 - High.  A high (1) value on the pin causes a wakeup" range="8" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_WK_LVL_EN_PROXY" width="1" begin="7" end="7" resetval="0x0" description="Level Sensitive Wakeup Enable0 - Disabled.  Wakeup is triggered by change of the pin input value1 - Enabled.  Wakeup is triggered when the pin matches the value specified by wk_lvl_pol.  The chosen polarity must be maintained.  (e.g. until wakeup completion is confirmed)" range="7" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_VGPIO_SEL_PROXY" width="2" begin="5" end="4" resetval="0x0" description="Virtual MAIN_GPIO instance select.These bits select which instance of GPIO is used for this I/O pad.  This allows protection between two different Processor virtual worlds.  These bits have no effect if GPIO mode (muxmode=7) is not selected for the PAD.  Field values (Others are reserved):   2'b00  -  Implement GPIO in GPIO_WKUP_0 instance   2'b01  -  Implement GPIO in GPIO_WKUP_2 instance   2'b10  -  Implement GPIO in GPIO_WKUP_4 instance   2'b11  -  Implement GPIO in GPIO_WKUP_6 instance" range="5 - 4" rwaccess="R/W"/> 
		<bitfield id="PADCONFIG71_MUXMODE_PROXY" width="4" begin="3" end="0" resetval="0x0" description="Pad functional signal mux selection  Field values (Others are reserved):   4'b0000  -  Mux Mode 0   4'b0001  -  Mux Mode 1   4'b0010  -  Mux Mode 2   4'b0011  -  Mux Mode 3   4'b0100  -  Mux Mode 4   4'b0101  -  Mux Mode 5   4'b0110  -  Mux Mode 6   4'b0111  -  Mux Mode 7   4'b1000  -  Mux Mode 8   4'b1001  -  Mux Mode 9   4'b1010  -  Mux Mode 10   4'b1011  -  Mux Mode 11   4'b1100  -  Mux Mode 12   4'b1101  -  Mux Mode 13   4'b1110  -  Mux Mode 14   4'b1111  -  Mux Mode 15" range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK0_PROXY" acronym="CFG0_LOCK7_KICK0_PROXY" offset="0x1F008" width="32" description="This register must be written with the designated key value followed by a write to LOCK7_KICK1 with its key value before write-protected Partition 7 registers can be written.">
		<bitfield id="LOCK7_KICK0_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK0 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_LOCK7_KICK1_PROXY" acronym="CFG0_LOCK7_KICK1_PROXY" offset="0x1F00C" width="32" description="This register must be written with the designated key value after a write to LOCK7_KICK0 with its key value before write-protected Partition 7 registers can be written.">
		<bitfield id="LOCK7_KICK1_PROXY" width="32" begin="31" end="0" resetval="0x0" description=" - KICK1 component" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R0" acronym="CFG0_CLAIMREG_P7_R0" offset="0x1F100" width="32" description="">
		<bitfield id="CLAIMREG_P7_R0" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R1" acronym="CFG0_CLAIMREG_P7_R1" offset="0x1F104" width="32" description="">
		<bitfield id="CLAIMREG_P7_R1" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG0_CLAIMREG_P7_R2" acronym="CFG0_CLAIMREG_P7_R2" offset="0x1F108" width="32" description="">
		<bitfield id="CLAIMREG_P7_R2" width="32" begin="31" end="0" resetval="0x0" description="Claim bits for Partition 7" range="31 - 0" rwaccess="R/W"/>
	</register>
</module>