(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2016-06-28T19:35:27Z")
 (DESIGN "Dual-PSoC-DCO")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 3.3 CP2")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "Dual-PSoC-DCO")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Net_138.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_191__SYNC.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_191__SYNC_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_2884.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Net_2885.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\EdgeDetect_3\:last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:capture_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseConvert_2\:in_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBMIDI_1\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_DelSig_1\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_ADC_SAR\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_ADC_SAR\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\OSC1_ADC_SAR\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb OSC1_SIGNCHANGE_PositiveISR.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb OSC1_SIGNCHANGE_NegativeISR.clock (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig_1\:DEC\\.interrupt \\ADC_DelSig_1\:IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_138.q Net_2805.main_1 (3.366:3.366:3.366))
    (INTERCONNECT Net_138.q Net_4622.main_0 (2.308:2.308:2.308))
    (INTERCONNECT Net_138.q \\PulseConvert_1\:in_sample\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT Net_138.q \\PulseConvert_1\:out_sample\\.main_1 (3.382:3.382:3.382))
    (INTERCONNECT OSC1_Soft_Sync\(0\).fb \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.main_0 (5.604:5.604:5.604))
    (INTERCONNECT OSC1_Soft_Sync\(0\).fb \\OSC1_Freq_Timer\:TimerUDB\:capture_last\\.main_0 (5.604:5.604:5.604))
    (INTERCONNECT Net_191.q Net_191__SYNC.in (7.552:7.552:7.552))
    (INTERCONNECT Net_191.q Net_191__SYNC_1.in (6.687:6.687:6.687))
    (INTERCONNECT Net_191.q Net_4622.clock_0 (7.460:7.460:7.460))
    (INTERCONNECT Net_191.q \\EdgeDetect_1\:last\\.clock_0 (6.891:6.891:6.891))
    (INTERCONNECT Net_191.q \\PulseConvert_1\:in_sample\\.clock_0 (7.460:7.460:7.460))
    (INTERCONNECT Net_191.q \\PulseConvert_3\:in_sample\\.clock_0 (4.912:4.912:4.912))
    (INTERCONNECT Net_191__SYNC.out Net_138.clk_en (2.798:2.798:2.798))
    (INTERCONNECT Net_191__SYNC.out \\OSC1_Freq_Timer\:TimerUDB\:capture_last\\.clk_en (2.798:2.798:2.798))
    (INTERCONNECT Net_191__SYNC.out \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.clk_en (4.488:4.488:4.488))
    (INTERCONNECT Net_191__SYNC.out \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.clk_en (4.488:4.488:4.488))
    (INTERCONNECT Net_191__SYNC.out \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.clk_en (5.031:5.031:5.031))
    (INTERCONNECT Net_191__SYNC.out \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.clk_en (2.774:2.774:2.774))
    (INTERCONNECT Net_191__SYNC.out \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.clk_en (2.798:2.798:2.798))
    (INTERCONNECT Net_191__SYNC_1.out \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clk_en (2.316:2.316:2.316))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_2805.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 Net_4614.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PulseConvert_1\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_5 \\PulseConvert_3\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_2742.q OSC1_Saw_Reset\(0\).pin_input (6.372:6.372:6.372))
    (INTERCONNECT OSC1_Hard_Sync\(0\).fb Net_2795.main_1 (6.174:6.174:6.174))
    (INTERCONNECT OSC1_Hard_Sync\(0\).fb Net_2805.main_3 (7.942:7.942:7.942))
    (INTERCONNECT OSC1_Hard_Sync\(0\).fb Net_4614.main_1 (7.942:7.942:7.942))
    (INTERCONNECT OSC1_Hard_Sync\(0\).fb \\EdgeDetect_1\:last\\.main_0 (6.174:6.174:6.174))
    (INTERCONNECT OSC1_Hard_Sync\(0\).fb \\PulseConvert_1\:in_sample\\.main_3 (6.204:6.204:6.204))
    (INTERCONNECT OSC1_Hard_Sync\(0\).fb \\PulseConvert_1\:out_sample\\.main_3 (8.513:8.513:8.513))
    (INTERCONNECT OSC1_Hard_Sync\(0\).fb \\PulseConvert_3\:in_sample\\.main_1 (7.040:7.040:7.040))
    (INTERCONNECT OSC1_Hard_Sync\(0\).fb \\PulseConvert_3\:out_sample\\.main_1 (8.513:8.513:8.513))
    (INTERCONNECT Net_2795.q Net_4622.ar_0 (2.649:2.649:2.649))
    (INTERCONNECT Net_2795.q \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.reset (3.497:3.497:3.497))
    (INTERCONNECT Net_2795.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_2 (3.367:3.367:3.367))
    (INTERCONNECT Net_2795.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_2 (3.799:3.799:3.799))
    (INTERCONNECT Net_2795.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_2 (2.947:2.947:2.947))
    (INTERCONNECT Net_2795.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_2 (2.945:2.945:2.945))
    (INTERCONNECT Net_2805.q Net_2742.main_1 (7.637:7.637:7.637))
    (INTERCONNECT Net_2805.q Net_2810.main_1 (6.853:6.853:6.853))
    (INTERCONNECT Net_2805.q \\PulseConvert_1\:out_sample\\.main_4 (3.526:3.526:3.526))
    (INTERCONNECT Net_2810.q OSC1_Saw_Preset\(0\).pin_input (5.821:5.821:5.821))
    (INTERCONNECT Net_2875.q \\OSC2_IDAC8_1\:viDAC8\\.idir (7.338:7.338:7.338))
    (INTERCONNECT Net_2878.q Net_2885.ar_0 (6.132:6.132:6.132))
    (INTERCONNECT Net_2878.q \\OSC2_Freq_Timer_1\:TimerUDB\:rstSts\:stsreg\\.reset (6.132:6.132:6.132))
    (INTERCONNECT Net_2878.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_2 (3.724:3.724:3.724))
    (INTERCONNECT Net_2878.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_2 (3.297:3.297:3.297))
    (INTERCONNECT Net_2878.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_2 (5.332:5.332:5.332))
    (INTERCONNECT Net_2878.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_2 (5.560:5.560:5.560))
    (INTERCONNECT OSC2_Soft_Sync_1\(0\).fb \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.main_1 (6.535:6.535:6.535))
    (INTERCONNECT OSC2_Soft_Sync_1\(0\).fb \\OSC2_Freq_Timer_1\:TimerUDB\:capture_last\\.main_0 (5.694:5.694:5.694))
    (INTERCONNECT Net_2884.q Net_2885.main_0 (2.308:2.308:2.308))
    (INTERCONNECT Net_2884.q Net_2896.main_0 (4.146:4.146:4.146))
    (INTERCONNECT Net_2884.q \\PulseConvert_2\:in_sample\\.main_0 (4.699:4.699:4.699))
    (INTERCONNECT Net_2884.q \\PulseConvert_2\:out_sample\\.main_0 (4.146:4.146:4.146))
    (INTERCONNECT Net_2885.q Net_2875.main_1 (3.992:3.992:3.992))
    (INTERCONNECT Net_2885.q Net_2896.main_1 (4.829:4.829:4.829))
    (INTERCONNECT Net_2885.q OSC2_Square_Out_1\(0\).pin_input (8.409:8.409:8.409))
    (INTERCONNECT Net_2885.q \\PulseConvert_2\:in_sample\\.main_1 (5.382:5.382:5.382))
    (INTERCONNECT Net_2885.q \\PulseConvert_2\:out_sample\\.main_1 (4.829:4.829:4.829))
    (INTERCONNECT \\OSC2_Comp_1\:ctComp\\.out OSC2_Pulse_Out_1\(0\).pin_input (9.628:9.628:9.628))
    (INTERCONNECT Net_2896.q Net_2899.main_1 (5.071:5.071:5.071))
    (INTERCONNECT Net_2896.q Net_2904.main_1 (3.410:3.410:3.410))
    (INTERCONNECT Net_2896.q \\PulseConvert_2\:out_sample\\.main_2 (2.618:2.618:2.618))
    (INTERCONNECT ClockBlock.dclk_glb_4 Net_2896.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_4 \\PulseConvert_2\:out_sample\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT Net_2899.q OSC2_Saw_Reset_1\(0\).pin_input (6.591:6.591:6.591))
    (INTERCONNECT OSC2_Hard_Sync_1\(0\).fb Net_2878.main_0 (5.905:5.905:5.905))
    (INTERCONNECT OSC2_Hard_Sync_1\(0\).fb \\EdgeDetect_3\:last\\.main_0 (5.905:5.905:5.905))
    (INTERCONNECT Net_2904.q OSC2_Saw_Preset_1\(0\).pin_input (7.063:7.063:7.063))
    (INTERCONNECT \\OSC1_ADC_SAR\:SAR\:ADC_SAR\\.next \\OSC1_ADC_SAR\:bSAR_SEQ\:cnt_enable\\.main_0 (5.905:5.905:5.905))
    (INTERCONNECT Net_4412.q \\OSC1_ADC_SAR\:IRQ\\.interrupt (11.229:11.229:11.229))
    (INTERCONNECT Net_4412.q \\OSC1_ADC_SAR\:bSAR_SEQ\:EOCSts\\.status_0 (6.046:6.046:6.046))
    (INTERCONNECT Net_4412.q \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (3.718:3.718:3.718))
    (INTERCONNECT \\USBMIDI_1\:USB\\.sof_int \\USBMIDI_1\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT ClockBlock.dclk_2 Net_191.main_2 (6.621:6.621:6.621))
    (INTERCONNECT ClockBlock.dclk_0 Net_191.main_1 (6.599:6.599:6.599))
    (INTERCONNECT OSC1_LFO_SW\(0\).fb Net_191.main_0 (4.687:4.687:4.687))
    (INTERCONNECT \\OSC1_Comp\:ctComp\\.out OSC1_Pulse_Out\(0\).pin_input (8.155:8.155:8.155))
    (INTERCONNECT Net_4603.q OSC1_SIGNCHANGE_NegativeISR.interrupt (8.885:8.885:8.885))
    (INTERCONNECT Net_4614.q Net_4616.main_1 (6.908:6.908:6.908))
    (INTERCONNECT Net_4614.q Net_4617.main_1 (3.431:3.431:3.431))
    (INTERCONNECT Net_4614.q \\PulseConvert_3\:out_sample\\.main_2 (3.975:3.975:3.975))
    (INTERCONNECT Net_4616.q OSC1_Tri_Reset\(0\).pin_input (6.629:6.629:6.629))
    (INTERCONNECT Net_4617.q OSC1_Tri_Preset\(0\).pin_input (5.859:5.859:5.859))
    (INTERCONNECT Net_4622.q Net_2805.main_0 (5.841:5.841:5.841))
    (INTERCONNECT Net_4622.q Net_4623.main_0 (7.022:7.022:7.022))
    (INTERCONNECT Net_4622.q OSC1_Square_Out\(0\).pin_input (11.589:11.589:11.589))
    (INTERCONNECT Net_4622.q \\PulseConvert_1\:in_sample\\.main_0 (4.356:4.356:4.356))
    (INTERCONNECT Net_4622.q \\PulseConvert_1\:out_sample\\.main_0 (5.859:5.859:5.859))
    (INTERCONNECT Net_4623.q \\OSC1_IDAC8\:viDAC8\\.idir (8.469:8.469:8.469))
    (INTERCONNECT \\Comp_1\:ctComp\\.out Net_2742.main_0 (17.701:17.701:17.701))
    (INTERCONNECT \\Comp_1\:ctComp\\.out Net_2810.main_0 (19.205:19.205:19.205))
    (INTERCONNECT \\Comp_1\:ctComp\\.out Net_4603.main_0 (16.988:16.988:16.988))
    (INTERCONNECT \\Comp_1\:ctComp\\.out Net_4616.main_0 (19.183:19.183:19.183))
    (INTERCONNECT \\Comp_1\:ctComp\\.out Net_4617.main_0 (15.058:15.058:15.058))
    (INTERCONNECT \\Comp_1\:ctComp\\.out Net_4623.main_1 (17.406:17.406:17.406))
    (INTERCONNECT \\Comp_1\:ctComp\\.out OSC1_SIGNCHANGE_PositiveISR.interrupt (7.769:7.769:7.769))
    (INTERCONNECT \\Comp_1\:ctComp\\.out Pin_1\(0\).pin_input (11.563:11.563:11.563))
    (INTERCONNECT \\Comp_1\:ctComp\\.out \\OSC1_IDAC8_SAW\:viDAC8\\.idir (4.911:4.911:4.911))
    (INTERCONNECT OSC1_Pulse_Out\(0\).pad_out OSC1_Pulse_Out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Saw_Preset\(0\).pad_out OSC1_Saw_Preset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Saw_Reset\(0\).pad_out OSC1_Saw_Reset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Square_Out\(0\).pad_out OSC1_Square_Out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Tri_Preset\(0\).pad_out OSC1_Tri_Preset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Tri_Reset\(0\).pad_out OSC1_Tri_Reset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Comp_2\:ctComp\\.out Net_2875.main_0 (7.887:7.887:7.887))
    (INTERCONNECT \\Comp_2\:ctComp\\.out Net_2899.main_0 (7.878:7.878:7.878))
    (INTERCONNECT \\Comp_2\:ctComp\\.out Net_2904.main_0 (9.490:9.490:9.490))
    (INTERCONNECT \\Comp_2\:ctComp\\.out \\OSC2_IDAC8_SAW_1\:viDAC8\\.idir (3.727:3.727:3.727))
    (INTERCONNECT OSC2_Pulse_Out_1\(0\).pad_out OSC2_Pulse_Out_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Saw_Preset_1\(0\).pad_out OSC2_Saw_Preset_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Saw_Reset_1\(0\).pad_out OSC2_Saw_Reset_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Square_Out_1\(0\).pad_out OSC2_Square_Out_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_1\(0\).pad_out Pin_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_DelSig_1\:DSM\\.extclk_cp_udb (9.058:9.058:9.058))
    (INTERCONNECT \\ADC_DelSig_1\:DSM\\.dec_clock \\ADC_DelSig_1\:DEC\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig_1\:DSM\\.mod_dat_0 \\ADC_DelSig_1\:DEC\\.mod_dat_0 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig_1\:DSM\\.mod_dat_1 \\ADC_DelSig_1\:DEC\\.mod_dat_1 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig_1\:DSM\\.mod_dat_2 \\ADC_DelSig_1\:DEC\\.mod_dat_2 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig_1\:DSM\\.mod_dat_3 \\ADC_DelSig_1\:DEC\\.mod_dat_3 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_DelSig_1\:DEC\\.modrst \\ADC_DelSig_1\:DSM\\.reset_dec (0.000:0.000:0.000))
    (INTERCONNECT \\EdgeDetect_1\:last\\.q Net_2795.main_0 (3.101:3.101:3.101))
    (INTERCONNECT \\EdgeDetect_1\:last\\.q Net_2805.main_2 (5.143:5.143:5.143))
    (INTERCONNECT \\EdgeDetect_1\:last\\.q Net_4614.main_0 (5.143:5.143:5.143))
    (INTERCONNECT \\EdgeDetect_1\:last\\.q \\PulseConvert_1\:in_sample\\.main_2 (3.657:3.657:3.657))
    (INTERCONNECT \\EdgeDetect_1\:last\\.q \\PulseConvert_1\:out_sample\\.main_2 (5.163:5.163:5.163))
    (INTERCONNECT \\EdgeDetect_1\:last\\.q \\PulseConvert_3\:in_sample\\.main_0 (4.018:4.018:4.018))
    (INTERCONNECT \\EdgeDetect_1\:last\\.q \\PulseConvert_3\:out_sample\\.main_0 (5.163:5.163:5.163))
    (INTERCONNECT \\EdgeDetect_3\:last\\.q Net_2878.main_1 (2.294:2.294:2.294))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (7.216:7.216:7.216))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (5.900:5.900:5.900))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (18.641:18.641:18.641))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (20.223:20.223:20.223))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (15.119:15.119:15.119))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (9.778:9.778:9.778))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (18.642:18.642:18.642))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (16.343:16.343:16.343))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (20.223:20.223:20.223))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (18.641:18.641:18.641))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (9.983:9.983:9.983))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (12.600:12.600:12.600))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (9.951:9.951:9.951))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (18.629:18.629:18.629))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (18.654:18.654:18.654))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (16.343:16.343:16.343))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (9.983:9.983:9.983))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (7.744:7.744:7.744))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (5.205:5.205:5.205))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (18.654:18.654:18.654))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (9.983:9.983:9.983))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (5.205:5.205:5.205))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (5.900:5.900:5.900))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (12.600:12.600:12.600))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (19.509:19.509:19.509))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (9.778:9.778:9.778))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (5.912:5.912:5.912))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (16.343:16.343:16.343))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (18.641:18.641:18.641))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (7.188:7.188:7.188))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (18.629:18.629:18.629))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (18.642:18.642:18.642))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (10.272:10.272:10.272))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (12.600:12.600:12.600))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (9.714:9.714:9.714))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (12.609:12.609:12.609))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (18.642:18.642:18.642))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (7.744:7.744:7.744))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (16.333:16.333:16.333))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (7.744:7.744:7.744))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (16.343:16.343:16.343))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (12.609:12.609:12.609))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (11.102:11.102:11.102))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (5.205:5.205:5.205))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (18.629:18.629:18.629))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (9.197:9.197:9.197))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (16.333:16.333:16.333))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (20.223:20.223:20.223))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (5.205:5.205:5.205))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (9.197:9.197:9.197))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (9.778:9.778:9.778))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (11.102:11.102:11.102))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (10.503:10.503:10.503))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (5.900:5.900:5.900))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (10.272:10.272:10.272))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (12.600:12.600:12.600))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (7.188:7.188:7.188))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (18.629:18.629:18.629))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (9.197:9.197:9.197))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (16.333:16.333:16.333))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (9.714:9.714:9.714))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (15.679:15.679:15.679))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (10.503:10.503:10.503))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (7.775:7.775:7.775))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_8 (2.291:2.291:2.291))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_10 (6.472:6.472:6.472))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (9.303:9.303:9.303))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (7.530:7.530:7.530))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (15.819:15.819:15.819))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (12.549:12.549:12.549))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (19.403:19.403:19.403))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (10.998:10.998:10.998))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (16.707:16.707:16.707))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (19.447:19.447:19.447))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (12.549:12.549:12.549))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (15.819:15.819:15.819))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (6.232:6.232:6.232))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (20.441:20.441:20.441))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (12.799:12.799:12.799))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (16.191:16.191:16.191))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (15.823:15.823:15.823))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (19.447:19.447:19.447))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (6.232:6.232:6.232))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (3.265:3.265:3.265))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (7.180:7.180:7.180))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (15.823:15.823:15.823))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (6.232:6.232:6.232))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (7.180:7.180:7.180))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (7.530:7.530:7.530))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (20.441:20.441:20.441))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (17.621:17.621:17.621))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (10.998:10.998:10.998))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (7.164:7.164:7.164))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (19.447:19.447:19.447))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (15.819:15.819:15.819))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (3.257:3.257:3.257))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (16.191:16.191:16.191))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (16.707:16.707:16.707))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (8.445:8.445:8.445))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (20.441:20.441:20.441))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (8.421:8.421:8.421))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (20.422:20.422:20.422))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (16.707:16.707:16.707))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (3.265:3.265:3.265))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (19.641:19.641:19.641))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (3.265:3.265:3.265))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (19.447:19.447:19.447))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (20.422:20.422:20.422))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (8.462:8.462:8.462))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (7.180:7.180:7.180))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (16.191:16.191:16.191))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (12.417:12.417:12.417))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (19.641:19.641:19.641))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (12.549:12.549:12.549))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (7.180:7.180:7.180))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (12.417:12.417:12.417))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (10.998:10.998:10.998))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (8.462:8.462:8.462))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (13.376:13.376:13.376))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (7.530:7.530:7.530))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (8.445:8.445:8.445))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (20.441:20.441:20.441))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (3.257:3.257:3.257))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (16.191:16.191:16.191))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (12.417:12.417:12.417))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (19.641:19.641:19.641))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (8.421:8.421:8.421))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (19.634:19.634:19.634))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (13.376:13.376:13.376))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (3.264:3.264:3.264))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_8 (6.970:6.970:6.970))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (3.575:3.575:3.575))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (7.532:7.532:7.532))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (12.522:12.522:12.522))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (8.345:8.345:8.345))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (8.090:8.090:8.090))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (9.727:9.727:9.727))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (12.507:12.507:12.507))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (7.558:7.558:7.558))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (8.345:8.345:8.345))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (12.522:12.522:12.522))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (5.553:5.553:5.553))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (6.237:6.237:6.237))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (10.760:10.760:10.760))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (12.186:12.186:12.186))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (12.523:12.523:12.523))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (7.558:7.558:7.558))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (5.553:5.553:5.553))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (3.576:3.576:3.576))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (6.194:6.194:6.194))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (12.523:12.523:12.523))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (5.553:5.553:5.553))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (6.194:6.194:6.194))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (7.532:7.532:7.532))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (6.237:6.237:6.237))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (13.347:13.347:13.347))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (9.727:9.727:9.727))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (7.520:7.520:7.520))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (7.558:7.558:7.558))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (12.522:12.522:12.522))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (3.446:3.446:3.446))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (12.186:12.186:12.186))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (12.507:12.507:12.507))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (5.615:5.615:5.615))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (6.237:6.237:6.237))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (4.371:4.371:4.371))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (6.787:6.787:6.787))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (12.507:12.507:12.507))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (3.576:3.576:3.576))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (8.485:8.485:8.485))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (3.576:3.576:3.576))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (7.558:7.558:7.558))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (6.787:6.787:6.787))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (5.617:5.617:5.617))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (6.194:6.194:6.194))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (12.186:12.186:12.186))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (9.724:9.724:9.724))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (8.485:8.485:8.485))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (8.345:8.345:8.345))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (6.194:6.194:6.194))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (9.724:9.724:9.724))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (9.727:9.727:9.727))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (5.617:5.617:5.617))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (10.740:10.740:10.740))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (7.532:7.532:7.532))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (5.615:5.615:5.615))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (6.237:6.237:6.237))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (3.446:3.446:3.446))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (12.186:12.186:12.186))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (9.724:9.724:9.724))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (8.485:8.485:8.485))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (4.371:4.371:4.371))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (8.482:8.482:8.482))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (10.740:10.740:10.740))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (3.458:3.458:3.458))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_6 (5.046:5.046:5.046))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_6 (4.350:4.350:4.350))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (4.703:4.703:4.703))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (5.046:5.046:5.046))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (14.389:14.389:14.389))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (16.133:16.133:16.133))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (10.679:10.679:10.679))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (10.354:10.354:10.354))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (14.383:14.383:14.383))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (10.676:10.676:10.676))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (16.133:16.133:16.133))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (14.389:14.389:14.389))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (6.836:6.836:6.836))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (8.473:8.473:8.473))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (8.502:8.502:8.502))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (14.378:14.378:14.378))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (14.055:14.055:14.055))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (10.676:10.676:10.676))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (6.836:6.836:6.836))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (6.306:6.306:6.306))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (3.762:3.762:3.762))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (14.055:14.055:14.055))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (6.836:6.836:6.836))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (3.762:3.762:3.762))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (5.046:5.046:5.046))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (8.473:8.473:8.473))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (15.229:15.229:15.229))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (10.354:10.354:10.354))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (5.033:5.033:5.033))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (10.676:10.676:10.676))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (14.389:14.389:14.389))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (6.299:6.299:6.299))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (14.378:14.378:14.378))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (14.383:14.383:14.383))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (7.799:7.799:7.799))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (8.473:8.473:8.473))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (7.245:7.245:7.245))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (8.729:8.729:8.729))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (14.383:14.383:14.383))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (6.306:6.306:6.306))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (10.695:10.695:10.695))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (6.306:6.306:6.306))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (10.676:10.676:10.676))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (8.729:8.729:8.729))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (7.150:7.150:7.150))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (3.762:3.762:3.762))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (14.378:14.378:14.378))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (10.938:10.938:10.938))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (10.695:10.695:10.695))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (16.133:16.133:16.133))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (3.762:3.762:3.762))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (10.938:10.938:10.938))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (10.354:10.354:10.354))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (7.150:7.150:7.150))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (8.515:8.515:8.515))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (5.046:5.046:5.046))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (7.799:7.799:7.799))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (8.473:8.473:8.473))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (6.299:6.299:6.299))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (14.378:14.378:14.378))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (10.938:10.938:10.938))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (10.695:10.695:10.695))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (7.245:7.245:7.245))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (10.691:10.691:10.691))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (8.515:8.515:8.515))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (6.296:6.296:6.296))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_4 (8.342:8.342:8.342))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_4 (7.633:7.633:7.633))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (5.246:5.246:5.246))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (8.342:8.342:8.342))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (13.468:13.468:13.468))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (9.660:9.660:9.660))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (16.399:16.399:16.399))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (10.510:10.510:10.510))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (14.157:14.157:14.157))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (16.397:16.397:16.397))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (9.660:9.660:9.660))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (13.468:13.468:13.468))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (8.503:8.503:8.503))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (17.412:17.412:17.412))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (11.178:11.178:11.178))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (14.153:14.153:14.153))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (12.942:12.942:12.942))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (16.397:16.397:16.397))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (8.503:8.503:8.503))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (7.245:7.245:7.245))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (7.113:7.113:7.113))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (12.942:12.942:12.942))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (8.503:8.503:8.503))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (7.113:7.113:7.113))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (8.342:8.342:8.342))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (17.412:17.412:17.412))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (15.073:15.073:15.073))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (10.510:10.510:10.510))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (8.326:8.326:8.326))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (16.397:16.397:16.397))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (13.468:13.468:13.468))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (5.276:5.276:5.276))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (14.153:14.153:14.153))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (14.157:14.157:14.157))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (8.518:8.518:8.518))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (17.412:17.412:17.412))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (8.514:8.514:8.514))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (17.393:17.393:17.393))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (14.157:14.157:14.157))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (7.245:7.245:7.245))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (16.408:16.408:16.408))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (7.245:7.245:7.245))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (16.397:16.397:16.397))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (17.393:17.393:17.393))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (6.173:6.173:6.173))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (7.113:7.113:7.113))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (14.153:14.153:14.153))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (11.062:11.062:11.062))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (16.408:16.408:16.408))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (9.660:9.660:9.660))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (7.113:7.113:7.113))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (11.062:11.062:11.062))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (10.510:10.510:10.510))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (6.173:6.173:6.173))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (11.166:11.166:11.166))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (8.342:8.342:8.342))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (8.518:8.518:8.518))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (17.412:17.412:17.412))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (5.276:5.276:5.276))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (14.153:14.153:14.153))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (11.062:11.062:11.062))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (16.408:16.408:16.408))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (8.514:8.514:8.514))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (16.410:16.410:16.410))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (11.166:11.166:11.166))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (7.236:7.236:7.236))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_2 (8.717:8.717:8.717))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_2 (9.081:9.081:9.081))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (6.112:6.112:6.112))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (8.717:8.717:8.717))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (17.517:17.517:17.517))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (15.854:15.854:15.854))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (7.995:7.995:7.995))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (11.838:11.838:11.838))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (17.088:17.088:17.088))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (7.480:7.480:7.480))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (15.854:15.854:15.854))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (17.517:17.517:17.517))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (4.066:4.066:4.066))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (6.383:6.383:6.383))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (14.152:14.152:14.152))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (18.047:18.047:18.047))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (17.132:17.132:17.132))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (7.480:7.480:7.480))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (4.066:4.066:4.066))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (5.411:5.411:5.411))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (8.718:8.718:8.718))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (17.132:17.132:17.132))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (4.066:4.066:4.066))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (8.718:8.718:8.718))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (8.717:8.717:8.717))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (6.383:6.383:6.383))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (15.382:15.382:15.382))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (11.838:11.838:11.838))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (9.636:9.636:9.636))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (7.480:7.480:7.480))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (17.517:17.517:17.517))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (6.124:6.124:6.124))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (18.047:18.047:18.047))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (17.088:17.088:17.088))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (4.315:4.315:4.315))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (6.383:6.383:6.383))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (4.074:4.074:4.074))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (5.794:5.794:5.794))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (17.088:17.088:17.088))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (5.411:5.411:5.411))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (7.115:7.115:7.115))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (5.411:5.411:5.411))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (7.480:7.480:7.480))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (5.794:5.794:5.794))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (3.907:3.907:3.907))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (8.718:8.718:8.718))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (18.047:18.047:18.047))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (11.852:11.852:11.852))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (7.115:7.115:7.115))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (15.854:15.854:15.854))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (8.718:8.718:8.718))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (11.852:11.852:11.852))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (11.838:11.838:11.838))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (3.907:3.907:3.907))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (13.591:13.591:13.591))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (8.717:8.717:8.717))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (4.315:4.315:4.315))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (6.383:6.383:6.383))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (6.124:6.124:6.124))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (18.047:18.047:18.047))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (11.852:11.852:11.852))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (7.115:7.115:7.115))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (4.074:4.074:4.074))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (7.113:7.113:7.113))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (13.591:13.591:13.591))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (5.428:5.428:5.428))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_0 (12.592:12.592:12.592))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_0 (9.324:9.324:9.324))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (5.331:5.331:5.331))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (12.592:12.592:12.592))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (15.486:15.486:15.486))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (9.056:9.056:9.056))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (11.849:11.849:11.849))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (9.990:9.990:9.990))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (15.816:15.816:15.816))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (11.846:11.846:11.846))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (9.056:9.056:9.056))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (15.486:15.486:15.486))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (9.555:9.555:9.555))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (11.004:11.004:11.004))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (10.661:10.661:10.661))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (15.818:15.818:15.818))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (15.829:15.829:15.829))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (11.846:11.846:11.846))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (9.555:9.555:9.555))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (5.787:5.787:5.787))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (7.997:7.997:7.997))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (15.829:15.829:15.829))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (9.555:9.555:9.555))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (7.997:7.997:7.997))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (12.592:12.592:12.592))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (11.004:11.004:11.004))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (16.657:16.657:16.657))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (9.990:9.990:9.990))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (12.587:12.587:12.587))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (11.846:11.846:11.846))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (15.486:15.486:15.486))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (5.307:5.307:5.307))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (15.818:15.818:15.818))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (15.816:15.816:15.816))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (10.247:10.247:10.247))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (11.004:11.004:11.004))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (10.083:10.083:10.083))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (9.497:9.497:9.497))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (15.816:15.816:15.816))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (5.787:5.787:5.787))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (12.261:12.261:12.261))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (5.787:5.787:5.787))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (11.846:11.846:11.846))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (9.497:9.497:9.497))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (10.251:10.251:10.251))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (7.997:7.997:7.997))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (15.818:15.818:15.818))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (10.557:10.557:10.557))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (12.261:12.261:12.261))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (9.056:9.056:9.056))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (7.997:7.997:7.997))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (10.557:10.557:10.557))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (9.990:9.990:9.990))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (10.251:10.251:10.251))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (10.646:10.646:10.646))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (12.592:12.592:12.592))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (10.247:10.247:10.247))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (11.004:11.004:11.004))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (5.307:5.307:5.307))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (15.818:15.818:15.818))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (10.557:10.557:10.557))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (12.261:12.261:12.261))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (10.083:10.083:10.083))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (12.781:12.781:12.781))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (10.646:10.646:10.646))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (5.232:5.232:5.232))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.q OSC1_CV_IN\(0\).pin_input (5.486:5.486:5.486))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.q OSC1_RANGE\(0\).pin_input (6.375:6.375:6.375))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.q OSC1_Coarse\(0\).pin_input (5.529:5.529:5.529))
    (INTERCONNECT \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.q OSC1_Fine\(0\).pin_input (6.353:6.353:6.353))
    (INTERCONNECT \\OSC1_ADC_SAR\:TempBuf\\.termout \\OSC1_ADC_SAR\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\OSC1_ADC_SAR\:SAR\:ADC_SAR\\.eof_udb \\OSC1_ADC_SAR\:TempBuf\\.dmareq (9.421:9.421:9.421))
    (INTERCONNECT \\OSC1_ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.out \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (2.317:2.317:2.317))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_4412.main_0 (2.591:2.591:2.591))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.588:2.588:2.588))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\OSC1_ADC_SAR\:bSAR_SEQ\:nrq_reg\\.main_0 (2.591:2.591:2.591))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:cnt_enable\\.q \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.enable (2.931:2.931:2.931))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 Net_4412.clk_en (3.231:3.231:3.231))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.clk_en (3.254:3.254:3.254))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\OSC1_ADC_SAR\:bSAR_SEQ\:EOCSts\\.clk_en (3.230:3.230:3.230))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\OSC1_ADC_SAR\:bSAR_SEQ\:nrq_reg\\.clk_en (3.231:3.231:3.231))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_1 \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.load (3.229:3.229:3.229))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_1 \\OSC1_ADC_SAR\:bSAR_SEQ\:cnt_enable\\.main_1 (2.340:2.340:2.340))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:nrq_reg\\.q Net_4412.main_1 (2.291:2.291:2.291))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_0 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_11 (4.097:4.097:4.097))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_0 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.main_0 (4.196:4.196:4.196))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_1 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_9 (3.169:3.169:3.169))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_1 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.main_0 (2.314:2.314:2.314))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_7 (4.192:4.192:4.192))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_7 (3.241:3.241:3.241))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.main_0 (4.748:4.748:4.748))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_5 (4.657:4.657:4.657))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_5 (4.100:4.100:4.100))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.main_0 (2.318:2.318:2.318))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_3 (4.681:4.681:4.681))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_3 (4.111:4.111:4.111))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.main_0 (3.265:3.265:3.265))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_1 (4.852:4.852:4.852))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_1 (4.293:4.293:4.293))
    (INTERCONNECT \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.main_0 (2.628:2.628:2.628))
    (INTERCONNECT ClockBlock.dclk_glb_3 Net_4412.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_3 \\OSC1_ADC_SAR\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_3 \\OSC1_ADC_SAR\:SAR\:ADC_SAR\\.clk_udb (7.655:7.655:7.655))
    (INTERCONNECT \\OSC1_ADC_SAR\:FinalBuf\\.termout \\OSC1_ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.in (9.080:9.080:9.080))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.q \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.status_1 (4.902:4.902:4.902))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (4.380:4.380:4.380))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (3.806:3.806:3.806))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (2.952:2.952:2.952))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.q \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (2.955:2.955:2.955))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:capture_last\\.q \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.main_2 (2.303:2.303:2.303))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_138.main_0 (3.913:3.913:3.913))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC1_Freq_Timer\:TimerUDB\:capt_fifo_load\\.main_1 (3.913:3.913:3.913))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (6.062:6.062:6.062))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (6.589:6.589:6.589))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (3.616:3.616:3.616))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (3.621:3.621:3.621))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC1_Freq_Timer\:TimerUDB\:status_tc\\.main_0 (3.913:3.913:3.913))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb Net_138.main_1 (2.600:2.600:2.600))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (4.339:4.339:4.339))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (4.867:4.867:4.867))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (5.785:5.785:5.785))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (2.597:2.597:2.597))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC1_Freq_Timer\:TimerUDB\:status_tc\\.main_1 (2.600:2.600:2.600))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.868:2.868:2.868))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.866:2.866:2.866))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:status_tc\\.q \\OSC1_Freq_Timer\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.874:2.874:2.874))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_1 (9.257:9.257:9.257))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.f0_load (2.309:2.309:2.309))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.f0_load (8.781:8.781:8.781))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.f0_load (7.782:7.782:7.782))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.f0_load (6.284:6.284:6.284))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:capture_last\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.main_2 (2.908:2.908:2.908))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_2884.main_0 (4.214:4.214:4.214))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC2_Freq_Timer_1\:TimerUDB\:capt_fifo_load\\.main_0 (2.960:2.960:2.960))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_1 (2.944:2.944:2.944))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_1 (2.948:2.948:2.948))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_1 (4.211:4.211:4.211))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_1 (4.208:4.208:4.208))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\OSC2_Freq_Timer_1\:TimerUDB\:status_tc\\.main_0 (4.214:4.214:4.214))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb Net_2884.main_1 (3.265:3.265:3.265))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cs_addr_0 (5.101:5.101:5.101))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cs_addr_0 (5.659:5.659:5.659))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cs_addr_0 (3.271:3.271:3.271))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cs_addr_0 (3.246:3.246:3.246))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0_comb \\OSC2_Freq_Timer_1\:TimerUDB\:status_tc\\.main_1 (3.265:3.265:3.265))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ce0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ce0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.f0_blk_stat_comb \\OSC2_Freq_Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.294:2.294:2.294))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.f0_bus_stat_comb \\OSC2_Freq_Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:status_tc\\.q \\OSC2_Freq_Timer_1\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.330:2.330:2.330))
    (INTERCONNECT \\PulseConvert_1\:in_sample\\.q Net_2805.main_4 (3.341:3.341:3.341))
    (INTERCONNECT \\PulseConvert_1\:in_sample\\.q \\PulseConvert_1\:in_sample\\.main_4 (2.287:2.287:2.287))
    (INTERCONNECT \\PulseConvert_1\:in_sample\\.q \\PulseConvert_1\:out_sample\\.main_5 (3.365:3.365:3.365))
    (INTERCONNECT \\PulseConvert_1\:out_sample\\.q Net_2805.main_5 (2.792:2.792:2.792))
    (INTERCONNECT \\PulseConvert_1\:out_sample\\.q \\PulseConvert_1\:in_sample\\.main_5 (3.719:3.719:3.719))
    (INTERCONNECT \\PulseConvert_1\:out_sample\\.q \\PulseConvert_1\:out_sample\\.main_6 (2.784:2.784:2.784))
    (INTERCONNECT \\PulseConvert_2\:in_sample\\.q Net_2896.main_2 (2.761:2.761:2.761))
    (INTERCONNECT \\PulseConvert_2\:in_sample\\.q \\PulseConvert_2\:in_sample\\.main_2 (2.777:2.777:2.777))
    (INTERCONNECT \\PulseConvert_2\:in_sample\\.q \\PulseConvert_2\:out_sample\\.main_3 (2.761:2.761:2.761))
    (INTERCONNECT \\PulseConvert_2\:out_sample\\.q Net_2896.main_3 (2.581:2.581:2.581))
    (INTERCONNECT \\PulseConvert_2\:out_sample\\.q \\PulseConvert_2\:in_sample\\.main_3 (2.580:2.580:2.580))
    (INTERCONNECT \\PulseConvert_2\:out_sample\\.q \\PulseConvert_2\:out_sample\\.main_4 (2.581:2.581:2.581))
    (INTERCONNECT \\PulseConvert_3\:in_sample\\.q Net_4614.main_2 (3.265:3.265:3.265))
    (INTERCONNECT \\PulseConvert_3\:in_sample\\.q \\PulseConvert_3\:in_sample\\.main_2 (4.071:4.071:4.071))
    (INTERCONNECT \\PulseConvert_3\:in_sample\\.q \\PulseConvert_3\:out_sample\\.main_3 (4.634:4.634:4.634))
    (INTERCONNECT \\PulseConvert_3\:out_sample\\.q Net_4614.main_3 (3.947:3.947:3.947))
    (INTERCONNECT \\PulseConvert_3\:out_sample\\.q \\PulseConvert_3\:in_sample\\.main_3 (3.519:3.519:3.519))
    (INTERCONNECT \\PulseConvert_3\:out_sample\\.q \\PulseConvert_3\:out_sample\\.main_4 (4.504:4.504:4.504))
    (INTERCONNECT \\USBMIDI_1\:Dp\\.interrupt \\USBMIDI_1\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBMIDI_1\:USB\\.usb_int \\USBMIDI_1\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBMIDI_1\:USB\\.arb_int \\USBMIDI_1\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBMIDI_1\:USB\\.ept_int_0 \\USBMIDI_1\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBMIDI_1\:USB\\.ept_int_1 \\USBMIDI_1\:ep_1\\.interrupt (8.960:8.960:8.960))
    (INTERCONNECT \\USBMIDI_1\:USB\\.ept_int_2 \\USBMIDI_1\:ep_2\\.interrupt (8.744:8.744:8.744))
    (INTERCONNECT __ONE__.q \\ADC_DelSig_1\:DEC\\.ext_start (8.846:8.846:8.846))
    (INTERCONNECT ClockBlock.aclk_glb_ff_0 \\ADC_DelSig_1\:DSM\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ce0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\OSC1_Freq_Timer\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cl0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.z0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.ff0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.ce1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cl1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.z1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.ff1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.co_msb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.sol_msb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cfbo \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.sor \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbo \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cl0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.z0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ff0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ce1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cl1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.z1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.ff1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.co_msb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.sol_msb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cfbo \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.sor \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbo \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cl0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.z0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ff0 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ce1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cl1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.z1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.ff1 \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.co_msb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.sol_msb \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cfbo \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.sor \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u3\\.cmsbo \\OSC2_Freq_Timer_1\:TimerUDB\:sT32\:timerdp\:u2\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Square_Out\(0\).pad_out OSC1_Square_Out\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Square_Out\(0\)_PAD OSC1_Square_Out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Soft_Sync\(0\)_PAD OSC1_Soft_Sync\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Pulse_Out\(0\).pad_out OSC1_Pulse_Out\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Pulse_Out\(0\)_PAD OSC1_Pulse_Out\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Saw_Reset\(0\).pad_out OSC1_Saw_Reset\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Saw_Reset\(0\)_PAD OSC1_Saw_Reset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Hard_Sync\(0\)_PAD OSC1_Hard_Sync\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Saw_Preset\(0\).pad_out OSC1_Saw_Preset\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Saw_Preset\(0\)_PAD OSC1_Saw_Preset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Square_Out_1\(0\).pad_out OSC2_Square_Out_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Square_Out_1\(0\)_PAD OSC2_Square_Out_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Pulse_Out_1\(0\).pad_out OSC2_Pulse_Out_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Pulse_Out_1\(0\)_PAD OSC2_Pulse_Out_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Saw_Reset_1\(0\).pad_out OSC2_Saw_Reset_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Saw_Reset_1\(0\)_PAD OSC2_Saw_Reset_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Hard_Sync_1\(0\)_PAD OSC2_Hard_Sync_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Soft_Sync_1\(0\)_PAD OSC2_Soft_Sync_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Saw_Preset_1\(0\).pad_out OSC2_Saw_Preset_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC2_Saw_Preset_1\(0\)_PAD OSC2_Saw_Preset_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_1\(0\).pad_out Pin_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_1\(0\)_PAD Pin_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_LFO_SW\(0\)_PAD OSC1_LFO_SW\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT test_pin\(0\)_PAD test_pin\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Tri_Reset\(0\).pad_out OSC1_Tri_Reset\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Tri_Reset\(0\)_PAD OSC1_Tri_Reset\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Tri_Preset\(0\).pad_out OSC1_Tri_Preset\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT OSC1_Tri_Preset\(0\)_PAD OSC1_Tri_Preset\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
