# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../IndividualAssignment2Encoder.srcs/sources_1/new/Encoder.vhd" \
"../../../../IndividualAssignment2Encoder.srcs/sim_1/new/TestbenchEncoder.vhd" \

# Do not sort compile order
nosort
