#ChipScope Core Inserter Project File Version 3.0
#Fri Jan 12 10:58:14 CST 2018
Project.device.designInputFile=D\:\\FPGA\\project\\ethernet_test
Project.device.designOutputFile=D\:\\FPGA\\project\\ethernet_test\\ethernet_test.ngo
Project.device.deviceFamily=18
Project.device.enableRPMs=true
Project.device.outputDirectory=D\:\\FPGA\\project\\ethernet_test
Project.device.useSRL16=true
Project.filter.dimension=0
Project.icon.boundaryScanChain=1
Project.icon.enableExtTriggerIn=false
Project.icon.enableExtTriggerOut=false
Project.icon.triggerInPinName=
Project.icon.triggerOutPinName=
Project.unit.dimension=0
