{"vcs1":{"timestamp_begin":1739965768.070230023, "rt":3.84, "ut":3.62, "st":0.18}}
{"vcselab":{"timestamp_begin":1739965771.995604247, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739965772.312077189, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739965767.773977265}
{"VCS_COMP_START_TIME": 1739965767.773977265}
{"VCS_COMP_END_TIME": 1739965772.612782093}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287852}}
{"vcselab": {"peak_mem": 150352}}
