diff --git a/arch/arm/dts/Makefile b/arch/arm/dts/Makefile
index 0fdeaeb..25de1fb 100644
--- a/arch/arm/dts/Makefile
+++ b/arch/arm/dts/Makefile
@@ -600,7 +600,8 @@ dtb-$(CONFIG_MACH_SUN9I) += \
 	sun9i-a80-cubieboard4.dtb \
 	sun9i-a80-cx-a99.dtb
 dtb-$(CONFIG_MACH_SUNIV) += \
-	suniv-f1c100s-generic.dtb
+	suniv-f1c100s-generic.dtb \
+	suniv-f1c100s-licheepi-nano-with-lcd.dtb
 
 dtb-$(CONFIG_VF610) += vf500-colibri.dtb \
 	vf610-colibri.dtb \
diff --git b/arch/arm/dts/suniv-f1c100s-licheepi-nano-with-lcd.dts b/arch/arm/dts/suniv-f1c100s-licheepi-nano-with-lcd.dts
new file mode 100644
index 0000000..6542c69
--- /dev/null
+++ b/arch/arm/dts/suniv-f1c100s-licheepi-nano-with-lcd.dts
@@ -0,0 +1,100 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR X11)
+/*
+ * Copyright 2022 Michal Wolowik <michwolo@gmail.com>
+ */
+
+/dts-v1/;
+#include "suniv-f1c100s.dtsi"
+
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	model = "LicheePi Nano Allwinner F1C100s";
+	compatible = "allwinner,suniv-f1c100s",
+		     "allwinner,suniv";
+
+	aliases {
+		serial0 = &uart0;
+		spi0 = &spi0;
+	};
+
+	chosen {
+		stdout-path = "serial0:115200n8";
+	};
+	
+	reg_vcc3v3: vcc3v3 {
+		compatible = "regulator-fixed";
+		regulator-name = "vcc3v3";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+	};
+};
+
+&otg_sram {
+	status = "okay";
+};
+
+&spi0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&spi0_pins_a>;
+	status = "okay";
+
+	flash@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "winbond,w25q128,xt25f128b", "jedec,spi-nor";
+		reg = <0>;
+		spi-max-frequency = <50000000>;
+		partitions {
+			compatible = "fixed-partitions";
+            #address-cells = <1>;
+            #size-cells = <1>;
+
+            partition@0 {
+                label = "u-boot";
+                reg = <0x000000 0x70000>;
+                read-only;
+            };
+
+            partition@70000 {
+                label = "dtb";
+                reg = <0x70000 0x10000>;
+                read-only;
+            };
+
+            partition@80000 {
+                label = "kernel";
+                reg = <0x80000 0x4C0000>;
+                read-only;
+            };
+
+            partition@4A0000 {
+                label = "rootfs";
+                reg = <0x4C0000 0xA02400>;
+            };
+		};
+	};
+};
+
+&uart0 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&uart0_pins_a>;
+	status = "okay";
+};
+
+&usb_otg {
+	dr_mode = "otg";
+	status = "okay";
+};
+
+&usbphy {
+	usb0_id_det-gpio = <&pio 4 2 GPIO_ACTIVE_HIGH>; /* PE2 */
+	status = "okay";
+};
+
+&mmc0 {
+	status = "okay";
+	vmmc-supply = <&reg_vcc3v3>;
+	bus-width = <4>;
+	broken-cd;
+};
diff --git a/configs/licheepi_nano_spiflash_defconfig b/configs/licheepi_nano_spiflash_defconfig
index 07b6a27..a79d85a 100644
--- a/configs/licheepi_nano_spiflash_defconfig
+++ b/configs/licheepi_nano_spiflash_defconfig
@@ -1,15 +1,52 @@
 CONFIG_ARM=y
 CONFIG_ARCH_SUNXI=y
-CONFIG_ENV_SIZE=0x8000
-CONFIG_ENV_OFFSET=0xf8000
 CONFIG_MACH_SUNIV=y
+CONFIG_DEFAULT_DEVICE_TREE="suniv-f1c100s-licheepi-nano-with-lcd"
+
+CONFIG_SPL=y
+CONFIG_SPL_SPI_SUNXI=y
+CONFIG_MMC_SUNXI_SLOT_EXTRA=1
+
+CONFIG_VIDEO_LCD_MODE="x:800,y:480,depth:18,pclk_khz:33000,le:87,ri:40,up:31,lo:13,hs:1,vs:1,sync:3,vmode:0"
+CONFIG_VIDEO_LCD_BL_PWM="PE6"
+CONFIG_VIDEO_LCD_BL_PWM_ACTIVE_LOW=n
+
+CONFIG_BOOTDELAY=0
+CONFIG_USE_BOOTARGS=y
+CONFIG_BOOTARGS="panic=5 rootwait root=/dev/mtdblock3 rw rootfstype=jffs2"
+CONFIG_USE_BOOTCOMMAND=y
+CONFIG_BOOTCOMMAND="sf probe 0 50000000;sf read 0x80c00000 0x70000 0x10000;sf read 0x80008000 0x80000 0x4C0000;bootm 0x80008000 - 0x80c00000"
+CONFIG_CONSOLE_MUX=y
+
+CONFIG_SYS_TEXT_BASE=0x81700000
+
 CONFIG_DRAM_CLK=156
 CONFIG_DRAM_ZQ=0
-# CONFIG_VIDEO_SUNXI is not set
-CONFIG_DEFAULT_DEVICE_TREE="suniv-f1c100s-licheepi-nano"
-CONFIG_SPL=y
-# CONFIG_CMD_FLASH is not set
-# CONFIG_CMD_FPGA is not set
+
+CONFIG_NET=n
+
+CONFIG_PHY=y
+CONFIG_PHY_SUN4I_USB=y
+
+CONFIG_USB_MUSB_SUNXI=y
+CONFIG_USB_MUSB_GADGET=y
+CONFIG_USB_MUSB_PIO_ONLY=y
+CONFIG_USB_MUSB_DISABLE_BULK_COMBINE_SPLIT=y
+CONFIG_USB_GADGET_VBUS_DRAW=250
+
+CONFIG_USB_STORAGE=y
+
+CONFIG_CMD_USB_MASS_STORAGE=y
+
+CONFIG_CMD_FASTBOOT=y
+CONFIG_FASTBOOT_FLASH_MMC=y
+CONFIG_FASTBOOT_FLASH_MMC_DEV=1
+CONFIG_FASTBOOT_CMD_OEM_FORMAT=y
+
+CONFIG_ENV_SIZE=0x8000
+CONFIG_ENV_OFFSET=0x68000
+CONFIG_ENV_SECT_SIZE=0x1000
+
 CONFIG_CMD_SF=y
 CONFIG_CMD_SPI=y
 CONFIG_ENV_IS_IN_SPI_FLASH=y
@@ -19,7 +56,9 @@ CONFIG_SPI_FLASH_BAR=y
 CONFIG_SPI_FLASH_GIGADEVICE=y
 CONFIG_SPI_FLASH_MACRONIX=y
 CONFIG_SPI_FLASH_WINBOND=y
-CONFIG_SPL_SPI_SUNXI=y
+
 # CONFIG_SPL_DM_SERIAL is not set
+
+CONFIG_SPI=y
 CONFIG_DM_SPI=y
-CONFIG_SUN6I_SPI=y
+CONFIG_SPI_SUNXI=y
diff --git a/include/configs/suniv.h b/include/configs/suniv.h
index 483c20e..3d47759 100644
--- a/include/configs/suniv.h
+++ b/include/configs/suniv.h
@@ -12,4 +12,9 @@
  */
 #include <configs/sunxi-common.h>
 
+#define CONFIG_BOOTCOMMAND   "sf probe 0:50000000; "                           \
+                             "sf read 0x80C00000 0x70000 0x10000; "  \
+                             "sf read 0x80008000 0x80000 0x4C0000; " \
+                             "bootm 0x80008000 - 0x80C00000"
+
 #endif /* __CONFIG_H */
