INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/design_source/VGA_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/palette/any_key_sprite_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module any_key_sprite_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/digit_rom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/palette/end_screen_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module end_screen_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/fb_start_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_start_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/palette/fp_start_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_start_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/fpb_1/fpb_1_example.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpb_1_example
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/fpb_1/fpb_1_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpb_1_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/sprite_selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sprite_selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/test_top_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_top_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/tetris_I.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetris_I
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'I_block_state' is not allowed [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/tetris_I.sv:48]
WARNING: [VRFC 10-3028] 'I_block_state' was previously declared with a range [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/tetris_I.sv:48]
WARNING: [VRFC 10-8426] non-net output port 'I_block_state' cannot be initialized at declaration in SystemVerilog mode [C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/tetris_I.sv:26]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_I/tetris_I_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetris_I_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/Image_to_COE-master/tetris_L/tetris_L_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetris_L_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/Image_to_COE-master/tetris_S/tetris_S_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetris_S_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/Image_to_COE-master/tetris_T/tetris_T_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetris_T_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/Image_to_COE-master/tetris_Z/tetris_Z_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetris_Z_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/Image_to_COE-master/tetris_backL/tetris_backL_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetris_backL_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/new/tetris_blocks.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetris_blocks
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/tetris_logo/tetris_logo_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetris_logo_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sources_1/imports/Image_to_COE-master/tetris_square/tetris_square_palette.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tetris_square_palette
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mered/School/final_project_ece385/final_project/ece385_final_project.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
