// Seed: 3944220364
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output supply0 id_2
);
  assign id_0 = id_1;
  parameter id_4 = 1'b0;
  assign module_1.id_5 = 0;
  logic id_5;
  ;
  logic [-1 'b0 ^  -1 : 1 'h0] id_6;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1,
    output logic id_2,
    output wor id_3,
    input supply1 id_4,
    input wor id_5,
    input tri0 id_6
);
  always @(*) id_2 = -1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0
  );
endmodule
