Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri May 31 11:18:45 2019
| Host         : travis-job-77bbd479-7176-4c66-a474-3f15ee96e52a running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   189 |
| Unused register locations in slices containing registers |   387 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             169 |           95 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             929 |          319 |
| Yes          | No                    | No                     |            1135 |          352 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1624 |          511 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                        Enable Signal                                       |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|  clk200_clk  |                                                                                            |                                                                         |                1 |              1 |
|  sys_clk     | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                                | VexRiscv/dataCache_1/execute_to_memory_BRANCH_CALC_reg[0][0]            |                1 |              1 |
|  sys_clk     |                                                                                            | soc_basesoc_sdram_tccdcon_ready_i_1_n_0                                 |                1 |              1 |
|  sys_clk     | soc_basesoc_sdram_tfawcon_ready_reg016_in                                                  | soc_basesoc_sdram_tfawcon_ready_i_1_n_0                                 |                1 |              1 |
|  sys_clk     |                                                                                            | VexRiscv/dataCache_1/victim_readLineCmdCounter[3]_i_1_n_0               |                1 |              1 |
|  sys_clk     | serial_tx_i_1_n_0                                                                          | sys_rst                                                                 |                1 |              1 |
|  sys_clk     | soc_spiflash_i_i_1_n_0                                                                     | sys_rst                                                                 |                1 |              1 |
|  clk200_clk  |                                                                                            | vns_xilinxasyncresetsynchronizerimpl0                                   |                1 |              2 |
|  sys_clk     |                                                                                            | vns_xilinxasyncresetsynchronizerimpl0                                   |                1 |              2 |
|  sys_clk     | VexRiscv/_zz_200                                                                           | VexRiscv/dataCache_1/reset0                                             |                1 |              3 |
|  sys_clk     | vns_bankmachine0_next_state                                                                | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | soc_basesoc_uart_rx_fifo_syncfifo_re                                                       | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | vns_bankmachine5_next_state                                                                | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | soc_basesoc_uart_phy_rx_bitcount                                                           | soc_basesoc_uart_phy_rx_bitcount[3]_i_1_n_0                             |                1 |              4 |
|  sys_clk     | soc_basesoc_uart_tx_fifo_wrport_we                                                         | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | soc_basesoc_sdram_time1[3]_i_1_n_0                                                         | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | soc_leds_storage_full[3]_i_1_n_0                                                           | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | vns_basesoc_csrbank5_bitbang0_re                                                           | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | soc_basesoc_uart_rx_fifo_wrport_we                                                         | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | vns_bankmachine1_next_state                                                                | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | vns_bankmachine4_next_state                                                                | sys_rst                                                                 |                2 |              4 |
|  clk200_clk  | soc_reset_counter[3]_i_1_n_0                                                               | clk200_rst                                                              |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]_0[0] | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | soc_eventmanager_storage_full[3]_i_1_n_0                                                   | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | vns_bankmachine2_next_state                                                                | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | vns_multiplexer_next_state                                                                 | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[3]_0[0] | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]_1[0] | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | soc_a7ddrphy_half_sys8x_taps_storage_full[3]_i_1_n_0                                       | sys_rst                                                                 |                1 |              4 |
|  sys_clk     | soc_basesoc_uart_tx_fifo_syncfifo_re                                                       | sys_rst                                                                 |                1 |              4 |
|  sys_clk     |                                                                                            | vns_basesoc_interface0_bank_bus_dat_r[3]_i_1_n_0                        |                3 |              4 |
|  sys_clk     |                                                                                            | vns_basesoc_interface5_bank_bus_dat_r[3]_i_1_n_0                        |                2 |              4 |
|  sys_clk     | soc_basesoc_uart_phy_sink_ready1349_out                                                    | soc_basesoc_uart_phy_tx_bitcount[3]_i_1_n_0                             |                1 |              4 |
|  sys_clk     |                                                                                            | vns_basesoc_interface2_bank_bus_dat_r[3]_i_1_n_0                        |                2 |              4 |
|  sys_clk     | vns_bankmachine6_next_state                                                                | sys_rst                                                                 |                3 |              4 |
|  sys_clk     | vns_bankmachine3_next_state                                                                | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | vns_bankmachine7_next_state                                                                | sys_rst                                                                 |                2 |              4 |
|  sys_clk     | soc_basesoc_uart_tx_fifo_level0[4]_i_1_n_0                                                 | sys_rst                                                                 |                1 |              5 |
|  sys_clk     | soc_basesoc_sdram_storage_full[3]_i_1_n_0                                                  | sys_rst                                                                 |                1 |              5 |
|  sys_clk     | soc_basesoc_sdram_time0[4]_i_1_n_0                                                         | sys_rst                                                                 |                2 |              5 |
|  sys_clk     | soc_basesoc_uart_rx_fifo_level0[4]_i_1_n_0                                                 | sys_rst                                                                 |                2 |              5 |
|  sys_clk     | soc_basesoc_sdram_generator_counter[4]_i_1_n_0                                             | sys_rst                                                                 |                1 |              5 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_address_storage_full[13]_i_1_n_0                          | sys_rst                                                                 |                1 |              6 |
|  sys_clk     |                                                                                            | VexRiscv/dataCache_1/SR[0]                                              |                2 |              6 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_command_storage_full[5]_i_1_n_0                           | sys_rst                                                                 |                3 |              6 |
|  sys_clk     |                                                                                            | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_decodeRemoved |                3 |              6 |
|  sys_clk     | vns_basesoc_csrbank4_dfii_pi3_command0_re                                                  | sys_rst                                                                 |                1 |              6 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector2_address_storage_full[13]_i_1_n_0                          | sys_rst                                                                 |                1 |              6 |
|  sys_clk     | vns_basesoc_csrbank4_dfii_pi1_command0_re                                                  | sys_rst                                                                 |                2 |              6 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector3_address_storage_full[13]_i_1_n_0                          | sys_rst                                                                 |                1 |              6 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector1_address_storage_full[13]_i_1_n_0                          | sys_rst                                                                 |                2 |              6 |
|  sys_clk     | vns_basesoc_csrbank4_dfii_pi2_command0_re                                                  | sys_rst                                                                 |                3 |              6 |
|  sys_clk     | VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress[11]_i_1_n_0                             | VexRiscv/dataCache_1/reset0                                             |                4 |              7 |
|  sys_clk     | soc_dna_cnt[6]_i_1_n_0                                                                     | sys_rst                                                                 |                3 |              7 |
|  sys_clk     | VexRiscv/dataCache_1/way_tags_reg_i_1_n_0                                                  |                                                                         |                1 |              7 |
|  sys_clk     |                                                                                            | vns_basesoc_interface4_bank_bus_dat_r[7]_i_1_n_0                        |                8 |              8 |
|  sys_clk     | p_3_out[7]                                                                                 | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | p_3_out[15]                                                                                | sys_rst                                                                 |                1 |              8 |
|  sys_clk     | soc_basesoc_timer0_reload_storage_full[31]_i_1_n_0                                         | sys_rst                                                                 |                1 |              8 |
|  sys_clk     | soc_basesoc_uart_phy_rx_reg                                                                | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_basesoc_uart_tx_fifo_syncfifo_re                                                       |                                                                         |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                            | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                           | sys_rst                                                                 |                4 |              8 |
|  sys_clk     | soc_basesoc_ctrl_storage_full[7]_i_1_n_0                                                   | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | soc_basesoc_ctrl_storage_full[31]_i_1_n_0                                                  | sys_rst                                                                 |                4 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                            | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                           | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | p_3_out[31]                                                                                | sys_rst                                                                 |                4 |              8 |
|  sys_clk     | soc_basesoc_ctrl_storage_full[23]_i_1_n_0                                                  | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                           | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                           | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                           | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                           | sys_rst                                                                 |                4 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                           | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_spiflash_i                                                                             | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                           | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_basesoc_timer0_load_storage_full[7]_i_1_n_0                                            | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                           | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                           | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                           | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | soc_basesoc_timer0_reload_storage_full[7]_i_1_n_0                                          | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                            | sys_rst                                                                 |                4 |              8 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_17                                                     | VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter[7]_i_1_n_0      |                3 |              8 |
|  sys_clk     |                                                                                            | vns_basesoc_interface8_bank_bus_dat_r[7]_i_1_n_0                        |                3 |              8 |
|  sys_clk     | VexRiscv/dataCache_1/soc_spiflash_counter_reg[0][0]                                        | sys_rst                                                                 |                4 |              8 |
|  sys_clk     | soc_basesoc_timer0_reload_storage_full[15]_i_1_n_0                                         | sys_rst                                                                 |                1 |              8 |
|  sys_clk     | soc_basesoc_timer0_load_storage_full[23]_i_1_n_0                                           | sys_rst                                                                 |                3 |              8 |
|  sys_clk     |                                                                                            | vns_basesoc_interface7_bank_bus_dat_r[7]_i_1_n_0                        |                3 |              8 |
|  sys_clk     | soc_basesoc_ctrl_storage_full[15]_i_1_n_0                                                  | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_basesoc_uart_phy_source_payload_data[7]_i_1_n_0                                        | sys_rst                                                                 |                1 |              8 |
|  sys_clk     |                                                                                            | vns_basesoc_interface1_bank_bus_dat_r[7]_i_1_n_0                        |                4 |              8 |
|  sys_clk     | soc_basesoc_timer0_load_storage_full[31]_i_1_n_0                                           | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                           | sys_rst                                                                 |                4 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                           | sys_rst                                                                 |                5 |              8 |
|  sys_clk     | soc_basesoc_timer0_reload_storage_full[23]_i_1_n_0                                         | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                           | sys_rst                                                                 |                2 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                           | sys_rst                                                                 |                4 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                            | sys_rst                                                                 |                1 |              8 |
|  sys_clk     | p_3_out[23]                                                                                | sys_rst                                                                 |                1 |              8 |
|  sys_clk     | soc_basesoc_uart_rx_fifo_syncfifo_re                                                       |                                                                         |                2 |              8 |
|  sys_clk     | soc_basesoc_timer0_load_storage_full[15]_i_1_n_0                                           | sys_rst                                                                 |                2 |              8 |
|  sys_clk     |                                                                                            | vns_basesoc_interface3_bank_bus_dat_r[7]_i_1_n_0                        |                8 |              8 |
|  sys_clk     | soc_basesoc_sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                           | sys_rst                                                                 |                2 |              8 |
|  sys_clk     |                                                                                            | vns_basesoc_interface6_bank_bus_dat_r[7]_i_1_n_0                        |                6 |              8 |
|  sys_clk     | soc_basesoc_uart_phy_tx_reg[7]_i_1_n_0                                                     | sys_rst                                                                 |                3 |              8 |
|  sys_clk     | VexRiscv/dataCache_1/p_4_out[3]                                                            |                                                                         |                2 |              9 |
|  sys_clk     | VexRiscv/dataCache_1/p_4_out[2]                                                            |                                                                         |                2 |              9 |
|  sys_clk     | VexRiscv/dataCache_1/p_4_out[1]                                                            |                                                                         |                3 |              9 |
|  sys_clk     | VexRiscv/dataCache_1/p_4_out[0]                                                            |                                                                         |                2 |              9 |
|  sys_clk     | VexRiscv/dataCache_1/way_dataReadRspOneAddress[9]_i_1_n_0                                  |                                                                         |                2 |             10 |
|  sys_clk     | soc_basesoc_sdram_timer_count[9]_i_2_n_0                                                   | soc_basesoc_sdram_timer_count[9]_i_1_n_0                                |                4 |             10 |
|  sys_clk     | VexRiscv/dataCache_1/_zz_13                                                                |                                                                         |                4 |             11 |
|  sys_clk     | soc_vccaux_status                                                                          | sys_rst                                                                 |                4 |             12 |
|  sys_clk     | soc_vccint_status                                                                          | sys_rst                                                                 |                3 |             12 |
|  sys_clk     | soc_temperature_status                                                                     | sys_rst                                                                 |                4 |             12 |
|  sys_clk     | soc_vccbram_status                                                                         | sys_rst                                                                 |                4 |             12 |
|  sys_clk     | soc_basesoc_sdram_bankmachine0_row_open                                                    | sys_rst                                                                 |                2 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine5_row_open                                                    | sys_rst                                                                 |                2 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine2_row_open                                                    | sys_rst                                                                 |                3 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine3_row_open                                                    | sys_rst                                                                 |                4 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine4_row_open                                                    | sys_rst                                                                 |                5 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine6_row_open                                                    | sys_rst                                                                 |                4 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine7_row_open                                                    | sys_rst                                                                 |                4 |             14 |
|  sys_clk     | soc_basesoc_sdram_bankmachine1_row_open                                                    | sys_rst                                                                 |                2 |             14 |
|  sys_clk     | soc_basesoc_uart_tx_fifo_wrport_we                                                         |                                                                         |                2 |             16 |
|  sys_clk     | soc_basesoc_uart_rx_fifo_wrport_we                                                         |                                                                         |                2 |             16 |
|  sys_clk     | soc_eventsourceprocess2_trigger                                                            | soc_waittimer2_count[0]_i_1_n_0                                         |                5 |             20 |
|  sys_clk     | soc_eventsourceprocess3_trigger                                                            | soc_waittimer3_count[0]_i_1_n_0                                         |                5 |             20 |
|  sys_clk     | soc_eventsourceprocess0_trigger                                                            | soc_waittimer0_count[0]_i_1_n_0                                         |                5 |             20 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_209_reg[0]                                             | VexRiscv/dataCache_1/vns_basesoc_count_reg[19]                          |                5 |             20 |
|  sys_clk     | soc_eventsourceprocess1_trigger                                                            | soc_waittimer1_count[0]_i_1_n_0                                         |                5 |             20 |
|  sys_clk     | soc_spiflash_sr[31]_i_1_n_0                                                                | sys_rst                                                                 |                7 |             22 |
|  sys_clk     | soc_basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce                                          | sys_rst                                                                 |                7 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce                                          | sys_rst                                                                 |                6 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce                                          | sys_rst                                                                 |                8 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce                                          | sys_rst                                                                 |                5 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce                                          | sys_rst                                                                 |                6 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce                                          | sys_rst                                                                 |                7 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce                                          | sys_rst                                                                 |                6 |             23 |
|  sys_clk     | soc_basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce                                          | sys_rst                                                                 |                6 |             23 |
|  sys_clk     | soc_a7ddrphy_bitslip0_value                                                                | soc_a7ddrphy_bitslip7_value                                             |               12 |             24 |
|  sys_clk     | soc_a7ddrphy_bitslip8_value                                                                | soc_a7ddrphy_bitslip15_value                                            |               11 |             24 |
|  sys_clk     | soc_basesoc_sdram_bandwidth_nreads                                                         | soc_basesoc_sdram_bandwidth_nwrites                                     |                6 |             24 |
|  sys_clk     | soc_basesoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                             | soc_basesoc_sdram_bandwidth_nwrites                                     |                6 |             24 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[31]_1                               |                                                                         |                9 |             27 |
|  sys_clk     | VexRiscv/dataCache_1/_zz_47                                                                |                                                                         |               11 |             27 |
|  sys_clk     | VexRiscv/dataCache_1/_zz_5                                                                 |                                                                         |                9 |             30 |
|  sys_clk     |                                                                                            | soc_basesoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0                   |                8 |             31 |
|  sys_clk     | VexRiscv/dataCache_1/CsrPlugin_mepc_reg[0][0]                                              |                                                                         |                9 |             32 |
|  sys_clk     | VexRiscv/_zz_188                                                                           |                                                                         |               11 |             32 |
|  sys_clk     | VexRiscv/CsrPlugin_mtvec                                                                   |                                                                         |               12 |             32 |
|  sys_clk     | VexRiscv/memory_DivPlugin_div_result                                                       |                                                                         |                8 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_pcReg_reg[0]                      | VexRiscv/dataCache_1/reset0                                             |               12 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/_zz_35[31]_i_1_n_0                                                    |                                                                         |               10 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/memory_DivPlugin_rs1_reg[1][0]                                        |                                                                         |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/memory_DivPlugin_accumulator_reg[2][0]                                | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear             |                5 |             32 |
|  sys_clk     |                                                                                            | soc_basesoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0                   |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/victim_bufferReadStream_ready                                         |                                                                         |                6 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_reg[3]      |                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/_zz_196                                                                           | VexRiscv/dataCache_1/reset0                                             |               16 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/_zz_260                                                               |                                                                         |               12 |             32 |
|  sys_clk     | soc_basesoc_timer0_update_value_re                                                         | sys_rst                                                                 |                7 |             32 |
|  sys_clk     | soc_basesoc_ctrl_bus_errors                                                                | sys_rst                                                                 |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_reg[3]      |                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_reg[2]      |                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_reg[3]      |                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_reg[3]      |                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_reg[3]      |                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_reg[3]      |                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/dataCache_1/soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_reg[3]      |                                                                         |                4 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                       |                                                                         |               11 |             35 |
|  sys_clk     |                                                                                            | VexRiscv/dataCache_1/reset0                                             |               22 |             46 |
|  sys_clk     | soc_basesoc_sdram_bandwidth_nreads_status[23]_i_1_n_0                                      | sys_rst                                                                 |               12 |             48 |
|  sys_clk     | soc_basesoc_sdram_bandwidth_period                                                         | sys_rst                                                                 |                9 |             48 |
|  sys_clk     | VexRiscv/dataCache_1/_zz_30                                                                |                                                                         |                6 |             48 |
|  sys_clk     | soc_dna_status                                                                             | sys_rst                                                                 |               12 |             57 |
|  sys_clk     | VexRiscv/dataCache_1/E[0]                                                                  | VexRiscv/dataCache_1/reset0                                             |               31 |             65 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_120                                                    |                                                                         |               29 |             96 |
|  sys_clk     | soc_basesoc_sdram_inti_p0_rddata_valid                                                     | sys_rst                                                                 |               52 |            128 |
|  sys_clk     | VexRiscv/dataCache_1/decode_to_execute_INSTRUCTION_reg[31][0]                              |                                                                         |               53 |            147 |
|  sys_clk     |                                                                                            |                                                                         |               95 |            170 |
|  sys_clk     | VexRiscv/dataCache_1/E[0]                                                                  |                                                                         |               55 |            191 |
|  sys_clk     | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                                |                                                                         |               79 |            246 |
|  sys_clk     |                                                                                            | sys_rst                                                                 |              235 |            746 |
+--------------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                    32 |
| 5      |                     5 |
| 6      |                    10 |
| 7      |                     3 |
| 8      |                    50 |
| 9      |                     4 |
| 10     |                     2 |
| 11     |                     1 |
| 12     |                     4 |
| 14     |                     8 |
| 16+    |                    60 |
+--------+-----------------------+


