#! /Users/yatagaclapotk/Programs/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-17-g30123f894)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x12de04170 .scope module, "priority" "priority" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
o0x120008010 .functor BUFZ 8, c4<zzzzzzzz>; HiZ drive
v0x12de04570_0 .net "a", 7 0, o0x120008010;  0 drivers
v0x12de14630_0 .var "y", 7 0;
E_0x12de04340 .event anyedge, v0x12de04570_0;
S_0x12de043a0 .scope begin, "uaa" "uaa" 2 6, 2 6 0, S_0x12de04170;
 .timescale 0 0;
    .scope S_0x12de04170;
T_0 ;
    %wait E_0x12de04340;
    %fork t_1, S_0x12de043a0;
    %jmp t_0;
    .scope S_0x12de043a0;
t_1 ;
    %load/vec4 v0x12de04570_0;
    %dup/vec4;
    %pushi/vec4 128, 127, 8;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 8;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 32, 31, 8;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 16, 15, 8;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 8, 7, 8;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 8;
    %cmp/z;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 8;
    %cmp/z;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/z;
    %jmp/1 T_0.7, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12de14630_0, 0;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x12de14630_0, 0;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 64, 0, 8;
    %assign/vec4 v0x12de14630_0, 0;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 32, 0, 8;
    %assign/vec4 v0x12de14630_0, 0;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 16, 0, 8;
    %assign/vec4 v0x12de14630_0, 0;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x12de14630_0, 0;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x12de14630_0, 0;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x12de14630_0, 0;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x12de14630_0, 0;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12de04170;
t_0 %join;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/ex4-12/ex4_12.sv";
