\hypertarget{struct_i2_c___type_def}{}\section{I2\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_i2_c___type_def}\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{C\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{C\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{O\+A\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{O\+A\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}{S\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a89623ee198737b29dc0a803310605a83}{S\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a5e1322e27c40bf91d172f9673f205c97}{C\+CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_a5d5764c0ec44b661da957e6343f9e7b5}{T\+R\+I\+SE}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_i2_c___type_def_aa23ced8246d69edb9261a8de1f1e253f}{F\+L\+TR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_i2_c___type_def_a5e1322e27c40bf91d172f9673f205c97}\label{struct_i2_c___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+CR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+CR}

I2C Clock control register, Address offset\+: 0x1C \mbox{\Hypertarget{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+R1@{C\+R1}}
\index{C\+R1@{C\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+R1}

I2C Control register 1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!C\+R2@{C\+R2}}
\index{C\+R2@{C\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+R2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t C\+R2}

I2C Control register 2, Address offset\+: 0x04 \mbox{\Hypertarget{struct_i2_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_i2_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

I2C Data register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_i2_c___type_def_aa23ced8246d69edb9261a8de1f1e253f}\label{struct_i2_c___type_def_aa23ced8246d69edb9261a8de1f1e253f}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!F\+L\+TR@{F\+L\+TR}}
\index{F\+L\+TR@{F\+L\+TR}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{F\+L\+TR}{FLTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t F\+L\+TR}

I2C F\+L\+TR register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}\label{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!O\+A\+R1@{O\+A\+R1}}
\index{O\+A\+R1@{O\+A\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{O\+A\+R1}{OAR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t O\+A\+R1}

I2C Own address register 1, Address offset\+: 0x08 \mbox{\Hypertarget{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}\label{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!O\+A\+R2@{O\+A\+R2}}
\index{O\+A\+R2@{O\+A\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{O\+A\+R2}{OAR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t O\+A\+R2}

I2C Own address register 2, Address offset\+: 0x0C \mbox{\Hypertarget{struct_i2_c___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}\label{struct_i2_c___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!S\+R1@{S\+R1}}
\index{S\+R1@{S\+R1}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+R1}{SR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+R1}

I2C Status register 1, Address offset\+: 0x14 \mbox{\Hypertarget{struct_i2_c___type_def_a89623ee198737b29dc0a803310605a83}\label{struct_i2_c___type_def_a89623ee198737b29dc0a803310605a83}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!S\+R2@{S\+R2}}
\index{S\+R2@{S\+R2}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+R2}{SR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+R2}

I2C Status register 2, Address offset\+: 0x18 \mbox{\Hypertarget{struct_i2_c___type_def_a5d5764c0ec44b661da957e6343f9e7b5}\label{struct_i2_c___type_def_a5d5764c0ec44b661da957e6343f9e7b5}} 
\index{I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}!T\+R\+I\+SE@{T\+R\+I\+SE}}
\index{T\+R\+I\+SE@{T\+R\+I\+SE}!I2\+C\+\_\+\+Type\+Def@{I2\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{T\+R\+I\+SE}{TRISE}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t T\+R\+I\+SE}

I2C T\+R\+I\+SE register, Address offset\+: 0x20 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
