Search.setIndex({"docnames": ["getting_started", "index", "modules/common/doc/module_common", "references", "source/RTL/adder_tree/adder_tree", "source/RTL/adder_tree/binary_adder_tree", "source/RTL/conv/conv_layer", "source/RTL/conv/conv_layer_fc_tb", "source/RTL/mac/fc_layer", "source/RTL/mac/mac", "source/RTL/mac/pipelined_mac", "source/RTL/mac/mac_layer", "source/RTL/types_pkg"], "filenames": ["getting_started.rst", "index.rst", "modules/common/doc/module_common.rst", "references.rst", "source/RTL/adder_tree/adder_tree.rst", "source/RTL/adder_tree/binary_adder_tree.rst", "source/RTL/conv/conv_layer.rst", "source/RTL/conv/conv_layer_fc_tb.rst", "source/RTL/mac/fc_layer.rst", "source/RTL/mac/mac.rst", "source/RTL/mac/pipelined_mac.rst", "source/RTL/mac/mac_layer.rst", "source/RTL/types_pkg.rst"], "titles": ["Getting started", "Welcome to the YOLO implementation on FPGA\u2019s documentation!", "Module common", "References", "Entity: adder_tree", "Entity: binary_adder_tree", "Entity: conv_layer", "Entity: conv_layer_fc_tb", "Entity: fc_layer", "Entity: mac", "Entity: pipelined_mac", "Entity: mac_layer", "Package: types_pkg"], "terms": {"clone": 0, "repo": 0, "git": 0, "http": 0, "github": [0, 2], "com": 0, "timotheecharrierelsi": 0, "yolo": 0, "fpga": [0, 3], "vhdl": 0, "tree": [0, 4, 5, 8], "dev": 0, "synthesiz": 0, "i": [0, 1, 2, 4, 5, 10], "found": 0, "src": 0, "rtl": 0, "folder": 0, "testbench": 0, "bench": 0, "The": [0, 2, 10], "librari": 0, "types_pkg": [0, 1], "requir": [0, 4, 5], "all": 0, "modul": 0, "file": [0, 4, 5, 6, 7, 8, 9, 10, 11, 12], "must": [0, 5], "handl": [0, 4, 5, 6, 7, 9, 10], "2008": 0, "thi": [1, 4, 5, 6, 7, 8, 9, 10, 11], "project": 1, "under": 1, "activ": [1, 4, 5, 6, 7, 8, 9, 10, 11], "develop": 1, "In": 1, "case": [1, 2], "enable_output_regist": 1, "set": 1, "doe": 1, "keep": 1, "track": 1, "exact": 1, "level": [1, 3], "write": 1, "side": 1, "when": 1, "word": 1, "output": [1, 2, 4, 5, 6, 7, 8, 9, 10, 11], "regist": [1, 8], "e": [1, 6, 7], "g": [1, 6, 7], "fifo": 1, "empti": 1, "write_level": 1, "report": 1, "one": [1, 2], "higher": 1, "than": 1, "real": [1, 4, 5], "get": 1, "start": 1, "sourc": [1, 2], "code": [1, 2], "packag": [1, 4, 5], "type": [1, 4, 5, 6, 7, 8, 9, 10, 11], "entiti": 1, "adder_tre": [1, 8], "diagram": 1, "descript": 1, "gener": 1, "port": 1, "signal": [1, 9], "constant": 1, "process": 1, "binary_adder_tre": 1, "mac": [1, 6, 7, 11], "pipelined_mac": [1, 6, 7, 11], "mac_layer": 1, "fc_layer": 1, "instanti": 1, "conv_lay": 1, "conv_layer_bi": 1, "common": 1, "full_add": 1, "v": 1, "ripple_carry_add": 1, "carry_select_add": 1, "refer": 1, "view": 2, "full": [2, 8], "adder": [2, 4, 5, 8], "input": [2, 4, 5, 6, 7, 8, 11], "b": 2, "cin": 2, "sum": [2, 4, 5], "cout": 2, "combin": 2, "logic": 2, "assign": 2, "endmodul": 2, "text": 2, "oplu": 2, "c": 2, "c_": 2, "out": [2, 4, 5, 6, 7, 8, 9, 10, 11], "rippl": 2, "carri": 2, "adder100": 2, "paramet": 2, "data_width": 2, "100": 2, "1": [2, 3, 4, 5, 6, 7, 8, 9, 10, 11], "0": [2, 4, 5, 6, 7, 8, 9, 10, 11], "drawback": 2, "delai": 2, "an": [2, 4, 8, 9, 10, 12], "comput": 2, "from": 2, "worst": 2, "fairli": 2, "slow": 2, "second": [2, 9, 10], "stage": [2, 4, 5], "cannot": 2, "begin": 2, "its": 2, "until": [2, 4, 5], "first": [2, 9, 10], "ha": 2, "finish": 2, "see": 2, "reduc": [2, 4, 5], "One": 2, "improv": [2, 10], "select": 2, "shown": 2, "below": 2, "same": 2, "befor": 2, "we": 2, "duplic": 2, "assum": 2, "carry_in": 2, "us": [2, 4, 5, 6, 7, 8, 11], "fast": 2, "2": [2, 3, 5, 6, 7, 8, 9, 10, 11], "multiplex": 2, "which": 2, "result": [2, 9, 10, 11], "happen": 2, "correct": 2, "top_modul": 2, "31": 2, "reg": 2, "wire": 2, "15": 2, "con2": 2, "alt_sum1": 2, "alt_sum2": 2, "add16": 2, "adder1": 2, "adder_sel1": 2, "16": 2, "adder_sel2": 2, "alwai": 2, "endcas": 2, "end": 2, "more": 2, "compon": 2, "heji": 3, "yu": 3, "jun": 3, "cheng": 3, "xiangnan": 3, "zhang": 3, "yuzh": 3, "gao": 3, "kuizhi": 3, "mei": 3, "implement": [3, 4, 5, 6, 7, 8, 9, 10, 11], "convolut": [3, 6, 7, 11], "neural": 3, "network": 3, "co": 3, "design": [3, 10], "high": 3, "synthesi": 3, "verilog": 3, "hdl": 3, "volum": 3, "ieee": 3, "2020": 3, "doi": 3, "10": 3, "1109": 3, "icsict49897": 3, "9278149": 3, "kamel": 3, "abdelouahab": 3, "maxim": 3, "pelcat": 3, "jocelyn": 3, "serot": 3, "fran\u00e3": 3, "oi": 3, "berri": 3, "acceler": 3, "cnn": 3, "infer": 3, "survei": 3, "2018": 3, "arxiv": 3, "1806": 3, "01683": 3, "vhd": [4, 5, 6, 7, 8, 9, 10, 11, 12], "brief": [4, 5, 6, 7, 8, 9, 10, 11, 12], "provid": [4, 5], "architectur": [4, 5], "author": [4, 5, 6, 7, 8, 9, 10, 11], "timoth\u00e9": [4, 5, 6, 7, 8, 9, 10, 11], "charrier": [4, 5, 6, 7, 8, 9, 10, 11], "pipelin": [4, 5, 6, 7, 8, 10, 11], "multi": [4, 5], "operand": [4, 5, 6, 7, 8, 9, 10, 11], "moa": [4, 5], "It": [4, 5, 6, 7, 8, 9, 10, 11], "multipl": [4, 5, 8, 9, 10], "structur": [4, 5], "number": [4, 5, 6, 7], "half": [4, 5], "each": [4, 5, 6, 7, 8, 9, 10, 11], "final": [4, 5], "obtain": [4, 5], "name": [4, 5, 6, 7, 8, 9, 10, 11], "valu": [4, 5, 6, 7, 8, 9, 10, 11], "n_opd": [4, 5], "integ": [4, 5, 6, 7, 8, 9, 10, 11], "12": 4, "bitwidth": [4, 5, 6, 7, 8, 9, 10, 11], "8": [4, 5, 6, 7, 8, 9, 10, 11], "bit": [4, 5, 6, 7, 8, 9, 10, 11], "width": [4, 5, 6, 7, 8, 9, 10, 11], "direct": [4, 5, 6, 7, 8, 9, 10, 11], "clock": [4, 5, 6, 7, 8, 9, 10, 11], "std_logic": [4, 5, 6, 7, 8, 9, 10, 11], "reset_n": [4, 5, 6, 7, 8, 9, 10, 11], "reset": [4, 5, 6, 7, 8, 9, 10, 11], "low": [4, 5, 6, 7, 8, 9, 10, 11], "state": [4, 5, 6, 7, 8, 9, 10, 11], "i_data": [4, 5, 6, 7, 8], "t_vec": [4, 5, 6, 7, 8, 11, 12], "downto": [4, 5, 6, 7, 8, 9, 10, 11], "data": [4, 5, 6, 7, 8, 11], "vector": [4, 5, 8], "o_data": [4, 5], "std_logic_vector": [4, 5, 6, 7, 8, 9, 10, 11], "n_stage": [4, 5], "ceil": [4, 5], "log2": [4, 5], "complet": [4, 5], "addit": [4, 5, 8, 9, 10], "unnam": [4, 5, 6, 7, 9, 10], "synchron": [4, 5, 6, 7, 9, 10], "asynchron": [4, 5, 6, 7, 9, 10], "oper": [4, 5, 6, 7, 9, 10, 11], "binari": 5, "power": 5, "multipli": [6, 7, 9, 10, 11], "accumul": [6, 7, 9, 10, 11], "unit": [6, 7, 9, 10, 11], "3x3": [6, 7, 11], "kernel": [6, 7, 11], "perform": [6, 7, 8, 9, 10, 11], "over": [6, 7, 11], "layer": [6, 7, 8], "channel_numb": [6, 7], "3": [6, 7, 11], "channel": [6, 7], "imag": [6, 7], "kernel_s": [6, 7, 11], "size": [6, 7, 8, 11], "i_en": [6, 7, 8, 9, 10, 11], "enabl": [6, 7, 8, 9, 10, 11], "t_mat": [6, 7, 12], "x": [6, 7, 11], "i_kernel": [6, 7], "i_bia": [6, 7], "bia": [6, 7], "o_i": [6, 7, 11], "mac_out": [6, 7, 11], "intermedi": [6, 7, 11], "hold": [6, 7, 11], "r_count": 6, "counter": 6, "fulli": 8, "connect": 8, "vector_s": 8, "i_weight": 8, "weight": 8, "o_sum": 8, "r_mult_to_add": 8, "between": 8, "r_sum": 8, "adder_tree_inst": 8, "two": [9, 10], "follow": [9, 10], "third": [9, 10], "add": [9, 10], "i_a": [9, 10], "i_b": [9, 10], "i_c": [9, 10], "o_p": [9, 10], "ex": 11, "i_x": 11, "i_theta": 11, "arrai": 12, "natur": 12, "rang": 12, "defin": 12, "unconstrain": 12}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"get": 0, "start": 0, "sourc": 0, "code": 0, "welcom": 1, "yolo": 1, "implement": 1, "fpga": 1, "": 1, "document": 1, "user": 1, "guid": 1, "rtl": 1, "modul": [1, 2], "bibliographi": 1, "common": 2, "full_add": 2, "v": 2, "ripple_carry_add": 2, "carry_select_add": 2, "refer": 3, "entiti": [4, 5, 6, 7, 8, 9, 10, 11], "adder_tre": 4, "diagram": [4, 5, 6, 7, 8, 9, 10, 11], "descript": [4, 5, 6, 7, 8, 9, 10, 11], "gener": [4, 5, 6, 7, 8, 9, 10, 11], "port": [4, 5, 6, 7, 8, 9, 10, 11], "signal": [4, 5, 6, 7, 8, 10, 11], "constant": [4, 5], "process": [4, 5, 6, 7, 9, 10], "binary_adder_tre": 5, "conv_lay": 6, "conv_layer_bi": 7, "fc_layer": 8, "instanti": 8, "mac": 9, "pipelined_mac": 10, "mac_layer": 11, "packag": 12, "types_pkg": 12, "type": 12}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.intersphinx": 1, "sphinxcontrib.bibtex": 9, "sphinx": 60}, "alltitles": {"Getting started": [[0, "getting-started"]], "Source code": [[0, "source-code"]], "Welcome to the YOLO implementation on FPGA\u2019s documentation!": [[1, "welcome-to-the-yolo-implementation-on-fpga-s-documentation"]], "User guide": [[1, null]], "RTL": [[1, null]], "Modules": [[1, null]], "Bibliography": [[1, null]], "Module common": [[2, "module-common"]], "full_adder.v": [[2, "full-adder-v"]], "ripple_carry_adder.v": [[2, "ripple-carry-adder-v"]], "carry_select_adder.v": [[2, "carry-select-adder-v"]], "References": [[3, "references"]], "Entity: adder_tree": [[4, "entity-adder-tree"]], "Diagram": [[4, "diagram"], [5, "diagram"], [6, "diagram"], [7, "diagram"], [8, "diagram"], [9, "diagram"], [10, "diagram"], [11, "diagram"]], "Description": [[4, "description"], [5, "description"], [6, "description"], [7, "description"], [8, "description"], [9, "description"], [10, "description"], [11, "description"]], "Generics": [[4, "generics"], [5, "generics"], [6, "generics"], [7, "generics"], [8, "generics"], [9, "generics"], [10, "generics"], [11, "generics"]], "Ports": [[4, "ports"], [5, "ports"], [6, "ports"], [7, "ports"], [8, "ports"], [9, "ports"], [10, "ports"], [11, "ports"]], "Signals": [[4, "signals"], [5, "signals"], [6, "signals"], [7, "signals"], [8, "signals"], [10, "signals"], [11, "signals"]], "Constants": [[4, "constants"], [5, "constants"]], "Processes": [[4, "processes"], [5, "processes"], [6, "processes"], [7, "processes"], [9, "processes"], [10, "processes"]], "Entity: binary_adder_tree": [[5, "entity-binary-adder-tree"]], "Entity: conv_layer": [[6, "entity-conv-layer"]], "Entity: conv_layer_fc_tb": [[7, "entity-conv-layer-bis"]], "Entity: fc_layer": [[8, "entity-fc-layer"]], "Instantiations": [[8, "instantiations"]], "Entity: mac": [[9, "entity-mac"]], "Entity: pipelined_mac": [[10, "entity-pipelined-mac"]], "Entity: mac_layer": [[11, "entity-pipelined-mac33"]], "Package: types_pkg": [[12, "package-types-pkg"]], "Types": [[12, "types"]]}, "indexentries": {}})