// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.061600,HLS_SYN_LAT=5,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=429,HLS_SYN_LUT=2205,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 19'd1;
parameter    ap_ST_fsm_state2 = 19'd2;
parameter    ap_ST_fsm_state3 = 19'd4;
parameter    ap_ST_fsm_state4 = 19'd8;
parameter    ap_ST_fsm_state5 = 19'd16;
parameter    ap_ST_fsm_state6 = 19'd32;
parameter    ap_ST_fsm_state7 = 19'd64;
parameter    ap_ST_fsm_state8 = 19'd128;
parameter    ap_ST_fsm_state9 = 19'd256;
parameter    ap_ST_fsm_state10 = 19'd512;
parameter    ap_ST_fsm_state11 = 19'd1024;
parameter    ap_ST_fsm_state12 = 19'd2048;
parameter    ap_ST_fsm_state13 = 19'd4096;
parameter    ap_ST_fsm_state14 = 19'd8192;
parameter    ap_ST_fsm_state15 = 19'd16384;
parameter    ap_ST_fsm_state16 = 19'd32768;
parameter    ap_ST_fsm_state17 = 19'd65536;
parameter    ap_ST_fsm_state18 = 19'd131072;
parameter    ap_ST_fsm_state19 = 19'd262144;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;

reg   [31:0] g_pc;
reg   [0:0] g_error;
reg   [4:0] g_xreg_address0;
reg    g_xreg_ce0;
reg    g_xreg_we0;
reg   [31:0] g_xreg_d0;
wire   [31:0] g_xreg_q0;
reg   [31:0] reg_737;
(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state7;
reg   [6:0] op_code_reg_1508;
reg   [31:0] pc_reg_1491;
wire    ap_CS_fsm_state1;
wire   [6:0] op_code_fu_780_p1;
reg   [2:0] funct3_reg_1519;
reg   [6:0] funct7_reg_1524;
reg   [4:0] rd_reg_1529;
reg   [4:0] rs2_reg_1535;
wire   [20:0] imm_6_fu_987_p3;
reg   [20:0] imm_6_reg_1545;
reg   [31:0] source1_reg_1550;
wire    ap_CS_fsm_state3;
wire   [31:0] imm_8_fu_1096_p3;
reg   [31:0] imm_8_reg_1569;
reg   [31:0] result_17_reg_1579;
wire    ap_CS_fsm_state4;
wire   [16:0] write_addr_fu_1149_p4;
reg   [16:0] write_addr_reg_1597;
wire   [0:0] branch_5_fu_1164_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] grp_fu_698_p2;
wire   [0:0] branch_3_fu_1170_p2;
wire   [0:0] grp_fu_702_p2;
wire   [0:0] branch_1_fu_1176_p2;
wire   [0:0] branch_fu_1180_p2;
wire   [1:0] offset_1_fu_1194_p2;
reg   [1:0] offset_1_reg_1645;
wire   [1:0] offset_fu_1206_p2;
reg   [1:0] offset_reg_1652;
wire   [31:0] zext_ln162_fu_1218_p1;
wire    ap_CS_fsm_state8;
wire   [31:0] zext_ln160_fu_1226_p1;
wire    ap_CS_fsm_state9;
wire   [31:0] zext_ln153_fu_1294_p1;
wire    ap_CS_fsm_state10;
wire  signed [31:0] sext_ln141_fu_1298_p1;
wire    ap_CS_fsm_state11;
wire  signed [31:0] sext_ln139_fu_1306_p1;
wire    ap_CS_fsm_state12;
wire  signed [31:0] sext_ln132_fu_1374_p1;
wire    ap_CS_fsm_state13;
wire   [31:0] result_12_fu_1387_p5;
wire    ap_CS_fsm_state14;
wire   [31:0] result_11_fu_1402_p5;
wire    ap_CS_fsm_state15;
wire   [31:0] result_10_fu_1417_p5;
wire    ap_CS_fsm_state16;
wire   [31:0] result_9_fu_1429_p5;
wire   [31:0] result_8_fu_1441_p5;
wire   [31:0] result_7_fu_1453_p5;
wire   [31:0] result_execute_arithm_fu_685_ap_return;
reg   [31:0] result_reg_1716;
wire    ap_CS_fsm_state17;
wire    result_execute_arithm_fu_685_ap_ready;
wire   [0:0] result_execute_arithm_fu_685_g_error;
wire    result_execute_arithm_fu_685_g_error_ap_vld;
reg   [31:0] empty_reg_247;
wire   [0:0] ap_phi_mux_write_reg_0_phi_fu_262_p54;
reg   [0:0] write_reg_0_reg_257;
wire    ap_CS_fsm_state18;
reg   [31:0] result_813_reg_345;
wire   [0:0] ap_phi_mux_write_mem_0_ph_phi_fu_422_p54;
reg   [0:0] write_mem_0_ph_reg_417;
wire   [0:0] ap_phi_mux_branch_2_ph_phi_fu_509_p54;
reg   [0:0] branch_2_ph_reg_505;
reg   [16:0] write_addr_0_ph_reg_586;
reg   [31:0] ap_phi_mux_empty_16_phi_fu_667_p6;
reg   [31:0] empty_16_reg_664;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state19;
wire   [31:0] grp_fu_706_p2;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_679_p4;
wire   [31:0] add_ln382_fu_1474_p2;
wire   [63:0] zext_ln29_fu_775_p1;
wire   [63:0] zext_ln42_fu_834_p1;
wire   [63:0] zext_ln43_fu_995_p1;
wire   [63:0] zext_ln124_fu_1132_p1;
wire   [63:0] zext_ln176_fu_1159_p1;
wire   [63:0] zext_ln376_fu_1184_p1;
wire   [63:0] zext_ln376_1_fu_1465_p1;
wire   [63:0] zext_ln379_fu_1469_p1;
wire   [0:0] icmp_ln26_fu_753_p2;
wire   [1:0] trunc_ln25_fu_749_p1;
wire   [16:0] lshr_ln_fu_765_p4;
wire   [4:0] rs1_fu_814_p4;
wire   [6:0] tmp_1_fu_849_p4;
wire   [4:0] tmp_s_fu_839_p4;
wire   [11:0] imm_1_fu_859_p3;
wire   [0:0] tmp_5_fu_899_p3;
wire   [0:0] tmp_4_fu_891_p3;
wire   [5:0] tmp_3_fu_881_p4;
wire   [3:0] tmp_2_fu_871_p4;
wire   [12:0] imm_2_fu_907_p6;
wire   [7:0] tmp_8_fu_943_p4;
wire   [0:0] tmp_7_fu_935_p3;
wire   [9:0] tmp_6_fu_925_p4;
wire   [0:0] icmp_ln46_fu_967_p2;
wire  signed [20:0] sext_ln401_1_fu_921_p1;
wire   [20:0] imm_4_fu_953_p6;
wire   [0:0] icmp_ln46_1_fu_981_p2;
wire  signed [20:0] sext_ln401_fu_867_p1;
wire   [20:0] imm_5_fu_973_p3;
wire   [11:0] imm_fu_999_p4;
wire   [19:0] tmp_fu_1013_p4;
wire   [0:0] icmp_ln46_2_fu_1034_p2;
wire   [0:0] icmp_ln46_3_fu_1039_p2;
wire   [0:0] or_ln46_fu_1044_p2;
wire   [31:0] imm_3_fu_1023_p3;
wire  signed [31:0] sext_ln401_2_fu_1031_p1;
wire   [0:0] icmp_ln46_4_fu_1058_p2;
wire   [0:0] icmp_ln46_5_fu_1063_p2;
wire   [0:0] icmp_ln46_6_fu_1068_p2;
wire   [0:0] icmp_ln46_7_fu_1073_p2;
wire   [0:0] or_ln46_2_fu_1084_p2;
wire   [0:0] or_ln46_1_fu_1078_p2;
wire   [0:0] or_ln46_3_fu_1090_p2;
wire  signed [31:0] sext_ln52_fu_1009_p1;
wire   [31:0] imm_7_fu_1050_p3;
wire   [18:0] trunc_ln122_1_fu_1113_p1;
wire   [18:0] trunc_ln122_fu_1110_p1;
wire   [18:0] add_ln122_fu_1116_p2;
wire   [16:0] mem_pos_fu_1122_p4;
wire   [18:0] trunc_ln174_1_fu_1140_p1;
wire   [18:0] trunc_ln174_fu_1137_p1;
wire   [18:0] add_ln174_fu_1143_p2;
wire   [1:0] trunc_ln122_3_fu_1191_p1;
wire   [1:0] trunc_ln122_2_fu_1188_p1;
wire   [1:0] trunc_ln174_3_fu_1203_p1;
wire   [1:0] trunc_ln174_2_fu_1200_p1;
wire   [15:0] grp_fu_713_p4;
wire   [15:0] result_15_fu_1222_p1;
wire   [0:0] grp_fu_732_p2;
wire   [7:0] tmp_14_fu_1254_p4;
wire   [7:0] tmp_13_fu_1244_p4;
wire   [0:0] grp_fu_727_p2;
wire   [0:0] grp_fu_722_p2;
wire   [7:0] trunc_ln149_fu_1240_p1;
wire   [7:0] tmp_12_fu_1230_p4;
wire   [0:0] or_ln148_fu_1272_p2;
wire   [7:0] select_ln148_fu_1264_p3;
wire   [7:0] select_ln148_1_fu_1278_p3;
wire   [7:0] result_5_fu_1286_p3;
wire   [15:0] result_13_fu_1302_p1;
wire   [7:0] tmp_11_fu_1334_p4;
wire   [7:0] tmp_10_fu_1324_p4;
wire   [7:0] trunc_ln128_fu_1320_p1;
wire   [7:0] tmp_9_fu_1310_p4;
wire   [0:0] or_ln127_fu_1352_p2;
wire   [7:0] select_ln127_fu_1344_p3;
wire   [7:0] select_ln127_1_fu_1358_p3;
wire   [7:0] result_4_fu_1366_p3;
wire   [15:0] trunc_ln193_fu_1384_p1;
wire   [15:0] trunc_ln191_fu_1399_p1;
wire   [7:0] trunc_ln180_fu_1414_p1;
reg   [18:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_condition_423;
reg    ap_condition_427;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 g_pc = 32'd0;
#0 g_error = 1'd0;
#0 ap_CS_fsm = 19'd1;
end

processor_g_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
g_xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_xreg_address0),
    .ce0(g_xreg_ce0),
    .we0(g_xreg_we0),
    .d0(g_xreg_d0),
    .q0(g_xreg_q0)
);

processor_execute_arithm result_execute_arithm_fu_685(
    .ap_ready(result_execute_arithm_fu_685_ap_ready),
    .op_code_val(op_code_reg_1508),
    .funct3_val(funct3_reg_1519),
    .funct7_val(funct7_reg_1524),
    .source1_val(source1_reg_1550),
    .source2_val(result_17_reg_1579),
    .imm_val(imm_8_reg_1569),
    .pc_val(pc_reg_1491),
    .g_error(result_execute_arithm_fu_685_g_error),
    .g_error_ap_vld(result_execute_arithm_fu_685_g_error_ap_vld),
    .ap_return(result_execute_arithm_fu_685_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        g_pc <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            g_pc <= ap_phi_mux_storemerge_phi_fu_679_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1519 == 3'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        branch_2_ph_reg_505 <= branch_fu_1180_p2;
    end else if (((funct3_reg_1519 == 3'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        branch_2_ph_reg_505 <= branch_1_fu_1176_p2;
    end else if (((funct3_reg_1519 == 3'd4) & (1'b1 == ap_CS_fsm_state5))) begin
        branch_2_ph_reg_505 <= grp_fu_702_p2;
    end else if (((funct3_reg_1519 == 3'd5) & (1'b1 == ap_CS_fsm_state5))) begin
        branch_2_ph_reg_505 <= branch_3_fu_1170_p2;
    end else if (((funct3_reg_1519 == 3'd6) & (1'b1 == ap_CS_fsm_state5))) begin
        branch_2_ph_reg_505 <= grp_fu_698_p2;
    end else if (((funct3_reg_1519 == 3'd7) & (1'b1 == ap_CS_fsm_state5))) begin
        branch_2_ph_reg_505 <= branch_5_fu_1164_p2;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (~(offset_fu_1206_p2 == 2'd2) & ~(offset_fu_1206_p2 == 2'd0) & (funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | (~(offset_1_fu_1194_p2 == 2'd2) & ~(offset_1_fu_1194_p2 == 2'd0) & (funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7)) | (~(offset_1_fu_1194_p2 == 2'd2) & ~(offset_1_fu_1194_p2 == 2'd0) & (funct3_reg_1519 == 3'd5) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7)) | (~(funct3_reg_1519 == 3'd2) & ~(funct3_reg_1519 == 3'd0) & ~(funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | ((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | ((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 
    == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd3)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd0)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd1)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd2)) | ((1'b1 == ap_CS_fsm_state13) & ((funct3_reg_1519 == 3'd6) | ((funct3_reg_1519 == 3'd3) | (funct3_reg_1519 == 3'd7)))) | ((funct3_reg_1519 == 3'd0) & (1'b1 == ap_CS_fsm_state13)) | ((1'b1 == ap_CS_fsm_state4) & (((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd99)) | ((funct3_reg_1519 == 3'd3) & (op_code_reg_1508 == 7'd99)))))) begin
        branch_2_ph_reg_505 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(op_code_reg_1508 == 7'd111) & ~(op_code_reg_1508 == 7'd103) & (ap_phi_mux_branch_2_ph_phi_fu_509_p54 == 1'd1) & (ap_phi_mux_write_mem_0_ph_phi_fu_422_p54 == 1'd0) & (1'b1 == ap_CS_fsm_state19)) | (~(op_code_reg_1508 == 7'd111) & ~(op_code_reg_1508 == 7'd103) & (ap_phi_mux_branch_2_ph_phi_fu_509_p54 == 1'd1) & (ap_phi_mux_write_mem_0_ph_phi_fu_422_p54 == 1'd1) & (1'b1 == ap_CS_fsm_state19)))) begin
        empty_16_reg_664 <= pc_reg_1491;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        empty_16_reg_664 <= empty_reg_247;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((op_code_reg_1508 == 7'd111)) begin
            empty_reg_247 <= pc_reg_1491;
        end else if ((op_code_reg_1508 == 7'd103)) begin
            empty_reg_247 <= source1_reg_1550;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln26_fu_753_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1)) | (~(funct3_reg_1519 == 3'd2) & ~(funct3_reg_1519 == 3'd0) & ~(funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state13) & ((funct3_reg_1519 == 3'd6) | ((funct3_reg_1519 == 3'd3) | (funct3_reg_1519 == 3'd7)))) | ((1'b1 == ap_CS_fsm_state4) & (((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd99)) | ((funct3_reg_1519 == 3'd3) & (op_code_reg_1508 == 7'd99)))))) begin
        g_error <= 1'd1;
    end else if (((result_execute_arithm_fu_685_g_error_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        g_error <= result_execute_arithm_fu_685_g_error;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd2))) begin
        result_813_reg_345 <= result_10_fu_1417_p5;
    end else if (((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd1))) begin
        result_813_reg_345 <= result_9_fu_1429_p5;
    end else if (((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd0))) begin
        result_813_reg_345 <= result_8_fu_1441_p5;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        result_813_reg_345 <= result_12_fu_1387_p5;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        result_813_reg_345 <= result_11_fu_1402_p5;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        result_813_reg_345 <= sext_ln141_fu_1298_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        result_813_reg_345 <= sext_ln139_fu_1306_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        result_813_reg_345 <= zext_ln162_fu_1218_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        result_813_reg_345 <= zext_ln160_fu_1226_p1;
    end else if (((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd3))) begin
        result_813_reg_345 <= result_7_fu_1453_p5;
    end else if (((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7))) begin
        result_813_reg_345 <= result_17_reg_1579;
    end else if (((funct3_reg_1519 == 3'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        result_813_reg_345 <= sext_ln132_fu_1374_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        result_813_reg_345 <= zext_ln153_fu_1294_p1;
    end else if (((~(offset_fu_1206_p2 == 2'd2) & ~(offset_fu_1206_p2 == 2'd0) & (funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | (~(funct3_reg_1519 == 3'd2) & ~(funct3_reg_1519 == 3'd0) & ~(funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | ((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7)))) begin
        result_813_reg_345 <= memory_q0;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        result_813_reg_345 <= result_reg_1716;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (~(offset_fu_1206_p2 == 2'd2) & ~(offset_fu_1206_p2 == 2'd0) & (funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | (~(funct3_reg_1519 == 3'd2) & ~(funct3_reg_1519 == 3'd0) & ~(funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | ((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd3)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd0)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd1)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd2)))) begin
        write_mem_0_ph_reg_417 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (~(offset_1_fu_1194_p2 == 2'd2) & ~(offset_1_fu_1194_p2 == 2'd0) & (funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7)) | (~(offset_1_fu_1194_p2 == 2'd2) & ~(offset_1_fu_1194_p2 == 2'd0) & (funct3_reg_1519 == 3'd5) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7)) | ((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state13) & ((funct3_reg_1519 == 3'd6) | ((funct3_reg_1519 == 3'd3) | (funct3_reg_1519 == 3'd7)))) | ((funct3_reg_1519 == 3'd0) & (1'b1 == ap_CS_fsm_state13)) | ((funct3_reg_1519 == 3'd0) & (1'b1 == ap_CS_fsm_state5)) | ((funct3_reg_1519 == 3'd1) & (1'b1 == ap_CS_fsm_state5)) | ((funct3_reg_1519 == 3'd4) & (1'b1 == ap_CS_fsm_state5)) | ((funct3_reg_1519 == 3'd5) & (1'b1 == ap_CS_fsm_state5)) | ((funct3_reg_1519 == 3'd6) & (1'b1 
    == ap_CS_fsm_state5)) | ((funct3_reg_1519 == 3'd7) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_CS_fsm_state4) & (((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd99)) | ((funct3_reg_1519 == 3'd3) & (op_code_reg_1508 == 7'd99)))))) begin
        write_mem_0_ph_reg_417 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (~(offset_fu_1206_p2 == 2'd2) & ~(offset_fu_1206_p2 == 2'd0) & (funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | (~(funct3_reg_1519 == 3'd2) & ~(funct3_reg_1519 == 3'd0) & ~(funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | ((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd3)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd0)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd1)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd2)) | ((funct3_reg_1519 == 3'd0) & (1'b1 == ap_CS_fsm_state5)) | ((funct3_reg_1519 == 3'd1) & (1'b1 == ap_CS_fsm_state5)) | ((funct3_reg_1519 == 3'd4) & (1'b1 == ap_CS_fsm_state5)) | ((funct3_reg_1519 == 3'd5) & (1'b1 == ap_CS_fsm_state5)) | ((funct3_reg_1519 == 3'd6) & (1'b1 == ap_CS_fsm_state5)) | ((funct3_reg_1519 == 3'd7) & (1'b1 == ap_CS_fsm_state5)) 
    | ((1'b1 == ap_CS_fsm_state4) & (((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd99)) | ((funct3_reg_1519 == 3'd3) & (op_code_reg_1508 == 7'd99)))))) begin
        write_reg_0_reg_257 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (~(offset_1_fu_1194_p2 == 2'd2) & ~(offset_1_fu_1194_p2 == 2'd0) & (funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7)) | (~(offset_1_fu_1194_p2 == 2'd2) & ~(offset_1_fu_1194_p2 == 2'd0) & (funct3_reg_1519 == 3'd5) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7)) | ((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state13) & ((funct3_reg_1519 == 3'd6) | ((funct3_reg_1519 == 3'd3) | (funct3_reg_1519 == 3'd7)))) | ((funct3_reg_1519 == 3'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        write_reg_0_reg_257 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct3_reg_1519 <= {{memory_q0[14:12]}};
        funct7_reg_1524 <= {{memory_q0[31:25]}};
        imm_6_reg_1545 <= imm_6_fu_987_p3;
        op_code_reg_1508 <= op_code_fu_780_p1;
        rd_reg_1529 <= {{memory_q0[11:7]}};
        rs2_reg_1535 <= {{memory_q0[24:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        imm_8_reg_1569 <= imm_8_fu_1096_p3;
        source1_reg_1550 <= g_xreg_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7))) begin
        offset_1_reg_1645 <= offset_1_fu_1194_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7))) begin
        offset_reg_1652 <= offset_fu_1206_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        pc_reg_1491 <= g_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) | ((op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | ((op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7)))) begin
        reg_737 <= memory_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        result_17_reg_1579 <= g_xreg_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        result_reg_1716 <= result_execute_arithm_fu_685_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (~(offset_fu_1206_p2 == 2'd2) & ~(offset_fu_1206_p2 == 2'd0) & (funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | (~(funct3_reg_1519 == 3'd2) & ~(funct3_reg_1519 == 3'd0) & ~(funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | ((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd3)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd0)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd1)) | ((1'b1 == ap_CS_fsm_state16) & (offset_reg_1652 == 2'd2)))) begin
        write_addr_0_ph_reg_586 <= write_addr_reg_1597;
    end
end

always @ (posedge ap_clk) begin
    if (((op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state4))) begin
        write_addr_reg_1597 <= {{add_ln174_fu_1143_p2[18:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((~(op_code_reg_1508 == 7'd111) & ~(op_code_reg_1508 == 7'd103) & (ap_phi_mux_branch_2_ph_phi_fu_509_p54 == 1'd1) & (ap_phi_mux_write_mem_0_ph_phi_fu_422_p54 == 1'd0) & (1'b1 == ap_CS_fsm_state19)) | (~(op_code_reg_1508 == 7'd111) & ~(op_code_reg_1508 == 7'd103) & (ap_phi_mux_branch_2_ph_phi_fu_509_p54 == 1'd1) & (ap_phi_mux_write_mem_0_ph_phi_fu_422_p54 == 1'd1) & (1'b1 == ap_CS_fsm_state19)))) begin
        ap_phi_mux_empty_16_phi_fu_667_p6 = pc_reg_1491;
    end else begin
        ap_phi_mux_empty_16_phi_fu_667_p6 = empty_16_reg_664;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        if ((1'b1 == ap_condition_427)) begin
            ap_phi_mux_storemerge_phi_fu_679_p4 = add_ln382_fu_1474_p2;
        end else if ((1'b1 == ap_condition_423)) begin
            ap_phi_mux_storemerge_phi_fu_679_p4 = grp_fu_706_p2;
        end else begin
            ap_phi_mux_storemerge_phi_fu_679_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_phi_fu_679_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        g_xreg_address0 = zext_ln376_1_fu_1465_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_xreg_address0 = zext_ln376_fu_1184_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        g_xreg_address0 = zext_ln43_fu_995_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        g_xreg_address0 = zext_ln42_fu_834_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        g_xreg_address0 = 5'd0;
    end else begin
        g_xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state6))) begin
        g_xreg_ce0 = 1'b1;
    end else begin
        g_xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        g_xreg_d0 = result_813_reg_345;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_xreg_d0 = grp_fu_706_p2;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        g_xreg_d0 = 32'd0;
    end else begin
        g_xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state6) | (~(op_code_reg_1508 == 7'd111) & ~(op_code_reg_1508 == 7'd103) & (ap_phi_mux_write_reg_0_phi_fu_262_p54 == 1'd1) & (1'b1 == ap_CS_fsm_state19)))) begin
        g_xreg_we0 = 1'b1;
    end else begin
        g_xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        memory_address0 = zext_ln379_fu_1469_p1;
    end else if (((op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = zext_ln176_fu_1159_p1;
    end else if (((op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        memory_address0 = zext_ln124_fu_1132_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln29_fu_775_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state19) | ((op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state4)) | ((op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state4)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(op_code_reg_1508 == 7'd111) & ~(op_code_reg_1508 == 7'd103) & (ap_phi_mux_write_mem_0_ph_phi_fu_422_p54 == 1'd1) & (1'b1 == ap_CS_fsm_state19))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (((funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd99)) | ((funct3_reg_1519 == 3'd3) & (op_code_reg_1508 == 7'd99))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if ((~(funct3_reg_1519 == 3'd2) & ~(funct3_reg_1519 == 3'd3) & (op_code_reg_1508 == 7'd99) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~(op_code_reg_1508 == 7'd35) & ~(op_code_reg_1508 == 7'd3) & ~(op_code_reg_1508 == 7'd99) & ~(op_code_reg_1508 == 7'd111) & ~(op_code_reg_1508 == 7'd103) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((1'b1 == ap_CS_fsm_state4) & ((op_code_reg_1508 == 7'd35) | (op_code_reg_1508 == 7'd3)))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state7 : begin
            if (((funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7) & (offset_fu_1206_p2 == 2'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7) & (offset_fu_1206_p2 == 2'd2))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((funct3_reg_1519 == 3'd0) & (op_code_reg_1508 == 7'd35) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7) & (offset_1_fu_1194_p2 == 2'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7) & (offset_1_fu_1194_p2 == 2'd2))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((funct3_reg_1519 == 3'd5) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7) & (offset_1_fu_1194_p2 == 2'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((funct3_reg_1519 == 3'd5) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7) & (offset_1_fu_1194_p2 == 2'd2))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((1'b1 == ap_CS_fsm_state7) & (((((~(op_code_reg_1508 == 7'd35) & ~(offset_1_fu_1194_p2 == 2'd2) & ~(offset_1_fu_1194_p2 == 2'd0) & (funct3_reg_1519 == 3'd5) & (op_code_reg_1508 == 7'd3)) | (~(op_code_reg_1508 == 7'd35) & ~(funct3_reg_1519 == 3'd1) & ~(funct3_reg_1519 == 3'd5) & (funct3_reg_1519 == 3'd2) & (op_code_reg_1508 == 7'd3))) | (~(op_code_reg_1508 == 7'd35) & ~(offset_1_fu_1194_p2 == 2'd2) & ~(offset_1_fu_1194_p2 == 2'd0) & (funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd3))) | (~(offset_fu_1206_p2 == 2'd2) & ~(offset_fu_1206_p2 == 2'd0) & ~(funct3_reg_1519 == 3'd0) & (op_code_reg_1508 == 7'd35))) | (~(funct3_reg_1519 == 3'd0) & ~(funct3_reg_1519 == 3'd1) & (op_code_reg_1508 == 7'd35))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if ((~(funct3_reg_1519 == 3'd2) & ~(funct3_reg_1519 == 3'd1) & ~(funct3_reg_1519 == 3'd4) & ~(funct3_reg_1519 == 3'd5) & (op_code_reg_1508 == 7'd3) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln122_fu_1116_p2 = (trunc_ln122_1_fu_1113_p1 + trunc_ln122_fu_1110_p1);

assign add_ln174_fu_1143_p2 = (trunc_ln174_1_fu_1140_p1 + trunc_ln174_fu_1137_p1);

assign add_ln382_fu_1474_p2 = (ap_phi_mux_empty_16_phi_fu_667_p6 + imm_8_reg_1569);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_423 = (~(op_code_reg_1508 == 7'd111) & ~(op_code_reg_1508 == 7'd103) & (ap_phi_mux_branch_2_ph_phi_fu_509_p54 == 1'd0));
end

always @ (*) begin
    ap_condition_427 = ((op_code_reg_1508 == 7'd111) | ((op_code_reg_1508 == 7'd103) | (ap_phi_mux_branch_2_ph_phi_fu_509_p54 == 1'd1)));
end

assign ap_phi_mux_branch_2_ph_phi_fu_509_p54 = branch_2_ph_reg_505;

assign ap_phi_mux_write_mem_0_ph_phi_fu_422_p54 = write_mem_0_ph_reg_417;

assign ap_phi_mux_write_reg_0_phi_fu_262_p54 = write_reg_0_reg_257;

assign branch_1_fu_1176_p2 = ((source1_reg_1550 != result_17_reg_1579) ? 1'b1 : 1'b0);

assign branch_3_fu_1170_p2 = (grp_fu_702_p2 ^ 1'd1);

assign branch_5_fu_1164_p2 = (grp_fu_698_p2 ^ 1'd1);

assign branch_fu_1180_p2 = ((source1_reg_1550 == result_17_reg_1579) ? 1'b1 : 1'b0);

assign error = g_error;

assign grp_fu_698_p2 = ((source1_reg_1550 < result_17_reg_1579) ? 1'b1 : 1'b0);

assign grp_fu_702_p2 = (($signed(source1_reg_1550) < $signed(result_17_reg_1579)) ? 1'b1 : 1'b0);

assign grp_fu_706_p2 = (pc_reg_1491 + 32'd4);

assign grp_fu_713_p4 = {{reg_737[31:16]}};

assign grp_fu_722_p2 = ((offset_1_reg_1645 == 2'd0) ? 1'b1 : 1'b0);

assign grp_fu_727_p2 = ((offset_1_reg_1645 == 2'd1) ? 1'b1 : 1'b0);

assign grp_fu_732_p2 = ((offset_1_reg_1645 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_753_p2 = ((trunc_ln25_fu_749_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1_fu_981_p2 = ((op_code_fu_780_p1 == 7'd35) ? 1'b1 : 1'b0);

assign icmp_ln46_2_fu_1034_p2 = ((op_code_reg_1508 == 7'd55) ? 1'b1 : 1'b0);

assign icmp_ln46_3_fu_1039_p2 = ((op_code_reg_1508 == 7'd23) ? 1'b1 : 1'b0);

assign icmp_ln46_4_fu_1058_p2 = ((op_code_reg_1508 == 7'd3) ? 1'b1 : 1'b0);

assign icmp_ln46_5_fu_1063_p2 = ((op_code_reg_1508 == 7'd19) ? 1'b1 : 1'b0);

assign icmp_ln46_6_fu_1068_p2 = ((op_code_reg_1508 == 7'd103) ? 1'b1 : 1'b0);

assign icmp_ln46_7_fu_1073_p2 = ((op_code_reg_1508 == 7'd115) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_967_p2 = ((op_code_fu_780_p1 == 7'd99) ? 1'b1 : 1'b0);

assign imm_1_fu_859_p3 = {{tmp_1_fu_849_p4}, {tmp_s_fu_839_p4}};

assign imm_2_fu_907_p6 = {{{{{tmp_5_fu_899_p3}, {tmp_4_fu_891_p3}}, {tmp_3_fu_881_p4}}, {tmp_2_fu_871_p4}}, {1'd0}};

assign imm_3_fu_1023_p3 = {{tmp_fu_1013_p4}, {12'd0}};

assign imm_4_fu_953_p6 = {{{{{tmp_5_fu_899_p3}, {tmp_8_fu_943_p4}}, {tmp_7_fu_935_p3}}, {tmp_6_fu_925_p4}}, {1'd0}};

assign imm_5_fu_973_p3 = ((icmp_ln46_fu_967_p2[0:0] == 1'b1) ? sext_ln401_1_fu_921_p1 : imm_4_fu_953_p6);

assign imm_6_fu_987_p3 = ((icmp_ln46_1_fu_981_p2[0:0] == 1'b1) ? sext_ln401_fu_867_p1 : imm_5_fu_973_p3);

assign imm_7_fu_1050_p3 = ((or_ln46_fu_1044_p2[0:0] == 1'b1) ? imm_3_fu_1023_p3 : sext_ln401_2_fu_1031_p1);

assign imm_8_fu_1096_p3 = ((or_ln46_3_fu_1090_p2[0:0] == 1'b1) ? sext_ln52_fu_1009_p1 : imm_7_fu_1050_p3);

assign imm_fu_999_p4 = {{reg_737[31:20]}};

assign lshr_ln_fu_765_p4 = {{g_pc[18:2]}};

assign mem_pos_fu_1122_p4 = {{add_ln122_fu_1116_p2[18:2]}};

assign memory_d0 = result_813_reg_345;

assign offset_1_fu_1194_p2 = (trunc_ln122_3_fu_1191_p1 + trunc_ln122_2_fu_1188_p1);

assign offset_fu_1206_p2 = (trunc_ln174_3_fu_1203_p1 + trunc_ln174_2_fu_1200_p1);

assign op_code_fu_780_p1 = memory_q0[6:0];

assign or_ln127_fu_1352_p2 = (grp_fu_732_p2 | grp_fu_727_p2);

assign or_ln148_fu_1272_p2 = (grp_fu_732_p2 | grp_fu_727_p2);

assign or_ln46_1_fu_1078_p2 = (icmp_ln46_5_fu_1063_p2 | icmp_ln46_4_fu_1058_p2);

assign or_ln46_2_fu_1084_p2 = (icmp_ln46_7_fu_1073_p2 | icmp_ln46_6_fu_1068_p2);

assign or_ln46_3_fu_1090_p2 = (or_ln46_2_fu_1084_p2 | or_ln46_1_fu_1078_p2);

assign or_ln46_fu_1044_p2 = (icmp_ln46_3_fu_1039_p2 | icmp_ln46_2_fu_1034_p2);

assign result_10_fu_1417_p5 = {{reg_737[31:24]}, {trunc_ln180_fu_1414_p1}, {reg_737[15:0]}};

assign result_11_fu_1402_p5 = {{reg_737[31:16]}, {trunc_ln191_fu_1399_p1}};

assign result_12_fu_1387_p5 = {{trunc_ln193_fu_1384_p1}, {reg_737[15:0]}};

assign result_13_fu_1302_p1 = reg_737[15:0];

assign result_15_fu_1222_p1 = reg_737[15:0];

assign result_4_fu_1366_p3 = ((or_ln127_fu_1352_p2[0:0] == 1'b1) ? select_ln127_fu_1344_p3 : select_ln127_1_fu_1358_p3);

assign result_5_fu_1286_p3 = ((or_ln148_fu_1272_p2[0:0] == 1'b1) ? select_ln148_fu_1264_p3 : select_ln148_1_fu_1278_p3);

assign result_7_fu_1453_p5 = {{trunc_ln180_fu_1414_p1}, {reg_737[23:0]}};

assign result_8_fu_1441_p5 = {{reg_737[31:8]}, {trunc_ln180_fu_1414_p1}};

assign result_9_fu_1429_p5 = {{reg_737[31:16]}, {trunc_ln180_fu_1414_p1}, {reg_737[7:0]}};

assign rs1_fu_814_p4 = {{memory_q0[19:15]}};

assign select_ln127_1_fu_1358_p3 = ((grp_fu_722_p2[0:0] == 1'b1) ? trunc_ln128_fu_1320_p1 : tmp_9_fu_1310_p4);

assign select_ln127_fu_1344_p3 = ((grp_fu_732_p2[0:0] == 1'b1) ? tmp_11_fu_1334_p4 : tmp_10_fu_1324_p4);

assign select_ln148_1_fu_1278_p3 = ((grp_fu_722_p2[0:0] == 1'b1) ? trunc_ln149_fu_1240_p1 : tmp_12_fu_1230_p4);

assign select_ln148_fu_1264_p3 = ((grp_fu_732_p2[0:0] == 1'b1) ? tmp_14_fu_1254_p4 : tmp_13_fu_1244_p4);

assign sext_ln132_fu_1374_p1 = $signed(result_4_fu_1366_p3);

assign sext_ln139_fu_1306_p1 = $signed(result_13_fu_1302_p1);

assign sext_ln141_fu_1298_p1 = $signed(grp_fu_713_p4);

assign sext_ln401_1_fu_921_p1 = $signed(imm_2_fu_907_p6);

assign sext_ln401_2_fu_1031_p1 = $signed(imm_6_reg_1545);

assign sext_ln401_fu_867_p1 = $signed(imm_1_fu_859_p3);

assign sext_ln52_fu_1009_p1 = $signed(imm_fu_999_p4);

assign tmp_10_fu_1324_p4 = {{reg_737[15:8]}};

assign tmp_11_fu_1334_p4 = {{reg_737[23:16]}};

assign tmp_12_fu_1230_p4 = {{reg_737[31:24]}};

assign tmp_13_fu_1244_p4 = {{reg_737[15:8]}};

assign tmp_14_fu_1254_p4 = {{reg_737[23:16]}};

assign tmp_1_fu_849_p4 = {{memory_q0[31:25]}};

assign tmp_2_fu_871_p4 = {{memory_q0[11:8]}};

assign tmp_3_fu_881_p4 = {{memory_q0[30:25]}};

assign tmp_4_fu_891_p3 = memory_q0[32'd7];

assign tmp_5_fu_899_p3 = memory_q0[32'd31];

assign tmp_6_fu_925_p4 = {{memory_q0[30:21]}};

assign tmp_7_fu_935_p3 = memory_q0[32'd20];

assign tmp_8_fu_943_p4 = {{memory_q0[19:12]}};

assign tmp_9_fu_1310_p4 = {{reg_737[31:24]}};

assign tmp_fu_1013_p4 = {{reg_737[31:12]}};

assign tmp_s_fu_839_p4 = {{memory_q0[11:7]}};

assign trunc_ln122_1_fu_1113_p1 = imm_8_reg_1569[18:0];

assign trunc_ln122_2_fu_1188_p1 = source1_reg_1550[1:0];

assign trunc_ln122_3_fu_1191_p1 = imm_8_reg_1569[1:0];

assign trunc_ln122_fu_1110_p1 = source1_reg_1550[18:0];

assign trunc_ln128_fu_1320_p1 = reg_737[7:0];

assign trunc_ln149_fu_1240_p1 = reg_737[7:0];

assign trunc_ln174_1_fu_1140_p1 = imm_8_reg_1569[18:0];

assign trunc_ln174_2_fu_1200_p1 = source1_reg_1550[1:0];

assign trunc_ln174_3_fu_1203_p1 = imm_8_reg_1569[1:0];

assign trunc_ln174_fu_1137_p1 = source1_reg_1550[18:0];

assign trunc_ln180_fu_1414_p1 = result_17_reg_1579[7:0];

assign trunc_ln191_fu_1399_p1 = result_17_reg_1579[15:0];

assign trunc_ln193_fu_1384_p1 = result_17_reg_1579[15:0];

assign trunc_ln25_fu_749_p1 = g_pc[1:0];

assign write_addr_fu_1149_p4 = {{add_ln174_fu_1143_p2[18:2]}};

assign zext_ln124_fu_1132_p1 = mem_pos_fu_1122_p4;

assign zext_ln153_fu_1294_p1 = result_5_fu_1286_p3;

assign zext_ln160_fu_1226_p1 = result_15_fu_1222_p1;

assign zext_ln162_fu_1218_p1 = grp_fu_713_p4;

assign zext_ln176_fu_1159_p1 = write_addr_fu_1149_p4;

assign zext_ln29_fu_775_p1 = lshr_ln_fu_765_p4;

assign zext_ln376_1_fu_1465_p1 = rd_reg_1529;

assign zext_ln376_fu_1184_p1 = rd_reg_1529;

assign zext_ln379_fu_1469_p1 = write_addr_0_ph_reg_586;

assign zext_ln42_fu_834_p1 = rs1_fu_814_p4;

assign zext_ln43_fu_995_p1 = rs2_reg_1535;

endmodule //processor
