
****** PlanAhead v14.5 (64-bit)
  **** Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/code/projects/MIPS-CPU/PCOCD-P4-5/pa.fromHdl.tcl
# create_project -name PCOCD-P4-5 -dir "C:/code/projects/MIPS-CPU/PCOCD-P4-5/planAhead_run_1" -part xc6slx45fgg676-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "overall.ucf" [current_fileset -constrset]
Adding file 'C:/code/projects/MIPS-CPU/PCOCD-P4-5/overall.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {im.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {reg32.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ifu.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {gpr.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ext.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {dm.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {cp0.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {controller.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {bac.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {alu.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {tc.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mips.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {bridge.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {main.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {overall.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top overall $srcset
# add_files [list {overall.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45fgg676-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/im.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/reg32.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/reg32.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/ifu.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/ifu.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/gpr.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/gpr.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/ext.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/ext.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/dm.v" into library work
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/cp0.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/cp0.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/controller.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/controller.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/bac.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/bac.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/alu.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/alu.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/tc.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/tc.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/mips.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/mips.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/bridge.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/bridge.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/main.v" into library work
Parsing verilog file "macro.v" included at line 1. [C:/code/projects/MIPS-CPU/PCOCD-P4-5/main.v:1]
Analyzing Verilog file "C:/code/projects/MIPS-CPU/PCOCD-P4-5/overall.v" into library work
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/fgg676/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/code/projects/MIPS-CPU/PCOCD-P4-5/overall.ucf]
Finished Parsing UCF File [C:/code/projects/MIPS-CPU/PCOCD-P4-5/overall.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 3ad8c8da
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 764.715 ; gain = 187.188
update_compile_order -fileset sim_1
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Jul 12 20:23:19 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
