; BTOR description generated by Yosys 0.22 (git sha1 f109fa3d4c5, clang 14.0.0 -fPIC -Os) for module TOP.
1 sort bitvec 1
2 input 1 clk ; buffer.sv:2.23-2.26
3 input 1 in_rd ; buffer.sv:6.23-6.28
4 sort bitvec 8
5 input 4 in_wdata ; buffer.sv:5.28-5.36
6 input 1 in_wr ; buffer.sv:4.23-4.28
7 input 1 rnd_mark ; buffer.sv:64.6-64.14
8 input 1 rst_n ; buffer.sv:3.23-3.28
9 sort bitvec 2
10 state 9 wrptr
11 state 9 rdptr
12 eq 1 10 11
13 state 1
14 not 1 13
15 and 1 12 14
16 output 15 out_empty ; buffer.sv:8.28-8.37
17 output 13 out_full ; buffer.sv:9.28-9.36
18 state 4
19 output 18 out_rdata ; buffer.sv:7.28-7.37
20 state 1
21 const 1 0
22 state 1
23 init 1 22 21
24 not 1 20
25 and 1 22 24
26 state 1
27 state 1
28 init 1 27 21
29 not 1 27
30 or 1 26 29
31 constraint 30
32 state 1
33 state 1
34 init 1 33 21
35 not 1 33
36 or 1 32 35
37 constraint 36
38 not 1 8
39 const 1 1
40 state 1
41 init 1 40 39
42 next 1 40 21
43 not 1 40
44 or 1 38 43
45 constraint 44
46 state 1
47 state 1
48 init 1 47 21
49 not 1 47
50 or 1 46 49
51 constraint 50
52 state 1
53 state 1
54 init 1 53 21
55 not 1 53
56 or 1 52 55
57 constraint 56
58 state 1
59 state 1
60 init 1 59 21
61 not 1 59
62 or 1 58 61
63 constraint 62
64 state 1
65 ite 1 8 64 21
66 const 4 11111111
67 eq 1 18 66
68 and 1 65 67
69 uext 1 68 0 check_vld ; buffer.sv:66.6-66.15
70 state 1
71 ite 1 8 70 21
72 uext 1 71 0 flag ; buffer.sv:63.6-63.10
73 uext 1 65 0 in_rd_ff1 ; buffer.sv:62.6-62.15
74 and 1 6 7
75 uext 1 74 0 mark_vld ; buffer.sv:65.6-65.14
76 uext 9 39 1
77 add 9 10 76
78 eq 1 11 77
79 uext 1 78 0 pdiff ; buffer.sv:15.17-15.22
80 const 9 00
81 const 9 11
82 ult 1 10 81
83 ite 9 82 77 80
84 ite 9 6 83 10
85 ite 9 8 84 80
86 next 9 10 85
87 uext 9 39 1
88 add 9 11 87
89 ult 1 11 81
90 ite 9 89 88 80
91 ite 9 3 90 11
92 ite 9 8 91 80
93 next 9 11 92
94 not 1 6
95 and 1 94 3
96 ite 1 95 21 13
97 and 1 78 6
98 not 1 3
99 and 1 97 98
100 ite 1 99 39 96
101 ite 1 8 100 21
102 next 1 13 101
103 const 4 00000000
104 sort array 9 4
105 state 104 buffer
106 read 4 105 11
107 ite 4 3 106 18
108 ite 4 8 107 103
109 next 4 18 108
110 input 1
111 ite 1 68 71 110
112 next 1 20 111
113 ite 1 68 39 21
114 next 1 22 113
115 input 1
116 ite 1 13 94 115
117 next 1 26 116
118 ite 1 13 39 21
119 next 1 27 118
120 input 1
121 ite 1 15 98 120
122 next 1 32 121
123 ite 1 15 39 21
124 next 1 33 123
125 input 1
126 eq 1 5 66
127 ite 1 74 126 125
128 next 1 46 127
129 ite 1 74 39 21
130 next 1 47 129
131 input 1
132 redor 1 5
133 not 1 132
134 not 1 74
135 and 1 134 6
136 ite 1 135 133 131
137 next 1 52 136
138 ite 1 135 39 21
139 next 1 53 138
140 input 1
141 ite 1 71 134 140
142 next 1 58 141
143 ite 1 71 39 21
144 next 1 59 143
145 ite 1 8 3 21
146 next 1 64 145
147 ite 1 74 39 71
148 ite 1 68 21 147
149 ite 1 8 148 21
150 next 1 70 149
151 input 9
152 ite 9 6 10 151
153 input 4
154 ite 4 6 5 153
155 ite 1 6 39 21
156 concat 9 155 155
157 sort bitvec 3
158 concat 157 155 156
159 sort bitvec 4
160 concat 159 155 158
161 sort bitvec 5
162 concat 161 155 160
163 sort bitvec 6
164 concat 163 155 162
165 sort bitvec 7
166 concat 165 155 164
167 concat 4 155 166
168 read 4 105 152
169 not 4 167
170 and 4 168 169
171 and 4 154 167
172 or 4 171 170
173 write 104 105 152 172
174 redor 1 167
175 ite 104 174 173 105
176 next 104 105 175 buffer ; buffer.sv:12.17-12.23
177 bad 25
; end of yosys output
