// Seed: 1555758876
module module_0 #(
    parameter id_3 = 32'd59
);
  logic id_1[-1 : 1];
  logic [7:0][1] id_2;
  ;
  parameter id_3 = 1;
  tri id_4;
  ;
  assign {-1 & id_1, -1, id_3, id_2, id_2 === 1, id_2, {id_2{-1 - (1)}}, 1} = id_3;
  defparam id_3 = id_3 && (-1);
  assign id_4 = -1;
  assign id_2 = -1;
  assign id_1 = 1;
  wire id_5;
  assign id_2 = -1'b0;
  wire id_6, id_7;
endmodule
module module_1 (
    input supply1 id_0
    , id_2 = 1
);
  wire id_3;
  module_0 modCall_1 ();
endmodule
