#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fc92bd04e60 .scope module, "vga_clk_gen" "vga_clk_gen" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "vga_h_sync";
    .port_info 2 /OUTPUT 1 "vga_v_sync";
    .port_info 3 /OUTPUT 1 "inDisplayArea";
    .port_info 4 /OUTPUT 10 "CounterX";
    .port_info 5 /OUTPUT 9 "CounterY";
L_0x7fc92bd0fd80 .functor NOT 1, v0x7fc92bd0f7a0_0, C4<0>, C4<0>, C4<0>;
L_0x7fc92bd0fdf0 .functor NOT 1, v0x7fc92bd0f8b0_0, C4<0>, C4<0>, C4<0>;
v0x7fc92bd0bb70_0 .var "CounterX", 9 0;
v0x7fc92bd0f2d0_0 .net "CounterXmaxed", 0 0, L_0x7fc92bd0fc60;  1 drivers
v0x7fc92bd0f370_0 .var "CounterY", 8 0;
v0x7fc92bd0f410_0 .net *"_ivl_0", 31 0, L_0x7fc92bd0fb10;  1 drivers
L_0x7fc92bf63008 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc92bd0f4c0_0 .net *"_ivl_3", 21 0, L_0x7fc92bf63008;  1 drivers
L_0x7fc92bf63050 .functor BUFT 1, C4<00000000000000000000001011111111>, C4<0>, C4<0>, C4<0>;
v0x7fc92bd0f5b0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc92bf63050;  1 drivers
o0x7fc92bf32128 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fc92bd0f660_0 .net "clk", 0 0, o0x7fc92bf32128;  0 drivers
v0x7fc92bd0f700_0 .var "inDisplayArea", 0 0;
v0x7fc92bd0f7a0_0 .var "vga_HS", 0 0;
v0x7fc92bd0f8b0_0 .var "vga_VS", 0 0;
v0x7fc92bd0f940_0 .net "vga_h_sync", 0 0, L_0x7fc92bd0fd80;  1 drivers
v0x7fc92bd0f9e0_0 .net "vga_v_sync", 0 0, L_0x7fc92bd0fdf0;  1 drivers
E_0x7fc92be04410 .event posedge, v0x7fc92bd0f660_0;
L_0x7fc92bd0fb10 .concat [ 10 22 0 0], v0x7fc92bd0bb70_0, L_0x7fc92bf63008;
L_0x7fc92bd0fc60 .cmp/eq 32, L_0x7fc92bd0fb10, L_0x7fc92bf63050;
    .scope S_0x7fc92bd04e60;
T_0 ;
    %wait E_0x7fc92be04410;
    %load/vec4 v0x7fc92bd0f2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fc92bd0bb70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc92bd0bb70_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x7fc92bd0bb70_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc92bd04e60;
T_1 ;
    %wait E_0x7fc92be04410;
    %load/vec4 v0x7fc92bd0f370_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7fc92bd0f370_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc92bd04e60;
T_2 ;
    %wait E_0x7fc92be04410;
    %load/vec4 v0x7fc92bd0f2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fc92bd0f370_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x7fc92bd0f370_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fc92bd04e60;
T_3 ;
    %wait E_0x7fc92be04410;
    %load/vec4 v0x7fc92bd0bb70_0;
    %parti/s 6, 4, 4;
    %pushi/vec4 45, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7fc92bd0f7a0_0, 0;
    %load/vec4 v0x7fc92bd0f370_0;
    %pad/u 32;
    %pushi/vec4 500, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x7fc92bd0f8b0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fc92bd04e60;
T_4 ;
    %wait E_0x7fc92be04410;
    %load/vec4 v0x7fc92bd0f700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fc92bd0f2d0_0;
    %load/vec4 v0x7fc92bd0f370_0;
    %pad/u 32;
    %cmpi/u 480, 0, 32;
    %flag_get/vec4 5;
    %and;
    %assign/vec4 v0x7fc92bd0f700_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fc92bd0bb70_0;
    %pad/u 32;
    %pushi/vec4 639, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %assign/vec4 v0x7fc92bd0f700_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/jhenry/Documents/fpga/clock_generator/clocks_vga.v";
