// Seed: 819247786
module module_0 (
    input  tri0  id_0,
    output uwire id_1
    , id_7,
    output tri   id_2,
    input  wand  id_3,
    output tri0  id_4,
    input  wand  id_5
);
  wire id_8, id_9;
  wire id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    output wand id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wor id_6,
    output uwire id_7,
    input tri0 id_8,
    input tri id_9,
    output tri0 id_10,
    output tri id_11,
    input supply1 id_12,
    output uwire id_13,
    input tri0 id_14
    , id_18,
    input wor id_15,
    input tri1 id_16
);
  module_0(
      id_4, id_11, id_6, id_2, id_13, id_16
  );
endmodule
