# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:02 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins_valid[0] ins_valid[1] ins_valid[2] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] outs[0] outs[1] outs[2] \
 outs_valid index[0] index[1] index[2] index_valid

.latch        n56 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n61 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n66 control.tehb.dataReg[0]  0
.latch        n71 control.tehb.dataReg[1]  0
.latch        n76 control.tehb.dataReg[2]  0
.latch        n81 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n47
01 1
.names control.tehb.control.fullReg new_n47 ins_ready[1]
01 1
.names ins_valid[0] new_n47 new_n49
00 1
.names ins_valid[2] new_n49 new_n50
11 1
.names control.tehb.control.fullReg new_n50 ins_ready[2]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n52
11 1
.names ins_ready[2] new_n52 index[1]
00 0
.names control.tehb.dataReg[2] control.tehb.control.fullReg index[2]
11 1
.names index[1] index[2] new_n55
11 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n56_1
11 1
.names ins_ready[1] new_n56_1 index[0]
00 0
.names ins[0] index[0] new_n58
10 1
.names ins[1] index[0] new_n59
11 1
.names new_n58 new_n59 new_n60
00 1
.names index[1] index[0] new_n61_1
11 1
.names index[1] index[0] new_n62
00 1
.names new_n61_1 new_n62 new_n63
00 1
.names new_n60 new_n63 new_n64
00 1
.names ins[2] index[0] new_n65
10 1
.names ins[3] index[0] new_n66_1
11 1
.names new_n65 new_n66_1 new_n67
00 1
.names new_n63 new_n67 new_n68
10 1
.names new_n64 new_n68 new_n69
00 1
.names index[1] index[2] new_n70
00 1
.names new_n55 new_n70 new_n71_1
00 1
.names new_n61_1 new_n71_1 new_n72
11 1
.names new_n61_1 new_n71_1 new_n73
00 1
.names new_n72 new_n73 new_n74
00 1
.names new_n69 new_n74 new_n75
00 1
.names ins[4] index[0] new_n76_1
10 1
.names ins[5] index[0] new_n77
11 1
.names new_n76_1 new_n77 new_n78
00 1
.names new_n63 new_n78 new_n79
00 1
.names ins[6] index[0] new_n80
10 1
.names ins[7] index[0] new_n81_1
11 1
.names new_n80 new_n81_1 new_n82
00 1
.names new_n63 new_n82 new_n83
10 1
.names new_n79 new_n83 new_n84
00 1
.names new_n74 new_n84 new_n85
10 1
.names new_n75 new_n85 new_n86
00 1
.names index[1] index[2] new_n87
01 1
.names new_n72 new_n87 new_n88
00 1
.names new_n86 new_n88 new_n89
01 1
.names ins[8] index[0] new_n90
10 1
.names new_n70 new_n90 new_n91
11 1
.names new_n88 new_n91 new_n92
01 1
.names new_n89 new_n92 new_n93
00 1
.names new_n55 new_n93 outs[0]
00 1
.names ins[1] index[0] new_n95
10 1
.names ins[2] index[0] new_n96
11 1
.names new_n95 new_n96 new_n97
00 1
.names new_n63 new_n97 new_n98
00 1
.names ins[3] index[0] new_n99
10 1
.names ins[4] index[0] new_n100
11 1
.names new_n99 new_n100 new_n101
00 1
.names new_n63 new_n101 new_n102
10 1
.names new_n98 new_n102 new_n103
00 1
.names new_n74 new_n103 new_n104
00 1
.names ins[5] index[0] new_n105
10 1
.names ins[6] index[0] new_n106
11 1
.names new_n105 new_n106 new_n107
00 1
.names new_n63 new_n107 new_n108
00 1
.names ins[7] index[0] new_n109
10 1
.names ins[8] index[0] new_n110
11 1
.names new_n109 new_n110 new_n111
00 1
.names new_n63 new_n111 new_n112
10 1
.names new_n108 new_n112 new_n113
00 1
.names new_n74 new_n113 new_n114
10 1
.names new_n104 new_n114 new_n115
00 1
.names new_n55 new_n88 new_n116
01 1
.names new_n115 new_n116 outs[1]
01 1
.names new_n63 new_n67 new_n118
00 1
.names new_n63 new_n78 new_n119
10 1
.names new_n118 new_n119 new_n120
00 1
.names new_n74 new_n120 new_n121
00 1
.names new_n63 new_n82 new_n122
00 1
.names new_n63 new_n90 new_n123
11 1
.names new_n122 new_n123 new_n124
00 1
.names new_n74 new_n124 new_n125
10 1
.names new_n121 new_n125 new_n126
00 1
.names new_n116 new_n126 outs[2]
10 1
.names new_n49 new_n50 new_n128
00 1
.names new_n50 new_n128 new_n129
00 1
.names control.tehb.control.fullReg new_n129 new_n130
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n130 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n130 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n133
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n134
01 1
.names new_n133 new_n134 new_n135
00 1
.names rst new_n135 new_n136
00 1
.names new_n130 new_n136 n81
01 1
.names new_n133 n81 n56
01 0
.names new_n134 n81 n61
01 0
.names control.tehb.control.fullReg new_n135 new_n140
00 1
.names new_n129 new_n140 new_n141
01 1
.names control.tehb.dataReg[0] new_n141 new_n142
10 1
.names new_n47 new_n141 new_n143
11 1
.names new_n142 new_n143 new_n144
00 1
.names rst new_n144 n66
00 1
.names control.tehb.dataReg[1] new_n141 new_n146
10 1
.names new_n50 new_n141 new_n147
11 1
.names new_n146 new_n147 new_n148
00 1
.names rst new_n148 n71
00 1
.names rst control.tehb.dataReg[2] new_n150
01 1
.names new_n141 new_n150 n76
01 1
.end
