;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP 192, #0
	DAT <11, #-60
	DJN 1, 20
	MOV -7, <-20
	ADD <-30, 9
	MOV -7, <-20
	DJN 1, 20
	SUB @701, <277
	SUB @1, 3
	MOV -7, <-20
	DJN -123, -100
	SUB @1, 3
	SPL 0, <332
	SUB @127, 106
	SLT 30, 19
	DAT <21, #-60
	CMP @127, 106
	SUB 701, @72
	ADD <-30, 9
	DJN -123, -100
	JMZ 117, 8
	ADD <-30, 9
	DAT <21, #-60
	SUB @127, 106
	SPL @230, <1
	DAT <21, #-60
	DAT <21, #-60
	SUB @0, @2
	SUB @701, <277
	SPL 0, <332
	SPL @230, <1
	SPL @230, <1
	SPL @230, <1
	ADD <11, -0
	SUB @701, <277
	SUB 701, @72
	JMN 7, #-404
	MOV #230, 0
	SLT 30, 19
	SLT 30, 19
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <332
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
