

================================================================
== Vitis HLS Report for 'Loop_1_proc1'
================================================================
* Date:           Wed Apr 12 06:54:24 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      346|      413|  3.460 us|  4.130 us|  346|  413|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Loop_1_proc1_Pipeline_1_fu_323           |Loop_1_proc1_Pipeline_1           |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_Loop_1_proc1_Pipeline_loadA_fu_329       |Loop_1_proc1_Pipeline_loadA       |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_Loop_1_proc1_Pipeline_partialsum_fu_367  |Loop_1_proc1_Pipeline_partialsum  |       69|       69|  0.690 us|  0.690 us|   69|   69|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     10|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|  768|   59757|  23351|    -|
|Memory           |       16|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   1038|    -|
|Register         |        -|    -|    8217|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|  768|   67974|  24399|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|  349|      63|     45|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |grp_Loop_1_proc1_Pipeline_1_fu_323           |Loop_1_proc1_Pipeline_1           |        0|    0|     11|    243|    0|
    |grp_Loop_1_proc1_Pipeline_loadA_fu_329       |Loop_1_proc1_Pipeline_loadA       |        0|    0|     17|     74|    0|
    |grp_Loop_1_proc1_Pipeline_partialsum_fu_367  |Loop_1_proc1_Pipeline_partialsum  |        0|  768|  59729|  23034|    0|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+
    |Total                                        |                                  |        0|  768|  59757|  23351|    0|
    +---------------------------------------------+----------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                Memory                                |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_U      |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_U    |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_U    |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_U    |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_U    |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_U    |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_U    |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_U    |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_U    |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_U    |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_U  |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_U  |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_U  |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_U  |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_U  |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_U  |Loop_1_proc1_blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_Rbkb  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +----------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                 |                                                                                  |       16|  0|   0|    0|  1024|  512|    16|        32768|
    +----------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |icmp_ln13_fu_443_p2  |      icmp|   0|  0|   8|           2|           1|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  10|           3|           2|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                     Name                                    | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |AB_address0                                                                  |   87|         18|    4|         72|
    |AB_address1                                                                  |   81|         17|    4|         68|
    |AB_ce0                                                                       |   14|          3|    1|          3|
    |AB_d0                                                                        |   53|         10|  512|       5120|
    |AB_d1                                                                        |   48|          9|  512|       4608|
    |AB_we0                                                                       |   14|          3|   64|        192|
    |AB_we1                                                                       |    9|          2|   64|        128|
    |Arows_read                                                                   |    9|          2|    1|          2|
    |Bcols_read                                                                   |    9|          2|    1|          2|
    |ap_NS_fsm                                                                    |  113|         22|    1|         22|
    |ap_done                                                                      |    9|          2|    1|          2|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_address0    |   14|          3|    6|         18|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_ce0         |   14|          3|    1|          3|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_we0         |    9|          2|    1|          2|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_address0    |   14|          3|    6|         18|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_ce0         |   14|          3|    1|          3|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_we0         |    9|          2|    1|          2|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_address0    |   14|          3|    6|         18|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_ce0         |   14|          3|    1|          3|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_we0         |    9|          2|    1|          2|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_address0    |   14|          3|    6|         18|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_ce0         |   14|          3|    1|          3|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4_we0         |    9|          2|    1|          2|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_address0    |   14|          3|    6|         18|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_ce0         |   14|          3|    1|          3|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5_we0         |    9|          2|    1|          2|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_address0    |   14|          3|    6|         18|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_ce0         |   14|          3|    1|          3|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6_we0         |    9|          2|    1|          2|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_address0    |   14|          3|    6|         18|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_ce0         |   14|          3|    1|          3|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7_we0         |    9|          2|    1|          2|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_address0    |   14|          3|    6|         18|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_ce0         |   14|          3|    1|          3|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8_we0         |    9|          2|    1|          2|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_address0    |   14|          3|    6|         18|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_ce0         |   14|          3|    1|          3|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9_we0         |    9|          2|    1|          2|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_address0      |   14|          3|    6|         18|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_ce0           |   14|          3|    1|          3|
    |blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_we0           |    9|          2|    1|          2|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_address0  |   14|          3|    6|         18|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_ce0       |   14|          3|    1|          3|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10_we0       |    9|          2|    1|          2|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_address0  |   14|          3|    6|         18|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_ce0       |   14|          3|    1|          3|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11_we0       |    9|          2|    1|          2|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_address0  |   14|          3|    6|         18|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_ce0       |   14|          3|    1|          3|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12_we0       |    9|          2|    1|          2|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_address0  |   14|          3|    6|         18|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_ce0       |   14|          3|    1|          3|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13_we0       |    9|          2|    1|          2|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_address0  |   14|          3|    6|         18|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_ce0       |   14|          3|    1|          3|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14_we0       |    9|          2|    1|          2|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_address0  |   14|          3|    6|         18|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_ce0       |   14|          3|    1|          3|
    |p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15_we0       |    9|          2|    1|          2|
    +-----------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                        | 1038|        218| 1293|      10587|
    +-----------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+-----+----+-----+-----------+
    |                           Name                           |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |AB_load_10_reg_740                                        |  512|   0|  512|          0|
    |AB_load_11_reg_745                                        |  512|   0|  512|          0|
    |AB_load_12_reg_761                                        |  512|   0|  512|          0|
    |AB_load_13_reg_766                                        |  512|   0|  512|          0|
    |AB_load_14_reg_771                                        |  512|   0|  512|          0|
    |AB_load_15_reg_776                                        |  512|   0|  512|          0|
    |AB_load_1_reg_640                                         |  512|   0|  512|          0|
    |AB_load_2_reg_656                                         |  512|   0|  512|          0|
    |AB_load_3_reg_661                                         |  512|   0|  512|          0|
    |AB_load_4_reg_677                                         |  512|   0|  512|          0|
    |AB_load_5_reg_682                                         |  512|   0|  512|          0|
    |AB_load_6_reg_698                                         |  512|   0|  512|          0|
    |AB_load_7_reg_703                                         |  512|   0|  512|          0|
    |AB_load_8_reg_719                                         |  512|   0|  512|          0|
    |AB_load_9_reg_724                                         |  512|   0|  512|          0|
    |AB_load_reg_635                                           |  512|   0|  512|          0|
    |ap_CS_fsm                                                 |   21|   0|   21|          0|
    |ap_done_reg                                               |    1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_1_fu_323_ap_start_reg           |    1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_loadA_fu_329_ap_start_reg       |    1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_partialsum_fu_367_ap_start_reg  |    1|   0|    1|          0|
    +----------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                     | 8217|   0| 8217|          0|
    +----------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|AB_address0    |  out|    4|   ap_memory|            AB|         array|
|AB_ce0         |  out|    1|   ap_memory|            AB|         array|
|AB_we0         |  out|   64|   ap_memory|            AB|         array|
|AB_d0          |  out|  512|   ap_memory|            AB|         array|
|AB_q0          |   in|  512|   ap_memory|            AB|         array|
|AB_address1    |  out|    4|   ap_memory|            AB|         array|
|AB_ce1         |  out|    1|   ap_memory|            AB|         array|
|AB_we1         |  out|   64|   ap_memory|            AB|         array|
|AB_d1          |  out|  512|   ap_memory|            AB|         array|
|AB_q1          |   in|  512|   ap_memory|            AB|         array|
|it             |   in|   32|     ap_none|            it|        scalar|
|Arows_dout     |   in|  512|     ap_fifo|         Arows|       pointer|
|Arows_empty_n  |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read     |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout     |   in|  512|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n  |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read     |  out|    1|     ap_fifo|         Bcols|       pointer|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_loc322 = alloca i64 1"   --->   Operation 22 'alloca' 'p_loc322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_loc321 = alloca i64 1"   --->   Operation 23 'alloca' 'p_loc321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_loc320 = alloca i64 1"   --->   Operation 24 'alloca' 'p_loc320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_loc319 = alloca i64 1"   --->   Operation 25 'alloca' 'p_loc319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_loc318 = alloca i64 1"   --->   Operation 26 'alloca' 'p_loc318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_loc317 = alloca i64 1"   --->   Operation 27 'alloca' 'p_loc317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_loc316 = alloca i64 1"   --->   Operation 28 'alloca' 'p_loc316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_loc315 = alloca i64 1"   --->   Operation 29 'alloca' 'p_loc315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_loc314 = alloca i64 1"   --->   Operation 30 'alloca' 'p_loc314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_loc313 = alloca i64 1"   --->   Operation 31 'alloca' 'p_loc313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_loc312 = alloca i64 1"   --->   Operation 32 'alloca' 'p_loc312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_loc311 = alloca i64 1"   --->   Operation 33 'alloca' 'p_loc311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_loc310 = alloca i64 1"   --->   Operation 34 'alloca' 'p_loc310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_loc309 = alloca i64 1"   --->   Operation 35 'alloca' 'p_loc309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_loc308 = alloca i64 1"   --->   Operation 36 'alloca' 'p_loc308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 37 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_1, i512 %AB"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.95>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i512 %AB"   --->   Operation 39 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%it_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %it"   --->   Operation 40 'read' 'it_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_1, i512 %AB"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %it_read" [E:/Xilinx/Vitis/LabB/solution5/directives.tcl:7]   --->   Operation 44 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.95ns)   --->   "%icmp_ln13 = icmp_eq  i2 %trunc_ln7, i2 0" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 45 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %if.end, void %for.cond.preheader" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 46 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_loadA, i512 %Arows, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15"   --->   Operation 48 'call' 'call_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_1_proc1_Pipeline_loadA, i512 %Arows, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_114 = wait i32 @_ssdm_op_Wait"   --->   Operation 50 'wait' 'empty_114' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 51 'br' 'br_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i512 %AB, i64 0, i64 0"   --->   Operation 52 'getelementptr' 'AB_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%AB_addr_1 = getelementptr i512 %AB, i64 0, i64 1"   --->   Operation 53 'getelementptr' 'AB_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 54 'load' 'AB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%AB_load_1 = load i4 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 55 'load' 'AB_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%AB_addr_2 = getelementptr i512 %AB, i64 0, i64 2"   --->   Operation 56 'getelementptr' 'AB_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%AB_addr_3 = getelementptr i512 %AB, i64 0, i64 3"   --->   Operation 57 'getelementptr' 'AB_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/2] (3.25ns)   --->   "%AB_load = load i4 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 58 'load' 'AB_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 59 [1/2] (3.25ns)   --->   "%AB_load_1 = load i4 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 59 'load' 'AB_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 60 [2/2] (3.25ns)   --->   "%AB_load_2 = load i4 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 60 'load' 'AB_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 61 [2/2] (3.25ns)   --->   "%AB_load_3 = load i4 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 61 'load' 'AB_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%empty_115 = wait i32 @_ssdm_op_Wait"   --->   Operation 62 'wait' 'empty_115' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%AB_addr_4 = getelementptr i512 %AB, i64 0, i64 4"   --->   Operation 63 'getelementptr' 'AB_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%AB_addr_5 = getelementptr i512 %AB, i64 0, i64 5"   --->   Operation 64 'getelementptr' 'AB_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/2] (3.25ns)   --->   "%AB_load_2 = load i4 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 65 'load' 'AB_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%AB_load_3 = load i4 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 66 'load' 'AB_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 67 [2/2] (3.25ns)   --->   "%AB_load_4 = load i4 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 67 'load' 'AB_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_6 : Operation 68 [2/2] (3.25ns)   --->   "%AB_load_5 = load i4 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 68 'load' 'AB_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%AB_addr_6 = getelementptr i512 %AB, i64 0, i64 6"   --->   Operation 69 'getelementptr' 'AB_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%AB_addr_7 = getelementptr i512 %AB, i64 0, i64 7"   --->   Operation 70 'getelementptr' 'AB_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/2] (3.25ns)   --->   "%AB_load_4 = load i4 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 71 'load' 'AB_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 72 [1/2] (3.25ns)   --->   "%AB_load_5 = load i4 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 72 'load' 'AB_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 73 [2/2] (3.25ns)   --->   "%AB_load_6 = load i4 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 73 'load' 'AB_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_7 : Operation 74 [2/2] (3.25ns)   --->   "%AB_load_7 = load i4 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 74 'load' 'AB_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%AB_addr_8 = getelementptr i512 %AB, i64 0, i64 8"   --->   Operation 75 'getelementptr' 'AB_addr_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%AB_addr_9 = getelementptr i512 %AB, i64 0, i64 9"   --->   Operation 76 'getelementptr' 'AB_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/2] (3.25ns)   --->   "%AB_load_6 = load i4 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 77 'load' 'AB_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 78 [1/2] (3.25ns)   --->   "%AB_load_7 = load i4 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 78 'load' 'AB_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 79 [2/2] (3.25ns)   --->   "%AB_load_8 = load i4 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 79 'load' 'AB_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_8 : Operation 80 [2/2] (3.25ns)   --->   "%AB_load_9 = load i4 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 80 'load' 'AB_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%AB_addr_10 = getelementptr i512 %AB, i64 0, i64 10"   --->   Operation 81 'getelementptr' 'AB_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%AB_addr_11 = getelementptr i512 %AB, i64 0, i64 11"   --->   Operation 82 'getelementptr' 'AB_addr_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/2] (3.25ns)   --->   "%AB_load_8 = load i4 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 83 'load' 'AB_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 84 [1/2] (3.25ns)   --->   "%AB_load_9 = load i4 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 84 'load' 'AB_load_9' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 85 [2/2] (3.25ns)   --->   "%AB_load_10 = load i4 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 85 'load' 'AB_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_9 : Operation 86 [2/2] (3.25ns)   --->   "%AB_load_11 = load i4 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 86 'load' 'AB_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%AB_addr_12 = getelementptr i512 %AB, i64 0, i64 12"   --->   Operation 87 'getelementptr' 'AB_addr_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%AB_addr_13 = getelementptr i512 %AB, i64 0, i64 13"   --->   Operation 88 'getelementptr' 'AB_addr_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/2] (3.25ns)   --->   "%AB_load_10 = load i4 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 89 'load' 'AB_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_10 : Operation 90 [1/2] (3.25ns)   --->   "%AB_load_11 = load i4 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 90 'load' 'AB_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_10 : Operation 91 [2/2] (3.25ns)   --->   "%AB_load_12 = load i4 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 91 'load' 'AB_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_10 : Operation 92 [2/2] (3.25ns)   --->   "%AB_load_13 = load i4 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 92 'load' 'AB_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%AB_addr_14 = getelementptr i512 %AB, i64 0, i64 14"   --->   Operation 93 'getelementptr' 'AB_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%AB_addr_15 = getelementptr i512 %AB, i64 0, i64 15"   --->   Operation 94 'getelementptr' 'AB_addr_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 95 [1/2] (3.25ns)   --->   "%AB_load_12 = load i4 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 95 'load' 'AB_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_11 : Operation 96 [1/2] (3.25ns)   --->   "%AB_load_13 = load i4 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 96 'load' 'AB_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_11 : Operation 97 [2/2] (3.25ns)   --->   "%AB_load_14 = load i4 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 97 'load' 'AB_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_11 : Operation 98 [2/2] (3.25ns)   --->   "%AB_load_15 = load i4 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 98 'load' 'AB_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 4.84>
ST_12 : Operation 99 [1/2] (3.25ns)   --->   "%AB_load_14 = load i4 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 99 'load' 'AB_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_12 : Operation 100 [1/2] (3.25ns)   --->   "%AB_load_15 = load i4 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 100 'load' 'AB_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_12 : Operation 101 [2/2] (1.58ns)   --->   "%call_ln28 = call void @Loop_1_proc1_Pipeline_partialsum, i512 %AB_load_15, i512 %AB_load_14, i512 %AB_load_13, i512 %AB_load_12, i512 %AB_load_11, i512 %AB_load_10, i512 %AB_load_9, i512 %AB_load_8, i512 %AB_load_7, i512 %AB_load_6, i512 %AB_load_5, i512 %AB_load_4, i512 %AB_load_3, i512 %AB_load_2, i512 %AB_load_1, i512 %AB_load, i512 %Bcols, i512 %p_loc, i512 %p_loc308, i512 %p_loc309, i512 %p_loc310, i512 %p_loc311, i512 %p_loc312, i512 %p_loc313, i512 %p_loc314, i512 %p_loc315, i512 %p_loc316, i512 %p_loc317, i512 %p_loc318, i512 %p_loc319, i512 %p_loc320, i512 %p_loc321, i512 %p_loc322, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 101 'call' 'call_ln28' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln28 = call void @Loop_1_proc1_Pipeline_partialsum, i512 %AB_load_15, i512 %AB_load_14, i512 %AB_load_13, i512 %AB_load_12, i512 %AB_load_11, i512 %AB_load_10, i512 %AB_load_9, i512 %AB_load_8, i512 %AB_load_7, i512 %AB_load_6, i512 %AB_load_5, i512 %AB_load_4, i512 %AB_load_3, i512 %AB_load_2, i512 %AB_load_1, i512 %AB_load, i512 %Bcols, i512 %p_loc, i512 %p_loc308, i512 %p_loc309, i512 %p_loc310, i512 %p_loc311, i512 %p_loc312, i512 %p_loc313, i512 %p_loc314, i512 %p_loc315, i512 %p_loc316, i512 %p_loc317, i512 %p_loc318, i512 %p_loc319, i512 %p_loc320, i512 %p_loc321, i512 %p_loc322, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8, i32 %blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14, i32 %p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 102 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%p_loc321_load = load i512 %p_loc321"   --->   Operation 103 'load' 'p_loc321_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%p_loc322_load = load i512 %p_loc322"   --->   Operation 104 'load' 'p_loc322_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr, i512 %p_loc322_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 105 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_14 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_1, i512 %p_loc321_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 106 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%p_loc319_load = load i512 %p_loc319"   --->   Operation 107 'load' 'p_loc319_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%p_loc320_load = load i512 %p_loc320"   --->   Operation 108 'load' 'p_loc320_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_2, i512 %p_loc320_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 109 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_15 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_3, i512 %p_loc319_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 110 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 3.25>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%p_loc317_load = load i512 %p_loc317"   --->   Operation 111 'load' 'p_loc317_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%p_loc318_load = load i512 %p_loc318"   --->   Operation 112 'load' 'p_loc318_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_4, i512 %p_loc318_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 113 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_16 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_5, i512 %p_loc317_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 114 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%p_loc315_load = load i512 %p_loc315"   --->   Operation 115 'load' 'p_loc315_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%p_loc316_load = load i512 %p_loc316"   --->   Operation 116 'load' 'p_loc316_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_6, i512 %p_loc316_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 117 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_17 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_7, i512 %p_loc315_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 118 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%p_loc313_load = load i512 %p_loc313"   --->   Operation 119 'load' 'p_loc313_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%p_loc314_load = load i512 %p_loc314"   --->   Operation 120 'load' 'p_loc314_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_8, i512 %p_loc314_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 121 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_18 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_9, i512 %p_loc313_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 122 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 19 <SV = 18> <Delay = 3.25>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%p_loc311_load = load i512 %p_loc311"   --->   Operation 123 'load' 'p_loc311_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%p_loc312_load = load i512 %p_loc312"   --->   Operation 124 'load' 'p_loc312_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_10, i512 %p_loc312_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 125 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_19 : Operation 126 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_11, i512 %p_loc311_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 126 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 20 <SV = 19> <Delay = 3.25>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%p_loc309_load = load i512 %p_loc309"   --->   Operation 127 'load' 'p_loc309_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%p_loc310_load = load i512 %p_loc310"   --->   Operation 128 'load' 'p_loc310_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_12, i512 %p_loc310_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 129 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_20 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_13, i512 %p_loc309_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 130 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%p_loc_load = load i512 %p_loc"   --->   Operation 131 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns)   --->   "%p_loc308_load = load i512 %p_loc308"   --->   Operation 132 'load' 'p_loc308_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_14, i512 %p_loc308_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 133 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_21 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln28 = store void @_ssdm_op_Write.bram.i512, i4 %AB_addr_15, i512 %p_loc_load, i64 18446744073709551615" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 134 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 16> <RAM>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 135 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ it]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Arows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Bcols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_loc322                   (alloca                ) [ 0011111111111110000000]
p_loc321                   (alloca                ) [ 0011111111111110000000]
p_loc320                   (alloca                ) [ 0011111111111111000000]
p_loc319                   (alloca                ) [ 0011111111111111000000]
p_loc318                   (alloca                ) [ 0011111111111111100000]
p_loc317                   (alloca                ) [ 0011111111111111100000]
p_loc316                   (alloca                ) [ 0011111111111111110000]
p_loc315                   (alloca                ) [ 0011111111111111110000]
p_loc314                   (alloca                ) [ 0011111111111111111000]
p_loc313                   (alloca                ) [ 0011111111111111111000]
p_loc312                   (alloca                ) [ 0011111111111111111100]
p_loc311                   (alloca                ) [ 0011111111111111111100]
p_loc310                   (alloca                ) [ 0011111111111111111110]
p_loc309                   (alloca                ) [ 0011111111111111111110]
p_loc308                   (alloca                ) [ 0011111111111111111111]
p_loc                      (alloca                ) [ 0011111111111111111111]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000000000000000000000]
it_read                    (read                  ) [ 0000000000000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000000000000]
specinterface_ln0          (specinterface         ) [ 0000000000000000000000]
call_ln0                   (call                  ) [ 0000000000000000000000]
trunc_ln7                  (trunc                 ) [ 0000000000000000000000]
icmp_ln13                  (icmp                  ) [ 0011100000000000000000]
br_ln13                    (br                    ) [ 0000000000000000000000]
empty                      (wait                  ) [ 0000000000000000000000]
call_ln0                   (call                  ) [ 0000000000000000000000]
empty_114                  (wait                  ) [ 0000000000000000000000]
br_ln0                     (br                    ) [ 0000000000000000000000]
AB_addr                    (getelementptr         ) [ 0000011111111110000000]
AB_addr_1                  (getelementptr         ) [ 0000011111111110000000]
AB_addr_2                  (getelementptr         ) [ 0000001111111111000000]
AB_addr_3                  (getelementptr         ) [ 0000001111111111000000]
AB_load                    (load                  ) [ 0000001111111100000000]
AB_load_1                  (load                  ) [ 0000001111111100000000]
empty_115                  (wait                  ) [ 0000000000000000000000]
AB_addr_4                  (getelementptr         ) [ 0000000111111111100000]
AB_addr_5                  (getelementptr         ) [ 0000000111111111100000]
AB_load_2                  (load                  ) [ 0000000111111100000000]
AB_load_3                  (load                  ) [ 0000000111111100000000]
AB_addr_6                  (getelementptr         ) [ 0000000011111111110000]
AB_addr_7                  (getelementptr         ) [ 0000000011111111110000]
AB_load_4                  (load                  ) [ 0000000011111100000000]
AB_load_5                  (load                  ) [ 0000000011111100000000]
AB_addr_8                  (getelementptr         ) [ 0000000001111111111000]
AB_addr_9                  (getelementptr         ) [ 0000000001111111111000]
AB_load_6                  (load                  ) [ 0000000001111100000000]
AB_load_7                  (load                  ) [ 0000000001111100000000]
AB_addr_10                 (getelementptr         ) [ 0000000000111111111100]
AB_addr_11                 (getelementptr         ) [ 0000000000111111111100]
AB_load_8                  (load                  ) [ 0000000000111100000000]
AB_load_9                  (load                  ) [ 0000000000111100000000]
AB_addr_12                 (getelementptr         ) [ 0000000000011111111110]
AB_addr_13                 (getelementptr         ) [ 0000000000011111111110]
AB_load_10                 (load                  ) [ 0000000000011100000000]
AB_load_11                 (load                  ) [ 0000000000011100000000]
AB_addr_14                 (getelementptr         ) [ 0000000000001111111111]
AB_addr_15                 (getelementptr         ) [ 0000000000001111111111]
AB_load_12                 (load                  ) [ 0000000000001100000000]
AB_load_13                 (load                  ) [ 0000000000001100000000]
AB_load_14                 (load                  ) [ 0000000000000100000000]
AB_load_15                 (load                  ) [ 0000000000000100000000]
call_ln28                  (call                  ) [ 0000000000000000000000]
p_loc321_load              (load                  ) [ 0000000000000000000000]
p_loc322_load              (load                  ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
p_loc319_load              (load                  ) [ 0000000000000000000000]
p_loc320_load              (load                  ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
p_loc317_load              (load                  ) [ 0000000000000000000000]
p_loc318_load              (load                  ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
p_loc315_load              (load                  ) [ 0000000000000000000000]
p_loc316_load              (load                  ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
p_loc313_load              (load                  ) [ 0000000000000000000000]
p_loc314_load              (load                  ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
p_loc311_load              (load                  ) [ 0000000000000000000000]
p_loc312_load              (load                  ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
p_loc309_load              (load                  ) [ 0000000000000000000000]
p_loc310_load              (load                  ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
p_loc_load                 (load                  ) [ 0000000000000000000000]
p_loc308_load              (load                  ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
store_ln28                 (store                 ) [ 0000000000000000000000]
ret_ln0                    (ret                   ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AB">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AB"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="it">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="it"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Arows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Bcols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bcols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc1_Pipeline_loadA"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_1_proc1_Pipeline_partialsum"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i512"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="p_loc322_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc322/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_loc321_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc321/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_loc320_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc320/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_loc319_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc319/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_loc318_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc318/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_loc317_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc317/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_loc316_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc316/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_loc315_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc315/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_loc314_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc314/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="p_loc313_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc313/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_loc312_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc312/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_loc311_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc311/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_loc310_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc310/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_loc309_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc309/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_loc308_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc308/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_loc_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="it_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="it_read/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="AB_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="512" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="AB_addr_1_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="512" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_1/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="0" index="1" bw="512" slack="0"/>
<pin id="189" dir="0" index="2" bw="0" slack="0"/>
<pin id="191" dir="0" index="4" bw="4" slack="10"/>
<pin id="192" dir="0" index="5" bw="512" slack="0"/>
<pin id="193" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="512" slack="0"/>
<pin id="194" dir="1" index="7" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AB_load/4 AB_load_1/4 AB_load_2/5 AB_load_3/5 AB_load_4/6 AB_load_5/6 AB_load_6/7 AB_load_7/7 AB_load_8/8 AB_load_9/8 AB_load_10/9 AB_load_11/9 AB_load_12/10 AB_load_13/10 AB_load_14/11 AB_load_15/11 store_ln28/14 store_ln28/14 store_ln28/15 store_ln28/15 store_ln28/16 store_ln28/16 store_ln28/17 store_ln28/17 store_ln28/18 store_ln28/18 store_ln28/19 store_ln28/19 store_ln28/20 store_ln28/20 store_ln28/21 store_ln28/21 "/>
</bind>
</comp>

<comp id="197" class="1004" name="AB_addr_2_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="512" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="3" slack="0"/>
<pin id="201" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_2/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="AB_addr_3_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="512" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="3" slack="0"/>
<pin id="209" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_3/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="AB_addr_4_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="512" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="4" slack="0"/>
<pin id="219" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_4/6 "/>
</bind>
</comp>

<comp id="223" class="1004" name="AB_addr_5_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="512" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_5/6 "/>
</bind>
</comp>

<comp id="233" class="1004" name="AB_addr_6_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="512" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="4" slack="0"/>
<pin id="237" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_6/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="AB_addr_7_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="512" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_7/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="AB_addr_8_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="512" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_8/8 "/>
</bind>
</comp>

<comp id="259" class="1004" name="AB_addr_9_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="512" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="5" slack="0"/>
<pin id="263" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_9/8 "/>
</bind>
</comp>

<comp id="269" class="1004" name="AB_addr_10_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="512" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="5" slack="0"/>
<pin id="273" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_10/9 "/>
</bind>
</comp>

<comp id="277" class="1004" name="AB_addr_11_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="512" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="5" slack="0"/>
<pin id="281" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_11/9 "/>
</bind>
</comp>

<comp id="287" class="1004" name="AB_addr_12_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="512" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_12/10 "/>
</bind>
</comp>

<comp id="295" class="1004" name="AB_addr_13_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="512" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="5" slack="0"/>
<pin id="299" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_13/10 "/>
</bind>
</comp>

<comp id="305" class="1004" name="AB_addr_14_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="512" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="5" slack="0"/>
<pin id="309" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_14/11 "/>
</bind>
</comp>

<comp id="313" class="1004" name="AB_addr_15_gep_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="512" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="5" slack="0"/>
<pin id="317" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AB_addr_15/11 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_Loop_1_proc1_Pipeline_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="0" slack="0"/>
<pin id="325" dir="0" index="1" bw="512" slack="0"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="grp_Loop_1_proc1_Pipeline_loadA_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="512" slack="0"/>
<pin id="332" dir="0" index="2" bw="32" slack="0"/>
<pin id="333" dir="0" index="3" bw="32" slack="0"/>
<pin id="334" dir="0" index="4" bw="32" slack="0"/>
<pin id="335" dir="0" index="5" bw="32" slack="0"/>
<pin id="336" dir="0" index="6" bw="32" slack="0"/>
<pin id="337" dir="0" index="7" bw="32" slack="0"/>
<pin id="338" dir="0" index="8" bw="32" slack="0"/>
<pin id="339" dir="0" index="9" bw="32" slack="0"/>
<pin id="340" dir="0" index="10" bw="32" slack="0"/>
<pin id="341" dir="0" index="11" bw="32" slack="0"/>
<pin id="342" dir="0" index="12" bw="32" slack="0"/>
<pin id="343" dir="0" index="13" bw="32" slack="0"/>
<pin id="344" dir="0" index="14" bw="32" slack="0"/>
<pin id="345" dir="0" index="15" bw="32" slack="0"/>
<pin id="346" dir="0" index="16" bw="32" slack="0"/>
<pin id="347" dir="0" index="17" bw="32" slack="0"/>
<pin id="348" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_Loop_1_proc1_Pipeline_partialsum_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="0" slack="0"/>
<pin id="369" dir="0" index="1" bw="512" slack="0"/>
<pin id="370" dir="0" index="2" bw="512" slack="0"/>
<pin id="371" dir="0" index="3" bw="512" slack="1"/>
<pin id="372" dir="0" index="4" bw="512" slack="1"/>
<pin id="373" dir="0" index="5" bw="512" slack="2"/>
<pin id="374" dir="0" index="6" bw="512" slack="2"/>
<pin id="375" dir="0" index="7" bw="512" slack="3"/>
<pin id="376" dir="0" index="8" bw="512" slack="3"/>
<pin id="377" dir="0" index="9" bw="512" slack="4"/>
<pin id="378" dir="0" index="10" bw="512" slack="4"/>
<pin id="379" dir="0" index="11" bw="512" slack="5"/>
<pin id="380" dir="0" index="12" bw="512" slack="5"/>
<pin id="381" dir="0" index="13" bw="512" slack="6"/>
<pin id="382" dir="0" index="14" bw="512" slack="6"/>
<pin id="383" dir="0" index="15" bw="512" slack="7"/>
<pin id="384" dir="0" index="16" bw="512" slack="7"/>
<pin id="385" dir="0" index="17" bw="512" slack="0"/>
<pin id="386" dir="0" index="18" bw="512" slack="11"/>
<pin id="387" dir="0" index="19" bw="512" slack="11"/>
<pin id="388" dir="0" index="20" bw="512" slack="11"/>
<pin id="389" dir="0" index="21" bw="512" slack="11"/>
<pin id="390" dir="0" index="22" bw="512" slack="11"/>
<pin id="391" dir="0" index="23" bw="512" slack="11"/>
<pin id="392" dir="0" index="24" bw="512" slack="11"/>
<pin id="393" dir="0" index="25" bw="512" slack="11"/>
<pin id="394" dir="0" index="26" bw="512" slack="11"/>
<pin id="395" dir="0" index="27" bw="512" slack="11"/>
<pin id="396" dir="0" index="28" bw="512" slack="11"/>
<pin id="397" dir="0" index="29" bw="512" slack="11"/>
<pin id="398" dir="0" index="30" bw="512" slack="11"/>
<pin id="399" dir="0" index="31" bw="512" slack="11"/>
<pin id="400" dir="0" index="32" bw="512" slack="11"/>
<pin id="401" dir="0" index="33" bw="512" slack="11"/>
<pin id="402" dir="0" index="34" bw="32" slack="0"/>
<pin id="403" dir="0" index="35" bw="32" slack="0"/>
<pin id="404" dir="0" index="36" bw="32" slack="0"/>
<pin id="405" dir="0" index="37" bw="32" slack="0"/>
<pin id="406" dir="0" index="38" bw="32" slack="0"/>
<pin id="407" dir="0" index="39" bw="32" slack="0"/>
<pin id="408" dir="0" index="40" bw="32" slack="0"/>
<pin id="409" dir="0" index="41" bw="32" slack="0"/>
<pin id="410" dir="0" index="42" bw="32" slack="0"/>
<pin id="411" dir="0" index="43" bw="32" slack="0"/>
<pin id="412" dir="0" index="44" bw="32" slack="0"/>
<pin id="413" dir="0" index="45" bw="32" slack="0"/>
<pin id="414" dir="0" index="46" bw="32" slack="0"/>
<pin id="415" dir="0" index="47" bw="32" slack="0"/>
<pin id="416" dir="0" index="48" bw="32" slack="0"/>
<pin id="417" dir="0" index="49" bw="32" slack="0"/>
<pin id="418" dir="1" index="50" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/12 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln7_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln13_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="2" slack="0"/>
<pin id="445" dir="0" index="1" bw="2" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_loc321_load_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="512" slack="13"/>
<pin id="451" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc321_load/14 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_loc322_load_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="512" slack="13"/>
<pin id="455" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc322_load/14 "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_loc319_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="512" slack="14"/>
<pin id="459" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc319_load/15 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_loc320_load_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="512" slack="14"/>
<pin id="463" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc320_load/15 "/>
</bind>
</comp>

<comp id="465" class="1004" name="p_loc317_load_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="512" slack="15"/>
<pin id="467" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc317_load/16 "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_loc318_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="512" slack="15"/>
<pin id="471" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc318_load/16 "/>
</bind>
</comp>

<comp id="473" class="1004" name="p_loc315_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="512" slack="16"/>
<pin id="475" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc315_load/17 "/>
</bind>
</comp>

<comp id="477" class="1004" name="p_loc316_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="512" slack="16"/>
<pin id="479" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc316_load/17 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_loc313_load_load_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="512" slack="17"/>
<pin id="483" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc313_load/18 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_loc314_load_load_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="512" slack="17"/>
<pin id="487" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc314_load/18 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_loc311_load_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="512" slack="18"/>
<pin id="491" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc311_load/19 "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_loc312_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="512" slack="18"/>
<pin id="495" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc312_load/19 "/>
</bind>
</comp>

<comp id="497" class="1004" name="p_loc309_load_load_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="512" slack="19"/>
<pin id="499" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc309_load/20 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_loc310_load_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="512" slack="19"/>
<pin id="503" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc310_load/20 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_loc_load_load_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="512" slack="20"/>
<pin id="507" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/21 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_loc308_load_load_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="512" slack="20"/>
<pin id="511" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc308_load/21 "/>
</bind>
</comp>

<comp id="513" class="1005" name="p_loc322_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="512" slack="11"/>
<pin id="515" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc322 "/>
</bind>
</comp>

<comp id="519" class="1005" name="p_loc321_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="512" slack="11"/>
<pin id="521" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc321 "/>
</bind>
</comp>

<comp id="525" class="1005" name="p_loc320_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="512" slack="11"/>
<pin id="527" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc320 "/>
</bind>
</comp>

<comp id="531" class="1005" name="p_loc319_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="512" slack="11"/>
<pin id="533" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc319 "/>
</bind>
</comp>

<comp id="537" class="1005" name="p_loc318_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="512" slack="11"/>
<pin id="539" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc318 "/>
</bind>
</comp>

<comp id="543" class="1005" name="p_loc317_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="512" slack="11"/>
<pin id="545" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc317 "/>
</bind>
</comp>

<comp id="549" class="1005" name="p_loc316_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="512" slack="11"/>
<pin id="551" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc316 "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_loc315_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="512" slack="11"/>
<pin id="557" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc315 "/>
</bind>
</comp>

<comp id="561" class="1005" name="p_loc314_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="512" slack="11"/>
<pin id="563" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc314 "/>
</bind>
</comp>

<comp id="567" class="1005" name="p_loc313_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="512" slack="11"/>
<pin id="569" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc313 "/>
</bind>
</comp>

<comp id="573" class="1005" name="p_loc312_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="512" slack="11"/>
<pin id="575" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc312 "/>
</bind>
</comp>

<comp id="579" class="1005" name="p_loc311_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="512" slack="11"/>
<pin id="581" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc311 "/>
</bind>
</comp>

<comp id="585" class="1005" name="p_loc310_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="512" slack="11"/>
<pin id="587" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc310 "/>
</bind>
</comp>

<comp id="591" class="1005" name="p_loc309_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="512" slack="11"/>
<pin id="593" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc309 "/>
</bind>
</comp>

<comp id="597" class="1005" name="p_loc308_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="512" slack="11"/>
<pin id="599" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc308 "/>
</bind>
</comp>

<comp id="603" class="1005" name="p_loc_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="512" slack="11"/>
<pin id="605" dir="1" index="1" bw="512" slack="11"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="609" class="1005" name="icmp_ln13_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="2"/>
<pin id="611" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="613" class="1005" name="AB_addr_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="AB_addr_1_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="4" slack="1"/>
<pin id="621" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_1 "/>
</bind>
</comp>

<comp id="624" class="1005" name="AB_addr_2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="4" slack="1"/>
<pin id="626" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_2 "/>
</bind>
</comp>

<comp id="630" class="1005" name="AB_addr_3_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="1"/>
<pin id="632" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_3 "/>
</bind>
</comp>

<comp id="635" class="1005" name="AB_load_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="512" slack="7"/>
<pin id="637" dir="1" index="1" bw="512" slack="7"/>
</pin_list>
<bind>
<opset="AB_load "/>
</bind>
</comp>

<comp id="640" class="1005" name="AB_load_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="512" slack="7"/>
<pin id="642" dir="1" index="1" bw="512" slack="7"/>
</pin_list>
<bind>
<opset="AB_load_1 "/>
</bind>
</comp>

<comp id="645" class="1005" name="AB_addr_4_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="1"/>
<pin id="647" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_4 "/>
</bind>
</comp>

<comp id="651" class="1005" name="AB_addr_5_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="4" slack="1"/>
<pin id="653" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_5 "/>
</bind>
</comp>

<comp id="656" class="1005" name="AB_load_2_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="512" slack="6"/>
<pin id="658" dir="1" index="1" bw="512" slack="6"/>
</pin_list>
<bind>
<opset="AB_load_2 "/>
</bind>
</comp>

<comp id="661" class="1005" name="AB_load_3_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="512" slack="6"/>
<pin id="663" dir="1" index="1" bw="512" slack="6"/>
</pin_list>
<bind>
<opset="AB_load_3 "/>
</bind>
</comp>

<comp id="666" class="1005" name="AB_addr_6_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="4" slack="1"/>
<pin id="668" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_6 "/>
</bind>
</comp>

<comp id="672" class="1005" name="AB_addr_7_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="4" slack="1"/>
<pin id="674" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_7 "/>
</bind>
</comp>

<comp id="677" class="1005" name="AB_load_4_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="512" slack="5"/>
<pin id="679" dir="1" index="1" bw="512" slack="5"/>
</pin_list>
<bind>
<opset="AB_load_4 "/>
</bind>
</comp>

<comp id="682" class="1005" name="AB_load_5_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="512" slack="5"/>
<pin id="684" dir="1" index="1" bw="512" slack="5"/>
</pin_list>
<bind>
<opset="AB_load_5 "/>
</bind>
</comp>

<comp id="687" class="1005" name="AB_addr_8_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="4" slack="1"/>
<pin id="689" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_8 "/>
</bind>
</comp>

<comp id="693" class="1005" name="AB_addr_9_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="4" slack="1"/>
<pin id="695" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_9 "/>
</bind>
</comp>

<comp id="698" class="1005" name="AB_load_6_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="512" slack="4"/>
<pin id="700" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opset="AB_load_6 "/>
</bind>
</comp>

<comp id="703" class="1005" name="AB_load_7_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="512" slack="4"/>
<pin id="705" dir="1" index="1" bw="512" slack="4"/>
</pin_list>
<bind>
<opset="AB_load_7 "/>
</bind>
</comp>

<comp id="708" class="1005" name="AB_addr_10_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="1"/>
<pin id="710" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_10 "/>
</bind>
</comp>

<comp id="714" class="1005" name="AB_addr_11_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="1"/>
<pin id="716" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_11 "/>
</bind>
</comp>

<comp id="719" class="1005" name="AB_load_8_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="512" slack="3"/>
<pin id="721" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="AB_load_8 "/>
</bind>
</comp>

<comp id="724" class="1005" name="AB_load_9_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="512" slack="3"/>
<pin id="726" dir="1" index="1" bw="512" slack="3"/>
</pin_list>
<bind>
<opset="AB_load_9 "/>
</bind>
</comp>

<comp id="729" class="1005" name="AB_addr_12_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="4" slack="1"/>
<pin id="731" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_12 "/>
</bind>
</comp>

<comp id="735" class="1005" name="AB_addr_13_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="1"/>
<pin id="737" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_13 "/>
</bind>
</comp>

<comp id="740" class="1005" name="AB_load_10_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="512" slack="2"/>
<pin id="742" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="AB_load_10 "/>
</bind>
</comp>

<comp id="745" class="1005" name="AB_load_11_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="512" slack="2"/>
<pin id="747" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="AB_load_11 "/>
</bind>
</comp>

<comp id="750" class="1005" name="AB_addr_14_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="4" slack="1"/>
<pin id="752" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_14 "/>
</bind>
</comp>

<comp id="756" class="1005" name="AB_addr_15_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="4" slack="1"/>
<pin id="758" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="AB_addr_15 "/>
</bind>
</comp>

<comp id="761" class="1005" name="AB_load_12_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="512" slack="1"/>
<pin id="763" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="AB_load_12 "/>
</bind>
</comp>

<comp id="766" class="1005" name="AB_load_13_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="512" slack="1"/>
<pin id="768" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="AB_load_13 "/>
</bind>
</comp>

<comp id="771" class="1005" name="AB_load_14_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="512" slack="1"/>
<pin id="773" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="AB_load_14 "/>
</bind>
</comp>

<comp id="776" class="1005" name="AB_load_15_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="512" slack="1"/>
<pin id="778" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="AB_load_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="40" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="40" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="40" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="46" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="2" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="64" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="64" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="64" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="195"><net_src comp="170" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="196"><net_src comp="178" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="64" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="66" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="210"><net_src comp="0" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="64" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="68" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="213"><net_src comp="197" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="214"><net_src comp="205" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="64" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="0" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="72" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="231"><net_src comp="215" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="232"><net_src comp="223" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="238"><net_src comp="0" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="64" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="74" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="246"><net_src comp="0" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="64" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="76" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="249"><net_src comp="233" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="250"><net_src comp="241" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="256"><net_src comp="0" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="64" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="78" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="64" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="80" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="267"><net_src comp="251" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="268"><net_src comp="259" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="274"><net_src comp="0" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="64" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="82" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="282"><net_src comp="0" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="64" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="84" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="269" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="286"><net_src comp="277" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="292"><net_src comp="0" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="64" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="86" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="0" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="88" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="287" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="304"><net_src comp="295" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="310"><net_src comp="0" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="90" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="318"><net_src comp="0" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="320"><net_src comp="92" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="321"><net_src comp="305" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="322"><net_src comp="313" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="327"><net_src comp="42" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="0" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="349"><net_src comp="62" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="350"><net_src comp="4" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="351"><net_src comp="8" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="352"><net_src comp="10" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="353"><net_src comp="12" pin="0"/><net_sink comp="329" pin=4"/></net>

<net id="354"><net_src comp="14" pin="0"/><net_sink comp="329" pin=5"/></net>

<net id="355"><net_src comp="16" pin="0"/><net_sink comp="329" pin=6"/></net>

<net id="356"><net_src comp="18" pin="0"/><net_sink comp="329" pin=7"/></net>

<net id="357"><net_src comp="20" pin="0"/><net_sink comp="329" pin=8"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="329" pin=9"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="329" pin=10"/></net>

<net id="360"><net_src comp="26" pin="0"/><net_sink comp="329" pin=11"/></net>

<net id="361"><net_src comp="28" pin="0"/><net_sink comp="329" pin=12"/></net>

<net id="362"><net_src comp="30" pin="0"/><net_sink comp="329" pin=13"/></net>

<net id="363"><net_src comp="32" pin="0"/><net_sink comp="329" pin=14"/></net>

<net id="364"><net_src comp="34" pin="0"/><net_sink comp="329" pin=15"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="329" pin=16"/></net>

<net id="366"><net_src comp="38" pin="0"/><net_sink comp="329" pin=17"/></net>

<net id="419"><net_src comp="94" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="420"><net_src comp="186" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="421"><net_src comp="186" pin="7"/><net_sink comp="367" pin=2"/></net>

<net id="422"><net_src comp="6" pin="0"/><net_sink comp="367" pin=17"/></net>

<net id="423"><net_src comp="8" pin="0"/><net_sink comp="367" pin=34"/></net>

<net id="424"><net_src comp="10" pin="0"/><net_sink comp="367" pin=35"/></net>

<net id="425"><net_src comp="12" pin="0"/><net_sink comp="367" pin=36"/></net>

<net id="426"><net_src comp="14" pin="0"/><net_sink comp="367" pin=37"/></net>

<net id="427"><net_src comp="16" pin="0"/><net_sink comp="367" pin=38"/></net>

<net id="428"><net_src comp="18" pin="0"/><net_sink comp="367" pin=39"/></net>

<net id="429"><net_src comp="20" pin="0"/><net_sink comp="367" pin=40"/></net>

<net id="430"><net_src comp="22" pin="0"/><net_sink comp="367" pin=41"/></net>

<net id="431"><net_src comp="24" pin="0"/><net_sink comp="367" pin=42"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="367" pin=43"/></net>

<net id="433"><net_src comp="28" pin="0"/><net_sink comp="367" pin=44"/></net>

<net id="434"><net_src comp="30" pin="0"/><net_sink comp="367" pin=45"/></net>

<net id="435"><net_src comp="32" pin="0"/><net_sink comp="367" pin=46"/></net>

<net id="436"><net_src comp="34" pin="0"/><net_sink comp="367" pin=47"/></net>

<net id="437"><net_src comp="36" pin="0"/><net_sink comp="367" pin=48"/></net>

<net id="438"><net_src comp="38" pin="0"/><net_sink comp="367" pin=49"/></net>

<net id="442"><net_src comp="164" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="449" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="456"><net_src comp="453" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="460"><net_src comp="457" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="464"><net_src comp="461" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="468"><net_src comp="465" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="472"><net_src comp="469" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="476"><net_src comp="473" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="480"><net_src comp="477" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="484"><net_src comp="481" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="488"><net_src comp="485" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="492"><net_src comp="489" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="496"><net_src comp="493" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="500"><net_src comp="497" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="504"><net_src comp="501" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="508"><net_src comp="505" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="512"><net_src comp="509" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="516"><net_src comp="100" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="367" pin=33"/></net>

<net id="518"><net_src comp="513" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="522"><net_src comp="104" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="367" pin=32"/></net>

<net id="524"><net_src comp="519" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="528"><net_src comp="108" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="367" pin=31"/></net>

<net id="530"><net_src comp="525" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="534"><net_src comp="112" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="367" pin=30"/></net>

<net id="536"><net_src comp="531" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="540"><net_src comp="116" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="367" pin=29"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="546"><net_src comp="120" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="367" pin=28"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="552"><net_src comp="124" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="367" pin=27"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="558"><net_src comp="128" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="367" pin=26"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="564"><net_src comp="132" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="367" pin=25"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="570"><net_src comp="136" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="367" pin=24"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="576"><net_src comp="140" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="367" pin=23"/></net>

<net id="578"><net_src comp="573" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="582"><net_src comp="144" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="367" pin=22"/></net>

<net id="584"><net_src comp="579" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="588"><net_src comp="148" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="367" pin=21"/></net>

<net id="590"><net_src comp="585" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="594"><net_src comp="152" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="367" pin=20"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="600"><net_src comp="156" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="367" pin=19"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="606"><net_src comp="160" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="367" pin=18"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="612"><net_src comp="443" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="170" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="622"><net_src comp="178" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="627"><net_src comp="197" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="633"><net_src comp="205" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="638"><net_src comp="186" pin="7"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="367" pin=16"/></net>

<net id="643"><net_src comp="186" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="367" pin=15"/></net>

<net id="648"><net_src comp="215" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="650"><net_src comp="645" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="654"><net_src comp="223" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="659"><net_src comp="186" pin="7"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="367" pin=14"/></net>

<net id="664"><net_src comp="186" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="367" pin=13"/></net>

<net id="669"><net_src comp="233" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="675"><net_src comp="241" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="680"><net_src comp="186" pin="7"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="367" pin=12"/></net>

<net id="685"><net_src comp="186" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="367" pin=11"/></net>

<net id="690"><net_src comp="251" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="696"><net_src comp="259" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="701"><net_src comp="186" pin="7"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="367" pin=10"/></net>

<net id="706"><net_src comp="186" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="367" pin=9"/></net>

<net id="711"><net_src comp="269" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="713"><net_src comp="708" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="717"><net_src comp="277" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="722"><net_src comp="186" pin="7"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="367" pin=8"/></net>

<net id="727"><net_src comp="186" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="367" pin=7"/></net>

<net id="732"><net_src comp="287" pin="3"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="738"><net_src comp="295" pin="3"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="743"><net_src comp="186" pin="7"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="367" pin=6"/></net>

<net id="748"><net_src comp="186" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="367" pin=5"/></net>

<net id="753"><net_src comp="305" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="755"><net_src comp="750" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="759"><net_src comp="313" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="764"><net_src comp="186" pin="7"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="367" pin=4"/></net>

<net id="769"><net_src comp="186" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="367" pin=3"/></net>

<net id="774"><net_src comp="186" pin="7"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="779"><net_src comp="186" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="367" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AB | {1 2 14 15 16 17 18 19 20 21 }
	Port: Arows | {}
	Port: Bcols | {}
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A | {2 3 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1 | {2 3 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2 | {2 3 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3 | {2 3 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4 | {2 3 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5 | {2 3 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6 | {2 3 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7 | {2 3 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8 | {2 3 }
	Port: blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9 | {2 3 }
	Port: p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10 | {2 3 }
	Port: p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11 | {2 3 }
	Port: p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12 | {2 3 }
	Port: p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13 | {2 3 }
	Port: p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14 | {2 3 }
	Port: p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15 | {2 3 }
 - Input state : 
	Port: Loop_1_proc1 : AB | {4 5 6 7 8 9 10 11 12 }
	Port: Loop_1_proc1 : it | {2 }
	Port: Loop_1_proc1 : Arows | {2 3 }
	Port: Loop_1_proc1 : Bcols | {12 13 }
	Port: Loop_1_proc1 : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A | {12 13 }
	Port: Loop_1_proc1 : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1 | {12 13 }
	Port: Loop_1_proc1 : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2 | {12 13 }
	Port: Loop_1_proc1 : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3 | {12 13 }
	Port: Loop_1_proc1 : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_4 | {12 13 }
	Port: Loop_1_proc1 : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_5 | {12 13 }
	Port: Loop_1_proc1 : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_6 | {12 13 }
	Port: Loop_1_proc1 : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_7 | {12 13 }
	Port: Loop_1_proc1 : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_8 | {12 13 }
	Port: Loop_1_proc1 : blockmatmul_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_9 | {12 13 }
	Port: Loop_1_proc1 : p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_10 | {12 13 }
	Port: Loop_1_proc1 : p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_11 | {12 13 }
	Port: Loop_1_proc1 : p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_12 | {12 13 }
	Port: Loop_1_proc1 : p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_13 | {12 13 }
	Port: Loop_1_proc1 : p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_14 | {12 13 }
	Port: Loop_1_proc1 : p_ZZ11blockmatmulRN3hls6streamI8blockvecLi0EEES3_R8blockmatiE1A_15 | {12 13 }
  - Chain level:
	State 1
	State 2
		icmp_ln13 : 1
		br_ln13 : 2
	State 3
	State 4
		AB_load : 1
		AB_load_1 : 1
	State 5
		AB_load_2 : 1
		AB_load_3 : 1
	State 6
		AB_load_4 : 1
		AB_load_5 : 1
	State 7
		AB_load_6 : 1
		AB_load_7 : 1
	State 8
		AB_load_8 : 1
		AB_load_9 : 1
	State 9
		AB_load_10 : 1
		AB_load_11 : 1
	State 10
		AB_load_12 : 1
		AB_load_13 : 1
	State 11
		AB_load_14 : 1
		AB_load_15 : 1
	State 12
		call_ln28 : 1
	State 13
	State 14
		store_ln28 : 1
		store_ln28 : 1
	State 15
		store_ln28 : 1
		store_ln28 : 1
	State 16
		store_ln28 : 1
		store_ln28 : 1
	State 17
		store_ln28 : 1
		store_ln28 : 1
	State 18
		store_ln28 : 1
		store_ln28 : 1
	State 19
		store_ln28 : 1
		store_ln28 : 1
	State 20
		store_ln28 : 1
		store_ln28 : 1
	State 21
		store_ln28 : 1
		store_ln28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|---------|
|          |      grp_Loop_1_proc1_Pipeline_1_fu_323     |    0    |    0    |    9    |    38   |
|   call   |    grp_Loop_1_proc1_Pipeline_loadA_fu_329   |    0    |    0    |    14   |    24   |
|          | grp_Loop_1_proc1_Pipeline_partialsum_fu_367 |   768   |  25.408 |  59752  |  22952  |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   icmp   |               icmp_ln13_fu_443              |    0    |    0    |    0    |    8    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   read   |             it_read_read_fu_164             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   trunc  |               trunc_ln7_fu_439              |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|---------|
|   Total  |                                             |   768   |  25.408 |  59775  |  23022  |
|----------|---------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|AB_addr_10_reg_708|    4   |
|AB_addr_11_reg_714|    4   |
|AB_addr_12_reg_729|    4   |
|AB_addr_13_reg_735|    4   |
|AB_addr_14_reg_750|    4   |
|AB_addr_15_reg_756|    4   |
| AB_addr_1_reg_619|    4   |
| AB_addr_2_reg_624|    4   |
| AB_addr_3_reg_630|    4   |
| AB_addr_4_reg_645|    4   |
| AB_addr_5_reg_651|    4   |
| AB_addr_6_reg_666|    4   |
| AB_addr_7_reg_672|    4   |
| AB_addr_8_reg_687|    4   |
| AB_addr_9_reg_693|    4   |
|  AB_addr_reg_613 |    4   |
|AB_load_10_reg_740|   512  |
|AB_load_11_reg_745|   512  |
|AB_load_12_reg_761|   512  |
|AB_load_13_reg_766|   512  |
|AB_load_14_reg_771|   512  |
|AB_load_15_reg_776|   512  |
| AB_load_1_reg_640|   512  |
| AB_load_2_reg_656|   512  |
| AB_load_3_reg_661|   512  |
| AB_load_4_reg_677|   512  |
| AB_load_5_reg_682|   512  |
| AB_load_6_reg_698|   512  |
| AB_load_7_reg_703|   512  |
| AB_load_8_reg_719|   512  |
| AB_load_9_reg_724|   512  |
|  AB_load_reg_635 |   512  |
| icmp_ln13_reg_609|    1   |
| p_loc308_reg_597 |   512  |
| p_loc309_reg_591 |   512  |
| p_loc310_reg_585 |   512  |
| p_loc311_reg_579 |   512  |
| p_loc312_reg_573 |   512  |
| p_loc313_reg_567 |   512  |
| p_loc314_reg_561 |   512  |
| p_loc315_reg_555 |   512  |
| p_loc316_reg_549 |   512  |
| p_loc317_reg_543 |   512  |
| p_loc318_reg_537 |   512  |
| p_loc319_reg_531 |   512  |
| p_loc320_reg_525 |   512  |
| p_loc321_reg_519 |   512  |
| p_loc322_reg_513 |   512  |
|   p_loc_reg_603  |   512  |
+------------------+--------+
|       Total      |  16449 |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_186              |  p0  |  16  |   4  |   64   ||    65   |
|              grp_access_fu_186              |  p1  |   8  |  512 |  4096  ||    42   |
|              grp_access_fu_186              |  p2  |  16  |   0  |    0   ||    65   |
|              grp_access_fu_186              |  p4  |   8  |   4  |   32   ||    42   |
|              grp_access_fu_186              |  p5  |   8  |  512 |  4096  ||    42   |
| grp_Loop_1_proc1_Pipeline_partialsum_fu_367 |  p1  |   2  |  512 |  1024  ||    9    |
| grp_Loop_1_proc1_Pipeline_partialsum_fu_367 |  p2  |   2  |  512 |  1024  ||    9    |
|---------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                    |      |      |      |  10336 || 14.2154 ||   274   |
|---------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   768  |   25   |  59775 |  23022 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   274  |
|  Register |    -   |    -   |  16449 |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   768  |   39   |  76224 |  23296 |
+-----------+--------+--------+--------+--------+
