{
	"cts__timing__setup__tns__pre_repair": -406.254,
	"cts__timing__setup__ws__pre_repair": -375.403,
	"cts__clock__skew__setup__pre_repair": 101.965,
	"cts__clock__skew__hold__pre_repair": 101.965,
	"cts__timing__drv__max_slew_limit__pre_repair": -0.0451952,
	"cts__timing__drv__max_slew__pre_repair": 22,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.699589,
	"cts__timing__drv__max_cap__pre_repair": 6,
	"cts__timing__drv__max_fanout_limit__pre_repair": 1e+30,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 6,
	"cts__timing__drv__hold_violation_count__pre_repair": 28,
	"cts__power__internal__total__pre_repair": 0.0204637,
	"cts__power__switching__total__pre_repair": 0.00164823,
	"cts__power__leakage__total__pre_repair": 0.000595853,
	"cts__power__total__pre_repair": 0.0227078,
	"cts__design__io__pre_repair": 135,
	"cts__design__die__area__pre_repair": 14400,
	"cts__design__core__area__pre_repair": 10997.3,
	"cts__design__instance__count__pre_repair": 13908,
	"cts__design__instance__area__pre_repair": 2361.95,
	"cts__design__instance__count__stdcell__pre_repair": 13904,
	"cts__design__instance__area__stdcell__pre_repair": 1238.37,
	"cts__design__instance__count__macros__pre_repair": 4,
	"cts__design__instance__area__macros__pre_repair": 1123.58,
	"cts__design__instance__utilization__pre_repair": 0.214776,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.125421,
	"cts__timing__setup__tns__post_repair": -365.805,
	"cts__timing__setup__ws__post_repair": -365.805,
	"cts__clock__skew__setup__post_repair": 101.965,
	"cts__clock__skew__hold__post_repair": 101.965,
	"cts__timing__drv__max_slew_limit__post_repair": -0.0451952,
	"cts__timing__drv__max_slew__post_repair": 22,
	"cts__timing__drv__max_cap_limit__post_repair": -0.699589,
	"cts__timing__drv__max_cap__post_repair": 6,
	"cts__timing__drv__max_fanout_limit__post_repair": 1e+30,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 1,
	"cts__timing__drv__hold_violation_count__post_repair": 28,
	"cts__power__internal__total__post_repair": 0.0204637,
	"cts__power__switching__total__post_repair": 0.00164824,
	"cts__power__leakage__total__post_repair": 0.000596621,
	"cts__power__total__post_repair": 0.0227086,
	"cts__design__io__post_repair": 135,
	"cts__design__die__area__post_repair": 14400,
	"cts__design__core__area__post_repair": 10997.3,
	"cts__design__instance__count__post_repair": 13908,
	"cts__design__instance__area__post_repair": 2366.12,
	"cts__design__instance__count__stdcell__post_repair": 13904,
	"cts__design__instance__area__stdcell__post_repair": 1242.54,
	"cts__design__instance__count__macros__post_repair": 4,
	"cts__design__instance__area__macros__post_repair": 1123.58,
	"cts__design__instance__utilization__post_repair": 0.215155,
	"cts__design__instance__utilization__stdcell__post_repair": 0.125843,
	"cts__design__instance__displacement__total": 589.888,
	"cts__design__instance__displacement__mean": 0.042,
	"cts__design__instance__displacement__max": 1.55,
	"cts__route__wirelength__estimated": 35012.4,
	"cts__design__instance__count__setup_buffer": 36,
	"cts__design__instance__count__hold_buffer": 1,
	"cts__design__instance__displacement__total": 38.549,
	"cts__design__instance__displacement__mean": 0.002,
	"cts__design__instance__displacement__max": 1.296,
	"cts__route__wirelength__estimated": 36211.8,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -189.631,
	"cts__timing__setup__ws": -189.631,
	"cts__clock__skew__setup": 96.7018,
	"cts__clock__skew__hold": 96.7018,
	"cts__timing__drv__max_slew_limit": -0.0401935,
	"cts__timing__drv__max_slew": 22,
	"cts__timing__drv__max_cap_limit": -0.702095,
	"cts__timing__drv__max_cap": 6,
	"cts__timing__drv__max_fanout_limit": 1e+30,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 1,
	"cts__timing__drv__hold_violation_count": 28,
	"cts__power__internal__total": 0.0204633,
	"cts__power__switching__total": 0.00169056,
	"cts__power__leakage__total": 0.000597499,
	"cts__power__total": 0.0227514,
	"cts__design__io": 135,
	"cts__design__die__area": 14400,
	"cts__design__core__area": 10997.3,
	"cts__design__instance__count": 13945,
	"cts__design__instance__area": 2371.33,
	"cts__design__instance__count__stdcell": 13941,
	"cts__design__instance__area__stdcell": 1247.74,
	"cts__design__instance__count__macros": 4,
	"cts__design__instance__area__macros": 1123.58,
	"cts__design__instance__utilization": 0.215628,
	"cts__design__instance__utilization__stdcell": 0.12637
}