// Seed: 4117301709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = (-1);
  assign id_4 = 1;
  id_7(
      -1'b0
  );
  wire id_8;
endmodule
module module_1 (
    input tri id_0
);
  assign id_2 = id_0.id_2 == 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3, id_4, id_5, id_7;
endmodule
