0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.ip_user_files/bd/fpga_design/ip/fpga_design_central_interface_0_0/fpga_design_central_interface_0_0_sim_netlist.vhdl,1552154888,vhdl,,,,fpga_design_central_interface_0_0;fpga_design_central_interface_0_0_central_interface,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.ip_user_files/bd/fpga_design/ip/fpga_design_fifo_generator_0_0/fpga_design_fifo_generator_0_0_sim_netlist.vhdl,1553031298,vhdl,,,,fpga_design_fifo_generator_0_0;fpga_design_fifo_generator_0_0_builtin_extdepth_v6;fpga_design_fifo_generator_0_0_builtin_extdepth_v6_0;fpga_design_fifo_generator_0_0_builtin_extdepth_v6_1;fpga_design_fifo_generator_0_0_builtin_extdepth_v6_2;fpga_design_fifo_generator_0_0_builtin_extdepth_v6_3;fpga_design_fifo_generator_0_0_builtin_prim_v6;fpga_design_fifo_generator_0_0_builtin_prim_v6_4;fpga_design_fifo_generator_0_0_builtin_prim_v6_5;fpga_design_fifo_generator_0_0_builtin_prim_v6_6;fpga_design_fifo_generator_0_0_builtin_prim_v6_7;fpga_design_fifo_generator_0_0_builtin_top_v6;fpga_design_fifo_generator_0_0_fifo_generator_top;fpga_design_fifo_generator_0_0_fifo_generator_v13_2_2;fpga_design_fifo_generator_0_0_fifo_generator_v13_2_2_builtin;fpga_design_fifo_generator_0_0_fifo_generator_v13_2_2_synth;fpga_design_fifo_generator_0_0_reset_builtin,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.ip_user_files/bd/fpga_design/ip/fpga_design_fifo_protector_0_0/fpga_design_fifo_protector_0_0_sim_netlist.vhdl,1553031283,vhdl,,,,fpga_design_fifo_protector_0_0;fpga_design_fifo_protector_0_0_fifo_protector,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.ip_user_files/bd/fpga_design/ip/fpga_design_image_thresholding_0_0/fpga_design_image_thresholding_0_0_sim_netlist.vhdl,1553210833,vhdl,,,,fpga_design_image_thresholding_0_0;fpga_design_image_thresholding_0_0_image_thresholding,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.ip_user_files/bd/fpga_design/ip/fpga_design_threshold_memory_0_0/fpga_design_threshold_memory_0_0_sim_netlist.vhdl,1553210833,vhdl,,,,fpga_design_threshold_memory_0_0;fpga_design_threshold_memory_0_0_threshold_memory,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.ip_user_files/bd/fpga_design/ip/fpga_design_uart_tx_0_0/fpga_design_uart_tx_0_0_sim_netlist.vhdl,1553031283,vhdl,,,,fpga_design_uart_tx_0_0;fpga_design_uart_tx_0_0_uart_tx,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.ip_user_files/bd/fpga_design/sim/fpga_design.vhd,1553031768,vhdl,,,,fpga_design,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.srcs/sources_1/bd/FPGA_Design/hdl/fpga_design_wrapper.vhd,1553210772,vhdl,,,,fpga_design_wrapper,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.srcs/sources_1/new/camera_simulator.vhd,1553816929,vhdl,,,,camera_simulator,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.srcs/sources_1/new/central_interface.vhd,1551374404,vhdl,,,,central_interface,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.srcs/sources_1/new/fifo_protector.vhd,1551299460,vhdl,,,,fifo_protector,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.srcs/sources_1/new/image_thresholding.vhd,1551393847,vhdl,,,,image_thresholding,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.srcs/sources_1/new/threshold_memory.vhd,1551299104,vhdl,,,,threshold_memory,,,,,,,,
C:/Users/butchertd/Documents/eaglesat/CRP_VIVADO_FPGA/uart_testing/uart_testing.srcs/sources_1/new/uart_tx.vhd,1552352035,vhdl,,,,uart_tx,,,,,,,,
