
Studienarbeit_V10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013fe0  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e4  080141a0  080141a0  000151a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014a84  08014a84  00016390  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014a84  08014a84  00015a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014a8c  08014a8c  00016390  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014a8c  08014a8c  00015a8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014a90  08014a90  00015a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000390  20000000  08014a94  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002470  20000390  08014e24  00016390  2**2
                  ALLOC
 10 .ram2         00002af8  10000000  10000000  00017000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002800  20002800  00016800  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00016390  2**0
                  CONTENTS, READONLY
 13 .debug_info   00037e36  00000000  00000000  000163c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006343  00000000  00000000  0004e1f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000027c0  00000000  00000000  00054540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001ee1  00000000  00000000  00056d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000339ca  00000000  00000000  00058be1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00030a4f  00000000  00000000  0008c5ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00134ebb  00000000  00000000  000bcffa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001f1eb5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000acd0  00000000  00000000  001f1ef8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008d  00000000  00000000  001fcbc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000390 	.word	0x20000390
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08014188 	.word	0x08014188

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000394 	.word	0x20000394
 80001fc:	08014188 	.word	0x08014188

08000200 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000200:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000202:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000206:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000290 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800020a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800020e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000212:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000214:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000216:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000218:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800021a:	d332      	bcc.n	8000282 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800021c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800021e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000220:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000222:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000224:	d314      	bcc.n	8000250 <_CheckCase2>

08000226 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000226:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000228:	19d0      	adds	r0, r2, r7
 800022a:	bf00      	nop

0800022c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800022c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000230:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000234:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000236:	d005      	beq.n	8000244 <_CSDone>
        LDRB     R3,[R1], #+1
 8000238:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000240:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000242:	d1f3      	bne.n	800022c <_LoopCopyStraight>

08000244 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000244:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000248:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800024a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800024e:	4770      	bx	lr

08000250 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000250:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000252:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000254:	d319      	bcc.n	800028a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000256:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000258:	1b12      	subs	r2, r2, r4

0800025a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800025a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800025e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000262:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000264:	d1f9      	bne.n	800025a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000266:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000268:	d005      	beq.n	8000276 <_No2ChunkNeeded>

0800026a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800026e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000272:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyAfterWrapAround>

08000276 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000276:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800027a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800027c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800027e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000280:	4770      	bx	lr

08000282 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000282:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000284:	3801      	subs	r0, #1
        CMP      R0,R2
 8000286:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000288:	d2cd      	bcs.n	8000226 <_Case4>

0800028a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800028a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800028c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800028e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000290:	20001578 	.word	0x20001578

08000294 <__aeabi_drsub>:
 8000294:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000298:	e002      	b.n	80002a0 <__adddf3>
 800029a:	bf00      	nop

0800029c <__aeabi_dsub>:
 800029c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002a0 <__adddf3>:
 80002a0:	b530      	push	{r4, r5, lr}
 80002a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002aa:	ea94 0f05 	teq	r4, r5
 80002ae:	bf08      	it	eq
 80002b0:	ea90 0f02 	teqeq	r0, r2
 80002b4:	bf1f      	itttt	ne
 80002b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c6:	f000 80e2 	beq.w	800048e <__adddf3+0x1ee>
 80002ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002d2:	bfb8      	it	lt
 80002d4:	426d      	neglt	r5, r5
 80002d6:	dd0c      	ble.n	80002f2 <__adddf3+0x52>
 80002d8:	442c      	add	r4, r5
 80002da:	ea80 0202 	eor.w	r2, r0, r2
 80002de:	ea81 0303 	eor.w	r3, r1, r3
 80002e2:	ea82 0000 	eor.w	r0, r2, r0
 80002e6:	ea83 0101 	eor.w	r1, r3, r1
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	2d36      	cmp	r5, #54	@ 0x36
 80002f4:	bf88      	it	hi
 80002f6:	bd30      	pophi	{r4, r5, pc}
 80002f8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000300:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000304:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x70>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000314:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000318:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x84>
 800031e:	4252      	negs	r2, r2
 8000320:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000324:	ea94 0f05 	teq	r4, r5
 8000328:	f000 80a7 	beq.w	800047a <__adddf3+0x1da>
 800032c:	f1a4 0401 	sub.w	r4, r4, #1
 8000330:	f1d5 0e20 	rsbs	lr, r5, #32
 8000334:	db0d      	blt.n	8000352 <__adddf3+0xb2>
 8000336:	fa02 fc0e 	lsl.w	ip, r2, lr
 800033a:	fa22 f205 	lsr.w	r2, r2, r5
 800033e:	1880      	adds	r0, r0, r2
 8000340:	f141 0100 	adc.w	r1, r1, #0
 8000344:	fa03 f20e 	lsl.w	r2, r3, lr
 8000348:	1880      	adds	r0, r0, r2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	4159      	adcs	r1, r3
 8000350:	e00e      	b.n	8000370 <__adddf3+0xd0>
 8000352:	f1a5 0520 	sub.w	r5, r5, #32
 8000356:	f10e 0e20 	add.w	lr, lr, #32
 800035a:	2a01      	cmp	r2, #1
 800035c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000360:	bf28      	it	cs
 8000362:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	18c0      	adds	r0, r0, r3
 800036c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000370:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000374:	d507      	bpl.n	8000386 <__adddf3+0xe6>
 8000376:	f04f 0e00 	mov.w	lr, #0
 800037a:	f1dc 0c00 	rsbs	ip, ip, #0
 800037e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000382:	eb6e 0101 	sbc.w	r1, lr, r1
 8000386:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800038a:	d31b      	bcc.n	80003c4 <__adddf3+0x124>
 800038c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000390:	d30c      	bcc.n	80003ac <__adddf3+0x10c>
 8000392:	0849      	lsrs	r1, r1, #1
 8000394:	ea5f 0030 	movs.w	r0, r0, rrx
 8000398:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800039c:	f104 0401 	add.w	r4, r4, #1
 80003a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a8:	f080 809a 	bcs.w	80004e0 <__adddf3+0x240>
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003b0:	bf08      	it	eq
 80003b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b6:	f150 0000 	adcs.w	r0, r0, #0
 80003ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003be:	ea41 0105 	orr.w	r1, r1, r5
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c8:	4140      	adcs	r0, r0
 80003ca:	eb41 0101 	adc.w	r1, r1, r1
 80003ce:	3c01      	subs	r4, #1
 80003d0:	bf28      	it	cs
 80003d2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d6:	d2e9      	bcs.n	80003ac <__adddf3+0x10c>
 80003d8:	f091 0f00 	teq	r1, #0
 80003dc:	bf04      	itt	eq
 80003de:	4601      	moveq	r1, r0
 80003e0:	2000      	moveq	r0, #0
 80003e2:	fab1 f381 	clz	r3, r1
 80003e6:	bf08      	it	eq
 80003e8:	3320      	addeq	r3, #32
 80003ea:	f1a3 030b 	sub.w	r3, r3, #11
 80003ee:	f1b3 0220 	subs.w	r2, r3, #32
 80003f2:	da0c      	bge.n	800040e <__adddf3+0x16e>
 80003f4:	320c      	adds	r2, #12
 80003f6:	dd08      	ble.n	800040a <__adddf3+0x16a>
 80003f8:	f102 0c14 	add.w	ip, r2, #20
 80003fc:	f1c2 020c 	rsb	r2, r2, #12
 8000400:	fa01 f00c 	lsl.w	r0, r1, ip
 8000404:	fa21 f102 	lsr.w	r1, r1, r2
 8000408:	e00c      	b.n	8000424 <__adddf3+0x184>
 800040a:	f102 0214 	add.w	r2, r2, #20
 800040e:	bfd8      	it	le
 8000410:	f1c2 0c20 	rsble	ip, r2, #32
 8000414:	fa01 f102 	lsl.w	r1, r1, r2
 8000418:	fa20 fc0c 	lsr.w	ip, r0, ip
 800041c:	bfdc      	itt	le
 800041e:	ea41 010c 	orrle.w	r1, r1, ip
 8000422:	4090      	lslle	r0, r2
 8000424:	1ae4      	subs	r4, r4, r3
 8000426:	bfa2      	ittt	ge
 8000428:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800042c:	4329      	orrge	r1, r5
 800042e:	bd30      	popge	{r4, r5, pc}
 8000430:	ea6f 0404 	mvn.w	r4, r4
 8000434:	3c1f      	subs	r4, #31
 8000436:	da1c      	bge.n	8000472 <__adddf3+0x1d2>
 8000438:	340c      	adds	r4, #12
 800043a:	dc0e      	bgt.n	800045a <__adddf3+0x1ba>
 800043c:	f104 0414 	add.w	r4, r4, #20
 8000440:	f1c4 0220 	rsb	r2, r4, #32
 8000444:	fa20 f004 	lsr.w	r0, r0, r4
 8000448:	fa01 f302 	lsl.w	r3, r1, r2
 800044c:	ea40 0003 	orr.w	r0, r0, r3
 8000450:	fa21 f304 	lsr.w	r3, r1, r4
 8000454:	ea45 0103 	orr.w	r1, r5, r3
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f1c4 040c 	rsb	r4, r4, #12
 800045e:	f1c4 0220 	rsb	r2, r4, #32
 8000462:	fa20 f002 	lsr.w	r0, r0, r2
 8000466:	fa01 f304 	lsl.w	r3, r1, r4
 800046a:	ea40 0003 	orr.w	r0, r0, r3
 800046e:	4629      	mov	r1, r5
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	fa21 f004 	lsr.w	r0, r1, r4
 8000476:	4629      	mov	r1, r5
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f094 0f00 	teq	r4, #0
 800047e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000482:	bf06      	itte	eq
 8000484:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000488:	3401      	addeq	r4, #1
 800048a:	3d01      	subne	r5, #1
 800048c:	e74e      	b.n	800032c <__adddf3+0x8c>
 800048e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000492:	bf18      	it	ne
 8000494:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000498:	d029      	beq.n	80004ee <__adddf3+0x24e>
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	d005      	beq.n	80004b2 <__adddf3+0x212>
 80004a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004aa:	bf04      	itt	eq
 80004ac:	4619      	moveq	r1, r3
 80004ae:	4610      	moveq	r0, r2
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	ea91 0f03 	teq	r1, r3
 80004b6:	bf1e      	ittt	ne
 80004b8:	2100      	movne	r1, #0
 80004ba:	2000      	movne	r0, #0
 80004bc:	bd30      	popne	{r4, r5, pc}
 80004be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004c2:	d105      	bne.n	80004d0 <__adddf3+0x230>
 80004c4:	0040      	lsls	r0, r0, #1
 80004c6:	4149      	adcs	r1, r1
 80004c8:	bf28      	it	cs
 80004ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d4:	bf3c      	itt	cc
 80004d6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004da:	bd30      	popcc	{r4, r5, pc}
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e8:	f04f 0000 	mov.w	r0, #0
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f2:	bf1a      	itte	ne
 80004f4:	4619      	movne	r1, r3
 80004f6:	4610      	movne	r0, r2
 80004f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004fc:	bf1c      	itt	ne
 80004fe:	460b      	movne	r3, r1
 8000500:	4602      	movne	r2, r0
 8000502:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000506:	bf06      	itte	eq
 8000508:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800050c:	ea91 0f03 	teqeq	r1, r3
 8000510:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	bf00      	nop

08000518 <__aeabi_ui2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052c:	f04f 0500 	mov.w	r5, #0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e750      	b.n	80003d8 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_i2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000550:	bf48      	it	mi
 8000552:	4240      	negmi	r0, r0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e73e      	b.n	80003d8 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_f2d>:
 800055c:	0042      	lsls	r2, r0, #1
 800055e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000562:	ea4f 0131 	mov.w	r1, r1, rrx
 8000566:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800056a:	bf1f      	itttt	ne
 800056c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000570:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000574:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000578:	4770      	bxne	lr
 800057a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057e:	bf08      	it	eq
 8000580:	4770      	bxeq	lr
 8000582:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000586:	bf04      	itt	eq
 8000588:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000594:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000598:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800059c:	e71c      	b.n	80003d8 <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_ul2d>:
 80005a0:	ea50 0201 	orrs.w	r2, r0, r1
 80005a4:	bf08      	it	eq
 80005a6:	4770      	bxeq	lr
 80005a8:	b530      	push	{r4, r5, lr}
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	e00a      	b.n	80005c6 <__aeabi_l2d+0x16>

080005b0 <__aeabi_l2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005be:	d502      	bpl.n	80005c6 <__aeabi_l2d+0x16>
 80005c0:	4240      	negs	r0, r0
 80005c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ca:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d2:	f43f aed8 	beq.w	8000386 <__adddf3+0xe6>
 80005d6:	f04f 0203 	mov.w	r2, #3
 80005da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005de:	bf18      	it	ne
 80005e0:	3203      	addne	r2, #3
 80005e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e6:	bf18      	it	ne
 80005e8:	3203      	addne	r2, #3
 80005ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ee:	f1c2 0320 	rsb	r3, r2, #32
 80005f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fe:	ea40 000e 	orr.w	r0, r0, lr
 8000602:	fa21 f102 	lsr.w	r1, r1, r2
 8000606:	4414      	add	r4, r2
 8000608:	e6bd      	b.n	8000386 <__adddf3+0xe6>
 800060a:	bf00      	nop

0800060c <__aeabi_dmul>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000612:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061a:	bf1d      	ittte	ne
 800061c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000620:	ea94 0f0c 	teqne	r4, ip
 8000624:	ea95 0f0c 	teqne	r5, ip
 8000628:	f000 f8de 	bleq	80007e8 <__aeabi_dmul+0x1dc>
 800062c:	442c      	add	r4, r5
 800062e:	ea81 0603 	eor.w	r6, r1, r3
 8000632:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000636:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063e:	bf18      	it	ne
 8000640:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000644:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000648:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800064c:	d038      	beq.n	80006c0 <__aeabi_dmul+0xb4>
 800064e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000652:	f04f 0500 	mov.w	r5, #0
 8000656:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000662:	f04f 0600 	mov.w	r6, #0
 8000666:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066a:	f09c 0f00 	teq	ip, #0
 800066e:	bf18      	it	ne
 8000670:	f04e 0e01 	orrne.w	lr, lr, #1
 8000674:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000678:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800067c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000680:	d204      	bcs.n	800068c <__aeabi_dmul+0x80>
 8000682:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000686:	416d      	adcs	r5, r5
 8000688:	eb46 0606 	adc.w	r6, r6, r6
 800068c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000690:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000694:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000698:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800069c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a4:	bf88      	it	hi
 80006a6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006aa:	d81e      	bhi.n	80006ea <__aeabi_dmul+0xde>
 80006ac:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006b0:	bf08      	it	eq
 80006b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b6:	f150 0000 	adcs.w	r0, r0, #0
 80006ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c4:	ea46 0101 	orr.w	r1, r6, r1
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d4:	bfc2      	ittt	gt
 80006d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006de:	bd70      	popgt	{r4, r5, r6, pc}
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e4:	f04f 0e00 	mov.w	lr, #0
 80006e8:	3c01      	subs	r4, #1
 80006ea:	f300 80ab 	bgt.w	8000844 <__aeabi_dmul+0x238>
 80006ee:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006f2:	bfde      	ittt	le
 80006f4:	2000      	movle	r0, #0
 80006f6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006fa:	bd70      	pople	{r4, r5, r6, pc}
 80006fc:	f1c4 0400 	rsb	r4, r4, #0
 8000700:	3c20      	subs	r4, #32
 8000702:	da35      	bge.n	8000770 <__aeabi_dmul+0x164>
 8000704:	340c      	adds	r4, #12
 8000706:	dc1b      	bgt.n	8000740 <__aeabi_dmul+0x134>
 8000708:	f104 0414 	add.w	r4, r4, #20
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f305 	lsl.w	r3, r0, r5
 8000714:	fa20 f004 	lsr.w	r0, r0, r4
 8000718:	fa01 f205 	lsl.w	r2, r1, r5
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000724:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	fa21 f604 	lsr.w	r6, r1, r4
 8000730:	eb42 0106 	adc.w	r1, r2, r6
 8000734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000738:	bf08      	it	eq
 800073a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	f1c4 040c 	rsb	r4, r4, #12
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f304 	lsl.w	r3, r0, r4
 800074c:	fa20 f005 	lsr.w	r0, r0, r5
 8000750:	fa01 f204 	lsl.w	r2, r1, r4
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	f141 0100 	adc.w	r1, r1, #0
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f205 	lsl.w	r2, r0, r5
 8000778:	ea4e 0e02 	orr.w	lr, lr, r2
 800077c:	fa20 f304 	lsr.w	r3, r0, r4
 8000780:	fa01 f205 	lsl.w	r2, r1, r5
 8000784:	ea43 0302 	orr.w	r3, r3, r2
 8000788:	fa21 f004 	lsr.w	r0, r1, r4
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	fa21 f204 	lsr.w	r2, r1, r4
 8000794:	ea20 0002 	bic.w	r0, r0, r2
 8000798:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800079c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a0:	bf08      	it	eq
 80007a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a6:	bd70      	pop	{r4, r5, r6, pc}
 80007a8:	f094 0f00 	teq	r4, #0
 80007ac:	d10f      	bne.n	80007ce <__aeabi_dmul+0x1c2>
 80007ae:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007b2:	0040      	lsls	r0, r0, #1
 80007b4:	eb41 0101 	adc.w	r1, r1, r1
 80007b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3c01      	subeq	r4, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1a6>
 80007c2:	ea41 0106 	orr.w	r1, r1, r6
 80007c6:	f095 0f00 	teq	r5, #0
 80007ca:	bf18      	it	ne
 80007cc:	4770      	bxne	lr
 80007ce:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007d2:	0052      	lsls	r2, r2, #1
 80007d4:	eb43 0303 	adc.w	r3, r3, r3
 80007d8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3d01      	subeq	r5, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1c6>
 80007e2:	ea43 0306 	orr.w	r3, r3, r6
 80007e6:	4770      	bx	lr
 80007e8:	ea94 0f0c 	teq	r4, ip
 80007ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f0:	bf18      	it	ne
 80007f2:	ea95 0f0c 	teqne	r5, ip
 80007f6:	d00c      	beq.n	8000812 <__aeabi_dmul+0x206>
 80007f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fc:	bf18      	it	ne
 80007fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000802:	d1d1      	bne.n	80007a8 <__aeabi_dmul+0x19c>
 8000804:	ea81 0103 	eor.w	r1, r1, r3
 8000808:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000816:	bf06      	itte	eq
 8000818:	4610      	moveq	r0, r2
 800081a:	4619      	moveq	r1, r3
 800081c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000820:	d019      	beq.n	8000856 <__aeabi_dmul+0x24a>
 8000822:	ea94 0f0c 	teq	r4, ip
 8000826:	d102      	bne.n	800082e <__aeabi_dmul+0x222>
 8000828:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800082c:	d113      	bne.n	8000856 <__aeabi_dmul+0x24a>
 800082e:	ea95 0f0c 	teq	r5, ip
 8000832:	d105      	bne.n	8000840 <__aeabi_dmul+0x234>
 8000834:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000838:	bf1c      	itt	ne
 800083a:	4610      	movne	r0, r2
 800083c:	4619      	movne	r1, r3
 800083e:	d10a      	bne.n	8000856 <__aeabi_dmul+0x24a>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800085a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085e:	bd70      	pop	{r4, r5, r6, pc}

08000860 <__aeabi_ddiv>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000866:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800086a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086e:	bf1d      	ittte	ne
 8000870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000874:	ea94 0f0c 	teqne	r4, ip
 8000878:	ea95 0f0c 	teqne	r5, ip
 800087c:	f000 f8a7 	bleq	80009ce <__aeabi_ddiv+0x16e>
 8000880:	eba4 0405 	sub.w	r4, r4, r5
 8000884:	ea81 0e03 	eor.w	lr, r1, r3
 8000888:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800088c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000890:	f000 8088 	beq.w	80009a4 <__aeabi_ddiv+0x144>
 8000894:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000898:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800089c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b8:	429d      	cmp	r5, r3
 80008ba:	bf08      	it	eq
 80008bc:	4296      	cmpeq	r6, r2
 80008be:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008c2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c6:	d202      	bcs.n	80008ce <__aeabi_ddiv+0x6e>
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	1ab6      	subs	r6, r6, r2
 80008d0:	eb65 0503 	sbc.w	r5, r5, r3
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008de:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000902:	bf22      	ittt	cs
 8000904:	1ab6      	subcs	r6, r6, r2
 8000906:	4675      	movcs	r5, lr
 8000908:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800093c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000940:	d018      	beq.n	8000974 <__aeabi_ddiv+0x114>
 8000942:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000946:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000952:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000956:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095e:	d1c0      	bne.n	80008e2 <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	d10b      	bne.n	800097e <__aeabi_ddiv+0x11e>
 8000966:	ea41 0100 	orr.w	r1, r1, r0
 800096a:	f04f 0000 	mov.w	r0, #0
 800096e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000972:	e7b6      	b.n	80008e2 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	bf04      	itt	eq
 800097a:	4301      	orreq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000982:	bf88      	it	hi
 8000984:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000988:	f63f aeaf 	bhi.w	80006ea <__aeabi_dmul+0xde>
 800098c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000990:	bf04      	itt	eq
 8000992:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000996:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099a:	f150 0000 	adcs.w	r0, r0, #0
 800099e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b0:	bfc2      	ittt	gt
 80009b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ba:	bd70      	popgt	{r4, r5, r6, pc}
 80009bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009c0:	f04f 0e00 	mov.w	lr, #0
 80009c4:	3c01      	subs	r4, #1
 80009c6:	e690      	b.n	80006ea <__aeabi_dmul+0xde>
 80009c8:	ea45 0e06 	orr.w	lr, r5, r6
 80009cc:	e68d      	b.n	80006ea <__aeabi_dmul+0xde>
 80009ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d2:	ea94 0f0c 	teq	r4, ip
 80009d6:	bf08      	it	eq
 80009d8:	ea95 0f0c 	teqeq	r5, ip
 80009dc:	f43f af3b 	beq.w	8000856 <__aeabi_dmul+0x24a>
 80009e0:	ea94 0f0c 	teq	r4, ip
 80009e4:	d10a      	bne.n	80009fc <__aeabi_ddiv+0x19c>
 80009e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ea:	f47f af34 	bne.w	8000856 <__aeabi_dmul+0x24a>
 80009ee:	ea95 0f0c 	teq	r5, ip
 80009f2:	f47f af25 	bne.w	8000840 <__aeabi_dmul+0x234>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e72c      	b.n	8000856 <__aeabi_dmul+0x24a>
 80009fc:	ea95 0f0c 	teq	r5, ip
 8000a00:	d106      	bne.n	8000a10 <__aeabi_ddiv+0x1b0>
 8000a02:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a06:	f43f aefd 	beq.w	8000804 <__aeabi_dmul+0x1f8>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e722      	b.n	8000856 <__aeabi_dmul+0x24a>
 8000a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1a:	f47f aec5 	bne.w	80007a8 <__aeabi_dmul+0x19c>
 8000a1e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a22:	f47f af0d 	bne.w	8000840 <__aeabi_dmul+0x234>
 8000a26:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2a:	f47f aeeb 	bne.w	8000804 <__aeabi_dmul+0x1f8>
 8000a2e:	e712      	b.n	8000856 <__aeabi_dmul+0x24a>

08000a30 <__aeabi_d2f>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a38:	bf24      	itt	cs
 8000a3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a42:	d90d      	bls.n	8000a60 <__aeabi_d2f+0x30>
 8000a44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a58:	bf08      	it	eq
 8000a5a:	f020 0001 	biceq.w	r0, r0, #1
 8000a5e:	4770      	bx	lr
 8000a60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a64:	d121      	bne.n	8000aaa <__aeabi_d2f+0x7a>
 8000a66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a6a:	bfbc      	itt	lt
 8000a6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	4770      	bxlt	lr
 8000a72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a7a:	f1c2 0218 	rsb	r2, r2, #24
 8000a7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000a82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a86:	fa20 f002 	lsr.w	r0, r0, r2
 8000a8a:	bf18      	it	ne
 8000a8c:	f040 0001 	orrne.w	r0, r0, #1
 8000a90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a9c:	ea40 000c 	orr.w	r0, r0, ip
 8000aa0:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa8:	e7cc      	b.n	8000a44 <__aeabi_d2f+0x14>
 8000aaa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aae:	d107      	bne.n	8000ac0 <__aeabi_d2f+0x90>
 8000ab0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab4:	bf1e      	ittt	ne
 8000ab6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000aba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000abe:	4770      	bxne	lr
 8000ac0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_uldivmod>:
 8000ad0:	b953      	cbnz	r3, 8000ae8 <__aeabi_uldivmod+0x18>
 8000ad2:	b94a      	cbnz	r2, 8000ae8 <__aeabi_uldivmod+0x18>
 8000ad4:	2900      	cmp	r1, #0
 8000ad6:	bf08      	it	eq
 8000ad8:	2800      	cmpeq	r0, #0
 8000ada:	bf1c      	itt	ne
 8000adc:	f04f 31ff 	movne.w	r1, #4294967295
 8000ae0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae4:	f000 b988 	b.w	8000df8 <__aeabi_idiv0>
 8000ae8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000af0:	f000 f806 	bl	8000b00 <__udivmoddi4>
 8000af4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000afc:	b004      	add	sp, #16
 8000afe:	4770      	bx	lr

08000b00 <__udivmoddi4>:
 8000b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b04:	9d08      	ldr	r5, [sp, #32]
 8000b06:	468e      	mov	lr, r1
 8000b08:	4604      	mov	r4, r0
 8000b0a:	4688      	mov	r8, r1
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d14a      	bne.n	8000ba6 <__udivmoddi4+0xa6>
 8000b10:	428a      	cmp	r2, r1
 8000b12:	4617      	mov	r7, r2
 8000b14:	d962      	bls.n	8000bdc <__udivmoddi4+0xdc>
 8000b16:	fab2 f682 	clz	r6, r2
 8000b1a:	b14e      	cbz	r6, 8000b30 <__udivmoddi4+0x30>
 8000b1c:	f1c6 0320 	rsb	r3, r6, #32
 8000b20:	fa01 f806 	lsl.w	r8, r1, r6
 8000b24:	fa20 f303 	lsr.w	r3, r0, r3
 8000b28:	40b7      	lsls	r7, r6
 8000b2a:	ea43 0808 	orr.w	r8, r3, r8
 8000b2e:	40b4      	lsls	r4, r6
 8000b30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b34:	fa1f fc87 	uxth.w	ip, r7
 8000b38:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b3c:	0c23      	lsrs	r3, r4, #16
 8000b3e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b42:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b46:	fb01 f20c 	mul.w	r2, r1, ip
 8000b4a:	429a      	cmp	r2, r3
 8000b4c:	d909      	bls.n	8000b62 <__udivmoddi4+0x62>
 8000b4e:	18fb      	adds	r3, r7, r3
 8000b50:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b54:	f080 80ea 	bcs.w	8000d2c <__udivmoddi4+0x22c>
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	f240 80e7 	bls.w	8000d2c <__udivmoddi4+0x22c>
 8000b5e:	3902      	subs	r1, #2
 8000b60:	443b      	add	r3, r7
 8000b62:	1a9a      	subs	r2, r3, r2
 8000b64:	b2a3      	uxth	r3, r4
 8000b66:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b6a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b72:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b76:	459c      	cmp	ip, r3
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0x8e>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b80:	f080 80d6 	bcs.w	8000d30 <__udivmoddi4+0x230>
 8000b84:	459c      	cmp	ip, r3
 8000b86:	f240 80d3 	bls.w	8000d30 <__udivmoddi4+0x230>
 8000b8a:	443b      	add	r3, r7
 8000b8c:	3802      	subs	r0, #2
 8000b8e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b92:	eba3 030c 	sub.w	r3, r3, ip
 8000b96:	2100      	movs	r1, #0
 8000b98:	b11d      	cbz	r5, 8000ba2 <__udivmoddi4+0xa2>
 8000b9a:	40f3      	lsrs	r3, r6
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e9c5 3200 	strd	r3, r2, [r5]
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d905      	bls.n	8000bb6 <__udivmoddi4+0xb6>
 8000baa:	b10d      	cbz	r5, 8000bb0 <__udivmoddi4+0xb0>
 8000bac:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4608      	mov	r0, r1
 8000bb4:	e7f5      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000bb6:	fab3 f183 	clz	r1, r3
 8000bba:	2900      	cmp	r1, #0
 8000bbc:	d146      	bne.n	8000c4c <__udivmoddi4+0x14c>
 8000bbe:	4573      	cmp	r3, lr
 8000bc0:	d302      	bcc.n	8000bc8 <__udivmoddi4+0xc8>
 8000bc2:	4282      	cmp	r2, r0
 8000bc4:	f200 8105 	bhi.w	8000dd2 <__udivmoddi4+0x2d2>
 8000bc8:	1a84      	subs	r4, r0, r2
 8000bca:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bce:	2001      	movs	r0, #1
 8000bd0:	4690      	mov	r8, r2
 8000bd2:	2d00      	cmp	r5, #0
 8000bd4:	d0e5      	beq.n	8000ba2 <__udivmoddi4+0xa2>
 8000bd6:	e9c5 4800 	strd	r4, r8, [r5]
 8000bda:	e7e2      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000bdc:	2a00      	cmp	r2, #0
 8000bde:	f000 8090 	beq.w	8000d02 <__udivmoddi4+0x202>
 8000be2:	fab2 f682 	clz	r6, r2
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	f040 80a4 	bne.w	8000d34 <__udivmoddi4+0x234>
 8000bec:	1a8a      	subs	r2, r1, r2
 8000bee:	0c03      	lsrs	r3, r0, #16
 8000bf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf4:	b280      	uxth	r0, r0
 8000bf6:	b2bc      	uxth	r4, r7
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bfe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c06:	fb04 f20c 	mul.w	r2, r4, ip
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d907      	bls.n	8000c1e <__udivmoddi4+0x11e>
 8000c0e:	18fb      	adds	r3, r7, r3
 8000c10:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c14:	d202      	bcs.n	8000c1c <__udivmoddi4+0x11c>
 8000c16:	429a      	cmp	r2, r3
 8000c18:	f200 80e0 	bhi.w	8000ddc <__udivmoddi4+0x2dc>
 8000c1c:	46c4      	mov	ip, r8
 8000c1e:	1a9b      	subs	r3, r3, r2
 8000c20:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c24:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c28:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c2c:	fb02 f404 	mul.w	r4, r2, r4
 8000c30:	429c      	cmp	r4, r3
 8000c32:	d907      	bls.n	8000c44 <__udivmoddi4+0x144>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c3a:	d202      	bcs.n	8000c42 <__udivmoddi4+0x142>
 8000c3c:	429c      	cmp	r4, r3
 8000c3e:	f200 80ca 	bhi.w	8000dd6 <__udivmoddi4+0x2d6>
 8000c42:	4602      	mov	r2, r0
 8000c44:	1b1b      	subs	r3, r3, r4
 8000c46:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c4a:	e7a5      	b.n	8000b98 <__udivmoddi4+0x98>
 8000c4c:	f1c1 0620 	rsb	r6, r1, #32
 8000c50:	408b      	lsls	r3, r1
 8000c52:	fa22 f706 	lsr.w	r7, r2, r6
 8000c56:	431f      	orrs	r7, r3
 8000c58:	fa0e f401 	lsl.w	r4, lr, r1
 8000c5c:	fa20 f306 	lsr.w	r3, r0, r6
 8000c60:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c64:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c68:	4323      	orrs	r3, r4
 8000c6a:	fa00 f801 	lsl.w	r8, r0, r1
 8000c6e:	fa1f fc87 	uxth.w	ip, r7
 8000c72:	fbbe f0f9 	udiv	r0, lr, r9
 8000c76:	0c1c      	lsrs	r4, r3, #16
 8000c78:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c7c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c80:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c84:	45a6      	cmp	lr, r4
 8000c86:	fa02 f201 	lsl.w	r2, r2, r1
 8000c8a:	d909      	bls.n	8000ca0 <__udivmoddi4+0x1a0>
 8000c8c:	193c      	adds	r4, r7, r4
 8000c8e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c92:	f080 809c 	bcs.w	8000dce <__udivmoddi4+0x2ce>
 8000c96:	45a6      	cmp	lr, r4
 8000c98:	f240 8099 	bls.w	8000dce <__udivmoddi4+0x2ce>
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	443c      	add	r4, r7
 8000ca0:	eba4 040e 	sub.w	r4, r4, lr
 8000ca4:	fa1f fe83 	uxth.w	lr, r3
 8000ca8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cac:	fb09 4413 	mls	r4, r9, r3, r4
 8000cb0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cb4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cb8:	45a4      	cmp	ip, r4
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1ce>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cc2:	f080 8082 	bcs.w	8000dca <__udivmoddi4+0x2ca>
 8000cc6:	45a4      	cmp	ip, r4
 8000cc8:	d97f      	bls.n	8000dca <__udivmoddi4+0x2ca>
 8000cca:	3b02      	subs	r3, #2
 8000ccc:	443c      	add	r4, r7
 8000cce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cd2:	eba4 040c 	sub.w	r4, r4, ip
 8000cd6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cda:	4564      	cmp	r4, ip
 8000cdc:	4673      	mov	r3, lr
 8000cde:	46e1      	mov	r9, ip
 8000ce0:	d362      	bcc.n	8000da8 <__udivmoddi4+0x2a8>
 8000ce2:	d05f      	beq.n	8000da4 <__udivmoddi4+0x2a4>
 8000ce4:	b15d      	cbz	r5, 8000cfe <__udivmoddi4+0x1fe>
 8000ce6:	ebb8 0203 	subs.w	r2, r8, r3
 8000cea:	eb64 0409 	sbc.w	r4, r4, r9
 8000cee:	fa04 f606 	lsl.w	r6, r4, r6
 8000cf2:	fa22 f301 	lsr.w	r3, r2, r1
 8000cf6:	431e      	orrs	r6, r3
 8000cf8:	40cc      	lsrs	r4, r1
 8000cfa:	e9c5 6400 	strd	r6, r4, [r5]
 8000cfe:	2100      	movs	r1, #0
 8000d00:	e74f      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000d02:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d06:	0c01      	lsrs	r1, r0, #16
 8000d08:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d12:	463b      	mov	r3, r7
 8000d14:	4638      	mov	r0, r7
 8000d16:	463c      	mov	r4, r7
 8000d18:	46b8      	mov	r8, r7
 8000d1a:	46be      	mov	lr, r7
 8000d1c:	2620      	movs	r6, #32
 8000d1e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d22:	eba2 0208 	sub.w	r2, r2, r8
 8000d26:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d2a:	e766      	b.n	8000bfa <__udivmoddi4+0xfa>
 8000d2c:	4601      	mov	r1, r0
 8000d2e:	e718      	b.n	8000b62 <__udivmoddi4+0x62>
 8000d30:	4610      	mov	r0, r2
 8000d32:	e72c      	b.n	8000b8e <__udivmoddi4+0x8e>
 8000d34:	f1c6 0220 	rsb	r2, r6, #32
 8000d38:	fa2e f302 	lsr.w	r3, lr, r2
 8000d3c:	40b7      	lsls	r7, r6
 8000d3e:	40b1      	lsls	r1, r6
 8000d40:	fa20 f202 	lsr.w	r2, r0, r2
 8000d44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d54:	0c11      	lsrs	r1, r2, #16
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb08 f904 	mul.w	r9, r8, r4
 8000d5e:	40b0      	lsls	r0, r6
 8000d60:	4589      	cmp	r9, r1
 8000d62:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d66:	b280      	uxth	r0, r0
 8000d68:	d93e      	bls.n	8000de8 <__udivmoddi4+0x2e8>
 8000d6a:	1879      	adds	r1, r7, r1
 8000d6c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d70:	d201      	bcs.n	8000d76 <__udivmoddi4+0x276>
 8000d72:	4589      	cmp	r9, r1
 8000d74:	d81f      	bhi.n	8000db6 <__udivmoddi4+0x2b6>
 8000d76:	eba1 0109 	sub.w	r1, r1, r9
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d86:	b292      	uxth	r2, r2
 8000d88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d8c:	4542      	cmp	r2, r8
 8000d8e:	d229      	bcs.n	8000de4 <__udivmoddi4+0x2e4>
 8000d90:	18ba      	adds	r2, r7, r2
 8000d92:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d96:	d2c4      	bcs.n	8000d22 <__udivmoddi4+0x222>
 8000d98:	4542      	cmp	r2, r8
 8000d9a:	d2c2      	bcs.n	8000d22 <__udivmoddi4+0x222>
 8000d9c:	f1a9 0102 	sub.w	r1, r9, #2
 8000da0:	443a      	add	r2, r7
 8000da2:	e7be      	b.n	8000d22 <__udivmoddi4+0x222>
 8000da4:	45f0      	cmp	r8, lr
 8000da6:	d29d      	bcs.n	8000ce4 <__udivmoddi4+0x1e4>
 8000da8:	ebbe 0302 	subs.w	r3, lr, r2
 8000dac:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000db0:	3801      	subs	r0, #1
 8000db2:	46e1      	mov	r9, ip
 8000db4:	e796      	b.n	8000ce4 <__udivmoddi4+0x1e4>
 8000db6:	eba7 0909 	sub.w	r9, r7, r9
 8000dba:	4449      	add	r1, r9
 8000dbc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dc0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc4:	fb09 f804 	mul.w	r8, r9, r4
 8000dc8:	e7db      	b.n	8000d82 <__udivmoddi4+0x282>
 8000dca:	4673      	mov	r3, lr
 8000dcc:	e77f      	b.n	8000cce <__udivmoddi4+0x1ce>
 8000dce:	4650      	mov	r0, sl
 8000dd0:	e766      	b.n	8000ca0 <__udivmoddi4+0x1a0>
 8000dd2:	4608      	mov	r0, r1
 8000dd4:	e6fd      	b.n	8000bd2 <__udivmoddi4+0xd2>
 8000dd6:	443b      	add	r3, r7
 8000dd8:	3a02      	subs	r2, #2
 8000dda:	e733      	b.n	8000c44 <__udivmoddi4+0x144>
 8000ddc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000de0:	443b      	add	r3, r7
 8000de2:	e71c      	b.n	8000c1e <__udivmoddi4+0x11e>
 8000de4:	4649      	mov	r1, r9
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x222>
 8000de8:	eba1 0109 	sub.w	r1, r1, r9
 8000dec:	46c4      	mov	ip, r8
 8000dee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df2:	fb09 f804 	mul.w	r8, r9, r4
 8000df6:	e7c4      	b.n	8000d82 <__udivmoddi4+0x282>

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0

}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr

08000e0a <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	af00      	add	r7, sp, #0
return 0;
 8000e0e:	2300      	movs	r3, #0
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
	...

08000e1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e20:	f000 ffd7 	bl	8001dd2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e24:	f000 f8b2 	bl	8000f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e28:	f000 f9d0 	bl	80011cc <MX_GPIO_Init>
  MX_DMA_Init();
 8000e2c:	f000 f98c 	bl	8001148 <MX_DMA_Init>
  MX_I2C2_Init();
 8000e30:	f000 f8fe 	bl	8001030 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000e34:	f000 f93c 	bl	80010b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000e38:	f007 fec0 	bl	8008bbc <osKernelInitialize>
	  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of I2C2available */
  I2C2availableHandle = osSemaphoreNew(1, 1, &I2C2available_attributes);
 8000e3c:	4a33      	ldr	r2, [pc, #204]	@ (8000f0c <main+0xf0>)
 8000e3e:	2101      	movs	r1, #1
 8000e40:	2001      	movs	r0, #1
 8000e42:	f008 f8c3 	bl	8008fcc <osSemaphoreNew>
 8000e46:	4603      	mov	r3, r0
 8000e48:	4a31      	ldr	r2, [pc, #196]	@ (8000f10 <main+0xf4>)
 8000e4a:	6013      	str	r3, [r2, #0]

  /* creation of UART1available */
  UART1availableHandle = osSemaphoreNew(1, 1, &UART1available_attributes);
 8000e4c:	4a31      	ldr	r2, [pc, #196]	@ (8000f14 <main+0xf8>)
 8000e4e:	2101      	movs	r1, #1
 8000e50:	2001      	movs	r0, #1
 8000e52:	f008 f8bb 	bl	8008fcc <osSemaphoreNew>
 8000e56:	4603      	mov	r3, r0
 8000e58:	4a2f      	ldr	r2, [pc, #188]	@ (8000f18 <main+0xfc>)
 8000e5a:	6013      	str	r3, [r2, #0]
	  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000e5c:	4a2f      	ldr	r2, [pc, #188]	@ (8000f1c <main+0x100>)
 8000e5e:	2100      	movs	r1, #0
 8000e60:	482f      	ldr	r0, [pc, #188]	@ (8000f20 <main+0x104>)
 8000e62:	f007 ff0a 	bl	8008c7a <osThreadNew>
 8000e66:	4603      	mov	r3, r0
 8000e68:	4a2e      	ldr	r2, [pc, #184]	@ (8000f24 <main+0x108>)
 8000e6a:	6013      	str	r3, [r2, #0]

  /* creation of IMUTask */
  IMUTaskHandle = osThreadNew(IMU_Task, NULL, &IMUTask_attributes);
 8000e6c:	4a2e      	ldr	r2, [pc, #184]	@ (8000f28 <main+0x10c>)
 8000e6e:	2100      	movs	r1, #0
 8000e70:	482e      	ldr	r0, [pc, #184]	@ (8000f2c <main+0x110>)
 8000e72:	f007 ff02 	bl	8008c7a <osThreadNew>
 8000e76:	4603      	mov	r3, r0
 8000e78:	4a2d      	ldr	r2, [pc, #180]	@ (8000f30 <main+0x114>)
 8000e7a:	6013      	str	r3, [r2, #0]

  /* creation of MagnetoTask */
  MagnetoTaskHandle = osThreadNew(Magneto_Task, NULL, &MagnetoTask_attributes);
 8000e7c:	4a2d      	ldr	r2, [pc, #180]	@ (8000f34 <main+0x118>)
 8000e7e:	2100      	movs	r1, #0
 8000e80:	482d      	ldr	r0, [pc, #180]	@ (8000f38 <main+0x11c>)
 8000e82:	f007 fefa 	bl	8008c7a <osThreadNew>
 8000e86:	4603      	mov	r3, r0
 8000e88:	4a2c      	ldr	r2, [pc, #176]	@ (8000f3c <main+0x120>)
 8000e8a:	6013      	str	r3, [r2, #0]

  /* creation of ToFTask */
  ToFTaskHandle = osThreadNew(ToF_Task, NULL, &ToFTask_attributes);
 8000e8c:	4a2c      	ldr	r2, [pc, #176]	@ (8000f40 <main+0x124>)
 8000e8e:	2100      	movs	r1, #0
 8000e90:	482c      	ldr	r0, [pc, #176]	@ (8000f44 <main+0x128>)
 8000e92:	f007 fef2 	bl	8008c7a <osThreadNew>
 8000e96:	4603      	mov	r3, r0
 8000e98:	4a2b      	ldr	r2, [pc, #172]	@ (8000f48 <main+0x12c>)
 8000e9a:	6013      	str	r3, [r2, #0]

  /* creation of BaroTask */
  BaroTaskHandle = osThreadNew(Baro_Task, NULL, &BaroTask_attributes);
 8000e9c:	4a2b      	ldr	r2, [pc, #172]	@ (8000f4c <main+0x130>)
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	482b      	ldr	r0, [pc, #172]	@ (8000f50 <main+0x134>)
 8000ea2:	f007 feea 	bl	8008c7a <osThreadNew>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	4a2a      	ldr	r2, [pc, #168]	@ (8000f54 <main+0x138>)
 8000eaa:	6013      	str	r3, [r2, #0]

  /* creation of HumidityTask */
  HumidityTaskHandle = osThreadNew(Humidity_Task, NULL, &HumidityTask_attributes);
 8000eac:	4a2a      	ldr	r2, [pc, #168]	@ (8000f58 <main+0x13c>)
 8000eae:	2100      	movs	r1, #0
 8000eb0:	482a      	ldr	r0, [pc, #168]	@ (8000f5c <main+0x140>)
 8000eb2:	f007 fee2 	bl	8008c7a <osThreadNew>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	4a29      	ldr	r2, [pc, #164]	@ (8000f60 <main+0x144>)
 8000eba:	6013      	str	r3, [r2, #0]

  /* creation of InitTask */
  InitTaskHandle = osThreadNew(Init_Task, NULL, &InitTask_attributes);
 8000ebc:	4a29      	ldr	r2, [pc, #164]	@ (8000f64 <main+0x148>)
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	4829      	ldr	r0, [pc, #164]	@ (8000f68 <main+0x14c>)
 8000ec2:	f007 feda 	bl	8008c7a <osThreadNew>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	4a28      	ldr	r2, [pc, #160]	@ (8000f6c <main+0x150>)
 8000eca:	6013      	str	r3, [r2, #0]

  /* creation of DataTransmitTas */
  DataTransmitTasHandle = osThreadNew(Data_Transmit_Task, NULL, &DataTransmitTas_attributes);
 8000ecc:	4a28      	ldr	r2, [pc, #160]	@ (8000f70 <main+0x154>)
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4828      	ldr	r0, [pc, #160]	@ (8000f74 <main+0x158>)
 8000ed2:	f007 fed2 	bl	8008c7a <osThreadNew>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4a27      	ldr	r2, [pc, #156]	@ (8000f78 <main+0x15c>)
 8000eda:	6013      	str	r3, [r2, #0]

  /* creation of DataFilterTask */
  DataFilterTaskHandle = osThreadNew(Data_Filter_Task, NULL, &DataFilterTask_attributes);
 8000edc:	4a27      	ldr	r2, [pc, #156]	@ (8000f7c <main+0x160>)
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4827      	ldr	r0, [pc, #156]	@ (8000f80 <main+0x164>)
 8000ee2:	f007 feca 	bl	8008c7a <osThreadNew>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	4a26      	ldr	r2, [pc, #152]	@ (8000f84 <main+0x168>)
 8000eea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* terminate the default Task because it just exists because of the STM23CubeIDE configuration set it mandatory - that is not needed because
   * a idle task is created by FreeRTOS anyway   */
  osThreadTerminate(defaultTaskHandle);
 8000eec:	4b0d      	ldr	r3, [pc, #52]	@ (8000f24 <main+0x108>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f007 ff54 	bl	8008d9e <osThreadTerminate>
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  SEGGER_SYSVIEW_Conf();
 8000ef6:	f00d fa3b 	bl	800e370 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 8000efa:	f00c fcbd 	bl	800d878 <SEGGER_SYSVIEW_Start>
  SEGGER_SYSVIEW_PrintfHost("START");
 8000efe:	4822      	ldr	r0, [pc, #136]	@ (8000f88 <main+0x16c>)
 8000f00:	f00d f9b8 	bl	800e274 <SEGGER_SYSVIEW_PrintfHost>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f04:	f007 fe7e 	bl	8008c04 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <main+0xec>
 8000f0c:	080149cc 	.word	0x080149cc
 8000f10:	20000638 	.word	0x20000638
 8000f14:	080149dc 	.word	0x080149dc
 8000f18:	2000063c 	.word	0x2000063c
 8000f1c:	08014888 	.word	0x08014888
 8000f20:	08001329 	.word	0x08001329
 8000f24:	20000614 	.word	0x20000614
 8000f28:	080148ac 	.word	0x080148ac
 8000f2c:	08001339 	.word	0x08001339
 8000f30:	20000618 	.word	0x20000618
 8000f34:	080148d0 	.word	0x080148d0
 8000f38:	08001379 	.word	0x08001379
 8000f3c:	2000061c 	.word	0x2000061c
 8000f40:	080148f4 	.word	0x080148f4
 8000f44:	080013b9 	.word	0x080013b9
 8000f48:	20000620 	.word	0x20000620
 8000f4c:	08014918 	.word	0x08014918
 8000f50:	080013f9 	.word	0x080013f9
 8000f54:	20000624 	.word	0x20000624
 8000f58:	0801493c 	.word	0x0801493c
 8000f5c:	08001439 	.word	0x08001439
 8000f60:	20000628 	.word	0x20000628
 8000f64:	08014960 	.word	0x08014960
 8000f68:	08001479 	.word	0x08001479
 8000f6c:	2000062c 	.word	0x2000062c
 8000f70:	08014984 	.word	0x08014984
 8000f74:	080014c5 	.word	0x080014c5
 8000f78:	20000630 	.word	0x20000630
 8000f7c:	080149a8 	.word	0x080149a8
 8000f80:	080015c9 	.word	0x080015c9
 8000f84:	20000634 	.word	0x20000634
 8000f88:	08014230 	.word	0x08014230

08000f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b096      	sub	sp, #88	@ 0x58
 8000f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f92:	f107 0314 	add.w	r3, r7, #20
 8000f96:	2244      	movs	r2, #68	@ 0x44
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f012 fffc 	bl	8013f98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa0:	463b      	mov	r3, r7
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	60da      	str	r2, [r3, #12]
 8000fac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f003 ff66 	bl	8004e80 <HAL_PWREx_ControlVoltageScaling>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000fba:	f000 fb6b 	bl	8001694 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000fbe:	2310      	movs	r3, #16
 8000fc0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000fca:	2360      	movs	r3, #96	@ 0x60
 8000fcc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000fda:	233c      	movs	r3, #60	@ 0x3c
 8000fdc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f003 ffea 	bl	8004fc8 <HAL_RCC_OscConfig>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000ffa:	f000 fb4b 	bl	8001694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ffe:	230f      	movs	r3, #15
 8001000:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001002:	2303      	movs	r3, #3
 8001004:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001006:	2300      	movs	r3, #0
 8001008:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800100a:	2300      	movs	r3, #0
 800100c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800100e:	2300      	movs	r3, #0
 8001010:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001012:	463b      	mov	r3, r7
 8001014:	2105      	movs	r1, #5
 8001016:	4618      	mov	r0, r3
 8001018:	f004 fbf0 	bl	80057fc <HAL_RCC_ClockConfig>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001022:	f000 fb37 	bl	8001694 <Error_Handler>
  }
}
 8001026:	bf00      	nop
 8001028:	3758      	adds	r7, #88	@ 0x58
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001034:	4b1b      	ldr	r3, [pc, #108]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001036:	4a1c      	ldr	r2, [pc, #112]	@ (80010a8 <MX_I2C2_Init+0x78>)
 8001038:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10B21F61;
 800103a:	4b1a      	ldr	r3, [pc, #104]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800103c:	4a1b      	ldr	r2, [pc, #108]	@ (80010ac <MX_I2C2_Init+0x7c>)
 800103e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001040:	4b18      	ldr	r3, [pc, #96]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001046:	4b17      	ldr	r3, [pc, #92]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001048:	2201      	movs	r2, #1
 800104a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800104c:	4b15      	ldr	r3, [pc, #84]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800104e:	2200      	movs	r2, #0
 8001050:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001052:	4b14      	ldr	r3, [pc, #80]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001054:	2200      	movs	r2, #0
 8001056:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001058:	4b12      	ldr	r3, [pc, #72]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800105a:	2200      	movs	r2, #0
 800105c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800105e:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001060:	2200      	movs	r2, #0
 8001062:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001064:	4b0f      	ldr	r3, [pc, #60]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001066:	2200      	movs	r2, #0
 8001068:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800106a:	480e      	ldr	r0, [pc, #56]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800106c:	f001 fd1a 	bl	8002aa4 <HAL_I2C_Init>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001076:	f000 fb0d 	bl	8001694 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800107a:	2100      	movs	r1, #0
 800107c:	4809      	ldr	r0, [pc, #36]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800107e:	f003 fe47 	bl	8004d10 <HAL_I2CEx_ConfigAnalogFilter>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001088:	f000 fb04 	bl	8001694 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800108c:	2100      	movs	r1, #0
 800108e:	4805      	ldr	r0, [pc, #20]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001090:	f003 fe89 	bl	8004da6 <HAL_I2CEx_ConfigDigitalFilter>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800109a:	f000 fafb 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	200003ac 	.word	0x200003ac
 80010a8:	40005800 	.word	0x40005800
 80010ac:	10b21f61 	.word	0x10b21f61

080010b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010b4:	4b22      	ldr	r3, [pc, #136]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010b6:	4a23      	ldr	r2, [pc, #140]	@ (8001144 <MX_USART1_UART_Init+0x94>)
 80010b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010ba:	4b21      	ldr	r3, [pc, #132]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010d6:	220c      	movs	r2, #12
 80010d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010da:	4b19      	ldr	r3, [pc, #100]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010dc:	2200      	movs	r2, #0
 80010de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010e0:	4b17      	ldr	r3, [pc, #92]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010e6:	4b16      	ldr	r3, [pc, #88]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010ec:	4b14      	ldr	r3, [pc, #80]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010f2:	4b13      	ldr	r3, [pc, #76]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010f8:	4811      	ldr	r0, [pc, #68]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010fa:	f006 f859 	bl	80071b0 <HAL_UART_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001104:	f000 fac6 	bl	8001694 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001108:	2100      	movs	r1, #0
 800110a:	480d      	ldr	r0, [pc, #52]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 800110c:	f007 fb1b 	bl	8008746 <HAL_UARTEx_SetTxFifoThreshold>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001116:	f000 fabd 	bl	8001694 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800111a:	2100      	movs	r1, #0
 800111c:	4808      	ldr	r0, [pc, #32]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 800111e:	f007 fb50 	bl	80087c2 <HAL_UARTEx_SetRxFifoThreshold>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001128:	f000 fab4 	bl	8001694 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800112c:	4804      	ldr	r0, [pc, #16]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 800112e:	f007 fad1 	bl	80086d4 <HAL_UARTEx_DisableFifoMode>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001138:	f000 faac 	bl	8001694 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}
 8001140:	200004c0 	.word	0x200004c0
 8001144:	40013800 	.word	0x40013800

08001148 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800114e:	4b1e      	ldr	r3, [pc, #120]	@ (80011c8 <MX_DMA_Init+0x80>)
 8001150:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001152:	4a1d      	ldr	r2, [pc, #116]	@ (80011c8 <MX_DMA_Init+0x80>)
 8001154:	f043 0304 	orr.w	r3, r3, #4
 8001158:	6493      	str	r3, [r2, #72]	@ 0x48
 800115a:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <MX_DMA_Init+0x80>)
 800115c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800115e:	f003 0304 	and.w	r3, r3, #4
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001166:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <MX_DMA_Init+0x80>)
 8001168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800116a:	4a17      	ldr	r2, [pc, #92]	@ (80011c8 <MX_DMA_Init+0x80>)
 800116c:	f043 0301 	orr.w	r3, r3, #1
 8001170:	6493      	str	r3, [r2, #72]	@ 0x48
 8001172:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <MX_DMA_Init+0x80>)
 8001174:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	603b      	str	r3, [r7, #0]
 800117c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 7, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2107      	movs	r1, #7
 8001182:	200b      	movs	r0, #11
 8001184:	f000 ff58 	bl	8002038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001188:	200b      	movs	r0, #11
 800118a:	f000 ff71 	bl	8002070 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 8, 0);
 800118e:	2200      	movs	r2, #0
 8001190:	2108      	movs	r1, #8
 8001192:	200c      	movs	r0, #12
 8001194:	f000 ff50 	bl	8002038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001198:	200c      	movs	r0, #12
 800119a:	f000 ff69 	bl	8002070 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 11, 0);
 800119e:	2200      	movs	r2, #0
 80011a0:	210b      	movs	r1, #11
 80011a2:	200d      	movs	r0, #13
 80011a4:	f000 ff48 	bl	8002038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80011a8:	200d      	movs	r0, #13
 80011aa:	f000 ff61 	bl	8002070 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 11, 0);
 80011ae:	2200      	movs	r2, #0
 80011b0:	210b      	movs	r1, #11
 80011b2:	200e      	movs	r0, #14
 80011b4:	f000 ff40 	bl	8002038 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80011b8:	200e      	movs	r0, #14
 80011ba:	f000 ff59 	bl	8002070 <HAL_NVIC_EnableIRQ>

}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40021000 	.word	0x40021000

080011cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08a      	sub	sp, #40	@ 0x28
 80011d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
 80011e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e2:	4b4d      	ldr	r3, [pc, #308]	@ (8001318 <MX_GPIO_Init+0x14c>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	4a4c      	ldr	r2, [pc, #304]	@ (8001318 <MX_GPIO_Init+0x14c>)
 80011e8:	f043 0304 	orr.w	r3, r3, #4
 80011ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001318 <MX_GPIO_Init+0x14c>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	f003 0304 	and.w	r3, r3, #4
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011fa:	4b47      	ldr	r3, [pc, #284]	@ (8001318 <MX_GPIO_Init+0x14c>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fe:	4a46      	ldr	r2, [pc, #280]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001200:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001204:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001206:	4b44      	ldr	r3, [pc, #272]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001212:	4b41      	ldr	r3, [pc, #260]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	4a40      	ldr	r2, [pc, #256]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001218:	f043 0302 	orr.w	r3, r3, #2
 800121c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121e:	4b3e      	ldr	r3, [pc, #248]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	60bb      	str	r3, [r7, #8]
 8001228:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800122a:	4b3b      	ldr	r3, [pc, #236]	@ (8001318 <MX_GPIO_Init+0x14c>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	4a3a      	ldr	r2, [pc, #232]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001230:	f043 0308 	orr.w	r3, r3, #8
 8001234:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001236:	4b38      	ldr	r3, [pc, #224]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	f003 0308 	and.w	r3, r3, #8
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001242:	4b35      	ldr	r3, [pc, #212]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001246:	4a34      	ldr	r2, [pc, #208]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800124e:	4b32      	ldr	r3, [pc, #200]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800125a:	2200      	movs	r2, #0
 800125c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001260:	482e      	ldr	r0, [pc, #184]	@ (800131c <MX_GPIO_Init+0x150>)
 8001262:	f001 fbef 	bl	8002a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	2140      	movs	r1, #64	@ 0x40
 800126a:	482d      	ldr	r0, [pc, #180]	@ (8001320 <MX_GPIO_Init+0x154>)
 800126c:	f001 fbea 	bl	8002a44 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001270:	f44f 5304 	mov.w	r3, #8448	@ 0x2100
 8001274:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001276:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800127a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	4826      	ldr	r0, [pc, #152]	@ (8001320 <MX_GPIO_Init+0x154>)
 8001288:	f001 fa4a 	bl	8002720 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 800128c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001290:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001292:	2301      	movs	r3, #1
 8001294:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129a:	2300      	movs	r3, #0
 800129c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	481d      	ldr	r0, [pc, #116]	@ (800131c <MX_GPIO_Init+0x150>)
 80012a6:	f001 fa3b 	bl	8002720 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin HTS221_DRDY_EXTI15_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|HTS221_DRDY_EXTI15_Pin;
 80012aa:	f44f 430c 	mov.w	r3, #35840	@ 0x8c00
 80012ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012b0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	4619      	mov	r1, r3
 80012c0:	4818      	ldr	r0, [pc, #96]	@ (8001324 <MX_GPIO_Init+0x158>)
 80012c2:	f001 fa2d 	bl	8002720 <HAL_GPIO_Init>

  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 80012c6:	2340      	movs	r3, #64	@ 0x40
 80012c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ca:	2301      	movs	r3, #1
 80012cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2300      	movs	r3, #0
 80012d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	4810      	ldr	r0, [pc, #64]	@ (8001320 <MX_GPIO_Init+0x154>)
 80012de:	f001 fa1f 	bl	8002720 <HAL_GPIO_Init>

  /*Configure GPIO pin : VL53L0X_GPIO1_EXTI7_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin;
 80012e2:	2380      	movs	r3, #128	@ 0x80
 80012e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012e6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VL53L0X_GPIO1_EXTI7_GPIO_Port, &GPIO_InitStruct);
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	4619      	mov	r1, r3
 80012f6:	480a      	ldr	r0, [pc, #40]	@ (8001320 <MX_GPIO_Init+0x154>)
 80012f8:	f001 fa12 	bl	8002720 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 10, 0);
 80012fc:	2200      	movs	r2, #0
 80012fe:	210a      	movs	r1, #10
 8001300:	2017      	movs	r0, #23
 8001302:	f000 fe99 	bl	8002038 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	210a      	movs	r1, #10
 800130a:	2028      	movs	r0, #40	@ 0x28
 800130c:	f000 fe94 	bl	8002038 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001310:	bf00      	nop
 8001312:	3728      	adds	r7, #40	@ 0x28
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40021000 	.word	0x40021000
 800131c:	48000400 	.word	0x48000400
 8001320:	48000800 	.word	0x48000800
 8001324:	48000c00 	.word	0x48000c00

08001328 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001330:	2001      	movs	r0, #1
 8001332:	f007 fe30 	bl	8008f96 <osDelay>
 8001336:	e7fb      	b.n	8001330 <StartDefaultTask+0x8>

08001338 <IMU_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_IMU_Task */
void IMU_Task(void *argument)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN IMU_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001340:	2300      	movs	r3, #0
 8001342:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(IMU_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001344:	f04f 32ff 	mov.w	r2, #4294967295
 8001348:	2101      	movs	r1, #1
 800134a:	2001      	movs	r0, #1
 800134c:	f007 fda2 	bl	8008e94 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8001350:	4b08      	ldr	r3, [pc, #32]	@ (8001374 <IMU_Task+0x3c>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f04f 31ff 	mov.w	r1, #4294967295
 8001358:	4618      	mov	r0, r3
 800135a:	f007 fec1 	bl	80090e0 <osSemaphoreAcquire>

	  // Prfen, ob neue IMU-Daten vorliegen
	  HAL_status = LSM6DSL_data_ready();
 800135e:	f00d fa7f 	bl	800e860 <LSM6DSL_data_ready>
 8001362:	4603      	mov	r3, r0
 8001364:	73fb      	strb	r3, [r7, #15]
	  osSemaphoreRelease(I2C2availableHandle);
 8001366:	4b03      	ldr	r3, [pc, #12]	@ (8001374 <IMU_Task+0x3c>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4618      	mov	r0, r3
 800136c:	f007 ff0a 	bl	8009184 <osSemaphoreRelease>
	  osThreadFlagsWait(IMU_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001370:	bf00      	nop
 8001372:	e7e7      	b.n	8001344 <IMU_Task+0xc>
 8001374:	20000638 	.word	0x20000638

08001378 <Magneto_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Magneto_Task */
void Magneto_Task(void *argument)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Magneto_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001380:	2300      	movs	r3, #0
 8001382:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(MAG_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001384:	f04f 32ff 	mov.w	r2, #4294967295
 8001388:	2101      	movs	r1, #1
 800138a:	2002      	movs	r0, #2
 800138c:	f007 fd82 	bl	8008e94 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8001390:	4b08      	ldr	r3, [pc, #32]	@ (80013b4 <Magneto_Task+0x3c>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	f04f 31ff 	mov.w	r1, #4294967295
 8001398:	4618      	mov	r0, r3
 800139a:	f007 fea1 	bl	80090e0 <osSemaphoreAcquire>

	  // Prfen, ob neue Magnetometer-Daten vorliegen
	  HAL_status = LIS3MDL_data_ready();
 800139e:	f00d feaf 	bl	800f100 <LIS3MDL_data_ready>
 80013a2:	4603      	mov	r3, r0
 80013a4:	73fb      	strb	r3, [r7, #15]
	  osSemaphoreRelease(I2C2availableHandle);
 80013a6:	4b03      	ldr	r3, [pc, #12]	@ (80013b4 <Magneto_Task+0x3c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f007 feea 	bl	8009184 <osSemaphoreRelease>
	  osThreadFlagsWait(MAG_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80013b0:	bf00      	nop
 80013b2:	e7e7      	b.n	8001384 <Magneto_Task+0xc>
 80013b4:	20000638 	.word	0x20000638

080013b8 <ToF_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ToF_Task */
void ToF_Task(void *argument)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b084      	sub	sp, #16
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ToF_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 80013c0:	2300      	movs	r3, #0
 80013c2:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(TOF_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80013c4:	f04f 32ff 	mov.w	r2, #4294967295
 80013c8:	2101      	movs	r1, #1
 80013ca:	2010      	movs	r0, #16
 80013cc:	f007 fd62 	bl	8008e94 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 80013d0:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <ToF_Task+0x3c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f04f 31ff 	mov.w	r1, #4294967295
 80013d8:	4618      	mov	r0, r3
 80013da:	f007 fe81 	bl	80090e0 <osSemaphoreAcquire>

	  // Prfen, ob neue Magnetometer-Daten vorliegen
	  HAL_status = VL53L0X_data_ready();
 80013de:	f012 fd9f 	bl	8013f20 <VL53L0X_data_ready>
 80013e2:	4603      	mov	r3, r0
 80013e4:	73fb      	strb	r3, [r7, #15]
	  osSemaphoreRelease(I2C2availableHandle);
 80013e6:	4b03      	ldr	r3, [pc, #12]	@ (80013f4 <ToF_Task+0x3c>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4618      	mov	r0, r3
 80013ec:	f007 feca 	bl	8009184 <osSemaphoreRelease>
	  osThreadFlagsWait(TOF_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80013f0:	bf00      	nop
 80013f2:	e7e7      	b.n	80013c4 <ToF_Task+0xc>
 80013f4:	20000638 	.word	0x20000638

080013f8 <Baro_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Baro_Task */
void Baro_Task(void *argument)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Baro_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001400:	2300      	movs	r3, #0
 8001402:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(BARO_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001404:	f04f 32ff 	mov.w	r2, #4294967295
 8001408:	2101      	movs	r1, #1
 800140a:	2004      	movs	r0, #4
 800140c:	f007 fd42 	bl	8008e94 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8001410:	4b08      	ldr	r3, [pc, #32]	@ (8001434 <Baro_Task+0x3c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f04f 31ff 	mov.w	r1, #4294967295
 8001418:	4618      	mov	r0, r3
 800141a:	f007 fe61 	bl	80090e0 <osSemaphoreAcquire>

	  // Prfen, ob neue Magnetometer-Daten vorliegen
	  HAL_status = LPS22HB_data_ready();
 800141e:	f00d fb89 	bl	800eb34 <LPS22HB_data_ready>
 8001422:	4603      	mov	r3, r0
 8001424:	73fb      	strb	r3, [r7, #15]
	  osSemaphoreRelease(I2C2availableHandle);
 8001426:	4b03      	ldr	r3, [pc, #12]	@ (8001434 <Baro_Task+0x3c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4618      	mov	r0, r3
 800142c:	f007 feaa 	bl	8009184 <osSemaphoreRelease>
	  osThreadFlagsWait(BARO_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001430:	bf00      	nop
 8001432:	e7e7      	b.n	8001404 <Baro_Task+0xc>
 8001434:	20000638 	.word	0x20000638

08001438 <Humidity_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Humidity_Task */
void Humidity_Task(void *argument)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Humidity_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001440:	2300      	movs	r3, #0
 8001442:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(HUMIDITY_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001444:	f04f 32ff 	mov.w	r2, #4294967295
 8001448:	2101      	movs	r1, #1
 800144a:	2008      	movs	r0, #8
 800144c:	f007 fd22 	bl	8008e94 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8001450:	4b08      	ldr	r3, [pc, #32]	@ (8001474 <Humidity_Task+0x3c>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f04f 31ff 	mov.w	r1, #4294967295
 8001458:	4618      	mov	r0, r3
 800145a:	f007 fe41 	bl	80090e0 <osSemaphoreAcquire>
	  // Prfen, ob neue Magnetometer-Daten vorliegen
	  HAL_status = HTS221_data_ready();
 800145e:	f00d fd87 	bl	800ef70 <HTS221_data_ready>
 8001462:	4603      	mov	r3, r0
 8001464:	73fb      	strb	r3, [r7, #15]
	  osSemaphoreRelease(I2C2availableHandle);
 8001466:	4b03      	ldr	r3, [pc, #12]	@ (8001474 <Humidity_Task+0x3c>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4618      	mov	r0, r3
 800146c:	f007 fe8a 	bl	8009184 <osSemaphoreRelease>
	  osThreadFlagsWait(HUMIDITY_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001470:	bf00      	nop
 8001472:	e7e7      	b.n	8001444 <Humidity_Task+0xc>
 8001474:	20000638 	.word	0x20000638

08001478 <Init_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Init_Task */
void Init_Task(void *argument)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Init_Task */
  vl53l0x_initialize(); /* ToF */
 8001480:	f012 fc64 	bl	8013d4c <vl53l0x_initialize>
  HTS221_initialize();  /* Humidity */
 8001484:	f00d fbe6 	bl	800ec54 <HTS221_initialize>
  LPS22HB_initialize(); /* Barometer */
 8001488:	f00d fada 	bl	800ea40 <LPS22HB_initialize>
  LSM6DSL_initialize(); /* IMU */
 800148c:	f00d f96e 	bl	800e76c <LSM6DSL_initialize>
  LIS3MDL_initialize(); /* Magnetometer */
 8001490:	f00d fda6 	bl	800efe0 <LIS3MDL_initialize>

  /* initialisation mainly done -> clear interrupts in case they already are active and enable them */
  HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 8001494:	2028      	movs	r0, #40	@ 0x28
 8001496:	f000 fdf9 	bl	800208c <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
 800149a:	2017      	movs	r0, #23
 800149c:	f000 fdf6 	bl	800208c <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80014a0:	2017      	movs	r0, #23
 80014a2:	f000 fde5 	bl	8002070 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014a6:	2028      	movs	r0, #40	@ 0x28
 80014a8:	f000 fde2 	bl	8002070 <HAL_NVIC_EnableIRQ>

  /* initialisation finally done --> terminate this task */
  osThreadTerminate(InitTaskHandle);
 80014ac:	4b04      	ldr	r3, [pc, #16]	@ (80014c0 <Init_Task+0x48>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f007 fc74 	bl	8008d9e <osThreadTerminate>

  /* USER CODE END Init_Task */
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	2000062c 	.word	0x2000062c

080014c4 <Data_Transmit_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Data_Transmit_Task */
void Data_Transmit_Task(void *argument)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Data_Transmit_Task */
  /* Infinite loop */
  for(;;)
      {
		osThreadFlagsWait(FILTERED_DATA_READY_FLAG, osFlagsWaitAny, osWaitForever);
 80014cc:	f04f 32ff 	mov.w	r2, #4294967295
 80014d0:	2100      	movs	r1, #0
 80014d2:	2020      	movs	r0, #32
 80014d4:	f007 fcde 	bl	8008e94 <osThreadFlagsWait>
		SEGGER_SYSVIEW_PrintfHost("DataTransmit");
 80014d8:	4832      	ldr	r0, [pc, #200]	@ (80015a4 <Data_Transmit_Task+0xe0>)
 80014da:	f00c fecb 	bl	800e274 <SEGGER_SYSVIEW_PrintfHost>
		osSemaphoreAcquire(UART1availableHandle, osWaitForever);
 80014de:	4b32      	ldr	r3, [pc, #200]	@ (80015a8 <Data_Transmit_Task+0xe4>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f04f 31ff 	mov.w	r1, #4294967295
 80014e6:	4618      	mov	r0, r3
 80014e8:	f007 fdfa 	bl	80090e0 <osSemaphoreAcquire>

		transmit_data.delimiter = 0xDEADC0DE;
 80014ec:	4b2f      	ldr	r3, [pc, #188]	@ (80015ac <Data_Transmit_Task+0xe8>)
 80014ee:	4a30      	ldr	r2, [pc, #192]	@ (80015b0 <Data_Transmit_Task+0xec>)
 80014f0:	601a      	str	r2, [r3, #0]

		// Rohdaten kopieren
		transmit_data.acc_x = lsm6dsl_values.acc_x;
 80014f2:	4b30      	ldr	r3, [pc, #192]	@ (80015b4 <Data_Transmit_Task+0xf0>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a2d      	ldr	r2, [pc, #180]	@ (80015ac <Data_Transmit_Task+0xe8>)
 80014f8:	6053      	str	r3, [r2, #4]
		transmit_data.acc_y = lsm6dsl_values.acc_y;
 80014fa:	4b2e      	ldr	r3, [pc, #184]	@ (80015b4 <Data_Transmit_Task+0xf0>)
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	4a2b      	ldr	r2, [pc, #172]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001500:	6093      	str	r3, [r2, #8]
		transmit_data.acc_z = lsm6dsl_values.acc_z;
 8001502:	4b2c      	ldr	r3, [pc, #176]	@ (80015b4 <Data_Transmit_Task+0xf0>)
 8001504:	689b      	ldr	r3, [r3, #8]
 8001506:	4a29      	ldr	r2, [pc, #164]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001508:	60d3      	str	r3, [r2, #12]
		transmit_data.gyro_x = lsm6dsl_values.gyro_x;
 800150a:	4b2a      	ldr	r3, [pc, #168]	@ (80015b4 <Data_Transmit_Task+0xf0>)
 800150c:	68db      	ldr	r3, [r3, #12]
 800150e:	4a27      	ldr	r2, [pc, #156]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001510:	6113      	str	r3, [r2, #16]
		transmit_data.gyro_y = lsm6dsl_values.gyro_y;
 8001512:	4b28      	ldr	r3, [pc, #160]	@ (80015b4 <Data_Transmit_Task+0xf0>)
 8001514:	691b      	ldr	r3, [r3, #16]
 8001516:	4a25      	ldr	r2, [pc, #148]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001518:	6153      	str	r3, [r2, #20]
		transmit_data.gyro_z = lsm6dsl_values.gyro_z;
 800151a:	4b26      	ldr	r3, [pc, #152]	@ (80015b4 <Data_Transmit_Task+0xf0>)
 800151c:	695b      	ldr	r3, [r3, #20]
 800151e:	4a23      	ldr	r2, [pc, #140]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001520:	6193      	str	r3, [r2, #24]

		transmit_data.mag_x = lis3mdl_values.x;
 8001522:	4b25      	ldr	r3, [pc, #148]	@ (80015b8 <Data_Transmit_Task+0xf4>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a21      	ldr	r2, [pc, #132]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001528:	6353      	str	r3, [r2, #52]	@ 0x34
		transmit_data.mag_y = lis3mdl_values.y;
 800152a:	4b23      	ldr	r3, [pc, #140]	@ (80015b8 <Data_Transmit_Task+0xf4>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	4a1f      	ldr	r2, [pc, #124]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001530:	6393      	str	r3, [r2, #56]	@ 0x38
		transmit_data.mag_z = lis3mdl_values.z;
 8001532:	4b21      	ldr	r3, [pc, #132]	@ (80015b8 <Data_Transmit_Task+0xf4>)
 8001534:	689b      	ldr	r3, [r3, #8]
 8001536:	4a1d      	ldr	r2, [pc, #116]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001538:	63d3      	str	r3, [r2, #60]	@ 0x3c

		// Gefilterte Werte kopieren
		transmit_data.acc_x_filtered = lsm6dsl_filtered_values.acc_x;
 800153a:	4b20      	ldr	r3, [pc, #128]	@ (80015bc <Data_Transmit_Task+0xf8>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a1b      	ldr	r2, [pc, #108]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001540:	61d3      	str	r3, [r2, #28]
		transmit_data.acc_y_filtered = lsm6dsl_filtered_values.acc_y;
 8001542:	4b1e      	ldr	r3, [pc, #120]	@ (80015bc <Data_Transmit_Task+0xf8>)
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	4a19      	ldr	r2, [pc, #100]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001548:	6213      	str	r3, [r2, #32]
		transmit_data.acc_z_filtered = lsm6dsl_filtered_values.acc_z;
 800154a:	4b1c      	ldr	r3, [pc, #112]	@ (80015bc <Data_Transmit_Task+0xf8>)
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	4a17      	ldr	r2, [pc, #92]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001550:	6253      	str	r3, [r2, #36]	@ 0x24
		transmit_data.gyro_x_filtered = lsm6dsl_filtered_values.gyro_x;
 8001552:	4b1a      	ldr	r3, [pc, #104]	@ (80015bc <Data_Transmit_Task+0xf8>)
 8001554:	68db      	ldr	r3, [r3, #12]
 8001556:	4a15      	ldr	r2, [pc, #84]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001558:	6293      	str	r3, [r2, #40]	@ 0x28
		transmit_data.gyro_y_filtered = lsm6dsl_filtered_values.gyro_y;
 800155a:	4b18      	ldr	r3, [pc, #96]	@ (80015bc <Data_Transmit_Task+0xf8>)
 800155c:	691b      	ldr	r3, [r3, #16]
 800155e:	4a13      	ldr	r2, [pc, #76]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001560:	62d3      	str	r3, [r2, #44]	@ 0x2c
		transmit_data.gyro_z_filtered = lsm6dsl_filtered_values.gyro_z;
 8001562:	4b16      	ldr	r3, [pc, #88]	@ (80015bc <Data_Transmit_Task+0xf8>)
 8001564:	695b      	ldr	r3, [r3, #20]
 8001566:	4a11      	ldr	r2, [pc, #68]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001568:	6313      	str	r3, [r2, #48]	@ 0x30

		transmit_data.mag_x_filtered = lis3mdl_filtered_values.x;
 800156a:	4b15      	ldr	r3, [pc, #84]	@ (80015c0 <Data_Transmit_Task+0xfc>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a0f      	ldr	r2, [pc, #60]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001570:	6413      	str	r3, [r2, #64]	@ 0x40
		transmit_data.mag_y_filtered = lis3mdl_filtered_values.y;
 8001572:	4b13      	ldr	r3, [pc, #76]	@ (80015c0 <Data_Transmit_Task+0xfc>)
 8001574:	685b      	ldr	r3, [r3, #4]
 8001576:	4a0d      	ldr	r2, [pc, #52]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001578:	6453      	str	r3, [r2, #68]	@ 0x44
		transmit_data.mag_z_filtered = lis3mdl_filtered_values.z;
 800157a:	4b11      	ldr	r3, [pc, #68]	@ (80015c0 <Data_Transmit_Task+0xfc>)
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	4a0b      	ldr	r2, [pc, #44]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001580:	6493      	str	r3, [r2, #72]	@ 0x48

		HAL_UART_Transmit_DMA(&huart1, (const uint8_t *)&transmit_data, sizeof(transmit_data));
 8001582:	224c      	movs	r2, #76	@ 0x4c
 8001584:	4909      	ldr	r1, [pc, #36]	@ (80015ac <Data_Transmit_Task+0xe8>)
 8001586:	480f      	ldr	r0, [pc, #60]	@ (80015c4 <Data_Transmit_Task+0x100>)
 8001588:	f005 fe62 	bl	8007250 <HAL_UART_Transmit_DMA>
		__HAL_DMA_DISABLE_IT(huart1.hdmatx, DMA_IT_HT );
 800158c:	4b0d      	ldr	r3, [pc, #52]	@ (80015c4 <Data_Transmit_Task+0x100>)
 800158e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	4b0b      	ldr	r3, [pc, #44]	@ (80015c4 <Data_Transmit_Task+0x100>)
 8001596:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f022 0204 	bic.w	r2, r2, #4
 800159e:	601a      	str	r2, [r3, #0]
		osThreadFlagsWait(FILTERED_DATA_READY_FLAG, osFlagsWaitAny, osWaitForever);
 80015a0:	bf00      	nop
 80015a2:	e793      	b.n	80014cc <Data_Transmit_Task+0x8>
 80015a4:	08014238 	.word	0x08014238
 80015a8:	2000063c 	.word	0x2000063c
 80015ac:	20000000 	.word	0x20000000
 80015b0:	4f5eadc1 	.word	0x4f5eadc1
 80015b4:	20002480 	.word	0x20002480
 80015b8:	200024cc 	.word	0x200024cc
 80015bc:	20000700 	.word	0x20000700
 80015c0:	2000071c 	.word	0x2000071c
 80015c4:	200004c0 	.word	0x200004c0

080015c8 <Data_Filter_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Data_Filter_Task */
void Data_Filter_Task(void *argument)
{
 80015c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ca:	b091      	sub	sp, #68	@ 0x44
 80015cc:	af04      	add	r7, sp, #16
 80015ce:	62f8      	str	r0, [r7, #44]	@ 0x2c
  for(;;)
  {
	  // Filter auf die aktuellen Rohwerte anwenden
	  lsm6dsl_filtered_values = LSM6DSL_Filter_Update(lsm6dsl_values);
 80015d0:	4b22      	ldr	r3, [pc, #136]	@ (800165c <Data_Filter_Task+0x94>)
 80015d2:	607b      	str	r3, [r7, #4]
 80015d4:	f107 0608 	add.w	r6, r7, #8
 80015d8:	4c21      	ldr	r4, [pc, #132]	@ (8001660 <Data_Filter_Task+0x98>)
 80015da:	466d      	mov	r5, sp
 80015dc:	f104 030c 	add.w	r3, r4, #12
 80015e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015e2:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80015e6:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80015ea:	4630      	mov	r0, r6
 80015ec:	f007 f9ea 	bl	80089c4 <LSM6DSL_Filter_Update>
 80015f0:	687d      	ldr	r5, [r7, #4]
 80015f2:	f107 0408 	add.w	r4, r7, #8
 80015f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015fa:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80015fe:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	  lis3mdl_filtered_values = LIS3MDL_Filter_Update(lis3mdl_values);
 8001602:	4b18      	ldr	r3, [pc, #96]	@ (8001664 <Data_Filter_Task+0x9c>)
 8001604:	ed93 6a00 	vldr	s12, [r3]
 8001608:	edd3 6a01 	vldr	s13, [r3, #4]
 800160c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001610:	edd3 7a03 	vldr	s15, [r3, #12]
 8001614:	eeb0 0a46 	vmov.f32	s0, s12
 8001618:	eef0 0a66 	vmov.f32	s1, s13
 800161c:	eeb0 1a47 	vmov.f32	s2, s14
 8001620:	eef0 1a67 	vmov.f32	s3, s15
 8001624:	f007 fa30 	bl	8008a88 <LIS3MDL_Filter_Update>
 8001628:	eeb0 6a40 	vmov.f32	s12, s0
 800162c:	eef0 6a60 	vmov.f32	s13, s1
 8001630:	eeb0 7a41 	vmov.f32	s14, s2
 8001634:	eef0 7a61 	vmov.f32	s15, s3
 8001638:	4b0b      	ldr	r3, [pc, #44]	@ (8001668 <Data_Filter_Task+0xa0>)
 800163a:	ed83 6a00 	vstr	s12, [r3]
 800163e:	edc3 6a01 	vstr	s13, [r3, #4]
 8001642:	ed83 7a02 	vstr	s14, [r3, #8]
 8001646:	edc3 7a03 	vstr	s15, [r3, #12]

	  // Signal, dass gefilterte Daten bereit sind
	  osThreadFlagsSet(DataTransmitTasHandle, FILTERED_DATA_READY_FLAG);
 800164a:	4b08      	ldr	r3, [pc, #32]	@ (800166c <Data_Filter_Task+0xa4>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2120      	movs	r1, #32
 8001650:	4618      	mov	r0, r3
 8001652:	f007 fbd1 	bl	8008df8 <osThreadFlagsSet>
	  lsm6dsl_filtered_values = LSM6DSL_Filter_Update(lsm6dsl_values);
 8001656:	bf00      	nop
 8001658:	e7ba      	b.n	80015d0 <Data_Filter_Task+0x8>
 800165a:	bf00      	nop
 800165c:	20000700 	.word	0x20000700
 8001660:	20002480 	.word	0x20002480
 8001664:	200024cc 	.word	0x200024cc
 8001668:	2000071c 	.word	0x2000071c
 800166c:	20000630 	.word	0x20000630

08001670 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a04      	ldr	r2, [pc, #16]	@ (8001690 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d101      	bne.n	8001686 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001682:	f000 fbbf 	bl	8001e04 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40014800 	.word	0x40014800

08001694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001698:	b672      	cpsid	i
}
 800169a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state
   */
  __disable_irq();
  while (1) {
 800169c:	bf00      	nop
 800169e:	e7fd      	b.n	800169c <Error_Handler+0x8>

080016a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016a6:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <HAL_MspInit+0x4c>)
 80016a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016aa:	4a10      	ldr	r2, [pc, #64]	@ (80016ec <HAL_MspInit+0x4c>)
 80016ac:	f043 0301 	orr.w	r3, r3, #1
 80016b0:	6613      	str	r3, [r2, #96]	@ 0x60
 80016b2:	4b0e      	ldr	r3, [pc, #56]	@ (80016ec <HAL_MspInit+0x4c>)
 80016b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016b6:	f003 0301 	and.w	r3, r3, #1
 80016ba:	607b      	str	r3, [r7, #4]
 80016bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016be:	4b0b      	ldr	r3, [pc, #44]	@ (80016ec <HAL_MspInit+0x4c>)
 80016c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c2:	4a0a      	ldr	r2, [pc, #40]	@ (80016ec <HAL_MspInit+0x4c>)
 80016c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80016ca:	4b08      	ldr	r3, [pc, #32]	@ (80016ec <HAL_MspInit+0x4c>)
 80016cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016d2:	603b      	str	r3, [r7, #0]
 80016d4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016d6:	2200      	movs	r2, #0
 80016d8:	210f      	movs	r1, #15
 80016da:	f06f 0001 	mvn.w	r0, #1
 80016de:	f000 fcab 	bl	8002038 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40021000 	.word	0x40021000

080016f0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b0ae      	sub	sp, #184	@ 0xb8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f8:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80016fc:	2200      	movs	r2, #0
 80016fe:	601a      	str	r2, [r3, #0]
 8001700:	605a      	str	r2, [r3, #4]
 8001702:	609a      	str	r2, [r3, #8]
 8001704:	60da      	str	r2, [r3, #12]
 8001706:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001708:	f107 0310 	add.w	r3, r7, #16
 800170c:	2294      	movs	r2, #148	@ 0x94
 800170e:	2100      	movs	r1, #0
 8001710:	4618      	mov	r0, r3
 8001712:	f012 fc41 	bl	8013f98 <memset>
  if(hi2c->Instance==I2C2)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	4a4f      	ldr	r2, [pc, #316]	@ (8001858 <HAL_I2C_MspInit+0x168>)
 800171c:	4293      	cmp	r3, r2
 800171e:	f040 8096 	bne.w	800184e <HAL_I2C_MspInit+0x15e>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001722:	2380      	movs	r3, #128	@ 0x80
 8001724:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001726:	2300      	movs	r3, #0
 8001728:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800172a:	f107 0310 	add.w	r3, r7, #16
 800172e:	4618      	mov	r0, r3
 8001730:	f004 fb54 	bl	8005ddc <HAL_RCCEx_PeriphCLKConfig>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 800173a:	f7ff ffab 	bl	8001694 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800173e:	4b47      	ldr	r3, [pc, #284]	@ (800185c <HAL_I2C_MspInit+0x16c>)
 8001740:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001742:	4a46      	ldr	r2, [pc, #280]	@ (800185c <HAL_I2C_MspInit+0x16c>)
 8001744:	f043 0302 	orr.w	r3, r3, #2
 8001748:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800174a:	4b44      	ldr	r3, [pc, #272]	@ (800185c <HAL_I2C_MspInit+0x16c>)
 800174c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	60fb      	str	r3, [r7, #12]
 8001754:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 8001756:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800175a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800175e:	2312      	movs	r3, #18
 8001760:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001764:	2301      	movs	r3, #1
 8001766:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800176a:	2303      	movs	r3, #3
 800176c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001770:	2304      	movs	r3, #4
 8001772:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001776:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800177a:	4619      	mov	r1, r3
 800177c:	4838      	ldr	r0, [pc, #224]	@ (8001860 <HAL_I2C_MspInit+0x170>)
 800177e:	f000 ffcf 	bl	8002720 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001782:	4b36      	ldr	r3, [pc, #216]	@ (800185c <HAL_I2C_MspInit+0x16c>)
 8001784:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001786:	4a35      	ldr	r2, [pc, #212]	@ (800185c <HAL_I2C_MspInit+0x16c>)
 8001788:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800178c:	6593      	str	r3, [r2, #88]	@ 0x58
 800178e:	4b33      	ldr	r3, [pc, #204]	@ (800185c <HAL_I2C_MspInit+0x16c>)
 8001790:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001792:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001796:	60bb      	str	r3, [r7, #8]
 8001798:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel1;
 800179a:	4b32      	ldr	r3, [pc, #200]	@ (8001864 <HAL_I2C_MspInit+0x174>)
 800179c:	4a32      	ldr	r2, [pc, #200]	@ (8001868 <HAL_I2C_MspInit+0x178>)
 800179e:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 80017a0:	4b30      	ldr	r3, [pc, #192]	@ (8001864 <HAL_I2C_MspInit+0x174>)
 80017a2:	2212      	movs	r2, #18
 80017a4:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017a6:	4b2f      	ldr	r3, [pc, #188]	@ (8001864 <HAL_I2C_MspInit+0x174>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017ac:	4b2d      	ldr	r3, [pc, #180]	@ (8001864 <HAL_I2C_MspInit+0x174>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017b2:	4b2c      	ldr	r3, [pc, #176]	@ (8001864 <HAL_I2C_MspInit+0x174>)
 80017b4:	2280      	movs	r2, #128	@ 0x80
 80017b6:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017b8:	4b2a      	ldr	r3, [pc, #168]	@ (8001864 <HAL_I2C_MspInit+0x174>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017be:	4b29      	ldr	r3, [pc, #164]	@ (8001864 <HAL_I2C_MspInit+0x174>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80017c4:	4b27      	ldr	r3, [pc, #156]	@ (8001864 <HAL_I2C_MspInit+0x174>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017ca:	4b26      	ldr	r3, [pc, #152]	@ (8001864 <HAL_I2C_MspInit+0x174>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80017d0:	4824      	ldr	r0, [pc, #144]	@ (8001864 <HAL_I2C_MspInit+0x174>)
 80017d2:	f000 fc69 	bl	80020a8 <HAL_DMA_Init>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <HAL_I2C_MspInit+0xf0>
    {
      Error_Handler();
 80017dc:	f7ff ff5a 	bl	8001694 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	4a20      	ldr	r2, [pc, #128]	@ (8001864 <HAL_I2C_MspInit+0x174>)
 80017e4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80017e6:	4a1f      	ldr	r2, [pc, #124]	@ (8001864 <HAL_I2C_MspInit+0x174>)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Channel2;
 80017ec:	4b1f      	ldr	r3, [pc, #124]	@ (800186c <HAL_I2C_MspInit+0x17c>)
 80017ee:	4a20      	ldr	r2, [pc, #128]	@ (8001870 <HAL_I2C_MspInit+0x180>)
 80017f0:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Request = DMA_REQUEST_I2C2_TX;
 80017f2:	4b1e      	ldr	r3, [pc, #120]	@ (800186c <HAL_I2C_MspInit+0x17c>)
 80017f4:	2213      	movs	r2, #19
 80017f6:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017f8:	4b1c      	ldr	r3, [pc, #112]	@ (800186c <HAL_I2C_MspInit+0x17c>)
 80017fa:	2210      	movs	r2, #16
 80017fc:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017fe:	4b1b      	ldr	r3, [pc, #108]	@ (800186c <HAL_I2C_MspInit+0x17c>)
 8001800:	2200      	movs	r2, #0
 8001802:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001804:	4b19      	ldr	r3, [pc, #100]	@ (800186c <HAL_I2C_MspInit+0x17c>)
 8001806:	2280      	movs	r2, #128	@ 0x80
 8001808:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800180a:	4b18      	ldr	r3, [pc, #96]	@ (800186c <HAL_I2C_MspInit+0x17c>)
 800180c:	2200      	movs	r2, #0
 800180e:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001810:	4b16      	ldr	r3, [pc, #88]	@ (800186c <HAL_I2C_MspInit+0x17c>)
 8001812:	2200      	movs	r2, #0
 8001814:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 8001816:	4b15      	ldr	r3, [pc, #84]	@ (800186c <HAL_I2C_MspInit+0x17c>)
 8001818:	2200      	movs	r2, #0
 800181a:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800181c:	4b13      	ldr	r3, [pc, #76]	@ (800186c <HAL_I2C_MspInit+0x17c>)
 800181e:	2200      	movs	r2, #0
 8001820:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 8001822:	4812      	ldr	r0, [pc, #72]	@ (800186c <HAL_I2C_MspInit+0x17c>)
 8001824:	f000 fc40 	bl	80020a8 <HAL_DMA_Init>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <HAL_I2C_MspInit+0x142>
    {
      Error_Handler();
 800182e:	f7ff ff31 	bl	8001694 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a0d      	ldr	r2, [pc, #52]	@ (800186c <HAL_I2C_MspInit+0x17c>)
 8001836:	639a      	str	r2, [r3, #56]	@ 0x38
 8001838:	4a0c      	ldr	r2, [pc, #48]	@ (800186c <HAL_I2C_MspInit+0x17c>)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 6, 0);
 800183e:	2200      	movs	r2, #0
 8001840:	2106      	movs	r1, #6
 8001842:	2021      	movs	r0, #33	@ 0x21
 8001844:	f000 fbf8 	bl	8002038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001848:	2021      	movs	r0, #33	@ 0x21
 800184a:	f000 fc11 	bl	8002070 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800184e:	bf00      	nop
 8001850:	37b8      	adds	r7, #184	@ 0xb8
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	40005800 	.word	0x40005800
 800185c:	40021000 	.word	0x40021000
 8001860:	48000400 	.word	0x48000400
 8001864:	20000400 	.word	0x20000400
 8001868:	40020008 	.word	0x40020008
 800186c:	20000460 	.word	0x20000460
 8001870:	4002001c 	.word	0x4002001c

08001874 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	b0ae      	sub	sp, #184	@ 0xb8
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800187c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	605a      	str	r2, [r3, #4]
 8001886:	609a      	str	r2, [r3, #8]
 8001888:	60da      	str	r2, [r3, #12]
 800188a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800188c:	f107 0310 	add.w	r3, r7, #16
 8001890:	2294      	movs	r2, #148	@ 0x94
 8001892:	2100      	movs	r1, #0
 8001894:	4618      	mov	r0, r3
 8001896:	f012 fb7f 	bl	8013f98 <memset>
  if(huart->Instance==USART1)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	4a4f      	ldr	r2, [pc, #316]	@ (80019dc <HAL_UART_MspInit+0x168>)
 80018a0:	4293      	cmp	r3, r2
 80018a2:	f040 8096 	bne.w	80019d2 <HAL_UART_MspInit+0x15e>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80018a6:	2301      	movs	r3, #1
 80018a8:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80018aa:	2300      	movs	r3, #0
 80018ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ae:	f107 0310 	add.w	r3, r7, #16
 80018b2:	4618      	mov	r0, r3
 80018b4:	f004 fa92 	bl	8005ddc <HAL_RCCEx_PeriphCLKConfig>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d001      	beq.n	80018c2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80018be:	f7ff fee9 	bl	8001694 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018c2:	4b47      	ldr	r3, [pc, #284]	@ (80019e0 <HAL_UART_MspInit+0x16c>)
 80018c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018c6:	4a46      	ldr	r2, [pc, #280]	@ (80019e0 <HAL_UART_MspInit+0x16c>)
 80018c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018cc:	6613      	str	r3, [r2, #96]	@ 0x60
 80018ce:	4b44      	ldr	r3, [pc, #272]	@ (80019e0 <HAL_UART_MspInit+0x16c>)
 80018d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018da:	4b41      	ldr	r3, [pc, #260]	@ (80019e0 <HAL_UART_MspInit+0x16c>)
 80018dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018de:	4a40      	ldr	r2, [pc, #256]	@ (80019e0 <HAL_UART_MspInit+0x16c>)
 80018e0:	f043 0302 	orr.w	r3, r3, #2
 80018e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018e6:	4b3e      	ldr	r3, [pc, #248]	@ (80019e0 <HAL_UART_MspInit+0x16c>)
 80018e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	60bb      	str	r3, [r7, #8]
 80018f0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 80018f2:	23c0      	movs	r3, #192	@ 0xc0
 80018f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018f8:	2302      	movs	r3, #2
 80018fa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001904:	2303      	movs	r3, #3
 8001906:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800190a:	2307      	movs	r3, #7
 800190c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001910:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001914:	4619      	mov	r1, r3
 8001916:	4833      	ldr	r0, [pc, #204]	@ (80019e4 <HAL_UART_MspInit+0x170>)
 8001918:	f000 ff02 	bl	8002720 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 800191c:	4b32      	ldr	r3, [pc, #200]	@ (80019e8 <HAL_UART_MspInit+0x174>)
 800191e:	4a33      	ldr	r2, [pc, #204]	@ (80019ec <HAL_UART_MspInit+0x178>)
 8001920:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001922:	4b31      	ldr	r3, [pc, #196]	@ (80019e8 <HAL_UART_MspInit+0x174>)
 8001924:	2218      	movs	r2, #24
 8001926:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001928:	4b2f      	ldr	r3, [pc, #188]	@ (80019e8 <HAL_UART_MspInit+0x174>)
 800192a:	2200      	movs	r2, #0
 800192c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800192e:	4b2e      	ldr	r3, [pc, #184]	@ (80019e8 <HAL_UART_MspInit+0x174>)
 8001930:	2200      	movs	r2, #0
 8001932:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001934:	4b2c      	ldr	r3, [pc, #176]	@ (80019e8 <HAL_UART_MspInit+0x174>)
 8001936:	2280      	movs	r2, #128	@ 0x80
 8001938:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800193a:	4b2b      	ldr	r3, [pc, #172]	@ (80019e8 <HAL_UART_MspInit+0x174>)
 800193c:	2200      	movs	r2, #0
 800193e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001940:	4b29      	ldr	r3, [pc, #164]	@ (80019e8 <HAL_UART_MspInit+0x174>)
 8001942:	2200      	movs	r2, #0
 8001944:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001946:	4b28      	ldr	r3, [pc, #160]	@ (80019e8 <HAL_UART_MspInit+0x174>)
 8001948:	2200      	movs	r2, #0
 800194a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800194c:	4b26      	ldr	r3, [pc, #152]	@ (80019e8 <HAL_UART_MspInit+0x174>)
 800194e:	2200      	movs	r2, #0
 8001950:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001952:	4825      	ldr	r0, [pc, #148]	@ (80019e8 <HAL_UART_MspInit+0x174>)
 8001954:	f000 fba8 	bl	80020a8 <HAL_DMA_Init>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 800195e:	f7ff fe99 	bl	8001694 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	4a20      	ldr	r2, [pc, #128]	@ (80019e8 <HAL_UART_MspInit+0x174>)
 8001966:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800196a:	4a1f      	ldr	r2, [pc, #124]	@ (80019e8 <HAL_UART_MspInit+0x174>)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001970:	4b1f      	ldr	r3, [pc, #124]	@ (80019f0 <HAL_UART_MspInit+0x17c>)
 8001972:	4a20      	ldr	r2, [pc, #128]	@ (80019f4 <HAL_UART_MspInit+0x180>)
 8001974:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001976:	4b1e      	ldr	r3, [pc, #120]	@ (80019f0 <HAL_UART_MspInit+0x17c>)
 8001978:	2219      	movs	r2, #25
 800197a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800197c:	4b1c      	ldr	r3, [pc, #112]	@ (80019f0 <HAL_UART_MspInit+0x17c>)
 800197e:	2210      	movs	r2, #16
 8001980:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001982:	4b1b      	ldr	r3, [pc, #108]	@ (80019f0 <HAL_UART_MspInit+0x17c>)
 8001984:	2200      	movs	r2, #0
 8001986:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001988:	4b19      	ldr	r3, [pc, #100]	@ (80019f0 <HAL_UART_MspInit+0x17c>)
 800198a:	2280      	movs	r2, #128	@ 0x80
 800198c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800198e:	4b18      	ldr	r3, [pc, #96]	@ (80019f0 <HAL_UART_MspInit+0x17c>)
 8001990:	2200      	movs	r2, #0
 8001992:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001994:	4b16      	ldr	r3, [pc, #88]	@ (80019f0 <HAL_UART_MspInit+0x17c>)
 8001996:	2200      	movs	r2, #0
 8001998:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800199a:	4b15      	ldr	r3, [pc, #84]	@ (80019f0 <HAL_UART_MspInit+0x17c>)
 800199c:	2200      	movs	r2, #0
 800199e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80019a0:	4b13      	ldr	r3, [pc, #76]	@ (80019f0 <HAL_UART_MspInit+0x17c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80019a6:	4812      	ldr	r0, [pc, #72]	@ (80019f0 <HAL_UART_MspInit+0x17c>)
 80019a8:	f000 fb7e 	bl	80020a8 <HAL_DMA_Init>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d001      	beq.n	80019b6 <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 80019b2:	f7ff fe6f 	bl	8001694 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	4a0d      	ldr	r2, [pc, #52]	@ (80019f0 <HAL_UART_MspInit+0x17c>)
 80019ba:	67da      	str	r2, [r3, #124]	@ 0x7c
 80019bc:	4a0c      	ldr	r2, [pc, #48]	@ (80019f0 <HAL_UART_MspInit+0x17c>)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 80019c2:	2200      	movs	r2, #0
 80019c4:	2106      	movs	r1, #6
 80019c6:	2025      	movs	r0, #37	@ 0x25
 80019c8:	f000 fb36 	bl	8002038 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019cc:	2025      	movs	r0, #37	@ 0x25
 80019ce:	f000 fb4f 	bl	8002070 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80019d2:	bf00      	nop
 80019d4:	37b8      	adds	r7, #184	@ 0xb8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	40013800 	.word	0x40013800
 80019e0:	40021000 	.word	0x40021000
 80019e4:	48000400 	.word	0x48000400
 80019e8:	20000554 	.word	0x20000554
 80019ec:	40020030 	.word	0x40020030
 80019f0:	200005b4 	.word	0x200005b4
 80019f4:	40020044 	.word	0x40020044

080019f8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08c      	sub	sp, #48	@ 0x30
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001a00:	2300      	movs	r3, #0
 8001a02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001a06:	4b31      	ldr	r3, [pc, #196]	@ (8001acc <HAL_InitTick+0xd4>)
 8001a08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a0a:	4a30      	ldr	r2, [pc, #192]	@ (8001acc <HAL_InitTick+0xd4>)
 8001a0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a10:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a12:	4b2e      	ldr	r3, [pc, #184]	@ (8001acc <HAL_InitTick+0xd4>)
 8001a14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a1a:	60bb      	str	r3, [r7, #8]
 8001a1c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a1e:	f107 020c 	add.w	r2, r7, #12
 8001a22:	f107 0310 	add.w	r3, r7, #16
 8001a26:	4611      	mov	r1, r2
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f004 f8e5 	bl	8005bf8 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001a2e:	f004 f8cd 	bl	8005bcc <HAL_RCC_GetPCLK2Freq>
 8001a32:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a36:	4a26      	ldr	r2, [pc, #152]	@ (8001ad0 <HAL_InitTick+0xd8>)
 8001a38:	fba2 2303 	umull	r2, r3, r2, r3
 8001a3c:	0c9b      	lsrs	r3, r3, #18
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8001a42:	4b24      	ldr	r3, [pc, #144]	@ (8001ad4 <HAL_InitTick+0xdc>)
 8001a44:	4a24      	ldr	r2, [pc, #144]	@ (8001ad8 <HAL_InitTick+0xe0>)
 8001a46:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8001a48:	4b22      	ldr	r3, [pc, #136]	@ (8001ad4 <HAL_InitTick+0xdc>)
 8001a4a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a4e:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8001a50:	4a20      	ldr	r2, [pc, #128]	@ (8001ad4 <HAL_InitTick+0xdc>)
 8001a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a54:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8001a56:	4b1f      	ldr	r3, [pc, #124]	@ (8001ad4 <HAL_InitTick+0xdc>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8001ad4 <HAL_InitTick+0xdc>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a62:	4b1c      	ldr	r3, [pc, #112]	@ (8001ad4 <HAL_InitTick+0xdc>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 8001a68:	481a      	ldr	r0, [pc, #104]	@ (8001ad4 <HAL_InitTick+0xdc>)
 8001a6a:	f004 fecf 	bl	800680c <HAL_TIM_Base_Init>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001a74:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d11b      	bne.n	8001ab4 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8001a7c:	4815      	ldr	r0, [pc, #84]	@ (8001ad4 <HAL_InitTick+0xdc>)
 8001a7e:	f004 ff33 	bl	80068e8 <HAL_TIM_Base_Start_IT>
 8001a82:	4603      	mov	r3, r0
 8001a84:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001a88:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d111      	bne.n	8001ab4 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001a90:	201a      	movs	r0, #26
 8001a92:	f000 faed 	bl	8002070 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2b0f      	cmp	r3, #15
 8001a9a:	d808      	bhi.n	8001aae <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	6879      	ldr	r1, [r7, #4]
 8001aa0:	201a      	movs	r0, #26
 8001aa2:	f000 fac9 	bl	8002038 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001aa6:	4a0d      	ldr	r2, [pc, #52]	@ (8001adc <HAL_InitTick+0xe4>)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6013      	str	r3, [r2, #0]
 8001aac:	e002      	b.n	8001ab4 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  HAL_TIM_RegisterCallback(&htim17, HAL_TIM_PERIOD_ELAPSED_CB_ID, TimeBase_TIM_PeriodElapsedCallback);
 8001ab4:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae0 <HAL_InitTick+0xe8>)
 8001ab6:	210e      	movs	r1, #14
 8001ab8:	4806      	ldr	r0, [pc, #24]	@ (8001ad4 <HAL_InitTick+0xdc>)
 8001aba:	f005 f909 	bl	8006cd0 <HAL_TIM_RegisterCallback>

 /* Return function status */
  return status;
 8001abe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3730      	adds	r7, #48	@ 0x30
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}
 8001aca:	bf00      	nop
 8001acc:	40021000 	.word	0x40021000
 8001ad0:	431bde83 	.word	0x431bde83
 8001ad4:	20000640 	.word	0x20000640
 8001ad8:	40014800 	.word	0x40014800
 8001adc:	20000050 	.word	0x20000050
 8001ae0:	08001ae5 	.word	0x08001ae5

08001ae4 <TimeBase_TIM_PeriodElapsedCallback>:
  * @param  htim TIM handle
  * @retval None
  */

void TimeBase_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);

  HAL_IncTick();
 8001aec:	f000 f98a 	bl	8001e04 <HAL_IncTick>
}
 8001af0:	bf00      	nop
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001afc:	bf00      	nop
 8001afe:	e7fd      	b.n	8001afc <NMI_Handler+0x4>

08001b00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b04:	bf00      	nop
 8001b06:	e7fd      	b.n	8001b04 <HardFault_Handler+0x4>

08001b08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b08:	b480      	push	{r7}
 8001b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b0c:	bf00      	nop
 8001b0e:	e7fd      	b.n	8001b0c <MemManage_Handler+0x4>

08001b10 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b14:	bf00      	nop
 8001b16:	e7fd      	b.n	8001b14 <BusFault_Handler+0x4>

08001b18 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b1c:	bf00      	nop
 8001b1e:	e7fd      	b.n	8001b1c <UsageFault_Handler+0x4>

08001b20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b24:	bf00      	nop
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
	...

08001b30 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001b34:	f00c f968 	bl	800de08 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8001b38:	4803      	ldr	r0, [pc, #12]	@ (8001b48 <DMA1_Channel1_IRQHandler+0x18>)
 8001b3a:	f000 fc93 	bl	8002464 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001b3e:	f00c f9a5 	bl	800de8c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20000400 	.word	0x20000400

08001b4c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001b50:	f00c f95a 	bl	800de08 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8001b54:	4803      	ldr	r0, [pc, #12]	@ (8001b64 <DMA1_Channel2_IRQHandler+0x18>)
 8001b56:	f000 fc85 	bl	8002464 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001b5a:	f00c f997 	bl	800de8c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000460 	.word	0x20000460

08001b68 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001b6c:	f00c f94c 	bl	800de08 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001b70:	4803      	ldr	r0, [pc, #12]	@ (8001b80 <DMA1_Channel3_IRQHandler+0x18>)
 8001b72:	f000 fc77 	bl	8002464 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001b76:	f00c f989 	bl	800de8c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000554 	.word	0x20000554

08001b84 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001b88:	f00c f93e 	bl	800de08 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001b8c:	4805      	ldr	r0, [pc, #20]	@ (8001ba4 <DMA1_Channel4_IRQHandler+0x20>)
 8001b8e:	f000 fc69 	bl	8002464 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
  osSemaphoreRelease(UART1availableHandle);
 8001b92:	4b05      	ldr	r3, [pc, #20]	@ (8001ba8 <DMA1_Channel4_IRQHandler+0x24>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4618      	mov	r0, r3
 8001b98:	f007 faf4 	bl	8009184 <osSemaphoreRelease>
  SEGGER_SYSVIEW_RecordExitISR();
 8001b9c:	f00c f976 	bl	800de8c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001ba0:	bf00      	nop
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	200005b4 	.word	0x200005b4
 8001ba8:	2000063c 	.word	0x2000063c

08001bac <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001bb0:	f00c f92a 	bl	800de08 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001bb4:	2080      	movs	r0, #128	@ 0x80
 8001bb6:	f000 ff5d 	bl	8002a74 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001bba:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001bbe:	f000 ff59 	bl	8002a74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001bc2:	f00c f963 	bl	800de8c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}
	...

08001bcc <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001bd0:	4802      	ldr	r0, [pc, #8]	@ (8001bdc <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001bd2:	f004 fef9 	bl	80069c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}
 8001bda:	bf00      	nop
 8001bdc:	20000640 	.word	0x20000640

08001be0 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001be4:	f00c f910 	bl	800de08 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001be8:	4803      	ldr	r0, [pc, #12]	@ (8001bf8 <I2C2_EV_IRQHandler+0x18>)
 8001bea:	f001 fbc7 	bl	800337c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001bee:	f00c f94d 	bl	800de8c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	200003ac 	.word	0x200003ac

08001bfc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001c00:	f00c f902 	bl	800de08 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c04:	4803      	ldr	r0, [pc, #12]	@ (8001c14 <USART1_IRQHandler+0x18>)
 8001c06:	f005 fba3 	bl	8007350 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001c0a:	f00c f93f 	bl	800de8c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END USART1_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	200004c0 	.word	0x200004c0

08001c18 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001c1c:	f00c f8f4 	bl	800de08 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 8001c20:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001c24:	f000 ff26 	bl	8002a74 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001c28:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001c2c:	f000 ff22 	bl	8002a74 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001c30:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001c34:	f000 ff1e 	bl	8002a74 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001c38:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001c3c:	f000 ff1a 	bl	8002a74 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001c40:	f00c f924 	bl	800de8c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c44:	bf00      	nop
 8001c46:	bd80      	pop	{r7, pc}

08001c48 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin)
 8001c52:	88fb      	ldrh	r3, [r7, #6]
 8001c54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c58:	d036      	beq.n	8001cc8 <HAL_GPIO_EXTI_Callback+0x80>
 8001c5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c5e:	dc5f      	bgt.n	8001d20 <HAL_GPIO_EXTI_Callback+0xd8>
 8001c60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001c64:	d00e      	beq.n	8001c84 <HAL_GPIO_EXTI_Callback+0x3c>
 8001c66:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001c6a:	dc59      	bgt.n	8001d20 <HAL_GPIO_EXTI_Callback+0xd8>
 8001c6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c70:	d020      	beq.n	8001cb4 <HAL_GPIO_EXTI_Callback+0x6c>
 8001c72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c76:	dc53      	bgt.n	8001d20 <HAL_GPIO_EXTI_Callback+0xd8>
 8001c78:	2b80      	cmp	r3, #128	@ 0x80
 8001c7a:	d047      	beq.n	8001d0c <HAL_GPIO_EXTI_Callback+0xc4>
 8001c7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001c80:	d02c      	beq.n	8001cdc <HAL_GPIO_EXTI_Callback+0x94>
	case VL53L0X_GPIO1_EXTI7_Pin:
		osThreadFlagsSet(ToFTaskHandle, TOF_SENSOR_THREAD_ACTIVATE_FLAG);
		SEGGER_SYSVIEW_PrintfHost("ToF");
		break;
	default:
		break;
 8001c82:	e04d      	b.n	8001d20 <HAL_GPIO_EXTI_Callback+0xd8>
		osThreadFlagsSet(IMUTaskHandle, IMU_SENSOR_THREAD_ACTIVATE_FLAG);
 8001c84:	4b29      	ldr	r3, [pc, #164]	@ (8001d2c <HAL_GPIO_EXTI_Callback+0xe4>)
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	2101      	movs	r1, #1
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f007 f8b4 	bl	8008df8 <osThreadFlagsSet>
		if(osSemaphoreGetCount(UART1availableHandle) != 0)
 8001c90:	4b27      	ldr	r3, [pc, #156]	@ (8001d30 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f007 fab9 	bl	800920c <osSemaphoreGetCount>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d005      	beq.n	8001cac <HAL_GPIO_EXTI_Callback+0x64>
			osThreadFlagsSet(DataTransmitTasHandle, IMU_SENSOR_THREAD_ACTIVATE_FLAG);
 8001ca0:	4b24      	ldr	r3, [pc, #144]	@ (8001d34 <HAL_GPIO_EXTI_Callback+0xec>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f007 f8a6 	bl	8008df8 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("IMU");
 8001cac:	4822      	ldr	r0, [pc, #136]	@ (8001d38 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001cae:	f00c fae1 	bl	800e274 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001cb2:	e036      	b.n	8001d22 <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(BaroTaskHandle, BARO_SENSOR_THREAD_ACTIVATE_FLAG);
 8001cb4:	4b21      	ldr	r3, [pc, #132]	@ (8001d3c <HAL_GPIO_EXTI_Callback+0xf4>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	2104      	movs	r1, #4
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f007 f89c 	bl	8008df8 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("Baro");
 8001cc0:	481f      	ldr	r0, [pc, #124]	@ (8001d40 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001cc2:	f00c fad7 	bl	800e274 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001cc6:	e02c      	b.n	8001d22 <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(HumidityTaskHandle, HUMIDITY_SENSOR_THREAD_ACTIVATE_FLAG);
 8001cc8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d44 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2108      	movs	r1, #8
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f007 f892 	bl	8008df8 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("Humidity");
 8001cd4:	481c      	ldr	r0, [pc, #112]	@ (8001d48 <HAL_GPIO_EXTI_Callback+0x100>)
 8001cd6:	f00c facd 	bl	800e274 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001cda:	e022      	b.n	8001d22 <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(MagnetoTaskHandle, MAG_SENSOR_THREAD_ACTIVATE_FLAG);
 8001cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8001d4c <HAL_GPIO_EXTI_Callback+0x104>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2102      	movs	r1, #2
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f007 f888 	bl	8008df8 <osThreadFlagsSet>
		if(osSemaphoreGetCount(UART1availableHandle) != 0)
 8001ce8:	4b11      	ldr	r3, [pc, #68]	@ (8001d30 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f007 fa8d 	bl	800920c <osSemaphoreGetCount>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d005      	beq.n	8001d04 <HAL_GPIO_EXTI_Callback+0xbc>
			osThreadFlagsSet(DataTransmitTasHandle, MAG_SENSOR_THREAD_ACTIVATE_FLAG);
 8001cf8:	4b0e      	ldr	r3, [pc, #56]	@ (8001d34 <HAL_GPIO_EXTI_Callback+0xec>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2102      	movs	r1, #2
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f007 f87a 	bl	8008df8 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("Magneto");
 8001d04:	4812      	ldr	r0, [pc, #72]	@ (8001d50 <HAL_GPIO_EXTI_Callback+0x108>)
 8001d06:	f00c fab5 	bl	800e274 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001d0a:	e00a      	b.n	8001d22 <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(ToFTaskHandle, TOF_SENSOR_THREAD_ACTIVATE_FLAG);
 8001d0c:	4b11      	ldr	r3, [pc, #68]	@ (8001d54 <HAL_GPIO_EXTI_Callback+0x10c>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2110      	movs	r1, #16
 8001d12:	4618      	mov	r0, r3
 8001d14:	f007 f870 	bl	8008df8 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("ToF");
 8001d18:	480f      	ldr	r0, [pc, #60]	@ (8001d58 <HAL_GPIO_EXTI_Callback+0x110>)
 8001d1a:	f00c faab 	bl	800e274 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001d1e:	e000      	b.n	8001d22 <HAL_GPIO_EXTI_Callback+0xda>
		break;
 8001d20:	bf00      	nop
	}
}
 8001d22:	bf00      	nop
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	20000618 	.word	0x20000618
 8001d30:	2000063c 	.word	0x2000063c
 8001d34:	20000630 	.word	0x20000630
 8001d38:	08014248 	.word	0x08014248
 8001d3c:	20000624 	.word	0x20000624
 8001d40:	0801424c 	.word	0x0801424c
 8001d44:	20000628 	.word	0x20000628
 8001d48:	08014254 	.word	0x08014254
 8001d4c:	2000061c 	.word	0x2000061c
 8001d50:	08014260 	.word	0x08014260
 8001d54:	20000620 	.word	0x20000620
 8001d58:	08014268 	.word	0x08014268

08001d5c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d60:	4b06      	ldr	r3, [pc, #24]	@ (8001d7c <SystemInit+0x20>)
 8001d62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d66:	4a05      	ldr	r2, [pc, #20]	@ (8001d7c <SystemInit+0x20>)
 8001d68:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d6c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d70:	bf00      	nop
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	e000ed00 	.word	0xe000ed00

08001d80 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d80:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001db8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d84:	f7ff ffea 	bl	8001d5c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d88:	480c      	ldr	r0, [pc, #48]	@ (8001dbc <LoopForever+0x6>)
  ldr r1, =_edata
 8001d8a:	490d      	ldr	r1, [pc, #52]	@ (8001dc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8001dc4 <LoopForever+0xe>)
  movs r3, #0
 8001d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d90:	e002      	b.n	8001d98 <LoopCopyDataInit>

08001d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d96:	3304      	adds	r3, #4

08001d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d9c:	d3f9      	bcc.n	8001d92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d9e:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001da0:	4c0a      	ldr	r4, [pc, #40]	@ (8001dcc <LoopForever+0x16>)
  movs r3, #0
 8001da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001da4:	e001      	b.n	8001daa <LoopFillZerobss>

08001da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001da8:	3204      	adds	r2, #4

08001daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dac:	d3fb      	bcc.n	8001da6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dae:	f012 f959 	bl	8014064 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001db2:	f7ff f833 	bl	8000e1c <main>

08001db6 <LoopForever>:

LoopForever:
    b LoopForever
 8001db6:	e7fe      	b.n	8001db6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001db8:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001dbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dc0:	20000390 	.word	0x20000390
  ldr r2, =_sidata
 8001dc4:	08014a94 	.word	0x08014a94
  ldr r2, =_sbss
 8001dc8:	20000390 	.word	0x20000390
  ldr r4, =_ebss
 8001dcc:	20002800 	.word	0x20002800

08001dd0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dd0:	e7fe      	b.n	8001dd0 <ADC1_IRQHandler>

08001dd2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ddc:	2003      	movs	r0, #3
 8001dde:	f000 f920 	bl	8002022 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001de2:	200f      	movs	r0, #15
 8001de4:	f7ff fe08 	bl	80019f8 <HAL_InitTick>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d002      	beq.n	8001df4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	71fb      	strb	r3, [r7, #7]
 8001df2:	e001      	b.n	8001df8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001df4:	f7ff fc54 	bl	80016a0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001df8:	79fb      	ldrb	r3, [r7, #7]
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	3708      	adds	r7, #8
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	bd80      	pop	{r7, pc}
	...

08001e04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e08:	4b06      	ldr	r3, [pc, #24]	@ (8001e24 <HAL_IncTick+0x20>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	4b06      	ldr	r3, [pc, #24]	@ (8001e28 <HAL_IncTick+0x24>)
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	4413      	add	r3, r2
 8001e14:	4a04      	ldr	r2, [pc, #16]	@ (8001e28 <HAL_IncTick+0x24>)
 8001e16:	6013      	str	r3, [r2, #0]
}
 8001e18:	bf00      	nop
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20000054 	.word	0x20000054
 8001e28:	200006fc 	.word	0x200006fc

08001e2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  return uwTick;
 8001e30:	4b03      	ldr	r3, [pc, #12]	@ (8001e40 <HAL_GetTick+0x14>)
 8001e32:	681b      	ldr	r3, [r3, #0]
}
 8001e34:	4618      	mov	r0, r3
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	200006fc 	.word	0x200006fc

08001e44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e4c:	f7ff ffee 	bl	8001e2c <HAL_GetTick>
 8001e50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e5c:	d005      	beq.n	8001e6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001e5e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e88 <HAL_Delay+0x44>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	461a      	mov	r2, r3
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	4413      	add	r3, r2
 8001e68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e6a:	bf00      	nop
 8001e6c:	f7ff ffde 	bl	8001e2c <HAL_GetTick>
 8001e70:	4602      	mov	r2, r0
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	1ad3      	subs	r3, r2, r3
 8001e76:	68fa      	ldr	r2, [r7, #12]
 8001e78:	429a      	cmp	r2, r3
 8001e7a:	d8f7      	bhi.n	8001e6c <HAL_Delay+0x28>
  {
  }
}
 8001e7c:	bf00      	nop
 8001e7e:	bf00      	nop
 8001e80:	3710      	adds	r7, #16
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bd80      	pop	{r7, pc}
 8001e86:	bf00      	nop
 8001e88:	20000054 	.word	0x20000054

08001e8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	f003 0307 	and.w	r3, r3, #7
 8001e9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ea2:	68ba      	ldr	r2, [r7, #8]
 8001ea4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eb0:	68bb      	ldr	r3, [r7, #8]
 8001eb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001eb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ebc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ebe:	4a04      	ldr	r2, [pc, #16]	@ (8001ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	60d3      	str	r3, [r2, #12]
}
 8001ec4:	bf00      	nop
 8001ec6:	3714      	adds	r7, #20
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr
 8001ed0:	e000ed00 	.word	0xe000ed00

08001ed4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ed8:	4b04      	ldr	r3, [pc, #16]	@ (8001eec <__NVIC_GetPriorityGrouping+0x18>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	0a1b      	lsrs	r3, r3, #8
 8001ede:	f003 0307 	and.w	r3, r3, #7
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr
 8001eec:	e000ed00 	.word	0xe000ed00

08001ef0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	db0b      	blt.n	8001f1a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f02:	79fb      	ldrb	r3, [r7, #7]
 8001f04:	f003 021f 	and.w	r2, r3, #31
 8001f08:	4907      	ldr	r1, [pc, #28]	@ (8001f28 <__NVIC_EnableIRQ+0x38>)
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	095b      	lsrs	r3, r3, #5
 8001f10:	2001      	movs	r0, #1
 8001f12:	fa00 f202 	lsl.w	r2, r0, r2
 8001f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f1a:	bf00      	nop
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	e000e100 	.word	0xe000e100

08001f2c <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b083      	sub	sp, #12
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	4603      	mov	r3, r0
 8001f34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	db0c      	blt.n	8001f58 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f3e:	79fb      	ldrb	r3, [r7, #7]
 8001f40:	f003 021f 	and.w	r2, r3, #31
 8001f44:	4907      	ldr	r1, [pc, #28]	@ (8001f64 <__NVIC_ClearPendingIRQ+0x38>)
 8001f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f4a:	095b      	lsrs	r3, r3, #5
 8001f4c:	2001      	movs	r0, #1
 8001f4e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f52:	3360      	adds	r3, #96	@ 0x60
 8001f54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f58:	bf00      	nop
 8001f5a:	370c      	adds	r7, #12
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr
 8001f64:	e000e100 	.word	0xe000e100

08001f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b083      	sub	sp, #12
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	4603      	mov	r3, r0
 8001f70:	6039      	str	r1, [r7, #0]
 8001f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	db0a      	blt.n	8001f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	490c      	ldr	r1, [pc, #48]	@ (8001fb4 <__NVIC_SetPriority+0x4c>)
 8001f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f86:	0112      	lsls	r2, r2, #4
 8001f88:	b2d2      	uxtb	r2, r2
 8001f8a:	440b      	add	r3, r1
 8001f8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f90:	e00a      	b.n	8001fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f92:	683b      	ldr	r3, [r7, #0]
 8001f94:	b2da      	uxtb	r2, r3
 8001f96:	4908      	ldr	r1, [pc, #32]	@ (8001fb8 <__NVIC_SetPriority+0x50>)
 8001f98:	79fb      	ldrb	r3, [r7, #7]
 8001f9a:	f003 030f 	and.w	r3, r3, #15
 8001f9e:	3b04      	subs	r3, #4
 8001fa0:	0112      	lsls	r2, r2, #4
 8001fa2:	b2d2      	uxtb	r2, r2
 8001fa4:	440b      	add	r3, r1
 8001fa6:	761a      	strb	r2, [r3, #24]
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr
 8001fb4:	e000e100 	.word	0xe000e100
 8001fb8:	e000ed00 	.word	0xe000ed00

08001fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b089      	sub	sp, #36	@ 0x24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	f003 0307 	and.w	r3, r3, #7
 8001fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fd0:	69fb      	ldr	r3, [r7, #28]
 8001fd2:	f1c3 0307 	rsb	r3, r3, #7
 8001fd6:	2b04      	cmp	r3, #4
 8001fd8:	bf28      	it	cs
 8001fda:	2304      	movcs	r3, #4
 8001fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	2b06      	cmp	r3, #6
 8001fe4:	d902      	bls.n	8001fec <NVIC_EncodePriority+0x30>
 8001fe6:	69fb      	ldr	r3, [r7, #28]
 8001fe8:	3b03      	subs	r3, #3
 8001fea:	e000      	b.n	8001fee <NVIC_EncodePriority+0x32>
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ff4:	69bb      	ldr	r3, [r7, #24]
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	43da      	mvns	r2, r3
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	401a      	ands	r2, r3
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002004:	f04f 31ff 	mov.w	r1, #4294967295
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	fa01 f303 	lsl.w	r3, r1, r3
 800200e:	43d9      	mvns	r1, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002014:	4313      	orrs	r3, r2
         );
}
 8002016:	4618      	mov	r0, r3
 8002018:	3724      	adds	r7, #36	@ 0x24
 800201a:	46bd      	mov	sp, r7
 800201c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002020:	4770      	bx	lr

08002022 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002022:	b580      	push	{r7, lr}
 8002024:	b082      	sub	sp, #8
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7ff ff2e 	bl	8001e8c <__NVIC_SetPriorityGrouping>
}
 8002030:	bf00      	nop
 8002032:	3708      	adds	r7, #8
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
 8002044:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002046:	2300      	movs	r3, #0
 8002048:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800204a:	f7ff ff43 	bl	8001ed4 <__NVIC_GetPriorityGrouping>
 800204e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002050:	687a      	ldr	r2, [r7, #4]
 8002052:	68b9      	ldr	r1, [r7, #8]
 8002054:	6978      	ldr	r0, [r7, #20]
 8002056:	f7ff ffb1 	bl	8001fbc <NVIC_EncodePriority>
 800205a:	4602      	mov	r2, r0
 800205c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002060:	4611      	mov	r1, r2
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff ff80 	bl	8001f68 <__NVIC_SetPriority>
}
 8002068:	bf00      	nop
 800206a:	3718      	adds	r7, #24
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800207a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800207e:	4618      	mov	r0, r3
 8002080:	f7ff ff36 	bl	8001ef0 <__NVIC_EnableIRQ>
}
 8002084:	bf00      	nop
 8002086:	3708      	adds	r7, #8
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}

0800208c <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	4603      	mov	r3, r0
 8002094:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002096:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff ff46 	bl	8001f2c <__NVIC_ClearPendingIRQ>
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}

080020a8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d101      	bne.n	80020ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80020b6:	2301      	movs	r3, #1
 80020b8:	e08d      	b.n	80021d6 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	461a      	mov	r2, r3
 80020c0:	4b47      	ldr	r3, [pc, #284]	@ (80021e0 <HAL_DMA_Init+0x138>)
 80020c2:	429a      	cmp	r2, r3
 80020c4:	d80f      	bhi.n	80020e6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	461a      	mov	r2, r3
 80020cc:	4b45      	ldr	r3, [pc, #276]	@ (80021e4 <HAL_DMA_Init+0x13c>)
 80020ce:	4413      	add	r3, r2
 80020d0:	4a45      	ldr	r2, [pc, #276]	@ (80021e8 <HAL_DMA_Init+0x140>)
 80020d2:	fba2 2303 	umull	r2, r3, r2, r3
 80020d6:	091b      	lsrs	r3, r3, #4
 80020d8:	009a      	lsls	r2, r3, #2
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	4a42      	ldr	r2, [pc, #264]	@ (80021ec <HAL_DMA_Init+0x144>)
 80020e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80020e4:	e00e      	b.n	8002104 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	461a      	mov	r2, r3
 80020ec:	4b40      	ldr	r3, [pc, #256]	@ (80021f0 <HAL_DMA_Init+0x148>)
 80020ee:	4413      	add	r3, r2
 80020f0:	4a3d      	ldr	r2, [pc, #244]	@ (80021e8 <HAL_DMA_Init+0x140>)
 80020f2:	fba2 2303 	umull	r2, r3, r2, r3
 80020f6:	091b      	lsrs	r3, r3, #4
 80020f8:	009a      	lsls	r2, r3, #2
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	4a3c      	ldr	r2, [pc, #240]	@ (80021f4 <HAL_DMA_Init+0x14c>)
 8002102:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2202      	movs	r2, #2
 8002108:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800211a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800211e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002128:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	691b      	ldr	r3, [r3, #16]
 800212e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002134:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	699b      	ldr	r3, [r3, #24]
 800213a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002140:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6a1b      	ldr	r3, [r3, #32]
 8002146:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002148:	68fa      	ldr	r2, [r7, #12]
 800214a:	4313      	orrs	r3, r2
 800214c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68fa      	ldr	r2, [r7, #12]
 8002154:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f000 fa80 	bl	800265c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002164:	d102      	bne.n	800216c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2200      	movs	r2, #0
 800216a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	685a      	ldr	r2, [r3, #4]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002174:	b2d2      	uxtb	r2, r2
 8002176:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217c:	687a      	ldr	r2, [r7, #4]
 800217e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002180:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d010      	beq.n	80021ac <HAL_DMA_Init+0x104>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	2b04      	cmp	r3, #4
 8002190:	d80c      	bhi.n	80021ac <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f000 faa0 	bl	80026d8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800219c:	2200      	movs	r2, #0
 800219e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	e008      	b.n	80021be <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2200      	movs	r2, #0
 80021b0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2200      	movs	r2, #0
 80021bc:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	2201      	movs	r2, #1
 80021c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2200      	movs	r2, #0
 80021d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80021d4:	2300      	movs	r3, #0
}
 80021d6:	4618      	mov	r0, r3
 80021d8:	3710      	adds	r7, #16
 80021da:	46bd      	mov	sp, r7
 80021dc:	bd80      	pop	{r7, pc}
 80021de:	bf00      	nop
 80021e0:	40020407 	.word	0x40020407
 80021e4:	bffdfff8 	.word	0xbffdfff8
 80021e8:	cccccccd 	.word	0xcccccccd
 80021ec:	40020000 	.word	0x40020000
 80021f0:	bffdfbf8 	.word	0xbffdfbf8
 80021f4:	40020400 	.word	0x40020400

080021f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b086      	sub	sp, #24
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	60f8      	str	r0, [r7, #12]
 8002200:	60b9      	str	r1, [r7, #8]
 8002202:	607a      	str	r2, [r7, #4]
 8002204:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002206:	2300      	movs	r3, #0
 8002208:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002210:	2b01      	cmp	r3, #1
 8002212:	d101      	bne.n	8002218 <HAL_DMA_Start_IT+0x20>
 8002214:	2302      	movs	r3, #2
 8002216:	e066      	b.n	80022e6 <HAL_DMA_Start_IT+0xee>
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002226:	b2db      	uxtb	r3, r3
 8002228:	2b01      	cmp	r3, #1
 800222a:	d155      	bne.n	80022d8 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2202      	movs	r2, #2
 8002230:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2200      	movs	r2, #0
 8002238:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f022 0201 	bic.w	r2, r2, #1
 8002248:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	68b9      	ldr	r1, [r7, #8]
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f000 f9c4 	bl	80025de <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225a:	2b00      	cmp	r3, #0
 800225c:	d008      	beq.n	8002270 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f042 020e 	orr.w	r2, r2, #14
 800226c:	601a      	str	r2, [r3, #0]
 800226e:	e00f      	b.n	8002290 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f022 0204 	bic.w	r2, r2, #4
 800227e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f042 020a 	orr.w	r2, r2, #10
 800228e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800229a:	2b00      	cmp	r3, #0
 800229c:	d007      	beq.n	80022ae <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022a8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022ac:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d007      	beq.n	80022c6 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022c4:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f042 0201 	orr.w	r2, r2, #1
 80022d4:	601a      	str	r2, [r3, #0]
 80022d6:	e005      	b.n	80022e4 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2200      	movs	r2, #0
 80022dc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80022e0:	2302      	movs	r3, #2
 80022e2:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80022e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3718      	adds	r7, #24
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022ee:	b480      	push	{r7}
 80022f0:	b085      	sub	sp, #20
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022f6:	2300      	movs	r3, #0
 80022f8:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002300:	b2db      	uxtb	r3, r3
 8002302:	2b02      	cmp	r3, #2
 8002304:	d008      	beq.n	8002318 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2204      	movs	r2, #4
 800230a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002314:	2301      	movs	r3, #1
 8002316:	e040      	b.n	800239a <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681a      	ldr	r2, [r3, #0]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f022 020e 	bic.w	r2, r2, #14
 8002326:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002332:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002336:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f022 0201 	bic.w	r2, r2, #1
 8002346:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800234c:	f003 021c 	and.w	r2, r3, #28
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002354:	2101      	movs	r1, #1
 8002356:	fa01 f202 	lsl.w	r2, r1, r2
 800235a:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002360:	687a      	ldr	r2, [r7, #4]
 8002362:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002364:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800236a:	2b00      	cmp	r3, #0
 800236c:	d00c      	beq.n	8002388 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002372:	681a      	ldr	r2, [r3, #0]
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002378:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800237c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002386:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002398:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800239a:	4618      	mov	r0, r3
 800239c:	3714      	adds	r7, #20
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr

080023a6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b084      	sub	sp, #16
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023ae:	2300      	movs	r3, #0
 80023b0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d005      	beq.n	80023ca <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2204      	movs	r2, #4
 80023c2:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	73fb      	strb	r3, [r7, #15]
 80023c8:	e047      	b.n	800245a <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	681a      	ldr	r2, [r3, #0]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f022 020e 	bic.w	r2, r2, #14
 80023d8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f022 0201 	bic.w	r2, r2, #1
 80023e8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023f8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fe:	f003 021c 	and.w	r2, r3, #28
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002406:	2101      	movs	r1, #1
 8002408:	fa01 f202 	lsl.w	r2, r1, r2
 800240c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002412:	687a      	ldr	r2, [r7, #4]
 8002414:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002416:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800241c:	2b00      	cmp	r3, #0
 800241e:	d00c      	beq.n	800243a <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800242a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800242e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002438:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2201      	movs	r2, #1
 800243e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800244e:	2b00      	cmp	r3, #0
 8002450:	d003      	beq.n	800245a <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	4798      	blx	r3
    }
  }
  return status;
 800245a:	7bfb      	ldrb	r3, [r7, #15]
}
 800245c:	4618      	mov	r0, r3
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}

08002464 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b084      	sub	sp, #16
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002480:	f003 031c 	and.w	r3, r3, #28
 8002484:	2204      	movs	r2, #4
 8002486:	409a      	lsls	r2, r3
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	4013      	ands	r3, r2
 800248c:	2b00      	cmp	r3, #0
 800248e:	d026      	beq.n	80024de <HAL_DMA_IRQHandler+0x7a>
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	f003 0304 	and.w	r3, r3, #4
 8002496:	2b00      	cmp	r3, #0
 8002498:	d021      	beq.n	80024de <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0320 	and.w	r3, r3, #32
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d107      	bne.n	80024b8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f022 0204 	bic.w	r2, r2, #4
 80024b6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024bc:	f003 021c 	and.w	r2, r3, #28
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	2104      	movs	r1, #4
 80024c6:	fa01 f202 	lsl.w	r2, r1, r2
 80024ca:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d071      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80024dc:	e06c      	b.n	80025b8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e2:	f003 031c 	and.w	r3, r3, #28
 80024e6:	2202      	movs	r2, #2
 80024e8:	409a      	lsls	r2, r3
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	4013      	ands	r3, r2
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d02e      	beq.n	8002550 <HAL_DMA_IRQHandler+0xec>
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	f003 0302 	and.w	r3, r3, #2
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d029      	beq.n	8002550 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0320 	and.w	r3, r3, #32
 8002506:	2b00      	cmp	r3, #0
 8002508:	d10b      	bne.n	8002522 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f022 020a 	bic.w	r2, r2, #10
 8002518:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2201      	movs	r2, #1
 800251e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002526:	f003 021c 	and.w	r2, r3, #28
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252e:	2102      	movs	r1, #2
 8002530:	fa01 f202 	lsl.w	r2, r1, r2
 8002534:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002542:	2b00      	cmp	r3, #0
 8002544:	d038      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800254e:	e033      	b.n	80025b8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002554:	f003 031c 	and.w	r3, r3, #28
 8002558:	2208      	movs	r2, #8
 800255a:	409a      	lsls	r2, r3
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	4013      	ands	r3, r2
 8002560:	2b00      	cmp	r3, #0
 8002562:	d02a      	beq.n	80025ba <HAL_DMA_IRQHandler+0x156>
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	f003 0308 	and.w	r3, r3, #8
 800256a:	2b00      	cmp	r3, #0
 800256c:	d025      	beq.n	80025ba <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681a      	ldr	r2, [r3, #0]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f022 020e 	bic.w	r2, r2, #14
 800257c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002582:	f003 021c 	and.w	r2, r3, #28
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800258a:	2101      	movs	r1, #1
 800258c:	fa01 f202 	lsl.w	r2, r1, r2
 8002590:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2201      	movs	r2, #1
 8002596:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2201      	movs	r2, #1
 800259c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d004      	beq.n	80025ba <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80025b8:	bf00      	nop
 80025ba:	bf00      	nop
}
 80025bc:	3710      	adds	r7, #16
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}

080025c2 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80025c2:	b480      	push	{r7}
 80025c4:	b083      	sub	sp, #12
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80025d0:	b2db      	uxtb	r3, r3
}
 80025d2:	4618      	mov	r0, r3
 80025d4:	370c      	adds	r7, #12
 80025d6:	46bd      	mov	sp, r7
 80025d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025dc:	4770      	bx	lr

080025de <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025de:	b480      	push	{r7}
 80025e0:	b085      	sub	sp, #20
 80025e2:	af00      	add	r7, sp, #0
 80025e4:	60f8      	str	r0, [r7, #12]
 80025e6:	60b9      	str	r1, [r7, #8]
 80025e8:	607a      	str	r2, [r7, #4]
 80025ea:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025f0:	68fa      	ldr	r2, [r7, #12]
 80025f2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80025f4:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d004      	beq.n	8002608 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002606:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260c:	f003 021c 	and.w	r2, r3, #28
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002614:	2101      	movs	r1, #1
 8002616:	fa01 f202 	lsl.w	r2, r1, r2
 800261a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	683a      	ldr	r2, [r7, #0]
 8002622:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	2b10      	cmp	r3, #16
 800262a:	d108      	bne.n	800263e <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68ba      	ldr	r2, [r7, #8]
 800263a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800263c:	e007      	b.n	800264e <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	60da      	str	r2, [r3, #12]
}
 800264e:	bf00      	nop
 8002650:	3714      	adds	r7, #20
 8002652:	46bd      	mov	sp, r7
 8002654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002658:	4770      	bx	lr
	...

0800265c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800265c:	b480      	push	{r7}
 800265e:	b085      	sub	sp, #20
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	461a      	mov	r2, r3
 800266a:	4b17      	ldr	r3, [pc, #92]	@ (80026c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800266c:	429a      	cmp	r2, r3
 800266e:	d80a      	bhi.n	8002686 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002674:	089b      	lsrs	r3, r3, #2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800267c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8002680:	687a      	ldr	r2, [r7, #4]
 8002682:	6493      	str	r3, [r2, #72]	@ 0x48
 8002684:	e007      	b.n	8002696 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268a:	089b      	lsrs	r3, r3, #2
 800268c:	009a      	lsls	r2, r3, #2
 800268e:	4b0f      	ldr	r3, [pc, #60]	@ (80026cc <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002690:	4413      	add	r3, r2
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	b2db      	uxtb	r3, r3
 800269c:	3b08      	subs	r3, #8
 800269e:	4a0c      	ldr	r2, [pc, #48]	@ (80026d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80026a0:	fba2 2303 	umull	r2, r3, r2, r3
 80026a4:	091b      	lsrs	r3, r3, #4
 80026a6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a0a      	ldr	r2, [pc, #40]	@ (80026d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80026ac:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	f003 031f 	and.w	r3, r3, #31
 80026b4:	2201      	movs	r2, #1
 80026b6:	409a      	lsls	r2, r3
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80026bc:	bf00      	nop
 80026be:	3714      	adds	r7, #20
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	40020407 	.word	0x40020407
 80026cc:	4002081c 	.word	0x4002081c
 80026d0:	cccccccd 	.word	0xcccccccd
 80026d4:	40020880 	.word	0x40020880

080026d8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80026d8:	b480      	push	{r7}
 80026da:	b085      	sub	sp, #20
 80026dc:	af00      	add	r7, sp, #0
 80026de:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	685b      	ldr	r3, [r3, #4]
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80026e8:	68fa      	ldr	r2, [r7, #12]
 80026ea:	4b0b      	ldr	r3, [pc, #44]	@ (8002718 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80026ec:	4413      	add	r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	461a      	mov	r2, r3
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4a08      	ldr	r2, [pc, #32]	@ (800271c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80026fa:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	3b01      	subs	r3, #1
 8002700:	f003 0303 	and.w	r3, r3, #3
 8002704:	2201      	movs	r2, #1
 8002706:	409a      	lsls	r2, r3
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800270c:	bf00      	nop
 800270e:	3714      	adds	r7, #20
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr
 8002718:	1000823f 	.word	0x1000823f
 800271c:	40020940 	.word	0x40020940

08002720 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002720:	b480      	push	{r7}
 8002722:	b087      	sub	sp, #28
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800272a:	2300      	movs	r3, #0
 800272c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800272e:	e166      	b.n	80029fe <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	2101      	movs	r1, #1
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	fa01 f303 	lsl.w	r3, r1, r3
 800273c:	4013      	ands	r3, r2
 800273e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2b00      	cmp	r3, #0
 8002744:	f000 8158 	beq.w	80029f8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	f003 0303 	and.w	r3, r3, #3
 8002750:	2b01      	cmp	r3, #1
 8002752:	d005      	beq.n	8002760 <HAL_GPIO_Init+0x40>
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f003 0303 	and.w	r3, r3, #3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d130      	bne.n	80027c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	005b      	lsls	r3, r3, #1
 800276a:	2203      	movs	r2, #3
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	43db      	mvns	r3, r3
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	4013      	ands	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002778:	683b      	ldr	r3, [r7, #0]
 800277a:	68da      	ldr	r2, [r3, #12]
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	005b      	lsls	r3, r3, #1
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	693a      	ldr	r2, [r7, #16]
 8002786:	4313      	orrs	r3, r2
 8002788:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	693a      	ldr	r2, [r7, #16]
 800278e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002796:	2201      	movs	r2, #1
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	fa02 f303 	lsl.w	r3, r2, r3
 800279e:	43db      	mvns	r3, r3
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	4013      	ands	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	091b      	lsrs	r3, r3, #4
 80027ac:	f003 0201 	and.w	r2, r3, #1
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	693a      	ldr	r2, [r7, #16]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	f003 0303 	and.w	r3, r3, #3
 80027ca:	2b03      	cmp	r3, #3
 80027cc:	d017      	beq.n	80027fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	68db      	ldr	r3, [r3, #12]
 80027d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	005b      	lsls	r3, r3, #1
 80027d8:	2203      	movs	r2, #3
 80027da:	fa02 f303 	lsl.w	r3, r2, r3
 80027de:	43db      	mvns	r3, r3
 80027e0:	693a      	ldr	r2, [r7, #16]
 80027e2:	4013      	ands	r3, r2
 80027e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	689a      	ldr	r2, [r3, #8]
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	fa02 f303 	lsl.w	r3, r2, r3
 80027f2:	693a      	ldr	r2, [r7, #16]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f003 0303 	and.w	r3, r3, #3
 8002806:	2b02      	cmp	r3, #2
 8002808:	d123      	bne.n	8002852 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	08da      	lsrs	r2, r3, #3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	3208      	adds	r2, #8
 8002812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002816:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	f003 0307 	and.w	r3, r3, #7
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	220f      	movs	r2, #15
 8002822:	fa02 f303 	lsl.w	r3, r2, r3
 8002826:	43db      	mvns	r3, r3
 8002828:	693a      	ldr	r2, [r7, #16]
 800282a:	4013      	ands	r3, r2
 800282c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	691a      	ldr	r2, [r3, #16]
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	f003 0307 	and.w	r3, r3, #7
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	4313      	orrs	r3, r2
 8002842:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	08da      	lsrs	r2, r3, #3
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	3208      	adds	r2, #8
 800284c:	6939      	ldr	r1, [r7, #16]
 800284e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002858:	697b      	ldr	r3, [r7, #20]
 800285a:	005b      	lsls	r3, r3, #1
 800285c:	2203      	movs	r2, #3
 800285e:	fa02 f303 	lsl.w	r3, r2, r3
 8002862:	43db      	mvns	r3, r3
 8002864:	693a      	ldr	r2, [r7, #16]
 8002866:	4013      	ands	r3, r2
 8002868:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f003 0203 	and.w	r2, r3, #3
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	005b      	lsls	r3, r3, #1
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	4313      	orrs	r3, r2
 800287e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	693a      	ldr	r2, [r7, #16]
 8002884:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	685b      	ldr	r3, [r3, #4]
 800288a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800288e:	2b00      	cmp	r3, #0
 8002890:	f000 80b2 	beq.w	80029f8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002894:	4b61      	ldr	r3, [pc, #388]	@ (8002a1c <HAL_GPIO_Init+0x2fc>)
 8002896:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002898:	4a60      	ldr	r2, [pc, #384]	@ (8002a1c <HAL_GPIO_Init+0x2fc>)
 800289a:	f043 0301 	orr.w	r3, r3, #1
 800289e:	6613      	str	r3, [r2, #96]	@ 0x60
 80028a0:	4b5e      	ldr	r3, [pc, #376]	@ (8002a1c <HAL_GPIO_Init+0x2fc>)
 80028a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028a4:	f003 0301 	and.w	r3, r3, #1
 80028a8:	60bb      	str	r3, [r7, #8]
 80028aa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80028ac:	4a5c      	ldr	r2, [pc, #368]	@ (8002a20 <HAL_GPIO_Init+0x300>)
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	089b      	lsrs	r3, r3, #2
 80028b2:	3302      	adds	r3, #2
 80028b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	f003 0303 	and.w	r3, r3, #3
 80028c0:	009b      	lsls	r3, r3, #2
 80028c2:	220f      	movs	r2, #15
 80028c4:	fa02 f303 	lsl.w	r3, r2, r3
 80028c8:	43db      	mvns	r3, r3
 80028ca:	693a      	ldr	r2, [r7, #16]
 80028cc:	4013      	ands	r3, r2
 80028ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028d6:	d02b      	beq.n	8002930 <HAL_GPIO_Init+0x210>
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	4a52      	ldr	r2, [pc, #328]	@ (8002a24 <HAL_GPIO_Init+0x304>)
 80028dc:	4293      	cmp	r3, r2
 80028de:	d025      	beq.n	800292c <HAL_GPIO_Init+0x20c>
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	4a51      	ldr	r2, [pc, #324]	@ (8002a28 <HAL_GPIO_Init+0x308>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d01f      	beq.n	8002928 <HAL_GPIO_Init+0x208>
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4a50      	ldr	r2, [pc, #320]	@ (8002a2c <HAL_GPIO_Init+0x30c>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d019      	beq.n	8002924 <HAL_GPIO_Init+0x204>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a4f      	ldr	r2, [pc, #316]	@ (8002a30 <HAL_GPIO_Init+0x310>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d013      	beq.n	8002920 <HAL_GPIO_Init+0x200>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a4e      	ldr	r2, [pc, #312]	@ (8002a34 <HAL_GPIO_Init+0x314>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d00d      	beq.n	800291c <HAL_GPIO_Init+0x1fc>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a4d      	ldr	r2, [pc, #308]	@ (8002a38 <HAL_GPIO_Init+0x318>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d007      	beq.n	8002918 <HAL_GPIO_Init+0x1f8>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a4c      	ldr	r2, [pc, #304]	@ (8002a3c <HAL_GPIO_Init+0x31c>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d101      	bne.n	8002914 <HAL_GPIO_Init+0x1f4>
 8002910:	2307      	movs	r3, #7
 8002912:	e00e      	b.n	8002932 <HAL_GPIO_Init+0x212>
 8002914:	2308      	movs	r3, #8
 8002916:	e00c      	b.n	8002932 <HAL_GPIO_Init+0x212>
 8002918:	2306      	movs	r3, #6
 800291a:	e00a      	b.n	8002932 <HAL_GPIO_Init+0x212>
 800291c:	2305      	movs	r3, #5
 800291e:	e008      	b.n	8002932 <HAL_GPIO_Init+0x212>
 8002920:	2304      	movs	r3, #4
 8002922:	e006      	b.n	8002932 <HAL_GPIO_Init+0x212>
 8002924:	2303      	movs	r3, #3
 8002926:	e004      	b.n	8002932 <HAL_GPIO_Init+0x212>
 8002928:	2302      	movs	r3, #2
 800292a:	e002      	b.n	8002932 <HAL_GPIO_Init+0x212>
 800292c:	2301      	movs	r3, #1
 800292e:	e000      	b.n	8002932 <HAL_GPIO_Init+0x212>
 8002930:	2300      	movs	r3, #0
 8002932:	697a      	ldr	r2, [r7, #20]
 8002934:	f002 0203 	and.w	r2, r2, #3
 8002938:	0092      	lsls	r2, r2, #2
 800293a:	4093      	lsls	r3, r2
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4313      	orrs	r3, r2
 8002940:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002942:	4937      	ldr	r1, [pc, #220]	@ (8002a20 <HAL_GPIO_Init+0x300>)
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	089b      	lsrs	r3, r3, #2
 8002948:	3302      	adds	r3, #2
 800294a:	693a      	ldr	r2, [r7, #16]
 800294c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002950:	4b3b      	ldr	r3, [pc, #236]	@ (8002a40 <HAL_GPIO_Init+0x320>)
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	43db      	mvns	r3, r3
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	4013      	ands	r3, r2
 800295e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d003      	beq.n	8002974 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800296c:	693a      	ldr	r2, [r7, #16]
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	4313      	orrs	r3, r2
 8002972:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002974:	4a32      	ldr	r2, [pc, #200]	@ (8002a40 <HAL_GPIO_Init+0x320>)
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800297a:	4b31      	ldr	r3, [pc, #196]	@ (8002a40 <HAL_GPIO_Init+0x320>)
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	43db      	mvns	r3, r3
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	4013      	ands	r3, r2
 8002988:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d003      	beq.n	800299e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	4313      	orrs	r3, r2
 800299c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800299e:	4a28      	ldr	r2, [pc, #160]	@ (8002a40 <HAL_GPIO_Init+0x320>)
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80029a4:	4b26      	ldr	r3, [pc, #152]	@ (8002a40 <HAL_GPIO_Init+0x320>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	43db      	mvns	r3, r3
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	4013      	ands	r3, r2
 80029b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d003      	beq.n	80029c8 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80029c0:	693a      	ldr	r2, [r7, #16]
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002a40 <HAL_GPIO_Init+0x320>)
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80029ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002a40 <HAL_GPIO_Init+0x320>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	43db      	mvns	r3, r3
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	4013      	ands	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029f2:	4a13      	ldr	r2, [pc, #76]	@ (8002a40 <HAL_GPIO_Init+0x320>)
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	3301      	adds	r3, #1
 80029fc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681a      	ldr	r2, [r3, #0]
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	fa22 f303 	lsr.w	r3, r2, r3
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	f47f ae91 	bne.w	8002730 <HAL_GPIO_Init+0x10>
  }
}
 8002a0e:	bf00      	nop
 8002a10:	bf00      	nop
 8002a12:	371c      	adds	r7, #28
 8002a14:	46bd      	mov	sp, r7
 8002a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1a:	4770      	bx	lr
 8002a1c:	40021000 	.word	0x40021000
 8002a20:	40010000 	.word	0x40010000
 8002a24:	48000400 	.word	0x48000400
 8002a28:	48000800 	.word	0x48000800
 8002a2c:	48000c00 	.word	0x48000c00
 8002a30:	48001000 	.word	0x48001000
 8002a34:	48001400 	.word	0x48001400
 8002a38:	48001800 	.word	0x48001800
 8002a3c:	48001c00 	.word	0x48001c00
 8002a40:	40010400 	.word	0x40010400

08002a44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	460b      	mov	r3, r1
 8002a4e:	807b      	strh	r3, [r7, #2]
 8002a50:	4613      	mov	r3, r2
 8002a52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a54:	787b      	ldrb	r3, [r7, #1]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d003      	beq.n	8002a62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a5a:	887a      	ldrh	r2, [r7, #2]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a60:	e002      	b.n	8002a68 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a62:	887a      	ldrh	r2, [r7, #2]
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a68:	bf00      	nop
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002a7e:	4b08      	ldr	r3, [pc, #32]	@ (8002aa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a80:	695a      	ldr	r2, [r3, #20]
 8002a82:	88fb      	ldrh	r3, [r7, #6]
 8002a84:	4013      	ands	r3, r2
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d006      	beq.n	8002a98 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002a8a:	4a05      	ldr	r2, [pc, #20]	@ (8002aa0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002a8c:	88fb      	ldrh	r3, [r7, #6]
 8002a8e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002a90:	88fb      	ldrh	r3, [r7, #6]
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7ff f8d8 	bl	8001c48 <HAL_GPIO_EXTI_Callback>
  }
}
 8002a98:	bf00      	nop
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40010400 	.word	0x40010400

08002aa4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	b082      	sub	sp, #8
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d101      	bne.n	8002ab6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e08d      	b.n	8002bd2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d106      	bne.n	8002ad0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f7fe fe10 	bl	80016f0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2224      	movs	r2, #36	@ 0x24
 8002ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f022 0201 	bic.w	r2, r2, #1
 8002ae6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	685a      	ldr	r2, [r3, #4]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002af4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	689a      	ldr	r2, [r3, #8]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b04:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	2b01      	cmp	r3, #1
 8002b0c:	d107      	bne.n	8002b1e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	689a      	ldr	r2, [r3, #8]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	e006      	b.n	8002b2c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	689a      	ldr	r2, [r3, #8]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002b2a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	2b02      	cmp	r3, #2
 8002b32:	d108      	bne.n	8002b46 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b42:	605a      	str	r2, [r3, #4]
 8002b44:	e007      	b.n	8002b56 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	685a      	ldr	r2, [r3, #4]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b54:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	6812      	ldr	r2, [r2, #0]
 8002b60:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b68:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	68da      	ldr	r2, [r3, #12]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b78:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	691a      	ldr	r2, [r3, #16]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	699b      	ldr	r3, [r3, #24]
 8002b8a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	430a      	orrs	r2, r1
 8002b92:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	69d9      	ldr	r1, [r3, #28]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a1a      	ldr	r2, [r3, #32]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	681a      	ldr	r2, [r3, #0]
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	f042 0201 	orr.w	r2, r2, #1
 8002bb2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2220      	movs	r2, #32
 8002bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002bd0:	2300      	movs	r3, #0
}
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
	...

08002bdc <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08a      	sub	sp, #40	@ 0x28
 8002be0:	af02      	add	r7, sp, #8
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	607a      	str	r2, [r7, #4]
 8002be6:	461a      	mov	r2, r3
 8002be8:	460b      	mov	r3, r1
 8002bea:	817b      	strh	r3, [r7, #10]
 8002bec:	4613      	mov	r3, r2
 8002bee:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bfa:	b2db      	uxtb	r3, r3
 8002bfc:	2b20      	cmp	r3, #32
 8002bfe:	f040 80ef 	bne.w	8002de0 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	699b      	ldr	r3, [r3, #24]
 8002c08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c10:	d101      	bne.n	8002c16 <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8002c12:	2302      	movs	r3, #2
 8002c14:	e0e5      	b.n	8002de2 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d101      	bne.n	8002c24 <HAL_I2C_Master_Transmit_DMA+0x48>
 8002c20:	2302      	movs	r3, #2
 8002c22:	e0de      	b.n	8002de2 <HAL_I2C_Master_Transmit_DMA+0x206>
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2201      	movs	r2, #1
 8002c28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2221      	movs	r2, #33	@ 0x21
 8002c30:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	2210      	movs	r2, #16
 8002c38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	687a      	ldr	r2, [r7, #4]
 8002c46:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	893a      	ldrh	r2, [r7, #8]
 8002c4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	4a66      	ldr	r2, [pc, #408]	@ (8002dec <HAL_I2C_Master_Transmit_DMA+0x210>)
 8002c52:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	4a66      	ldr	r2, [pc, #408]	@ (8002df0 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8002c58:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	2bff      	cmp	r3, #255	@ 0xff
 8002c62:	d906      	bls.n	8002c72 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	22ff      	movs	r2, #255	@ 0xff
 8002c68:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002c6a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c6e:	61fb      	str	r3, [r7, #28]
 8002c70:	e007      	b.n	8002c82 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c76:	b29a      	uxth	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002c7c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c80:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d01a      	beq.n	8002cc0 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c8e:	781a      	ldrb	r2, [r3, #0]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c9a:	1c5a      	adds	r2, r3, #1
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ca4:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	3b01      	subs	r3, #1
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cb8:	3b01      	subs	r3, #1
 8002cba:	b29a      	uxth	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d074      	beq.n	8002db2 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d022      	beq.n	8002d16 <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cd4:	4a47      	ldr	r2, [pc, #284]	@ (8002df4 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8002cd6:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cdc:	4a46      	ldr	r2, [pc, #280]	@ (8002df8 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8002cde:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cec:	2200      	movs	r2, #0
 8002cee:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf8:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8002d00:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8002d06:	f7ff fa77 	bl	80021f8 <HAL_DMA_Start_IT>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002d0e:	7dfb      	ldrb	r3, [r7, #23]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d13a      	bne.n	8002d8a <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8002d14:	e013      	b.n	8002d3e <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2220      	movs	r2, #32
 8002d1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2200      	movs	r2, #0
 8002d22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e051      	b.n	8002de2 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d42:	b2db      	uxtb	r3, r3
 8002d44:	3301      	adds	r3, #1
 8002d46:	b2da      	uxtb	r2, r3
 8002d48:	8979      	ldrh	r1, [r7, #10]
 8002d4a:	4b2c      	ldr	r3, [pc, #176]	@ (8002dfc <HAL_I2C_Master_Transmit_DMA+0x220>)
 8002d4c:	9300      	str	r3, [sp, #0]
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	68f8      	ldr	r0, [r7, #12]
 8002d52:	f001 fec9 	bl	8004ae8 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d5a:	b29a      	uxth	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d60:	1ad3      	subs	r3, r2, r3
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002d70:	2110      	movs	r1, #16
 8002d72:	68f8      	ldr	r0, [r7, #12]
 8002d74:	f001 feea 	bl	8004b4c <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002d86:	601a      	str	r2, [r3, #0]
 8002d88:	e028      	b.n	8002ddc <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2220      	movs	r2, #32
 8002d8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2200      	movs	r2, #0
 8002d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9e:	f043 0210 	orr.w	r2, r3, #16
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	2200      	movs	r2, #0
 8002daa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e017      	b.n	8002de2 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	4a12      	ldr	r2, [pc, #72]	@ (8002e00 <HAL_I2C_Master_Transmit_DMA+0x224>)
 8002db6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	b2da      	uxtb	r2, r3
 8002dbc:	8979      	ldrh	r1, [r7, #10]
 8002dbe:	4b0f      	ldr	r3, [pc, #60]	@ (8002dfc <HAL_I2C_Master_Transmit_DMA+0x220>)
 8002dc0:	9300      	str	r3, [sp, #0]
 8002dc2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f001 fe8e 	bl	8004ae8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2200      	movs	r2, #0
 8002dd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002dd4:	2101      	movs	r1, #1
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f001 feb8 	bl	8004b4c <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	e000      	b.n	8002de2 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002de0:	2302      	movs	r3, #2
  }
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3720      	adds	r7, #32
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	ffff0000 	.word	0xffff0000
 8002df0:	0800390d 	.word	0x0800390d
 8002df4:	08004937 	.word	0x08004937
 8002df8:	08004a7f 	.word	0x08004a7f
 8002dfc:	80002000 	.word	0x80002000
 8002e00:	08003481 	.word	0x08003481

08002e04 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b088      	sub	sp, #32
 8002e08:	af02      	add	r7, sp, #8
 8002e0a:	60f8      	str	r0, [r7, #12]
 8002e0c:	607a      	str	r2, [r7, #4]
 8002e0e:	461a      	mov	r2, r3
 8002e10:	460b      	mov	r3, r1
 8002e12:	817b      	strh	r3, [r7, #10]
 8002e14:	4613      	mov	r3, r2
 8002e16:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	2b20      	cmp	r3, #32
 8002e22:	f040 80cd 	bne.w	8002fc0 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e34:	d101      	bne.n	8002e3a <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8002e36:	2302      	movs	r3, #2
 8002e38:	e0c3      	b.n	8002fc2 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d101      	bne.n	8002e48 <HAL_I2C_Master_Receive_DMA+0x44>
 8002e44:	2302      	movs	r3, #2
 8002e46:	e0bc      	b.n	8002fc2 <HAL_I2C_Master_Receive_DMA+0x1be>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	2222      	movs	r2, #34	@ 0x22
 8002e54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2210      	movs	r2, #16
 8002e5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	687a      	ldr	r2, [r7, #4]
 8002e6a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	893a      	ldrh	r2, [r7, #8]
 8002e70:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	4a55      	ldr	r2, [pc, #340]	@ (8002fcc <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8002e76:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	4a55      	ldr	r2, [pc, #340]	@ (8002fd0 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8002e7c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	2bff      	cmp	r3, #255	@ 0xff
 8002e86:	d906      	bls.n	8002e96 <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = 1U;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2201      	movs	r2, #1
 8002e8c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002e8e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e92:	617b      	str	r3, [r7, #20]
 8002e94:	e007      	b.n	8002ea6 <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e9a:	b29a      	uxth	r2, r3
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002ea0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ea4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d070      	beq.n	8002f90 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d020      	beq.n	8002ef8 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eba:	4a46      	ldr	r2, [pc, #280]	@ (8002fd4 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8002ebc:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec2:	4a45      	ldr	r2, [pc, #276]	@ (8002fd8 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8002ec4:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eca:	2200      	movs	r2, #0
 8002ecc:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	3324      	adds	r3, #36	@ 0x24
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8002ee8:	f7ff f986 	bl	80021f8 <HAL_DMA_Start_IT>
 8002eec:	4603      	mov	r3, r0
 8002eee:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002ef0:	7cfb      	ldrb	r3, [r7, #19]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d138      	bne.n	8002f68 <HAL_I2C_Master_Receive_DMA+0x164>
 8002ef6:	e013      	b.n	8002f20 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	2220      	movs	r2, #32
 8002efc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e050      	b.n	8002fc2 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f24:	b2da      	uxtb	r2, r3
 8002f26:	8979      	ldrh	r1, [r7, #10]
 8002f28:	4b2c      	ldr	r3, [pc, #176]	@ (8002fdc <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f001 fdda 	bl	8004ae8 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f38:	b29a      	uxth	r2, r3
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	b29a      	uxth	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002f4e:	2110      	movs	r1, #16
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f001 fdfb 	bl	8004b4c <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f64:	601a      	str	r2, [r3, #0]
 8002f66:	e029      	b.n	8002fbc <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2220      	movs	r2, #32
 8002f6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f7c:	f043 0210 	orr.w	r2, r3, #16
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e018      	b.n	8002fc2 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	4a13      	ldr	r2, [pc, #76]	@ (8002fe0 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8002f94:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f9a:	b2da      	uxtb	r2, r3
 8002f9c:	8979      	ldrh	r1, [r7, #10]
 8002f9e:	4b0f      	ldr	r3, [pc, #60]	@ (8002fdc <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8002fa0:	9300      	str	r3, [sp, #0]
 8002fa2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fa6:	68f8      	ldr	r0, [r7, #12]
 8002fa8:	f001 fd9e 	bl	8004ae8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002fb4:	2102      	movs	r1, #2
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f001 fdc8 	bl	8004b4c <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	e000      	b.n	8002fc2 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8002fc0:	2302      	movs	r3, #2
  }
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	ffff0000 	.word	0xffff0000
 8002fd0:	0800390d 	.word	0x0800390d
 8002fd4:	080049cd 	.word	0x080049cd
 8002fd8:	08004a7f 	.word	0x08004a7f
 8002fdc:	80002400 	.word	0x80002400
 8002fe0:	08003481 	.word	0x08003481

08002fe4 <HAL_I2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b088      	sub	sp, #32
 8002fe8:	af02      	add	r7, sp, #8
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	4608      	mov	r0, r1
 8002fee:	4611      	mov	r1, r2
 8002ff0:	461a      	mov	r2, r3
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	817b      	strh	r3, [r7, #10]
 8002ff6:	460b      	mov	r3, r1
 8002ff8:	813b      	strh	r3, [r7, #8]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b20      	cmp	r3, #32
 8003008:	f040 80c3 	bne.w	8003192 <HAL_I2C_Mem_Write_DMA+0x1ae>
  {
    if ((pData == NULL) || (Size == 0U))
 800300c:	6a3b      	ldr	r3, [r7, #32]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d002      	beq.n	8003018 <HAL_I2C_Mem_Write_DMA+0x34>
 8003012:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003014:	2b00      	cmp	r3, #0
 8003016:	d105      	bne.n	8003024 <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800301e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e0b7      	b.n	8003194 <HAL_I2C_Mem_Write_DMA+0x1b0>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	699b      	ldr	r3, [r3, #24]
 800302a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800302e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003032:	d101      	bne.n	8003038 <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 8003034:	2302      	movs	r3, #2
 8003036:	e0ad      	b.n	8003194 <HAL_I2C_Mem_Write_DMA+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800303e:	2b01      	cmp	r3, #1
 8003040:	d101      	bne.n	8003046 <HAL_I2C_Mem_Write_DMA+0x62>
 8003042:	2302      	movs	r3, #2
 8003044:	e0a6      	b.n	8003194 <HAL_I2C_Mem_Write_DMA+0x1b0>
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	2201      	movs	r2, #1
 800304a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2221      	movs	r2, #33	@ 0x21
 8003052:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2240      	movs	r2, #64	@ 0x40
 800305a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	2200      	movs	r2, #0
 8003062:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	6a3a      	ldr	r2, [r7, #32]
 8003068:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800306e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	4a4a      	ldr	r2, [pc, #296]	@ (800319c <HAL_I2C_Mem_Write_DMA+0x1b8>)
 8003074:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	4a49      	ldr	r2, [pc, #292]	@ (80031a0 <HAL_I2C_Mem_Write_DMA+0x1bc>)
 800307a:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 800307c:	897a      	ldrh	r2, [r7, #10]
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003086:	b29b      	uxth	r3, r3
 8003088:	2bff      	cmp	r3, #255	@ 0xff
 800308a:	d903      	bls.n	8003094 <HAL_I2C_Mem_Write_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	22ff      	movs	r2, #255	@ 0xff
 8003090:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003092:	e004      	b.n	800309e <HAL_I2C_Mem_Write_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003098:	b29a      	uxth	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800309e:	88fb      	ldrh	r3, [r7, #6]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d109      	bne.n	80030b8 <HAL_I2C_Mem_Write_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030a4:	893b      	ldrh	r3, [r7, #8]
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	f04f 32ff 	mov.w	r2, #4294967295
 80030b4:	651a      	str	r2, [r3, #80]	@ 0x50
 80030b6:	e00b      	b.n	80030d0 <HAL_I2C_Mem_Write_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80030b8:	893b      	ldrh	r3, [r7, #8]
 80030ba:	0a1b      	lsrs	r3, r3, #8
 80030bc:	b29b      	uxth	r3, r3
 80030be:	b2da      	uxtb	r2, r3
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 80030c6:	893b      	ldrh	r3, [r7, #8]
 80030c8:	b2db      	uxtb	r3, r3
 80030ca:	461a      	mov	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmatx != NULL)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d020      	beq.n	800311a <HAL_I2C_Mem_Write_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030dc:	4a31      	ldr	r2, [pc, #196]	@ (80031a4 <HAL_I2C_Mem_Write_DMA+0x1c0>)
 80030de:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030e4:	4a30      	ldr	r2, [pc, #192]	@ (80031a8 <HAL_I2C_Mem_Write_DMA+0x1c4>)
 80030e6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030ec:	2200      	movs	r2, #0
 80030ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmatx->XferAbortCallback = NULL;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030f4:	2200      	movs	r2, #0
 80030f6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80030fc:	6a39      	ldr	r1, [r7, #32]
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	3328      	adds	r3, #40	@ 0x28
 8003104:	461a      	mov	r2, r3
                                       hi2c->XferSize);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 800310a:	f7ff f875 	bl	80021f8 <HAL_DMA_Start_IT>
 800310e:	4603      	mov	r3, r0
 8003110:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8003112:	7dfb      	ldrb	r3, [r7, #23]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d128      	bne.n	800316a <HAL_I2C_Mem_Write_DMA+0x186>
 8003118:	e013      	b.n	8003142 <HAL_I2C_Mem_Write_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2220      	movs	r2, #32
 800311e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800312e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e028      	b.n	8003194 <HAL_I2C_Mem_Write_DMA+0x1b0>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003142:	88fb      	ldrh	r3, [r7, #6]
 8003144:	b2da      	uxtb	r2, r3
 8003146:	8979      	ldrh	r1, [r7, #10]
 8003148:	4b18      	ldr	r3, [pc, #96]	@ (80031ac <HAL_I2C_Mem_Write_DMA+0x1c8>)
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003150:	68f8      	ldr	r0, [r7, #12]
 8003152:	f001 fcc9 	bl	8004ae8 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 800315e:	2101      	movs	r1, #1
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f001 fcf3 	bl	8004b4c <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8003166:	2300      	movs	r3, #0
 8003168:	e014      	b.n	8003194 <HAL_I2C_Mem_Write_DMA+0x1b0>
      hi2c->State     = HAL_I2C_STATE_READY;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2220      	movs	r2, #32
 800316e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800317e:	f043 0210 	orr.w	r2, r3, #16
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2200      	movs	r2, #0
 800318a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <HAL_I2C_Mem_Write_DMA+0x1b0>
  }
  else
  {
    return HAL_BUSY;
 8003192:	2302      	movs	r3, #2
  }
}
 8003194:	4618      	mov	r0, r3
 8003196:	3718      	adds	r7, #24
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	ffff0000 	.word	0xffff0000
 80031a0:	08003b11 	.word	0x08003b11
 80031a4:	08004937 	.word	0x08004937
 80031a8:	08004a7f 	.word	0x08004a7f
 80031ac:	80002000 	.word	0x80002000

080031b0 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b088      	sub	sp, #32
 80031b4:	af02      	add	r7, sp, #8
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	4608      	mov	r0, r1
 80031ba:	4611      	mov	r1, r2
 80031bc:	461a      	mov	r2, r3
 80031be:	4603      	mov	r3, r0
 80031c0:	817b      	strh	r3, [r7, #10]
 80031c2:	460b      	mov	r3, r1
 80031c4:	813b      	strh	r3, [r7, #8]
 80031c6:	4613      	mov	r3, r2
 80031c8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b20      	cmp	r3, #32
 80031d4:	f040 80c2 	bne.w	800335c <HAL_I2C_Mem_Read_DMA+0x1ac>
  {
    if ((pData == NULL) || (Size == 0U))
 80031d8:	6a3b      	ldr	r3, [r7, #32]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d002      	beq.n	80031e4 <HAL_I2C_Mem_Read_DMA+0x34>
 80031de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d105      	bne.n	80031f0 <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80031ea:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e0b6      	b.n	800335e <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031fe:	d101      	bne.n	8003204 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 8003200:	2302      	movs	r3, #2
 8003202:	e0ac      	b.n	800335e <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800320a:	2b01      	cmp	r3, #1
 800320c:	d101      	bne.n	8003212 <HAL_I2C_Mem_Read_DMA+0x62>
 800320e:	2302      	movs	r3, #2
 8003210:	e0a5      	b.n	800335e <HAL_I2C_Mem_Read_DMA+0x1ae>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2201      	movs	r2, #1
 8003216:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2222      	movs	r2, #34	@ 0x22
 800321e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2240      	movs	r2, #64	@ 0x40
 8003226:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6a3a      	ldr	r2, [r7, #32]
 8003234:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800323a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	4a4a      	ldr	r2, [pc, #296]	@ (8003368 <HAL_I2C_Mem_Read_DMA+0x1b8>)
 8003240:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	4a49      	ldr	r2, [pc, #292]	@ (800336c <HAL_I2C_Mem_Read_DMA+0x1bc>)
 8003246:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8003248:	897a      	ldrh	r2, [r7, #10]
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003252:	b29b      	uxth	r3, r3
 8003254:	2bff      	cmp	r3, #255	@ 0xff
 8003256:	d903      	bls.n	8003260 <HAL_I2C_Mem_Read_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	22ff      	movs	r2, #255	@ 0xff
 800325c:	851a      	strh	r2, [r3, #40]	@ 0x28
 800325e:	e004      	b.n	800326a <HAL_I2C_Mem_Read_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003264:	b29a      	uxth	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800326a:	88fb      	ldrh	r3, [r7, #6]
 800326c:	2b01      	cmp	r3, #1
 800326e:	d109      	bne.n	8003284 <HAL_I2C_Mem_Read_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003270:	893b      	ldrh	r3, [r7, #8]
 8003272:	b2da      	uxtb	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f04f 32ff 	mov.w	r2, #4294967295
 8003280:	651a      	str	r2, [r3, #80]	@ 0x50
 8003282:	e00b      	b.n	800329c <HAL_I2C_Mem_Read_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003284:	893b      	ldrh	r3, [r7, #8]
 8003286:	0a1b      	lsrs	r3, r3, #8
 8003288:	b29b      	uxth	r3, r3
 800328a:	b2da      	uxtb	r2, r3
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8003292:	893b      	ldrh	r3, [r7, #8]
 8003294:	b2db      	uxtb	r3, r3
 8003296:	461a      	mov	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d020      	beq.n	80032e6 <HAL_I2C_Mem_Read_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032a8:	4a31      	ldr	r2, [pc, #196]	@ (8003370 <HAL_I2C_Mem_Read_DMA+0x1c0>)
 80032aa:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b0:	4a30      	ldr	r2, [pc, #192]	@ (8003374 <HAL_I2C_Mem_Read_DMA+0x1c4>)
 80032b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b8:	2200      	movs	r2, #0
 80032ba:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c0:	2200      	movs	r2, #0
 80032c2:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	3324      	adds	r3, #36	@ 0x24
 80032ce:	4619      	mov	r1, r3
 80032d0:	6a3a      	ldr	r2, [r7, #32]
                                       hi2c->XferSize);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80032d6:	f7fe ff8f 	bl	80021f8 <HAL_DMA_Start_IT>
 80032da:	4603      	mov	r3, r0
 80032dc:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 80032de:	7dfb      	ldrb	r3, [r7, #23]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d127      	bne.n	8003334 <HAL_I2C_Mem_Read_DMA+0x184>
 80032e4:	e013      	b.n	800330e <HAL_I2C_Mem_Read_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2220      	movs	r2, #32
 80032ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	2200      	movs	r2, #0
 80032f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032fa:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	2200      	movs	r2, #0
 8003306:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e027      	b.n	800335e <HAL_I2C_Mem_Read_DMA+0x1ae>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800330e:	88fb      	ldrh	r3, [r7, #6]
 8003310:	b2da      	uxtb	r2, r3
 8003312:	8979      	ldrh	r1, [r7, #10]
 8003314:	4b18      	ldr	r3, [pc, #96]	@ (8003378 <HAL_I2C_Mem_Read_DMA+0x1c8>)
 8003316:	9300      	str	r3, [sp, #0]
 8003318:	2300      	movs	r3, #0
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f001 fbe4 	bl	8004ae8 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003328:	2101      	movs	r1, #1
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f001 fc0e 	bl	8004b4c <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8003330:	2300      	movs	r3, #0
 8003332:	e014      	b.n	800335e <HAL_I2C_Mem_Read_DMA+0x1ae>
      hi2c->State     = HAL_I2C_STATE_READY;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	2220      	movs	r2, #32
 8003338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003348:	f043 0210 	orr.w	r2, r3, #16
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2200      	movs	r2, #0
 8003354:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e000      	b.n	800335e <HAL_I2C_Mem_Read_DMA+0x1ae>
  }
  else
  {
    return HAL_BUSY;
 800335c:	2302      	movs	r3, #2
  }
}
 800335e:	4618      	mov	r0, r3
 8003360:	3718      	adds	r7, #24
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	ffff0000 	.word	0xffff0000
 800336c:	08003b11 	.word	0x08003b11
 8003370:	080049cd 	.word	0x080049cd
 8003374:	08004a7f 	.word	0x08004a7f
 8003378:	80002000 	.word	0x80002000

0800337c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800337c:	b580      	push	{r7, lr}
 800337e:	b084      	sub	sp, #16
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003398:	2b00      	cmp	r3, #0
 800339a:	d005      	beq.n	80033a8 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033a0:	68ba      	ldr	r2, [r7, #8]
 80033a2:	68f9      	ldr	r1, [r7, #12]
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	4798      	blx	r3
  }
}
 80033a8:	bf00      	nop
 80033aa:	3710      	adds	r7, #16
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bd80      	pop	{r7, pc}

080033b0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80033cc:	bf00      	nop
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80033f4:	bf00      	nop
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	460b      	mov	r3, r1
 800340a:	70fb      	strb	r3, [r7, #3]
 800340c:	4613      	mov	r3, r2
 800340e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003424:	bf00      	nop
 8003426:	370c      	adds	r7, #12
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003430:	b480      	push	{r7}
 8003432:	b083      	sub	sp, #12
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b088      	sub	sp, #32
 8003484:	af02      	add	r7, sp, #8
 8003486:	60f8      	str	r0, [r7, #12]
 8003488:	60b9      	str	r1, [r7, #8]
 800348a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800348c:	68bb      	ldr	r3, [r7, #8]
 800348e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003496:	2b01      	cmp	r3, #1
 8003498:	d101      	bne.n	800349e <I2C_Master_ISR_IT+0x1e>
 800349a:	2302      	movs	r3, #2
 800349c:	e12e      	b.n	80036fc <I2C_Master_ISR_IT+0x27c>
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2201      	movs	r2, #1
 80034a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	091b      	lsrs	r3, r3, #4
 80034aa:	f003 0301 	and.w	r3, r3, #1
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d013      	beq.n	80034da <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	091b      	lsrs	r3, r3, #4
 80034b6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d00d      	beq.n	80034da <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2210      	movs	r2, #16
 80034c4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034ca:	f043 0204 	orr.w	r2, r3, #4
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80034d2:	68f8      	ldr	r0, [r7, #12]
 80034d4:	f001 fa0b 	bl	80048ee <I2C_Flush_TXDR>
 80034d8:	e0fb      	b.n	80036d2 <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	089b      	lsrs	r3, r3, #2
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d023      	beq.n	800352e <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	089b      	lsrs	r3, r3, #2
 80034ea:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d01d      	beq.n	800352e <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f023 0304 	bic.w	r3, r3, #4
 80034f8:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003504:	b2d2      	uxtb	r2, r2
 8003506:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800350c:	1c5a      	adds	r2, r3, #1
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003516:	3b01      	subs	r3, #1
 8003518:	b29a      	uxth	r2, r3
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003522:	b29b      	uxth	r3, r3
 8003524:	3b01      	subs	r3, #1
 8003526:	b29a      	uxth	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800352c:	e0d1      	b.n	80036d2 <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800352e:	697b      	ldr	r3, [r7, #20]
 8003530:	099b      	lsrs	r3, r3, #6
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	2b00      	cmp	r3, #0
 8003538:	d12a      	bne.n	8003590 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	085b      	lsrs	r3, r3, #1
 800353e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8003542:	2b00      	cmp	r3, #0
 8003544:	d024      	beq.n	8003590 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	085b      	lsrs	r3, r3, #1
 800354a:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800354e:	2b00      	cmp	r3, #0
 8003550:	d01e      	beq.n	8003590 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003556:	b29b      	uxth	r3, r3
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 80ba 	beq.w	80036d2 <I2C_Master_ISR_IT+0x252>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003562:	781a      	ldrb	r2, [r3, #0]
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356e:	1c5a      	adds	r2, r3, #1
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003578:	3b01      	subs	r3, #1
 800357a:	b29a      	uxth	r2, r3
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003584:	b29b      	uxth	r3, r3
 8003586:	3b01      	subs	r3, #1
 8003588:	b29a      	uxth	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 800358e:	e0a0      	b.n	80036d2 <I2C_Master_ISR_IT+0x252>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003590:	697b      	ldr	r3, [r7, #20]
 8003592:	09db      	lsrs	r3, r3, #7
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b00      	cmp	r3, #0
 800359a:	d06b      	beq.n	8003674 <I2C_Master_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	099b      	lsrs	r3, r3, #6
 80035a0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d065      	beq.n	8003674 <I2C_Master_ISR_IT+0x1f4>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d04e      	beq.n	8003650 <I2C_Master_ISR_IT+0x1d0>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d14a      	bne.n	8003650 <I2C_Master_ISR_IT+0x1d0>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035c6:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035cc:	b29b      	uxth	r3, r3
 80035ce:	2bff      	cmp	r3, #255	@ 0xff
 80035d0:	d91c      	bls.n	800360c <I2C_Master_ISR_IT+0x18c>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	699b      	ldr	r3, [r3, #24]
 80035d8:	0c1b      	lsrs	r3, r3, #16
 80035da:	b2db      	uxtb	r3, r3
 80035dc:	f003 0301 	and.w	r3, r3, #1
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d103      	bne.n	80035ee <I2C_Master_ISR_IT+0x16e>
        {
          hi2c->XferSize = 1U;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2201      	movs	r2, #1
 80035ea:	851a      	strh	r2, [r3, #40]	@ 0x28
 80035ec:	e002      	b.n	80035f4 <I2C_Master_ISR_IT+0x174>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	22ff      	movs	r2, #255	@ 0xff
 80035f2:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035f8:	b2da      	uxtb	r2, r3
 80035fa:	8a79      	ldrh	r1, [r7, #18]
 80035fc:	2300      	movs	r3, #0
 80035fe:	9300      	str	r3, [sp, #0]
 8003600:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003604:	68f8      	ldr	r0, [r7, #12]
 8003606:	f001 fa6f 	bl	8004ae8 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800360a:	e032      	b.n	8003672 <I2C_Master_ISR_IT+0x1f2>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800361a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800361e:	d00b      	beq.n	8003638 <I2C_Master_ISR_IT+0x1b8>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003624:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800362a:	8a79      	ldrh	r1, [r7, #18]
 800362c:	2000      	movs	r0, #0
 800362e:	9000      	str	r0, [sp, #0]
 8003630:	68f8      	ldr	r0, [r7, #12]
 8003632:	f001 fa59 	bl	8004ae8 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003636:	e01c      	b.n	8003672 <I2C_Master_ISR_IT+0x1f2>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800363c:	b2da      	uxtb	r2, r3
 800363e:	8a79      	ldrh	r1, [r7, #18]
 8003640:	2300      	movs	r3, #0
 8003642:	9300      	str	r3, [sp, #0]
 8003644:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003648:	68f8      	ldr	r0, [r7, #12]
 800364a:	f001 fa4d 	bl	8004ae8 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800364e:	e010      	b.n	8003672 <I2C_Master_ISR_IT+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800365a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800365e:	d003      	beq.n	8003668 <I2C_Master_ISR_IT+0x1e8>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003660:	68f8      	ldr	r0, [r7, #12]
 8003662:	f000 fd08 	bl	8004076 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003666:	e034      	b.n	80036d2 <I2C_Master_ISR_IT+0x252>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003668:	2140      	movs	r1, #64	@ 0x40
 800366a:	68f8      	ldr	r0, [r7, #12]
 800366c:	f001 f828 	bl	80046c0 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003670:	e02f      	b.n	80036d2 <I2C_Master_ISR_IT+0x252>
 8003672:	e02e      	b.n	80036d2 <I2C_Master_ISR_IT+0x252>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	099b      	lsrs	r3, r3, #6
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b00      	cmp	r3, #0
 800367e:	d028      	beq.n	80036d2 <I2C_Master_ISR_IT+0x252>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	099b      	lsrs	r3, r3, #6
 8003684:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003688:	2b00      	cmp	r3, #0
 800368a:	d022      	beq.n	80036d2 <I2C_Master_ISR_IT+0x252>
  {
    if (hi2c->XferCount == 0U)
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003690:	b29b      	uxth	r3, r3
 8003692:	2b00      	cmp	r3, #0
 8003694:	d119      	bne.n	80036ca <I2C_Master_ISR_IT+0x24a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036a0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036a4:	d015      	beq.n	80036d2 <I2C_Master_ISR_IT+0x252>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036aa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80036ae:	d108      	bne.n	80036c2 <I2C_Master_ISR_IT+0x242>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	685a      	ldr	r2, [r3, #4]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036be:	605a      	str	r2, [r3, #4]
 80036c0:	e007      	b.n	80036d2 <I2C_Master_ISR_IT+0x252>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80036c2:	68f8      	ldr	r0, [r7, #12]
 80036c4:	f000 fcd7 	bl	8004076 <I2C_ITMasterSeqCplt>
 80036c8:	e003      	b.n	80036d2 <I2C_Master_ISR_IT+0x252>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80036ca:	2140      	movs	r1, #64	@ 0x40
 80036cc:	68f8      	ldr	r0, [r7, #12]
 80036ce:	f000 fff7 	bl	80046c0 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	095b      	lsrs	r3, r3, #5
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d009      	beq.n	80036f2 <I2C_Master_ISR_IT+0x272>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	095b      	lsrs	r3, r3, #5
 80036e2:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <I2C_Master_ISR_IT+0x272>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 80036ea:	6979      	ldr	r1, [r7, #20]
 80036ec:	68f8      	ldr	r0, [r7, #12]
 80036ee:	f000 fd5d 	bl	80041ac <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80036fa:	2300      	movs	r3, #0
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3718      	adds	r7, #24
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af00      	add	r7, sp, #0
 800370a:	60f8      	str	r0, [r7, #12]
 800370c:	60b9      	str	r1, [r7, #8]
 800370e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003714:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003720:	2b01      	cmp	r3, #1
 8003722:	d101      	bne.n	8003728 <I2C_Slave_ISR_IT+0x24>
 8003724:	2302      	movs	r3, #2
 8003726:	e0ed      	b.n	8003904 <I2C_Slave_ISR_IT+0x200>
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	2201      	movs	r2, #1
 800372c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	095b      	lsrs	r3, r3, #5
 8003734:	f003 0301 	and.w	r3, r3, #1
 8003738:	2b00      	cmp	r3, #0
 800373a:	d00a      	beq.n	8003752 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	095b      	lsrs	r3, r3, #5
 8003740:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003744:	2b00      	cmp	r3, #0
 8003746:	d004      	beq.n	8003752 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003748:	6939      	ldr	r1, [r7, #16]
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 fdf8 	bl	8004340 <I2C_ITSlaveCplt>
 8003750:	e0d3      	b.n	80038fa <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	091b      	lsrs	r3, r3, #4
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b00      	cmp	r3, #0
 800375c:	d04d      	beq.n	80037fa <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	091b      	lsrs	r3, r3, #4
 8003762:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003766:	2b00      	cmp	r3, #0
 8003768:	d047      	beq.n	80037fa <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800376e:	b29b      	uxth	r3, r3
 8003770:	2b00      	cmp	r3, #0
 8003772:	d128      	bne.n	80037c6 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b28      	cmp	r3, #40	@ 0x28
 800377e:	d108      	bne.n	8003792 <I2C_Slave_ISR_IT+0x8e>
 8003780:	697b      	ldr	r3, [r7, #20]
 8003782:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003786:	d104      	bne.n	8003792 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003788:	6939      	ldr	r1, [r7, #16]
 800378a:	68f8      	ldr	r0, [r7, #12]
 800378c:	f000 ff42 	bl	8004614 <I2C_ITListenCplt>
 8003790:	e032      	b.n	80037f8 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003798:	b2db      	uxtb	r3, r3
 800379a:	2b29      	cmp	r3, #41	@ 0x29
 800379c:	d10e      	bne.n	80037bc <I2C_Slave_ISR_IT+0xb8>
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80037a4:	d00a      	beq.n	80037bc <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2210      	movs	r2, #16
 80037ac:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80037ae:	68f8      	ldr	r0, [r7, #12]
 80037b0:	f001 f89d 	bl	80048ee <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	f000 fc9b 	bl	80040f0 <I2C_ITSlaveSeqCplt>
 80037ba:	e01d      	b.n	80037f8 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	2210      	movs	r2, #16
 80037c2:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80037c4:	e096      	b.n	80038f4 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2210      	movs	r2, #16
 80037cc:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037d2:	f043 0204 	orr.w	r2, r3, #4
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80037da:	697b      	ldr	r3, [r7, #20]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d004      	beq.n	80037ea <I2C_Slave_ISR_IT+0xe6>
 80037e0:	697b      	ldr	r3, [r7, #20]
 80037e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80037e6:	f040 8085 	bne.w	80038f4 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ee:	4619      	mov	r1, r3
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f000 ff65 	bl	80046c0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80037f6:	e07d      	b.n	80038f4 <I2C_Slave_ISR_IT+0x1f0>
 80037f8:	e07c      	b.n	80038f4 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80037fa:	693b      	ldr	r3, [r7, #16]
 80037fc:	089b      	lsrs	r3, r3, #2
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	d030      	beq.n	8003868 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	089b      	lsrs	r3, r3, #2
 800380a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800380e:	2b00      	cmp	r3, #0
 8003810:	d02a      	beq.n	8003868 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003816:	b29b      	uxth	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	d018      	beq.n	800384e <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003826:	b2d2      	uxtb	r2, r2
 8003828:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800382e:	1c5a      	adds	r2, r3, #1
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003838:	3b01      	subs	r3, #1
 800383a:	b29a      	uxth	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003844:	b29b      	uxth	r3, r3
 8003846:	3b01      	subs	r3, #1
 8003848:	b29a      	uxth	r2, r3
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003852:	b29b      	uxth	r3, r3
 8003854:	2b00      	cmp	r3, #0
 8003856:	d14f      	bne.n	80038f8 <I2C_Slave_ISR_IT+0x1f4>
 8003858:	697b      	ldr	r3, [r7, #20]
 800385a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800385e:	d04b      	beq.n	80038f8 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f000 fc45 	bl	80040f0 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003866:	e047      	b.n	80038f8 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	08db      	lsrs	r3, r3, #3
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00a      	beq.n	800388a <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	08db      	lsrs	r3, r3, #3
 8003878:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800387c:	2b00      	cmp	r3, #0
 800387e:	d004      	beq.n	800388a <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003880:	6939      	ldr	r1, [r7, #16]
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	f000 fb73 	bl	8003f6e <I2C_ITAddrCplt>
 8003888:	e037      	b.n	80038fa <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	085b      	lsrs	r3, r3, #1
 800388e:	f003 0301 	and.w	r3, r3, #1
 8003892:	2b00      	cmp	r3, #0
 8003894:	d031      	beq.n	80038fa <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	085b      	lsrs	r3, r3, #1
 800389a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d02b      	beq.n	80038fa <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038a6:	b29b      	uxth	r3, r3
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d018      	beq.n	80038de <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b0:	781a      	ldrb	r2, [r3, #0]
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038bc:	1c5a      	adds	r2, r3, #1
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	3b01      	subs	r3, #1
 80038ca:	b29a      	uxth	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038d4:	3b01      	subs	r3, #1
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	851a      	strh	r2, [r3, #40]	@ 0x28
 80038dc:	e00d      	b.n	80038fa <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038e4:	d002      	beq.n	80038ec <I2C_Slave_ISR_IT+0x1e8>
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d106      	bne.n	80038fa <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 fbff 	bl	80040f0 <I2C_ITSlaveSeqCplt>
 80038f2:	e002      	b.n	80038fa <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 80038f4:	bf00      	nop
 80038f6:	e000      	b.n	80038fa <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 80038f8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3718      	adds	r7, #24
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b088      	sub	sp, #32
 8003910:	af02      	add	r7, sp, #8
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800391e:	2b01      	cmp	r3, #1
 8003920:	d101      	bne.n	8003926 <I2C_Master_ISR_DMA+0x1a>
 8003922:	2302      	movs	r3, #2
 8003924:	e0f0      	b.n	8003b08 <I2C_Master_ISR_DMA+0x1fc>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2201      	movs	r2, #1
 800392a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	091b      	lsrs	r3, r3, #4
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	2b00      	cmp	r3, #0
 8003938:	d017      	beq.n	800396a <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	091b      	lsrs	r3, r3, #4
 800393e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003942:	2b00      	cmp	r3, #0
 8003944:	d011      	beq.n	800396a <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	2210      	movs	r2, #16
 800394c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003952:	f043 0204 	orr.w	r2, r3, #4
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800395a:	2120      	movs	r1, #32
 800395c:	68f8      	ldr	r0, [r7, #12]
 800395e:	f001 f8f5 	bl	8004b4c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	f000 ffc3 	bl	80048ee <I2C_Flush_TXDR>
 8003968:	e0c9      	b.n	8003afe <I2C_Master_ISR_DMA+0x1f2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	09db      	lsrs	r3, r3, #7
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	f000 8081 	beq.w	8003a7a <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	099b      	lsrs	r3, r3, #6
 800397c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003980:	2b00      	cmp	r3, #0
 8003982:	d07a      	beq.n	8003a7a <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003992:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003998:	b29b      	uxth	r3, r3
 800399a:	2b00      	cmp	r3, #0
 800399c:	d05c      	beq.n	8003a58 <I2C_Master_ISR_DMA+0x14c>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039aa:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	2bff      	cmp	r3, #255	@ 0xff
 80039b4:	d914      	bls.n	80039e0 <I2C_Master_ISR_DMA+0xd4>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	699b      	ldr	r3, [r3, #24]
 80039bc:	0c1b      	lsrs	r3, r3, #16
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	f003 0301 	and.w	r3, r3, #1
 80039c4:	b2db      	uxtb	r3, r3
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d103      	bne.n	80039d2 <I2C_Master_ISR_DMA+0xc6>
        {
          hi2c->XferSize = 1U;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2201      	movs	r2, #1
 80039ce:	851a      	strh	r2, [r3, #40]	@ 0x28
 80039d0:	e002      	b.n	80039d8 <I2C_Master_ISR_DMA+0xcc>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	22ff      	movs	r2, #255	@ 0xff
 80039d6:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 80039d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80039dc:	617b      	str	r3, [r7, #20]
 80039de:	e010      	b.n	8003a02 <I2C_Master_ISR_DMA+0xf6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039e4:	b29a      	uxth	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ee:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80039f2:	d003      	beq.n	80039fc <I2C_Master_ISR_DMA+0xf0>
        {
          xfermode = hi2c->XferOptions;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039f8:	617b      	str	r3, [r7, #20]
 80039fa:	e002      	b.n	8003a02 <I2C_Master_ISR_DMA+0xf6>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80039fc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a00:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a06:	b2da      	uxtb	r2, r3
 8003a08:	8a79      	ldrh	r1, [r7, #18]
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	9300      	str	r3, [sp, #0]
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f001 f869 	bl	8004ae8 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a1a:	b29a      	uxth	r2, r3
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a20:	1ad3      	subs	r3, r2, r3
 8003a22:	b29a      	uxth	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	2b22      	cmp	r3, #34	@ 0x22
 8003a32:	d108      	bne.n	8003a46 <I2C_Master_ISR_DMA+0x13a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a42:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003a44:	e05b      	b.n	8003afe <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a54:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003a56:	e052      	b.n	8003afe <I2C_Master_ISR_DMA+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a62:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a66:	d003      	beq.n	8003a70 <I2C_Master_ISR_DMA+0x164>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003a68:	68f8      	ldr	r0, [r7, #12]
 8003a6a:	f000 fb04 	bl	8004076 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8003a6e:	e046      	b.n	8003afe <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003a70:	2140      	movs	r1, #64	@ 0x40
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f000 fe24 	bl	80046c0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003a78:	e041      	b.n	8003afe <I2C_Master_ISR_DMA+0x1f2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	099b      	lsrs	r3, r3, #6
 8003a7e:	f003 0301 	and.w	r3, r3, #1
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d029      	beq.n	8003ada <I2C_Master_ISR_DMA+0x1ce>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	099b      	lsrs	r3, r3, #6
 8003a8a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d023      	beq.n	8003ada <I2C_Master_ISR_DMA+0x1ce>
  {
    if (hi2c->XferCount == 0U)
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d119      	bne.n	8003ad0 <I2C_Master_ISR_DMA+0x1c4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aa6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003aaa:	d027      	beq.n	8003afc <I2C_Master_ISR_DMA+0x1f0>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ab0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ab4:	d108      	bne.n	8003ac8 <I2C_Master_ISR_DMA+0x1bc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ac4:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003ac6:	e019      	b.n	8003afc <I2C_Master_ISR_DMA+0x1f0>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003ac8:	68f8      	ldr	r0, [r7, #12]
 8003aca:	f000 fad4 	bl	8004076 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8003ace:	e015      	b.n	8003afc <I2C_Master_ISR_DMA+0x1f0>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003ad0:	2140      	movs	r1, #64	@ 0x40
 8003ad2:	68f8      	ldr	r0, [r7, #12]
 8003ad4:	f000 fdf4 	bl	80046c0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003ad8:	e010      	b.n	8003afc <I2C_Master_ISR_DMA+0x1f0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	095b      	lsrs	r3, r3, #5
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00b      	beq.n	8003afe <I2C_Master_ISR_DMA+0x1f2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	095b      	lsrs	r3, r3, #5
 8003aea:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d005      	beq.n	8003afe <I2C_Master_ISR_DMA+0x1f2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003af2:	68b9      	ldr	r1, [r7, #8]
 8003af4:	68f8      	ldr	r0, [r7, #12]
 8003af6:	f000 fb59 	bl	80041ac <I2C_ITMasterCplt>
 8003afa:	e000      	b.n	8003afe <I2C_Master_ISR_DMA+0x1f2>
    if (hi2c->XferCount == 0U)
 8003afc:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3718      	adds	r7, #24
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b088      	sub	sp, #32
 8003b14:	af02      	add	r7, sp, #8
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8003b1c:	4b94      	ldr	r3, [pc, #592]	@ (8003d70 <I2C_Mem_ISR_DMA+0x260>)
 8003b1e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b26:	2b01      	cmp	r3, #1
 8003b28:	d101      	bne.n	8003b2e <I2C_Mem_ISR_DMA+0x1e>
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	e139      	b.n	8003da2 <I2C_Mem_ISR_DMA+0x292>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	2201      	movs	r2, #1
 8003b32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003b36:	68bb      	ldr	r3, [r7, #8]
 8003b38:	091b      	lsrs	r3, r3, #4
 8003b3a:	f003 0301 	and.w	r3, r3, #1
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d017      	beq.n	8003b72 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	091b      	lsrs	r3, r3, #4
 8003b46:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d011      	beq.n	8003b72 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	2210      	movs	r2, #16
 8003b54:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b5a:	f043 0204 	orr.w	r2, r3, #4
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003b62:	2120      	movs	r1, #32
 8003b64:	68f8      	ldr	r0, [r7, #12]
 8003b66:	f000 fff1 	bl	8004b4c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003b6a:	68f8      	ldr	r0, [r7, #12]
 8003b6c:	f000 febf 	bl	80048ee <I2C_Flush_TXDR>
 8003b70:	e112      	b.n	8003d98 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003b72:	68bb      	ldr	r3, [r7, #8]
 8003b74:	085b      	lsrs	r3, r3, #1
 8003b76:	f003 0301 	and.w	r3, r3, #1
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00f      	beq.n	8003b9e <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	085b      	lsrs	r3, r3, #1
 8003b82:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d009      	beq.n	8003b9e <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	68fa      	ldr	r2, [r7, #12]
 8003b90:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003b92:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f04f 32ff 	mov.w	r2, #4294967295
 8003b9a:	651a      	str	r2, [r3, #80]	@ 0x50
 8003b9c:	e0fc      	b.n	8003d98 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	09db      	lsrs	r3, r3, #7
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d06e      	beq.n	8003c88 <I2C_Mem_ISR_DMA+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	099b      	lsrs	r3, r3, #6
 8003bae:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d068      	beq.n	8003c88 <I2C_Mem_ISR_DMA+0x178>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003bb6:	2101      	movs	r1, #1
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	f001 f84b 	bl	8004c54 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003bbe:	2110      	movs	r1, #16
 8003bc0:	68f8      	ldr	r0, [r7, #12]
 8003bc2:	f000 ffc3 	bl	8004b4c <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d056      	beq.n	8003c7e <I2C_Mem_ISR_DMA+0x16e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bd4:	b29b      	uxth	r3, r3
 8003bd6:	2bff      	cmp	r3, #255	@ 0xff
 8003bd8:	d91e      	bls.n	8003c18 <I2C_Mem_ISR_DMA+0x108>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	0c1b      	lsrs	r3, r3, #16
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	f003 0301 	and.w	r3, r3, #1
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d103      	bne.n	8003bf6 <I2C_Mem_ISR_DMA+0xe6>
        {
          hi2c->XferSize = 1U;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003bf4:	e002      	b.n	8003bfc <I2C_Mem_ISR_DMA+0xec>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	22ff      	movs	r2, #255	@ 0xff
 8003bfa:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c00:	b299      	uxth	r1, r3
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c06:	b2da      	uxtb	r2, r3
 8003c08:	2300      	movs	r3, #0
 8003c0a:	9300      	str	r3, [sp, #0]
 8003c0c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c10:	68f8      	ldr	r0, [r7, #12]
 8003c12:	f000 ff69 	bl	8004ae8 <I2C_TransferConfig>
 8003c16:	e011      	b.n	8003c3c <I2C_Mem_ISR_DMA+0x12c>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c1c:	b29a      	uxth	r2, r3
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c26:	b299      	uxth	r1, r3
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2c:	b2da      	uxtb	r2, r3
 8003c2e:	2300      	movs	r3, #0
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f000 ff56 	bl	8004ae8 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c40:	b29a      	uxth	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c46:	1ad3      	subs	r3, r2, r3
 8003c48:	b29a      	uxth	r2, r3
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c54:	b2db      	uxtb	r3, r3
 8003c56:	2b22      	cmp	r3, #34	@ 0x22
 8003c58:	d108      	bne.n	8003c6c <I2C_Mem_ISR_DMA+0x15c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c68:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003c6a:	e095      	b.n	8003d98 <I2C_Mem_ISR_DMA+0x288>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003c7a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003c7c:	e08c      	b.n	8003d98 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003c7e:	2140      	movs	r1, #64	@ 0x40
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f000 fd1d 	bl	80046c0 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003c86:	e087      	b.n	8003d98 <I2C_Mem_ISR_DMA+0x288>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	099b      	lsrs	r3, r3, #6
 8003c8c:	f003 0301 	and.w	r3, r3, #1
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d071      	beq.n	8003d78 <I2C_Mem_ISR_DMA+0x268>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	099b      	lsrs	r3, r3, #6
 8003c98:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d06b      	beq.n	8003d78 <I2C_Mem_ISR_DMA+0x268>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003ca0:	2101      	movs	r1, #1
 8003ca2:	68f8      	ldr	r0, [r7, #12]
 8003ca4:	f000 ffd6 	bl	8004c54 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003ca8:	2110      	movs	r1, #16
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 ff4e 	bl	8004b4c <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b22      	cmp	r3, #34	@ 0x22
 8003cba:	d101      	bne.n	8003cc0 <I2C_Mem_ISR_DMA+0x1b0>
    {
      direction = I2C_GENERATE_START_READ;
 8003cbc:	4b2d      	ldr	r3, [pc, #180]	@ (8003d74 <I2C_Mem_ISR_DMA+0x264>)
 8003cbe:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	2bff      	cmp	r3, #255	@ 0xff
 8003cc8:	d91e      	bls.n	8003d08 <I2C_Mem_ISR_DMA+0x1f8>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	0c1b      	lsrs	r3, r3, #16
 8003cd2:	b2db      	uxtb	r3, r3
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d103      	bne.n	8003ce6 <I2C_Mem_ISR_DMA+0x1d6>
      {
        hi2c->XferSize = 1U;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2201      	movs	r2, #1
 8003ce2:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003ce4:	e002      	b.n	8003cec <I2C_Mem_ISR_DMA+0x1dc>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	22ff      	movs	r2, #255	@ 0xff
 8003cea:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003cf0:	b299      	uxth	r1, r3
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cf6:	b2da      	uxtb	r2, r3
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	9300      	str	r3, [sp, #0]
 8003cfc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d00:	68f8      	ldr	r0, [r7, #12]
 8003d02:	f000 fef1 	bl	8004ae8 <I2C_TransferConfig>
 8003d06:	e011      	b.n	8003d2c <I2C_Mem_ISR_DMA+0x21c>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d16:	b299      	uxth	r1, r3
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d1c:	b2da      	uxtb	r2, r3
 8003d1e:	697b      	ldr	r3, [r7, #20]
 8003d20:	9300      	str	r3, [sp, #0]
 8003d22:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d26:	68f8      	ldr	r0, [r7, #12]
 8003d28:	f000 fede 	bl	8004ae8 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d30:	b29a      	uxth	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d36:	1ad3      	subs	r3, r2, r3
 8003d38:	b29a      	uxth	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d44:	b2db      	uxtb	r3, r3
 8003d46:	2b22      	cmp	r3, #34	@ 0x22
 8003d48:	d108      	bne.n	8003d5c <I2C_Mem_ISR_DMA+0x24c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	681a      	ldr	r2, [r3, #0]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d58:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d5a:	e01d      	b.n	8003d98 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d6a:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d6c:	e014      	b.n	8003d98 <I2C_Mem_ISR_DMA+0x288>
 8003d6e:	bf00      	nop
 8003d70:	80002000 	.word	0x80002000
 8003d74:	80002400 	.word	0x80002400
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	095b      	lsrs	r3, r3, #5
 8003d7c:	f003 0301 	and.w	r3, r3, #1
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d009      	beq.n	8003d98 <I2C_Mem_ISR_DMA+0x288>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	095b      	lsrs	r3, r3, #5
 8003d88:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <I2C_Mem_ISR_DMA+0x288>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003d90:	68b9      	ldr	r1, [r7, #8]
 8003d92:	68f8      	ldr	r0, [r7, #12]
 8003d94:	f000 fa0a 	bl	80041ac <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003da0:	2300      	movs	r3, #0
}
 8003da2:	4618      	mov	r0, r3
 8003da4:	3718      	adds	r7, #24
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
 8003daa:	bf00      	nop

08003dac <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b088      	sub	sp, #32
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	60f8      	str	r0, [r7, #12]
 8003db4:	60b9      	str	r1, [r7, #8]
 8003db6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dbc:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d101      	bne.n	8003dd0 <I2C_Slave_ISR_DMA+0x24>
 8003dcc:	2302      	movs	r3, #2
 8003dce:	e0ca      	b.n	8003f66 <I2C_Slave_ISR_DMA+0x1ba>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	095b      	lsrs	r3, r3, #5
 8003ddc:	f003 0301 	and.w	r3, r3, #1
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d00a      	beq.n	8003dfa <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	095b      	lsrs	r3, r3, #5
 8003de8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d004      	beq.n	8003dfa <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003df0:	68b9      	ldr	r1, [r7, #8]
 8003df2:	68f8      	ldr	r0, [r7, #12]
 8003df4:	f000 faa4 	bl	8004340 <I2C_ITSlaveCplt>
 8003df8:	e0b0      	b.n	8003f5c <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	091b      	lsrs	r3, r3, #4
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	f000 809a 	beq.w	8003f3c <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	091b      	lsrs	r3, r3, #4
 8003e0c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	f000 8093 	beq.w	8003f3c <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	0b9b      	lsrs	r3, r3, #14
 8003e1a:	f003 0301 	and.w	r3, r3, #1
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d105      	bne.n	8003e2e <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	0bdb      	lsrs	r3, r3, #15
 8003e26:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d07f      	beq.n	8003f2e <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00d      	beq.n	8003e52 <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	0bdb      	lsrs	r3, r3, #15
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d007      	beq.n	8003e52 <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d101      	bne.n	8003e52 <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d00d      	beq.n	8003e76 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	0b9b      	lsrs	r3, r3, #14
 8003e5e:	f003 0301 	and.w	r3, r3, #1
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d007      	beq.n	8003e76 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d101      	bne.n	8003e76 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8003e72:	2301      	movs	r3, #1
 8003e74:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d128      	bne.n	8003ece <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e82:	b2db      	uxtb	r3, r3
 8003e84:	2b28      	cmp	r3, #40	@ 0x28
 8003e86:	d108      	bne.n	8003e9a <I2C_Slave_ISR_DMA+0xee>
 8003e88:	69bb      	ldr	r3, [r7, #24]
 8003e8a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e8e:	d104      	bne.n	8003e9a <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003e90:	68b9      	ldr	r1, [r7, #8]
 8003e92:	68f8      	ldr	r0, [r7, #12]
 8003e94:	f000 fbbe 	bl	8004614 <I2C_ITListenCplt>
 8003e98:	e048      	b.n	8003f2c <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	2b29      	cmp	r3, #41	@ 0x29
 8003ea4:	d10e      	bne.n	8003ec4 <I2C_Slave_ISR_DMA+0x118>
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003eac:	d00a      	beq.n	8003ec4 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2210      	movs	r2, #16
 8003eb4:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 fd19 	bl	80048ee <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f000 f917 	bl	80040f0 <I2C_ITSlaveSeqCplt>
 8003ec2:	e033      	b.n	8003f2c <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2210      	movs	r2, #16
 8003eca:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003ecc:	e034      	b.n	8003f38 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2210      	movs	r2, #16
 8003ed4:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eda:	f043 0204 	orr.w	r2, r3, #4
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ee8:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d003      	beq.n	8003ef8 <I2C_Slave_ISR_DMA+0x14c>
 8003ef0:	69bb      	ldr	r3, [r7, #24]
 8003ef2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ef6:	d11f      	bne.n	8003f38 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003ef8:	7dfb      	ldrb	r3, [r7, #23]
 8003efa:	2b21      	cmp	r3, #33	@ 0x21
 8003efc:	d002      	beq.n	8003f04 <I2C_Slave_ISR_DMA+0x158>
 8003efe:	7dfb      	ldrb	r3, [r7, #23]
 8003f00:	2b29      	cmp	r3, #41	@ 0x29
 8003f02:	d103      	bne.n	8003f0c <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	2221      	movs	r2, #33	@ 0x21
 8003f08:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f0a:	e008      	b.n	8003f1e <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f0c:	7dfb      	ldrb	r3, [r7, #23]
 8003f0e:	2b22      	cmp	r3, #34	@ 0x22
 8003f10:	d002      	beq.n	8003f18 <I2C_Slave_ISR_DMA+0x16c>
 8003f12:	7dfb      	ldrb	r3, [r7, #23]
 8003f14:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f16:	d102      	bne.n	8003f1e <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2222      	movs	r2, #34	@ 0x22
 8003f1c:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f22:	4619      	mov	r1, r3
 8003f24:	68f8      	ldr	r0, [r7, #12]
 8003f26:	f000 fbcb 	bl	80046c0 <I2C_ITError>
      if (treatdmanack == 1U)
 8003f2a:	e005      	b.n	8003f38 <I2C_Slave_ISR_DMA+0x18c>
 8003f2c:	e004      	b.n	8003f38 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	2210      	movs	r2, #16
 8003f34:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003f36:	e011      	b.n	8003f5c <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8003f38:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003f3a:	e00f      	b.n	8003f5c <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003f3c:	68bb      	ldr	r3, [r7, #8]
 8003f3e:	08db      	lsrs	r3, r3, #3
 8003f40:	f003 0301 	and.w	r3, r3, #1
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d009      	beq.n	8003f5c <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	08db      	lsrs	r3, r3, #3
 8003f4c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8003f54:	68b9      	ldr	r1, [r7, #8]
 8003f56:	68f8      	ldr	r0, [r7, #12]
 8003f58:	f000 f809 	bl	8003f6e <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3720      	adds	r7, #32
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}

08003f6e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b084      	sub	sp, #16
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
 8003f76:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003f84:	2b28      	cmp	r3, #40	@ 0x28
 8003f86:	d16a      	bne.n	800405e <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	699b      	ldr	r3, [r3, #24]
 8003f8e:	0c1b      	lsrs	r3, r3, #16
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	699b      	ldr	r3, [r3, #24]
 8003f9e:	0c1b      	lsrs	r3, r3, #16
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003fa6:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fb4:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003fc2:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	2b02      	cmp	r3, #2
 8003fca:	d138      	bne.n	800403e <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003fcc:	897b      	ldrh	r3, [r7, #10]
 8003fce:	09db      	lsrs	r3, r3, #7
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	89bb      	ldrh	r3, [r7, #12]
 8003fd4:	4053      	eors	r3, r2
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	f003 0306 	and.w	r3, r3, #6
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d11c      	bne.n	800401a <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003fe0:	897b      	ldrh	r3, [r7, #10]
 8003fe2:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003fe8:	1c5a      	adds	r2, r3, #1
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d13b      	bne.n	800406e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	2208      	movs	r2, #8
 8004002:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800400c:	89ba      	ldrh	r2, [r7, #12]
 800400e:	7bfb      	ldrb	r3, [r7, #15]
 8004010:	4619      	mov	r1, r3
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f7ff f9f4 	bl	8003400 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004018:	e029      	b.n	800406e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800401a:	893b      	ldrh	r3, [r7, #8]
 800401c:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800401e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f000 fe16 	bl	8004c54 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2200      	movs	r2, #0
 800402c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004030:	89ba      	ldrh	r2, [r7, #12]
 8004032:	7bfb      	ldrb	r3, [r7, #15]
 8004034:	4619      	mov	r1, r3
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f7ff f9e2 	bl	8003400 <HAL_I2C_AddrCallback>
}
 800403c:	e017      	b.n	800406e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800403e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 fe06 	bl	8004c54 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004050:	89ba      	ldrh	r2, [r7, #12]
 8004052:	7bfb      	ldrb	r3, [r7, #15]
 8004054:	4619      	mov	r1, r3
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7ff f9d2 	bl	8003400 <HAL_I2C_AddrCallback>
}
 800405c:	e007      	b.n	800406e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2208      	movs	r2, #8
 8004064:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800406e:	bf00      	nop
 8004070:	3710      	adds	r7, #16
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}

08004076 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004076:	b580      	push	{r7, lr}
 8004078:	b082      	sub	sp, #8
 800407a:	af00      	add	r7, sp, #0
 800407c:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800408c:	b2db      	uxtb	r3, r3
 800408e:	2b21      	cmp	r3, #33	@ 0x21
 8004090:	d115      	bne.n	80040be <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2220      	movs	r2, #32
 8004096:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2211      	movs	r2, #17
 800409e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	2200      	movs	r2, #0
 80040a4:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80040a6:	2101      	movs	r1, #1
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f000 fdd3 	bl	8004c54 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f7ff f97a 	bl	80033b0 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80040bc:	e014      	b.n	80040e8 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2220      	movs	r2, #32
 80040c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2212      	movs	r2, #18
 80040ca:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2200      	movs	r2, #0
 80040d0:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80040d2:	2102      	movs	r1, #2
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 fdbd 	bl	8004c54 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f7ff f96e 	bl	80033c4 <HAL_I2C_MasterRxCpltCallback>
}
 80040e8:	bf00      	nop
 80040ea:	3708      	adds	r7, #8
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	2200      	movs	r2, #0
 8004104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	0b9b      	lsrs	r3, r3, #14
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	2b00      	cmp	r3, #0
 8004112:	d008      	beq.n	8004126 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	e00d      	b.n	8004142 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	0bdb      	lsrs	r3, r3, #15
 800412a:	f003 0301 	and.w	r3, r3, #1
 800412e:	2b00      	cmp	r3, #0
 8004130:	d007      	beq.n	8004142 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004140:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004148:	b2db      	uxtb	r3, r3
 800414a:	2b29      	cmp	r3, #41	@ 0x29
 800414c:	d112      	bne.n	8004174 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2228      	movs	r2, #40	@ 0x28
 8004152:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2221      	movs	r2, #33	@ 0x21
 800415a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800415c:	2101      	movs	r1, #1
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 fd78 	bl	8004c54 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2200      	movs	r2, #0
 8004168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f7ff f933 	bl	80033d8 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004172:	e017      	b.n	80041a4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800417a:	b2db      	uxtb	r3, r3
 800417c:	2b2a      	cmp	r3, #42	@ 0x2a
 800417e:	d111      	bne.n	80041a4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2228      	movs	r2, #40	@ 0x28
 8004184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2222      	movs	r2, #34	@ 0x22
 800418c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800418e:	2102      	movs	r1, #2
 8004190:	6878      	ldr	r0, [r7, #4]
 8004192:	f000 fd5f 	bl	8004c54 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f7ff f924 	bl	80033ec <HAL_I2C_SlaveRxCpltCallback>
}
 80041a4:	bf00      	nop
 80041a6:	3710      	adds	r7, #16
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b086      	sub	sp, #24
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
 80041b4:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2220      	movs	r2, #32
 80041c0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b21      	cmp	r3, #33	@ 0x21
 80041cc:	d107      	bne.n	80041de <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80041ce:	2101      	movs	r1, #1
 80041d0:	6878      	ldr	r0, [r7, #4]
 80041d2:	f000 fd3f 	bl	8004c54 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2211      	movs	r2, #17
 80041da:	631a      	str	r2, [r3, #48]	@ 0x30
 80041dc:	e00c      	b.n	80041f8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	2b22      	cmp	r3, #34	@ 0x22
 80041e8:	d106      	bne.n	80041f8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80041ea:	2102      	movs	r1, #2
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f000 fd31 	bl	8004c54 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2212      	movs	r2, #18
 80041f6:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	6859      	ldr	r1, [r3, #4]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	4b4d      	ldr	r3, [pc, #308]	@ (8004338 <I2C_ITMasterCplt+0x18c>)
 8004204:	400b      	ands	r3, r1
 8004206:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a4a      	ldr	r2, [pc, #296]	@ (800433c <I2C_ITMasterCplt+0x190>)
 8004212:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	091b      	lsrs	r3, r3, #4
 8004218:	f003 0301 	and.w	r3, r3, #1
 800421c:	2b00      	cmp	r3, #0
 800421e:	d009      	beq.n	8004234 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2210      	movs	r2, #16
 8004226:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800422c:	f043 0204 	orr.w	r2, r3, #4
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800423a:	b2db      	uxtb	r3, r3
 800423c:	2b60      	cmp	r3, #96	@ 0x60
 800423e:	d10b      	bne.n	8004258 <I2C_ITMasterCplt+0xac>
 8004240:	697b      	ldr	r3, [r7, #20]
 8004242:	089b      	lsrs	r3, r3, #2
 8004244:	f003 0301 	and.w	r3, r3, #1
 8004248:	2b00      	cmp	r3, #0
 800424a:	d005      	beq.n	8004258 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004252:	b2db      	uxtb	r3, r3
 8004254:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004256:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f000 fb48 	bl	80048ee <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004262:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b60      	cmp	r3, #96	@ 0x60
 800426e:	d002      	beq.n	8004276 <I2C_ITMasterCplt+0xca>
 8004270:	693b      	ldr	r3, [r7, #16]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d006      	beq.n	8004284 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800427a:	4619      	mov	r1, r3
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f000 fa1f 	bl	80046c0 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004282:	e054      	b.n	800432e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800428a:	b2db      	uxtb	r3, r3
 800428c:	2b21      	cmp	r3, #33	@ 0x21
 800428e:	d124      	bne.n	80042da <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2220      	movs	r2, #32
 8004294:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042a4:	b2db      	uxtb	r3, r3
 80042a6:	2b40      	cmp	r3, #64	@ 0x40
 80042a8:	d10b      	bne.n	80042c2 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	2200      	movs	r2, #0
 80042b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f7ff f8b8 	bl	8003430 <HAL_I2C_MemTxCpltCallback>
}
 80042c0:	e035      	b.n	800432e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f7ff f86c 	bl	80033b0 <HAL_I2C_MasterTxCpltCallback>
}
 80042d8:	e029      	b.n	800432e <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b22      	cmp	r3, #34	@ 0x22
 80042e4:	d123      	bne.n	800432e <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2220      	movs	r2, #32
 80042ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	2b40      	cmp	r3, #64	@ 0x40
 80042fe:	d10b      	bne.n	8004318 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004310:	6878      	ldr	r0, [r7, #4]
 8004312:	f7ff f897 	bl	8003444 <HAL_I2C_MemRxCpltCallback>
}
 8004316:	e00a      	b.n	800432e <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f7ff f84b 	bl	80033c4 <HAL_I2C_MasterRxCpltCallback>
}
 800432e:	bf00      	nop
 8004330:	3718      	adds	r7, #24
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	fe00e800 	.word	0xfe00e800
 800433c:	ffff0000 	.word	0xffff0000

08004340 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800435a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004362:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	2220      	movs	r2, #32
 800436a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800436c:	7afb      	ldrb	r3, [r7, #11]
 800436e:	2b21      	cmp	r3, #33	@ 0x21
 8004370:	d002      	beq.n	8004378 <I2C_ITSlaveCplt+0x38>
 8004372:	7afb      	ldrb	r3, [r7, #11]
 8004374:	2b29      	cmp	r3, #41	@ 0x29
 8004376:	d108      	bne.n	800438a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004378:	f248 0101 	movw	r1, #32769	@ 0x8001
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f000 fc69 	bl	8004c54 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2221      	movs	r2, #33	@ 0x21
 8004386:	631a      	str	r2, [r3, #48]	@ 0x30
 8004388:	e019      	b.n	80043be <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800438a:	7afb      	ldrb	r3, [r7, #11]
 800438c:	2b22      	cmp	r3, #34	@ 0x22
 800438e:	d002      	beq.n	8004396 <I2C_ITSlaveCplt+0x56>
 8004390:	7afb      	ldrb	r3, [r7, #11]
 8004392:	2b2a      	cmp	r3, #42	@ 0x2a
 8004394:	d108      	bne.n	80043a8 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004396:	f248 0102 	movw	r1, #32770	@ 0x8002
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 fc5a 	bl	8004c54 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2222      	movs	r2, #34	@ 0x22
 80043a4:	631a      	str	r2, [r3, #48]	@ 0x30
 80043a6:	e00a      	b.n	80043be <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80043a8:	7afb      	ldrb	r3, [r7, #11]
 80043aa:	2b28      	cmp	r3, #40	@ 0x28
 80043ac:	d107      	bne.n	80043be <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80043ae:	f248 0103 	movw	r1, #32771	@ 0x8003
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	f000 fc4e 	bl	8004c54 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2200      	movs	r2, #0
 80043bc:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	685a      	ldr	r2, [r3, #4]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043cc:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	6859      	ldr	r1, [r3, #4]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	4b8c      	ldr	r3, [pc, #560]	@ (800460c <I2C_ITSlaveCplt+0x2cc>)
 80043da:	400b      	ands	r3, r1
 80043dc:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80043de:	6878      	ldr	r0, [r7, #4]
 80043e0:	f000 fa85 	bl	80048ee <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	0b9b      	lsrs	r3, r3, #14
 80043e8:	f003 0301 	and.w	r3, r3, #1
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d013      	beq.n	8004418 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80043fe:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004404:	2b00      	cmp	r3, #0
 8004406:	d020      	beq.n	800444a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	b29a      	uxth	r2, r3
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004416:	e018      	b.n	800444a <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	0bdb      	lsrs	r3, r3, #15
 800441c:	f003 0301 	and.w	r3, r3, #1
 8004420:	2b00      	cmp	r3, #0
 8004422:	d012      	beq.n	800444a <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004432:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004438:	2b00      	cmp	r3, #0
 800443a:	d006      	beq.n	800444a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	b29a      	uxth	r2, r3
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	089b      	lsrs	r3, r3, #2
 800444e:	f003 0301 	and.w	r3, r3, #1
 8004452:	2b00      	cmp	r3, #0
 8004454:	d020      	beq.n	8004498 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	f023 0304 	bic.w	r3, r3, #4
 800445c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004468:	b2d2      	uxtb	r2, r2
 800446a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004470:	1c5a      	adds	r2, r3, #1
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00c      	beq.n	8004498 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004482:	3b01      	subs	r3, #1
 8004484:	b29a      	uxth	r2, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800448e:	b29b      	uxth	r3, r3
 8004490:	3b01      	subs	r3, #1
 8004492:	b29a      	uxth	r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800449c:	b29b      	uxth	r3, r3
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d005      	beq.n	80044ae <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044a6:	f043 0204 	orr.w	r2, r3, #4
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80044ae:	697b      	ldr	r3, [r7, #20]
 80044b0:	091b      	lsrs	r3, r3, #4
 80044b2:	f003 0301 	and.w	r3, r3, #1
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d04a      	beq.n	8004550 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	091b      	lsrs	r3, r3, #4
 80044be:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d044      	beq.n	8004550 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d128      	bne.n	8004522 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b28      	cmp	r3, #40	@ 0x28
 80044da:	d108      	bne.n	80044ee <I2C_ITSlaveCplt+0x1ae>
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80044e2:	d104      	bne.n	80044ee <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80044e4:	6979      	ldr	r1, [r7, #20]
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f000 f894 	bl	8004614 <I2C_ITListenCplt>
 80044ec:	e030      	b.n	8004550 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	2b29      	cmp	r3, #41	@ 0x29
 80044f8:	d10e      	bne.n	8004518 <I2C_ITSlaveCplt+0x1d8>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004500:	d00a      	beq.n	8004518 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	2210      	movs	r2, #16
 8004508:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f000 f9ef 	bl	80048ee <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004510:	6878      	ldr	r0, [r7, #4]
 8004512:	f7ff fded 	bl	80040f0 <I2C_ITSlaveSeqCplt>
 8004516:	e01b      	b.n	8004550 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	2210      	movs	r2, #16
 800451e:	61da      	str	r2, [r3, #28]
 8004520:	e016      	b.n	8004550 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	2210      	movs	r2, #16
 8004528:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800452e:	f043 0204 	orr.w	r2, r3, #4
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d003      	beq.n	8004544 <I2C_ITSlaveCplt+0x204>
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004542:	d105      	bne.n	8004550 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004548:	4619      	mov	r1, r3
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 f8b8 	bl	80046c0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004562:	2b00      	cmp	r3, #0
 8004564:	d010      	beq.n	8004588 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800456a:	4619      	mov	r1, r3
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 f8a7 	bl	80046c0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b28      	cmp	r3, #40	@ 0x28
 800457c:	d141      	bne.n	8004602 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800457e:	6979      	ldr	r1, [r7, #20]
 8004580:	6878      	ldr	r0, [r7, #4]
 8004582:	f000 f847 	bl	8004614 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004586:	e03c      	b.n	8004602 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800458c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004590:	d014      	beq.n	80045bc <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f7ff fdac 	bl	80040f0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a1d      	ldr	r2, [pc, #116]	@ (8004610 <I2C_ITSlaveCplt+0x2d0>)
 800459c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2220      	movs	r2, #32
 80045a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	2200      	movs	r2, #0
 80045aa:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f7fe ff31 	bl	800341c <HAL_I2C_ListenCpltCallback>
}
 80045ba:	e022      	b.n	8004602 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b22      	cmp	r3, #34	@ 0x22
 80045c6:	d10e      	bne.n	80045e6 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2220      	movs	r2, #32
 80045cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	2200      	movs	r2, #0
 80045da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f7fe ff04 	bl	80033ec <HAL_I2C_SlaveRxCpltCallback>
}
 80045e4:	e00d      	b.n	8004602 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2220      	movs	r2, #32
 80045ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2200      	movs	r2, #0
 80045f2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2200      	movs	r2, #0
 80045f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80045fc:	6878      	ldr	r0, [r7, #4]
 80045fe:	f7fe feeb 	bl	80033d8 <HAL_I2C_SlaveTxCpltCallback>
}
 8004602:	bf00      	nop
 8004604:	3718      	adds	r7, #24
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}
 800460a:	bf00      	nop
 800460c:	fe00e800 	.word	0xfe00e800
 8004610:	ffff0000 	.word	0xffff0000

08004614 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b082      	sub	sp, #8
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a26      	ldr	r2, [pc, #152]	@ (80046bc <I2C_ITListenCplt+0xa8>)
 8004622:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2220      	movs	r2, #32
 800462e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	089b      	lsrs	r3, r3, #2
 8004644:	f003 0301 	and.w	r3, r3, #1
 8004648:	2b00      	cmp	r3, #0
 800464a:	d022      	beq.n	8004692 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004656:	b2d2      	uxtb	r2, r2
 8004658:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465e:	1c5a      	adds	r2, r3, #1
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004668:	2b00      	cmp	r3, #0
 800466a:	d012      	beq.n	8004692 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004670:	3b01      	subs	r3, #1
 8004672:	b29a      	uxth	r2, r3
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800467c:	b29b      	uxth	r3, r3
 800467e:	3b01      	subs	r3, #1
 8004680:	b29a      	uxth	r2, r3
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800468a:	f043 0204 	orr.w	r2, r3, #4
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004692:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 fadc 	bl	8004c54 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	2210      	movs	r2, #16
 80046a2:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f7fe feb5 	bl	800341c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80046b2:	bf00      	nop
 80046b4:	3708      	adds	r7, #8
 80046b6:	46bd      	mov	sp, r7
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	ffff0000 	.word	0xffff0000

080046c0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b084      	sub	sp, #16
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
 80046c8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046d0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a6d      	ldr	r2, [pc, #436]	@ (8004894 <I2C_ITError+0x1d4>)
 80046de:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	431a      	orrs	r2, r3
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80046f2:	7bfb      	ldrb	r3, [r7, #15]
 80046f4:	2b28      	cmp	r3, #40	@ 0x28
 80046f6:	d005      	beq.n	8004704 <I2C_ITError+0x44>
 80046f8:	7bfb      	ldrb	r3, [r7, #15]
 80046fa:	2b29      	cmp	r3, #41	@ 0x29
 80046fc:	d002      	beq.n	8004704 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80046fe:	7bfb      	ldrb	r3, [r7, #15]
 8004700:	2b2a      	cmp	r3, #42	@ 0x2a
 8004702:	d10b      	bne.n	800471c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004704:	2103      	movs	r1, #3
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 faa4 	bl	8004c54 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2228      	movs	r2, #40	@ 0x28
 8004710:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a60      	ldr	r2, [pc, #384]	@ (8004898 <I2C_ITError+0x1d8>)
 8004718:	635a      	str	r2, [r3, #52]	@ 0x34
 800471a:	e030      	b.n	800477e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800471c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f000 fa97 	bl	8004c54 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f8e1 	bl	80048ee <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004732:	b2db      	uxtb	r3, r3
 8004734:	2b60      	cmp	r3, #96	@ 0x60
 8004736:	d01f      	beq.n	8004778 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2220      	movs	r2, #32
 800473c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	699b      	ldr	r3, [r3, #24]
 8004746:	f003 0320 	and.w	r3, r3, #32
 800474a:	2b20      	cmp	r3, #32
 800474c:	d114      	bne.n	8004778 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	f003 0310 	and.w	r3, r3, #16
 8004758:	2b10      	cmp	r3, #16
 800475a:	d109      	bne.n	8004770 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2210      	movs	r2, #16
 8004762:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004768:	f043 0204 	orr.w	r2, r3, #4
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	2220      	movs	r2, #32
 8004776:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004782:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004788:	2b00      	cmp	r3, #0
 800478a:	d039      	beq.n	8004800 <I2C_ITError+0x140>
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	2b11      	cmp	r3, #17
 8004790:	d002      	beq.n	8004798 <I2C_ITError+0xd8>
 8004792:	68bb      	ldr	r3, [r7, #8]
 8004794:	2b21      	cmp	r3, #33	@ 0x21
 8004796:	d133      	bne.n	8004800 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047a6:	d107      	bne.n	80047b8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80047b6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047bc:	4618      	mov	r0, r3
 80047be:	f7fd ff00 	bl	80025c2 <HAL_DMA_GetState>
 80047c2:	4603      	mov	r3, r0
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d017      	beq.n	80047f8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047cc:	4a33      	ldr	r2, [pc, #204]	@ (800489c <I2C_ITError+0x1dc>)
 80047ce:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047dc:	4618      	mov	r0, r3
 80047de:	f7fd fde2 	bl	80023a6 <HAL_DMA_Abort_IT>
 80047e2:	4603      	mov	r3, r0
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d04d      	beq.n	8004884 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80047f2:	4610      	mov	r0, r2
 80047f4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047f6:	e045      	b.n	8004884 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 f851 	bl	80048a0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047fe:	e041      	b.n	8004884 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004804:	2b00      	cmp	r3, #0
 8004806:	d039      	beq.n	800487c <I2C_ITError+0x1bc>
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	2b12      	cmp	r3, #18
 800480c:	d002      	beq.n	8004814 <I2C_ITError+0x154>
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	2b22      	cmp	r3, #34	@ 0x22
 8004812:	d133      	bne.n	800487c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800481e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004822:	d107      	bne.n	8004834 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004832:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004838:	4618      	mov	r0, r3
 800483a:	f7fd fec2 	bl	80025c2 <HAL_DMA_GetState>
 800483e:	4603      	mov	r3, r0
 8004840:	2b01      	cmp	r3, #1
 8004842:	d017      	beq.n	8004874 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004848:	4a14      	ldr	r2, [pc, #80]	@ (800489c <I2C_ITError+0x1dc>)
 800484a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2200      	movs	r2, #0
 8004850:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004858:	4618      	mov	r0, r3
 800485a:	f7fd fda4 	bl	80023a6 <HAL_DMA_Abort_IT>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d011      	beq.n	8004888 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800486e:	4610      	mov	r0, r2
 8004870:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004872:	e009      	b.n	8004888 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f813 	bl	80048a0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800487a:	e005      	b.n	8004888 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800487c:	6878      	ldr	r0, [r7, #4]
 800487e:	f000 f80f 	bl	80048a0 <I2C_TreatErrorCallback>
  }
}
 8004882:	e002      	b.n	800488a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004884:	bf00      	nop
 8004886:	e000      	b.n	800488a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004888:	bf00      	nop
}
 800488a:	bf00      	nop
 800488c:	3710      	adds	r7, #16
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	ffff0000 	.word	0xffff0000
 8004898:	08003705 	.word	0x08003705
 800489c:	08004aad 	.word	0x08004aad

080048a0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b082      	sub	sp, #8
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	2b60      	cmp	r3, #96	@ 0x60
 80048b2:	d10e      	bne.n	80048d2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2220      	movs	r2, #32
 80048b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80048ca:	6878      	ldr	r0, [r7, #4]
 80048cc:	f7fe fdce 	bl	800346c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80048d0:	e009      	b.n	80048e6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2200      	movs	r2, #0
 80048d6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2200      	movs	r2, #0
 80048dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f7fe fdb9 	bl	8003458 <HAL_I2C_ErrorCallback>
}
 80048e6:	bf00      	nop
 80048e8:	3708      	adds	r7, #8
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bd80      	pop	{r7, pc}

080048ee <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80048ee:	b480      	push	{r7}
 80048f0:	b083      	sub	sp, #12
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	699b      	ldr	r3, [r3, #24]
 80048fc:	f003 0302 	and.w	r3, r3, #2
 8004900:	2b02      	cmp	r3, #2
 8004902:	d103      	bne.n	800490c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2200      	movs	r2, #0
 800490a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	699b      	ldr	r3, [r3, #24]
 8004912:	f003 0301 	and.w	r3, r3, #1
 8004916:	2b01      	cmp	r3, #1
 8004918:	d007      	beq.n	800492a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	699a      	ldr	r2, [r3, #24]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f042 0201 	orr.w	r2, r2, #1
 8004928:	619a      	str	r2, [r3, #24]
  }
}
 800492a:	bf00      	nop
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr

08004936 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004936:	b580      	push	{r7, lr}
 8004938:	b084      	sub	sp, #16
 800493a:	af00      	add	r7, sp, #0
 800493c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004942:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004952:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004958:	b29b      	uxth	r3, r3
 800495a:	2b00      	cmp	r3, #0
 800495c:	d104      	bne.n	8004968 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800495e:	2120      	movs	r1, #32
 8004960:	68f8      	ldr	r0, [r7, #12]
 8004962:	f000 f8f3 	bl	8004b4c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8004966:	e02d      	b.n	80049c4 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496c:	68fa      	ldr	r2, [r7, #12]
 800496e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8004970:	441a      	add	r2, r3
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800497a:	b29b      	uxth	r3, r3
 800497c:	2bff      	cmp	r3, #255	@ 0xff
 800497e:	d903      	bls.n	8004988 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	22ff      	movs	r2, #255	@ 0xff
 8004984:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004986:	e004      	b.n	8004992 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800498c:	b29a      	uxth	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499a:	4619      	mov	r1, r3
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	3328      	adds	r3, #40	@ 0x28
 80049a2:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80049a8:	f7fd fc26 	bl	80021f8 <HAL_DMA_Start_IT>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d004      	beq.n	80049bc <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80049b2:	2110      	movs	r1, #16
 80049b4:	68f8      	ldr	r0, [r7, #12]
 80049b6:	f7ff fe83 	bl	80046c0 <I2C_ITError>
}
 80049ba:	e003      	b.n	80049c4 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80049bc:	2140      	movs	r1, #64	@ 0x40
 80049be:	68f8      	ldr	r0, [r7, #12]
 80049c0:	f000 f8c4 	bl	8004b4c <I2C_Enable_IRQ>
}
 80049c4:	bf00      	nop
 80049c6:	3710      	adds	r7, #16
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b084      	sub	sp, #16
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049d8:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80049e8:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d104      	bne.n	80049fe <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80049f4:	2120      	movs	r1, #32
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 f8a8 	bl	8004b4c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80049fc:	e03b      	b.n	8004a76 <I2C_DMAMasterReceiveCplt+0xaa>
    hi2c->pBuffPtr += hi2c->XferSize;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a02:	68fa      	ldr	r2, [r7, #12]
 8004a04:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8004a06:	441a      	add	r2, r3
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	2bff      	cmp	r3, #255	@ 0xff
 8004a14:	d911      	bls.n	8004a3a <I2C_DMAMasterReceiveCplt+0x6e>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	0c1b      	lsrs	r3, r3, #16
 8004a1e:	b2db      	uxtb	r3, r3
 8004a20:	f003 0301 	and.w	r3, r3, #1
 8004a24:	b2db      	uxtb	r3, r3
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d103      	bne.n	8004a32 <I2C_DMAMasterReceiveCplt+0x66>
        hi2c->XferSize = 1U;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2201      	movs	r2, #1
 8004a2e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004a30:	e008      	b.n	8004a44 <I2C_DMAMasterReceiveCplt+0x78>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	22ff      	movs	r2, #255	@ 0xff
 8004a36:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004a38:	e004      	b.n	8004a44 <I2C_DMAMasterReceiveCplt+0x78>
      hi2c->XferSize = hi2c->XferCount;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a3e:	b29a      	uxth	r2, r3
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	3324      	adds	r3, #36	@ 0x24
 8004a4e:	4619      	mov	r1, r3
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a54:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8004a5a:	f7fd fbcd 	bl	80021f8 <HAL_DMA_Start_IT>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d004      	beq.n	8004a6e <I2C_DMAMasterReceiveCplt+0xa2>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004a64:	2110      	movs	r1, #16
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f7ff fe2a 	bl	80046c0 <I2C_ITError>
}
 8004a6c:	e003      	b.n	8004a76 <I2C_DMAMasterReceiveCplt+0xaa>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8004a6e:	2140      	movs	r1, #64	@ 0x40
 8004a70:	68f8      	ldr	r0, [r7, #12]
 8004a72:	f000 f86b 	bl	8004b4c <I2C_Enable_IRQ>
}
 8004a76:	bf00      	nop
 8004a78:	3710      	adds	r7, #16
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}

08004a7e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004a7e:	b580      	push	{r7, lr}
 8004a80:	b084      	sub	sp, #16
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	685a      	ldr	r2, [r3, #4]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a9a:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004a9c:	2110      	movs	r1, #16
 8004a9e:	68f8      	ldr	r0, [r7, #12]
 8004aa0:	f7ff fe0e 	bl	80046c0 <I2C_ITError>
}
 8004aa4:	bf00      	nop
 8004aa6:	3710      	adds	r7, #16
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab8:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d003      	beq.n	8004ada <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004ada:	68f8      	ldr	r0, [r7, #12]
 8004adc:	f7ff fee0 	bl	80048a0 <I2C_TreatErrorCallback>
}
 8004ae0:	bf00      	nop
 8004ae2:	3710      	adds	r7, #16
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b087      	sub	sp, #28
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	60f8      	str	r0, [r7, #12]
 8004af0:	607b      	str	r3, [r7, #4]
 8004af2:	460b      	mov	r3, r1
 8004af4:	817b      	strh	r3, [r7, #10]
 8004af6:	4613      	mov	r3, r2
 8004af8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004afa:	897b      	ldrh	r3, [r7, #10]
 8004afc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b00:	7a7b      	ldrb	r3, [r7, #9]
 8004b02:	041b      	lsls	r3, r3, #16
 8004b04:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b08:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b0e:	6a3b      	ldr	r3, [r7, #32]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b16:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	685a      	ldr	r2, [r3, #4]
 8004b1e:	6a3b      	ldr	r3, [r7, #32]
 8004b20:	0d5b      	lsrs	r3, r3, #21
 8004b22:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004b26:	4b08      	ldr	r3, [pc, #32]	@ (8004b48 <I2C_TransferConfig+0x60>)
 8004b28:	430b      	orrs	r3, r1
 8004b2a:	43db      	mvns	r3, r3
 8004b2c:	ea02 0103 	and.w	r1, r2, r3
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	697a      	ldr	r2, [r7, #20]
 8004b36:	430a      	orrs	r2, r1
 8004b38:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004b3a:	bf00      	nop
 8004b3c:	371c      	adds	r7, #28
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b44:	4770      	bx	lr
 8004b46:	bf00      	nop
 8004b48:	03ff63ff 	.word	0x03ff63ff

08004b4c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
 8004b54:	460b      	mov	r3, r1
 8004b56:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b60:	4a39      	ldr	r2, [pc, #228]	@ (8004c48 <I2C_Enable_IRQ+0xfc>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d032      	beq.n	8004bcc <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004b6a:	4a38      	ldr	r2, [pc, #224]	@ (8004c4c <I2C_Enable_IRQ+0x100>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d02d      	beq.n	8004bcc <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004b74:	4a36      	ldr	r2, [pc, #216]	@ (8004c50 <I2C_Enable_IRQ+0x104>)
 8004b76:	4293      	cmp	r3, r2
 8004b78:	d028      	beq.n	8004bcc <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004b7a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	da03      	bge.n	8004b8a <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004b88:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004b8a:	887b      	ldrh	r3, [r7, #2]
 8004b8c:	f003 0301 	and.w	r3, r3, #1
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d003      	beq.n	8004b9c <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004b9a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004b9c:	887b      	ldrh	r3, [r7, #2]
 8004b9e:	f003 0302 	and.w	r3, r3, #2
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d003      	beq.n	8004bae <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004bac:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004bae:	887b      	ldrh	r3, [r7, #2]
 8004bb0:	2b10      	cmp	r3, #16
 8004bb2:	d103      	bne.n	8004bbc <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004bba:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004bbc:	887b      	ldrh	r3, [r7, #2]
 8004bbe:	2b20      	cmp	r3, #32
 8004bc0:	d133      	bne.n	8004c2a <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	f043 0320 	orr.w	r3, r3, #32
 8004bc8:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004bca:	e02e      	b.n	8004c2a <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004bcc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	da03      	bge.n	8004bdc <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004bda:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004bdc:	887b      	ldrh	r3, [r7, #2]
 8004bde:	f003 0301 	and.w	r3, r3, #1
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d003      	beq.n	8004bee <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004bec:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004bee:	887b      	ldrh	r3, [r7, #2]
 8004bf0:	f003 0302 	and.w	r3, r3, #2
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d003      	beq.n	8004c00 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004bfe:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004c00:	887b      	ldrh	r3, [r7, #2]
 8004c02:	2b10      	cmp	r3, #16
 8004c04:	d103      	bne.n	8004c0e <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004c0c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004c0e:	887b      	ldrh	r3, [r7, #2]
 8004c10:	2b20      	cmp	r3, #32
 8004c12:	d103      	bne.n	8004c1c <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004c1a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004c1c:	887b      	ldrh	r3, [r7, #2]
 8004c1e:	2b40      	cmp	r3, #64	@ 0x40
 8004c20:	d103      	bne.n	8004c2a <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c28:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6819      	ldr	r1, [r3, #0]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68fa      	ldr	r2, [r7, #12]
 8004c36:	430a      	orrs	r2, r1
 8004c38:	601a      	str	r2, [r3, #0]
}
 8004c3a:	bf00      	nop
 8004c3c:	3714      	adds	r7, #20
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	0800390d 	.word	0x0800390d
 8004c4c:	08003dad 	.word	0x08003dad
 8004c50:	08003b11 	.word	0x08003b11

08004c54 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004c54:	b480      	push	{r7}
 8004c56:	b085      	sub	sp, #20
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	460b      	mov	r3, r1
 8004c5e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004c60:	2300      	movs	r3, #0
 8004c62:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004c64:	887b      	ldrh	r3, [r7, #2]
 8004c66:	f003 0301 	and.w	r3, r3, #1
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00f      	beq.n	8004c8e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8004c74:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004c82:	2b28      	cmp	r3, #40	@ 0x28
 8004c84:	d003      	beq.n	8004c8e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004c8c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004c8e:	887b      	ldrh	r3, [r7, #2]
 8004c90:	f003 0302 	and.w	r3, r3, #2
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d00f      	beq.n	8004cb8 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8004c9e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ca6:	b2db      	uxtb	r3, r3
 8004ca8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004cac:	2b28      	cmp	r3, #40	@ 0x28
 8004cae:	d003      	beq.n	8004cb8 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004cb6:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004cb8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	da03      	bge.n	8004cc8 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004cc6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004cc8:	887b      	ldrh	r3, [r7, #2]
 8004cca:	2b10      	cmp	r3, #16
 8004ccc:	d103      	bne.n	8004cd6 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004cd4:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004cd6:	887b      	ldrh	r3, [r7, #2]
 8004cd8:	2b20      	cmp	r3, #32
 8004cda:	d103      	bne.n	8004ce4 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f043 0320 	orr.w	r3, r3, #32
 8004ce2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004ce4:	887b      	ldrh	r3, [r7, #2]
 8004ce6:	2b40      	cmp	r3, #64	@ 0x40
 8004ce8:	d103      	bne.n	8004cf2 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004cf0:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	6819      	ldr	r1, [r3, #0]
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	43da      	mvns	r2, r3
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	400a      	ands	r2, r1
 8004d02:	601a      	str	r2, [r3, #0]
}
 8004d04:	bf00      	nop
 8004d06:	3714      	adds	r7, #20
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d20:	b2db      	uxtb	r3, r3
 8004d22:	2b20      	cmp	r3, #32
 8004d24:	d138      	bne.n	8004d98 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d101      	bne.n	8004d34 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004d30:	2302      	movs	r3, #2
 8004d32:	e032      	b.n	8004d9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2201      	movs	r2, #1
 8004d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2224      	movs	r2, #36	@ 0x24
 8004d40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	f022 0201 	bic.w	r2, r2, #1
 8004d52:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d62:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6819      	ldr	r1, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	683a      	ldr	r2, [r7, #0]
 8004d70:	430a      	orrs	r2, r1
 8004d72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f042 0201 	orr.w	r2, r2, #1
 8004d82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2220      	movs	r2, #32
 8004d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004d94:	2300      	movs	r3, #0
 8004d96:	e000      	b.n	8004d9a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004d98:	2302      	movs	r3, #2
  }
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	370c      	adds	r7, #12
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr

08004da6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004da6:	b480      	push	{r7}
 8004da8:	b085      	sub	sp, #20
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
 8004dae:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004db6:	b2db      	uxtb	r3, r3
 8004db8:	2b20      	cmp	r3, #32
 8004dba:	d139      	bne.n	8004e30 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dc2:	2b01      	cmp	r3, #1
 8004dc4:	d101      	bne.n	8004dca <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004dc6:	2302      	movs	r3, #2
 8004dc8:	e033      	b.n	8004e32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2201      	movs	r2, #1
 8004dce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2224      	movs	r2, #36	@ 0x24
 8004dd6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681a      	ldr	r2, [r3, #0]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f022 0201 	bic.w	r2, r2, #1
 8004de8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004df8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	021b      	lsls	r3, r3, #8
 8004dfe:	68fa      	ldr	r2, [r7, #12]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	68fa      	ldr	r2, [r7, #12]
 8004e0a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f042 0201 	orr.w	r2, r2, #1
 8004e1a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2220      	movs	r2, #32
 8004e20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	e000      	b.n	8004e32 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004e30:	2302      	movs	r3, #2
  }
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3714      	adds	r7, #20
 8004e36:	46bd      	mov	sp, r7
 8004e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e3c:	4770      	bx	lr
	...

08004e40 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e44:	4b0d      	ldr	r3, [pc, #52]	@ (8004e7c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e50:	d102      	bne.n	8004e58 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004e52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e56:	e00b      	b.n	8004e70 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004e58:	4b08      	ldr	r3, [pc, #32]	@ (8004e7c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004e5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e66:	d102      	bne.n	8004e6e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004e68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004e6c:	e000      	b.n	8004e70 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004e6e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004e70:	4618      	mov	r0, r3
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	40007000 	.word	0x40007000

08004e80 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d141      	bne.n	8004f12 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e8e:	4b4b      	ldr	r3, [pc, #300]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e9a:	d131      	bne.n	8004f00 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e9c:	4b47      	ldr	r3, [pc, #284]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004ea2:	4a46      	ldr	r2, [pc, #280]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ea4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ea8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004eac:	4b43      	ldr	r3, [pc, #268]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004eb4:	4a41      	ldr	r2, [pc, #260]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004eba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004ebc:	4b40      	ldr	r3, [pc, #256]	@ (8004fc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2232      	movs	r2, #50	@ 0x32
 8004ec2:	fb02 f303 	mul.w	r3, r2, r3
 8004ec6:	4a3f      	ldr	r2, [pc, #252]	@ (8004fc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ecc:	0c9b      	lsrs	r3, r3, #18
 8004ece:	3301      	adds	r3, #1
 8004ed0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ed2:	e002      	b.n	8004eda <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	3b01      	subs	r3, #1
 8004ed8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004eda:	4b38      	ldr	r3, [pc, #224]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ee2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ee6:	d102      	bne.n	8004eee <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d1f2      	bne.n	8004ed4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004eee:	4b33      	ldr	r3, [pc, #204]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ef0:	695b      	ldr	r3, [r3, #20]
 8004ef2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004efa:	d158      	bne.n	8004fae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004efc:	2303      	movs	r3, #3
 8004efe:	e057      	b.n	8004fb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f00:	4b2e      	ldr	r3, [pc, #184]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f06:	4a2d      	ldr	r2, [pc, #180]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f0c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004f10:	e04d      	b.n	8004fae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f18:	d141      	bne.n	8004f9e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f1a:	4b28      	ldr	r3, [pc, #160]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004f22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f26:	d131      	bne.n	8004f8c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f28:	4b24      	ldr	r3, [pc, #144]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f2e:	4a23      	ldr	r2, [pc, #140]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f38:	4b20      	ldr	r3, [pc, #128]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f40:	4a1e      	ldr	r2, [pc, #120]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f46:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004f48:	4b1d      	ldr	r3, [pc, #116]	@ (8004fc0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2232      	movs	r2, #50	@ 0x32
 8004f4e:	fb02 f303 	mul.w	r3, r2, r3
 8004f52:	4a1c      	ldr	r2, [pc, #112]	@ (8004fc4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f54:	fba2 2303 	umull	r2, r3, r2, r3
 8004f58:	0c9b      	lsrs	r3, r3, #18
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f5e:	e002      	b.n	8004f66 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	3b01      	subs	r3, #1
 8004f64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f66:	4b15      	ldr	r3, [pc, #84]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f6e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f72:	d102      	bne.n	8004f7a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1f2      	bne.n	8004f60 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f7a:	4b10      	ldr	r3, [pc, #64]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f7c:	695b      	ldr	r3, [r3, #20]
 8004f7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f86:	d112      	bne.n	8004fae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004f88:	2303      	movs	r3, #3
 8004f8a:	e011      	b.n	8004fb0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f8e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f92:	4a0a      	ldr	r2, [pc, #40]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f98:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004f9c:	e007      	b.n	8004fae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004f9e:	4b07      	ldr	r3, [pc, #28]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004fa6:	4a05      	ldr	r2, [pc, #20]	@ (8004fbc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fa8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004fac:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004fae:	2300      	movs	r3, #0
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3714      	adds	r7, #20
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fba:	4770      	bx	lr
 8004fbc:	40007000 	.word	0x40007000
 8004fc0:	2000004c 	.word	0x2000004c
 8004fc4:	431bde83 	.word	0x431bde83

08004fc8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b088      	sub	sp, #32
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d102      	bne.n	8004fdc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004fd6:	2301      	movs	r3, #1
 8004fd8:	f000 bc08 	b.w	80057ec <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fdc:	4b96      	ldr	r3, [pc, #600]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	f003 030c 	and.w	r3, r3, #12
 8004fe4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fe6:	4b94      	ldr	r3, [pc, #592]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	f003 0303 	and.w	r3, r3, #3
 8004fee:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f003 0310 	and.w	r3, r3, #16
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	f000 80e4 	beq.w	80051c6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ffe:	69bb      	ldr	r3, [r7, #24]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d007      	beq.n	8005014 <HAL_RCC_OscConfig+0x4c>
 8005004:	69bb      	ldr	r3, [r7, #24]
 8005006:	2b0c      	cmp	r3, #12
 8005008:	f040 808b 	bne.w	8005122 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800500c:	697b      	ldr	r3, [r7, #20]
 800500e:	2b01      	cmp	r3, #1
 8005010:	f040 8087 	bne.w	8005122 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005014:	4b88      	ldr	r3, [pc, #544]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f003 0302 	and.w	r3, r3, #2
 800501c:	2b00      	cmp	r3, #0
 800501e:	d005      	beq.n	800502c <HAL_RCC_OscConfig+0x64>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d101      	bne.n	800502c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	e3df      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6a1a      	ldr	r2, [r3, #32]
 8005030:	4b81      	ldr	r3, [pc, #516]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0308 	and.w	r3, r3, #8
 8005038:	2b00      	cmp	r3, #0
 800503a:	d004      	beq.n	8005046 <HAL_RCC_OscConfig+0x7e>
 800503c:	4b7e      	ldr	r3, [pc, #504]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005044:	e005      	b.n	8005052 <HAL_RCC_OscConfig+0x8a>
 8005046:	4b7c      	ldr	r3, [pc, #496]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005048:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800504c:	091b      	lsrs	r3, r3, #4
 800504e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005052:	4293      	cmp	r3, r2
 8005054:	d223      	bcs.n	800509e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	4618      	mov	r0, r3
 800505c:	f000 fdfe 	bl	8005c5c <RCC_SetFlashLatencyFromMSIRange>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d001      	beq.n	800506a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e3c0      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800506a:	4b73      	ldr	r3, [pc, #460]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a72      	ldr	r2, [pc, #456]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005070:	f043 0308 	orr.w	r3, r3, #8
 8005074:	6013      	str	r3, [r2, #0]
 8005076:	4b70      	ldr	r3, [pc, #448]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a1b      	ldr	r3, [r3, #32]
 8005082:	496d      	ldr	r1, [pc, #436]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005084:	4313      	orrs	r3, r2
 8005086:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005088:	4b6b      	ldr	r3, [pc, #428]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	69db      	ldr	r3, [r3, #28]
 8005094:	021b      	lsls	r3, r3, #8
 8005096:	4968      	ldr	r1, [pc, #416]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005098:	4313      	orrs	r3, r2
 800509a:	604b      	str	r3, [r1, #4]
 800509c:	e025      	b.n	80050ea <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800509e:	4b66      	ldr	r3, [pc, #408]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4a65      	ldr	r2, [pc, #404]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 80050a4:	f043 0308 	orr.w	r3, r3, #8
 80050a8:	6013      	str	r3, [r2, #0]
 80050aa:	4b63      	ldr	r3, [pc, #396]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6a1b      	ldr	r3, [r3, #32]
 80050b6:	4960      	ldr	r1, [pc, #384]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 80050b8:	4313      	orrs	r3, r2
 80050ba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050bc:	4b5e      	ldr	r3, [pc, #376]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	69db      	ldr	r3, [r3, #28]
 80050c8:	021b      	lsls	r3, r3, #8
 80050ca:	495b      	ldr	r1, [pc, #364]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 80050cc:	4313      	orrs	r3, r2
 80050ce:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80050d0:	69bb      	ldr	r3, [r7, #24]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d109      	bne.n	80050ea <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6a1b      	ldr	r3, [r3, #32]
 80050da:	4618      	mov	r0, r3
 80050dc:	f000 fdbe 	bl	8005c5c <RCC_SetFlashLatencyFromMSIRange>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d001      	beq.n	80050ea <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	e380      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80050ea:	f000 fcc1 	bl	8005a70 <HAL_RCC_GetSysClockFreq>
 80050ee:	4602      	mov	r2, r0
 80050f0:	4b51      	ldr	r3, [pc, #324]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	091b      	lsrs	r3, r3, #4
 80050f6:	f003 030f 	and.w	r3, r3, #15
 80050fa:	4950      	ldr	r1, [pc, #320]	@ (800523c <HAL_RCC_OscConfig+0x274>)
 80050fc:	5ccb      	ldrb	r3, [r1, r3]
 80050fe:	f003 031f 	and.w	r3, r3, #31
 8005102:	fa22 f303 	lsr.w	r3, r2, r3
 8005106:	4a4e      	ldr	r2, [pc, #312]	@ (8005240 <HAL_RCC_OscConfig+0x278>)
 8005108:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800510a:	4b4e      	ldr	r3, [pc, #312]	@ (8005244 <HAL_RCC_OscConfig+0x27c>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4618      	mov	r0, r3
 8005110:	f7fc fc72 	bl	80019f8 <HAL_InitTick>
 8005114:	4603      	mov	r3, r0
 8005116:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005118:	7bfb      	ldrb	r3, [r7, #15]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d052      	beq.n	80051c4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800511e:	7bfb      	ldrb	r3, [r7, #15]
 8005120:	e364      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	699b      	ldr	r3, [r3, #24]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d032      	beq.n	8005190 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800512a:	4b43      	ldr	r3, [pc, #268]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	4a42      	ldr	r2, [pc, #264]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005130:	f043 0301 	orr.w	r3, r3, #1
 8005134:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005136:	f7fc fe79 	bl	8001e2c <HAL_GetTick>
 800513a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800513c:	e008      	b.n	8005150 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800513e:	f7fc fe75 	bl	8001e2c <HAL_GetTick>
 8005142:	4602      	mov	r2, r0
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	2b02      	cmp	r3, #2
 800514a:	d901      	bls.n	8005150 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800514c:	2303      	movs	r3, #3
 800514e:	e34d      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005150:	4b39      	ldr	r3, [pc, #228]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b00      	cmp	r3, #0
 800515a:	d0f0      	beq.n	800513e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800515c:	4b36      	ldr	r3, [pc, #216]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a35      	ldr	r2, [pc, #212]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005162:	f043 0308 	orr.w	r3, r3, #8
 8005166:	6013      	str	r3, [r2, #0]
 8005168:	4b33      	ldr	r3, [pc, #204]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6a1b      	ldr	r3, [r3, #32]
 8005174:	4930      	ldr	r1, [pc, #192]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005176:	4313      	orrs	r3, r2
 8005178:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800517a:	4b2f      	ldr	r3, [pc, #188]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	69db      	ldr	r3, [r3, #28]
 8005186:	021b      	lsls	r3, r3, #8
 8005188:	492b      	ldr	r1, [pc, #172]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 800518a:	4313      	orrs	r3, r2
 800518c:	604b      	str	r3, [r1, #4]
 800518e:	e01a      	b.n	80051c6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005190:	4b29      	ldr	r3, [pc, #164]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a28      	ldr	r2, [pc, #160]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005196:	f023 0301 	bic.w	r3, r3, #1
 800519a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800519c:	f7fc fe46 	bl	8001e2c <HAL_GetTick>
 80051a0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80051a4:	f7fc fe42 	bl	8001e2c <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b02      	cmp	r3, #2
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e31a      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80051b6:	4b20      	ldr	r3, [pc, #128]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f003 0302 	and.w	r3, r3, #2
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d1f0      	bne.n	80051a4 <HAL_RCC_OscConfig+0x1dc>
 80051c2:	e000      	b.n	80051c6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80051c4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0301 	and.w	r3, r3, #1
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d073      	beq.n	80052ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	2b08      	cmp	r3, #8
 80051d6:	d005      	beq.n	80051e4 <HAL_RCC_OscConfig+0x21c>
 80051d8:	69bb      	ldr	r3, [r7, #24]
 80051da:	2b0c      	cmp	r3, #12
 80051dc:	d10e      	bne.n	80051fc <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	2b03      	cmp	r3, #3
 80051e2:	d10b      	bne.n	80051fc <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051e4:	4b14      	ldr	r3, [pc, #80]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d063      	beq.n	80052b8 <HAL_RCC_OscConfig+0x2f0>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d15f      	bne.n	80052b8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e2f7      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005204:	d106      	bne.n	8005214 <HAL_RCC_OscConfig+0x24c>
 8005206:	4b0c      	ldr	r3, [pc, #48]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	4a0b      	ldr	r2, [pc, #44]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 800520c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005210:	6013      	str	r3, [r2, #0]
 8005212:	e025      	b.n	8005260 <HAL_RCC_OscConfig+0x298>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800521c:	d114      	bne.n	8005248 <HAL_RCC_OscConfig+0x280>
 800521e:	4b06      	ldr	r3, [pc, #24]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4a05      	ldr	r2, [pc, #20]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005224:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005228:	6013      	str	r3, [r2, #0]
 800522a:	4b03      	ldr	r3, [pc, #12]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a02      	ldr	r2, [pc, #8]	@ (8005238 <HAL_RCC_OscConfig+0x270>)
 8005230:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005234:	6013      	str	r3, [r2, #0]
 8005236:	e013      	b.n	8005260 <HAL_RCC_OscConfig+0x298>
 8005238:	40021000 	.word	0x40021000
 800523c:	080149ec 	.word	0x080149ec
 8005240:	2000004c 	.word	0x2000004c
 8005244:	20000050 	.word	0x20000050
 8005248:	4ba0      	ldr	r3, [pc, #640]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a9f      	ldr	r2, [pc, #636]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 800524e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005252:	6013      	str	r3, [r2, #0]
 8005254:	4b9d      	ldr	r3, [pc, #628]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a9c      	ldr	r2, [pc, #624]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 800525a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800525e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d013      	beq.n	8005290 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005268:	f7fc fde0 	bl	8001e2c <HAL_GetTick>
 800526c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800526e:	e008      	b.n	8005282 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005270:	f7fc fddc 	bl	8001e2c <HAL_GetTick>
 8005274:	4602      	mov	r2, r0
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	1ad3      	subs	r3, r2, r3
 800527a:	2b64      	cmp	r3, #100	@ 0x64
 800527c:	d901      	bls.n	8005282 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800527e:	2303      	movs	r3, #3
 8005280:	e2b4      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005282:	4b92      	ldr	r3, [pc, #584]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800528a:	2b00      	cmp	r3, #0
 800528c:	d0f0      	beq.n	8005270 <HAL_RCC_OscConfig+0x2a8>
 800528e:	e014      	b.n	80052ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005290:	f7fc fdcc 	bl	8001e2c <HAL_GetTick>
 8005294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005296:	e008      	b.n	80052aa <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005298:	f7fc fdc8 	bl	8001e2c <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	2b64      	cmp	r3, #100	@ 0x64
 80052a4:	d901      	bls.n	80052aa <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e2a0      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80052aa:	4b88      	ldr	r3, [pc, #544]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d1f0      	bne.n	8005298 <HAL_RCC_OscConfig+0x2d0>
 80052b6:	e000      	b.n	80052ba <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d060      	beq.n	8005388 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	2b04      	cmp	r3, #4
 80052ca:	d005      	beq.n	80052d8 <HAL_RCC_OscConfig+0x310>
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	2b0c      	cmp	r3, #12
 80052d0:	d119      	bne.n	8005306 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d116      	bne.n	8005306 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052d8:	4b7c      	ldr	r3, [pc, #496]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d005      	beq.n	80052f0 <HAL_RCC_OscConfig+0x328>
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	68db      	ldr	r3, [r3, #12]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d101      	bne.n	80052f0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80052ec:	2301      	movs	r3, #1
 80052ee:	e27d      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052f0:	4b76      	ldr	r3, [pc, #472]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 80052f2:	685b      	ldr	r3, [r3, #4]
 80052f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	691b      	ldr	r3, [r3, #16]
 80052fc:	061b      	lsls	r3, r3, #24
 80052fe:	4973      	ldr	r1, [pc, #460]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005300:	4313      	orrs	r3, r2
 8005302:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005304:	e040      	b.n	8005388 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d023      	beq.n	8005356 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800530e:	4b6f      	ldr	r3, [pc, #444]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4a6e      	ldr	r2, [pc, #440]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005314:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005318:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800531a:	f7fc fd87 	bl	8001e2c <HAL_GetTick>
 800531e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005320:	e008      	b.n	8005334 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005322:	f7fc fd83 	bl	8001e2c <HAL_GetTick>
 8005326:	4602      	mov	r2, r0
 8005328:	693b      	ldr	r3, [r7, #16]
 800532a:	1ad3      	subs	r3, r2, r3
 800532c:	2b02      	cmp	r3, #2
 800532e:	d901      	bls.n	8005334 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e25b      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005334:	4b65      	ldr	r3, [pc, #404]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800533c:	2b00      	cmp	r3, #0
 800533e:	d0f0      	beq.n	8005322 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005340:	4b62      	ldr	r3, [pc, #392]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	691b      	ldr	r3, [r3, #16]
 800534c:	061b      	lsls	r3, r3, #24
 800534e:	495f      	ldr	r1, [pc, #380]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005350:	4313      	orrs	r3, r2
 8005352:	604b      	str	r3, [r1, #4]
 8005354:	e018      	b.n	8005388 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005356:	4b5d      	ldr	r3, [pc, #372]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	4a5c      	ldr	r2, [pc, #368]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 800535c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005360:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005362:	f7fc fd63 	bl	8001e2c <HAL_GetTick>
 8005366:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005368:	e008      	b.n	800537c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800536a:	f7fc fd5f 	bl	8001e2c <HAL_GetTick>
 800536e:	4602      	mov	r2, r0
 8005370:	693b      	ldr	r3, [r7, #16]
 8005372:	1ad3      	subs	r3, r2, r3
 8005374:	2b02      	cmp	r3, #2
 8005376:	d901      	bls.n	800537c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e237      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800537c:	4b53      	ldr	r3, [pc, #332]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1f0      	bne.n	800536a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0308 	and.w	r3, r3, #8
 8005390:	2b00      	cmp	r3, #0
 8005392:	d03c      	beq.n	800540e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	695b      	ldr	r3, [r3, #20]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d01c      	beq.n	80053d6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800539c:	4b4b      	ldr	r3, [pc, #300]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 800539e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053a2:	4a4a      	ldr	r2, [pc, #296]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 80053a4:	f043 0301 	orr.w	r3, r3, #1
 80053a8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053ac:	f7fc fd3e 	bl	8001e2c <HAL_GetTick>
 80053b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053b2:	e008      	b.n	80053c6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053b4:	f7fc fd3a 	bl	8001e2c <HAL_GetTick>
 80053b8:	4602      	mov	r2, r0
 80053ba:	693b      	ldr	r3, [r7, #16]
 80053bc:	1ad3      	subs	r3, r2, r3
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d901      	bls.n	80053c6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80053c2:	2303      	movs	r3, #3
 80053c4:	e212      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053c6:	4b41      	ldr	r3, [pc, #260]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 80053c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053cc:	f003 0302 	and.w	r3, r3, #2
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d0ef      	beq.n	80053b4 <HAL_RCC_OscConfig+0x3ec>
 80053d4:	e01b      	b.n	800540e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053d6:	4b3d      	ldr	r3, [pc, #244]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 80053d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053dc:	4a3b      	ldr	r2, [pc, #236]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 80053de:	f023 0301 	bic.w	r3, r3, #1
 80053e2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053e6:	f7fc fd21 	bl	8001e2c <HAL_GetTick>
 80053ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80053ec:	e008      	b.n	8005400 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053ee:	f7fc fd1d 	bl	8001e2c <HAL_GetTick>
 80053f2:	4602      	mov	r2, r0
 80053f4:	693b      	ldr	r3, [r7, #16]
 80053f6:	1ad3      	subs	r3, r2, r3
 80053f8:	2b02      	cmp	r3, #2
 80053fa:	d901      	bls.n	8005400 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80053fc:	2303      	movs	r3, #3
 80053fe:	e1f5      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005400:	4b32      	ldr	r3, [pc, #200]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005402:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005406:	f003 0302 	and.w	r3, r3, #2
 800540a:	2b00      	cmp	r3, #0
 800540c:	d1ef      	bne.n	80053ee <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f003 0304 	and.w	r3, r3, #4
 8005416:	2b00      	cmp	r3, #0
 8005418:	f000 80a6 	beq.w	8005568 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800541c:	2300      	movs	r3, #0
 800541e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005420:	4b2a      	ldr	r3, [pc, #168]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005422:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005428:	2b00      	cmp	r3, #0
 800542a:	d10d      	bne.n	8005448 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800542c:	4b27      	ldr	r3, [pc, #156]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 800542e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005430:	4a26      	ldr	r2, [pc, #152]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005432:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005436:	6593      	str	r3, [r2, #88]	@ 0x58
 8005438:	4b24      	ldr	r3, [pc, #144]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 800543a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800543c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005440:	60bb      	str	r3, [r7, #8]
 8005442:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005444:	2301      	movs	r3, #1
 8005446:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005448:	4b21      	ldr	r3, [pc, #132]	@ (80054d0 <HAL_RCC_OscConfig+0x508>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005450:	2b00      	cmp	r3, #0
 8005452:	d118      	bne.n	8005486 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005454:	4b1e      	ldr	r3, [pc, #120]	@ (80054d0 <HAL_RCC_OscConfig+0x508>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a1d      	ldr	r2, [pc, #116]	@ (80054d0 <HAL_RCC_OscConfig+0x508>)
 800545a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800545e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005460:	f7fc fce4 	bl	8001e2c <HAL_GetTick>
 8005464:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005466:	e008      	b.n	800547a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005468:	f7fc fce0 	bl	8001e2c <HAL_GetTick>
 800546c:	4602      	mov	r2, r0
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	2b02      	cmp	r3, #2
 8005474:	d901      	bls.n	800547a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e1b8      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800547a:	4b15      	ldr	r3, [pc, #84]	@ (80054d0 <HAL_RCC_OscConfig+0x508>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005482:	2b00      	cmp	r3, #0
 8005484:	d0f0      	beq.n	8005468 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	2b01      	cmp	r3, #1
 800548c:	d108      	bne.n	80054a0 <HAL_RCC_OscConfig+0x4d8>
 800548e:	4b0f      	ldr	r3, [pc, #60]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005490:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005494:	4a0d      	ldr	r2, [pc, #52]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 8005496:	f043 0301 	orr.w	r3, r3, #1
 800549a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800549e:	e029      	b.n	80054f4 <HAL_RCC_OscConfig+0x52c>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	2b05      	cmp	r3, #5
 80054a6:	d115      	bne.n	80054d4 <HAL_RCC_OscConfig+0x50c>
 80054a8:	4b08      	ldr	r3, [pc, #32]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 80054aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ae:	4a07      	ldr	r2, [pc, #28]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 80054b0:	f043 0304 	orr.w	r3, r3, #4
 80054b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054b8:	4b04      	ldr	r3, [pc, #16]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 80054ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054be:	4a03      	ldr	r2, [pc, #12]	@ (80054cc <HAL_RCC_OscConfig+0x504>)
 80054c0:	f043 0301 	orr.w	r3, r3, #1
 80054c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054c8:	e014      	b.n	80054f4 <HAL_RCC_OscConfig+0x52c>
 80054ca:	bf00      	nop
 80054cc:	40021000 	.word	0x40021000
 80054d0:	40007000 	.word	0x40007000
 80054d4:	4b9d      	ldr	r3, [pc, #628]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 80054d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054da:	4a9c      	ldr	r2, [pc, #624]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 80054dc:	f023 0301 	bic.w	r3, r3, #1
 80054e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054e4:	4b99      	ldr	r3, [pc, #612]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 80054e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054ea:	4a98      	ldr	r2, [pc, #608]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 80054ec:	f023 0304 	bic.w	r3, r3, #4
 80054f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d016      	beq.n	800552a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054fc:	f7fc fc96 	bl	8001e2c <HAL_GetTick>
 8005500:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005502:	e00a      	b.n	800551a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005504:	f7fc fc92 	bl	8001e2c <HAL_GetTick>
 8005508:	4602      	mov	r2, r0
 800550a:	693b      	ldr	r3, [r7, #16]
 800550c:	1ad3      	subs	r3, r2, r3
 800550e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005512:	4293      	cmp	r3, r2
 8005514:	d901      	bls.n	800551a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005516:	2303      	movs	r3, #3
 8005518:	e168      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800551a:	4b8c      	ldr	r3, [pc, #560]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 800551c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005520:	f003 0302 	and.w	r3, r3, #2
 8005524:	2b00      	cmp	r3, #0
 8005526:	d0ed      	beq.n	8005504 <HAL_RCC_OscConfig+0x53c>
 8005528:	e015      	b.n	8005556 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800552a:	f7fc fc7f 	bl	8001e2c <HAL_GetTick>
 800552e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005530:	e00a      	b.n	8005548 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005532:	f7fc fc7b 	bl	8001e2c <HAL_GetTick>
 8005536:	4602      	mov	r2, r0
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	1ad3      	subs	r3, r2, r3
 800553c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005540:	4293      	cmp	r3, r2
 8005542:	d901      	bls.n	8005548 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e151      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005548:	4b80      	ldr	r3, [pc, #512]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 800554a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800554e:	f003 0302 	and.w	r3, r3, #2
 8005552:	2b00      	cmp	r3, #0
 8005554:	d1ed      	bne.n	8005532 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005556:	7ffb      	ldrb	r3, [r7, #31]
 8005558:	2b01      	cmp	r3, #1
 800555a:	d105      	bne.n	8005568 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800555c:	4b7b      	ldr	r3, [pc, #492]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 800555e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005560:	4a7a      	ldr	r2, [pc, #488]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 8005562:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005566:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0320 	and.w	r3, r3, #32
 8005570:	2b00      	cmp	r3, #0
 8005572:	d03c      	beq.n	80055ee <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005578:	2b00      	cmp	r3, #0
 800557a:	d01c      	beq.n	80055b6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800557c:	4b73      	ldr	r3, [pc, #460]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 800557e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005582:	4a72      	ldr	r2, [pc, #456]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 8005584:	f043 0301 	orr.w	r3, r3, #1
 8005588:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800558c:	f7fc fc4e 	bl	8001e2c <HAL_GetTick>
 8005590:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005592:	e008      	b.n	80055a6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005594:	f7fc fc4a 	bl	8001e2c <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	693b      	ldr	r3, [r7, #16]
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d901      	bls.n	80055a6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	e122      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80055a6:	4b69      	ldr	r3, [pc, #420]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 80055a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d0ef      	beq.n	8005594 <HAL_RCC_OscConfig+0x5cc>
 80055b4:	e01b      	b.n	80055ee <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80055b6:	4b65      	ldr	r3, [pc, #404]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 80055b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055bc:	4a63      	ldr	r2, [pc, #396]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 80055be:	f023 0301 	bic.w	r3, r3, #1
 80055c2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055c6:	f7fc fc31 	bl	8001e2c <HAL_GetTick>
 80055ca:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055cc:	e008      	b.n	80055e0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80055ce:	f7fc fc2d 	bl	8001e2c <HAL_GetTick>
 80055d2:	4602      	mov	r2, r0
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	1ad3      	subs	r3, r2, r3
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d901      	bls.n	80055e0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80055dc:	2303      	movs	r3, #3
 80055de:	e105      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055e0:	4b5a      	ldr	r3, [pc, #360]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 80055e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055e6:	f003 0302 	and.w	r3, r3, #2
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d1ef      	bne.n	80055ce <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	f000 80f9 	beq.w	80057ea <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055fc:	2b02      	cmp	r3, #2
 80055fe:	f040 80cf 	bne.w	80057a0 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005602:	4b52      	ldr	r3, [pc, #328]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	f003 0203 	and.w	r2, r3, #3
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005612:	429a      	cmp	r2, r3
 8005614:	d12c      	bne.n	8005670 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005620:	3b01      	subs	r3, #1
 8005622:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005624:	429a      	cmp	r2, r3
 8005626:	d123      	bne.n	8005670 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005632:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005634:	429a      	cmp	r2, r3
 8005636:	d11b      	bne.n	8005670 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005642:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005644:	429a      	cmp	r2, r3
 8005646:	d113      	bne.n	8005670 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005652:	085b      	lsrs	r3, r3, #1
 8005654:	3b01      	subs	r3, #1
 8005656:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005658:	429a      	cmp	r2, r3
 800565a:	d109      	bne.n	8005670 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005666:	085b      	lsrs	r3, r3, #1
 8005668:	3b01      	subs	r3, #1
 800566a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800566c:	429a      	cmp	r2, r3
 800566e:	d071      	beq.n	8005754 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	2b0c      	cmp	r3, #12
 8005674:	d068      	beq.n	8005748 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005676:	4b35      	ldr	r3, [pc, #212]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800567e:	2b00      	cmp	r3, #0
 8005680:	d105      	bne.n	800568e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005682:	4b32      	ldr	r3, [pc, #200]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d001      	beq.n	8005692 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e0ac      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005692:	4b2e      	ldr	r3, [pc, #184]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a2d      	ldr	r2, [pc, #180]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 8005698:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800569c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800569e:	f7fc fbc5 	bl	8001e2c <HAL_GetTick>
 80056a2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056a4:	e008      	b.n	80056b8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056a6:	f7fc fbc1 	bl	8001e2c <HAL_GetTick>
 80056aa:	4602      	mov	r2, r0
 80056ac:	693b      	ldr	r3, [r7, #16]
 80056ae:	1ad3      	subs	r3, r2, r3
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	d901      	bls.n	80056b8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80056b4:	2303      	movs	r3, #3
 80056b6:	e099      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056b8:	4b24      	ldr	r3, [pc, #144]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d1f0      	bne.n	80056a6 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056c4:	4b21      	ldr	r3, [pc, #132]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 80056c6:	68da      	ldr	r2, [r3, #12]
 80056c8:	4b21      	ldr	r3, [pc, #132]	@ (8005750 <HAL_RCC_OscConfig+0x788>)
 80056ca:	4013      	ands	r3, r2
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80056d4:	3a01      	subs	r2, #1
 80056d6:	0112      	lsls	r2, r2, #4
 80056d8:	4311      	orrs	r1, r2
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80056de:	0212      	lsls	r2, r2, #8
 80056e0:	4311      	orrs	r1, r2
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80056e6:	0852      	lsrs	r2, r2, #1
 80056e8:	3a01      	subs	r2, #1
 80056ea:	0552      	lsls	r2, r2, #21
 80056ec:	4311      	orrs	r1, r2
 80056ee:	687a      	ldr	r2, [r7, #4]
 80056f0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80056f2:	0852      	lsrs	r2, r2, #1
 80056f4:	3a01      	subs	r2, #1
 80056f6:	0652      	lsls	r2, r2, #25
 80056f8:	4311      	orrs	r1, r2
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80056fe:	06d2      	lsls	r2, r2, #27
 8005700:	430a      	orrs	r2, r1
 8005702:	4912      	ldr	r1, [pc, #72]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 8005704:	4313      	orrs	r3, r2
 8005706:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005708:	4b10      	ldr	r3, [pc, #64]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	4a0f      	ldr	r2, [pc, #60]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 800570e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005712:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005714:	4b0d      	ldr	r3, [pc, #52]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	4a0c      	ldr	r2, [pc, #48]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 800571a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800571e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005720:	f7fc fb84 	bl	8001e2c <HAL_GetTick>
 8005724:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005726:	e008      	b.n	800573a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005728:	f7fc fb80 	bl	8001e2c <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	2b02      	cmp	r3, #2
 8005734:	d901      	bls.n	800573a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	e058      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800573a:	4b04      	ldr	r3, [pc, #16]	@ (800574c <HAL_RCC_OscConfig+0x784>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d0f0      	beq.n	8005728 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005746:	e050      	b.n	80057ea <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005748:	2301      	movs	r3, #1
 800574a:	e04f      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
 800574c:	40021000 	.word	0x40021000
 8005750:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005754:	4b27      	ldr	r3, [pc, #156]	@ (80057f4 <HAL_RCC_OscConfig+0x82c>)
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800575c:	2b00      	cmp	r3, #0
 800575e:	d144      	bne.n	80057ea <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005760:	4b24      	ldr	r3, [pc, #144]	@ (80057f4 <HAL_RCC_OscConfig+0x82c>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	4a23      	ldr	r2, [pc, #140]	@ (80057f4 <HAL_RCC_OscConfig+0x82c>)
 8005766:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800576a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800576c:	4b21      	ldr	r3, [pc, #132]	@ (80057f4 <HAL_RCC_OscConfig+0x82c>)
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	4a20      	ldr	r2, [pc, #128]	@ (80057f4 <HAL_RCC_OscConfig+0x82c>)
 8005772:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005776:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005778:	f7fc fb58 	bl	8001e2c <HAL_GetTick>
 800577c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800577e:	e008      	b.n	8005792 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005780:	f7fc fb54 	bl	8001e2c <HAL_GetTick>
 8005784:	4602      	mov	r2, r0
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	1ad3      	subs	r3, r2, r3
 800578a:	2b02      	cmp	r3, #2
 800578c:	d901      	bls.n	8005792 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e02c      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005792:	4b18      	ldr	r3, [pc, #96]	@ (80057f4 <HAL_RCC_OscConfig+0x82c>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800579a:	2b00      	cmp	r3, #0
 800579c:	d0f0      	beq.n	8005780 <HAL_RCC_OscConfig+0x7b8>
 800579e:	e024      	b.n	80057ea <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80057a0:	69bb      	ldr	r3, [r7, #24]
 80057a2:	2b0c      	cmp	r3, #12
 80057a4:	d01f      	beq.n	80057e6 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057a6:	4b13      	ldr	r3, [pc, #76]	@ (80057f4 <HAL_RCC_OscConfig+0x82c>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a12      	ldr	r2, [pc, #72]	@ (80057f4 <HAL_RCC_OscConfig+0x82c>)
 80057ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057b2:	f7fc fb3b 	bl	8001e2c <HAL_GetTick>
 80057b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057b8:	e008      	b.n	80057cc <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057ba:	f7fc fb37 	bl	8001e2c <HAL_GetTick>
 80057be:	4602      	mov	r2, r0
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	1ad3      	subs	r3, r2, r3
 80057c4:	2b02      	cmp	r3, #2
 80057c6:	d901      	bls.n	80057cc <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80057c8:	2303      	movs	r3, #3
 80057ca:	e00f      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057cc:	4b09      	ldr	r3, [pc, #36]	@ (80057f4 <HAL_RCC_OscConfig+0x82c>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d1f0      	bne.n	80057ba <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80057d8:	4b06      	ldr	r3, [pc, #24]	@ (80057f4 <HAL_RCC_OscConfig+0x82c>)
 80057da:	68da      	ldr	r2, [r3, #12]
 80057dc:	4905      	ldr	r1, [pc, #20]	@ (80057f4 <HAL_RCC_OscConfig+0x82c>)
 80057de:	4b06      	ldr	r3, [pc, #24]	@ (80057f8 <HAL_RCC_OscConfig+0x830>)
 80057e0:	4013      	ands	r3, r2
 80057e2:	60cb      	str	r3, [r1, #12]
 80057e4:	e001      	b.n	80057ea <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80057e6:	2301      	movs	r3, #1
 80057e8:	e000      	b.n	80057ec <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80057ea:	2300      	movs	r3, #0
}
 80057ec:	4618      	mov	r0, r3
 80057ee:	3720      	adds	r7, #32
 80057f0:	46bd      	mov	sp, r7
 80057f2:	bd80      	pop	{r7, pc}
 80057f4:	40021000 	.word	0x40021000
 80057f8:	feeefffc 	.word	0xfeeefffc

080057fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b086      	sub	sp, #24
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005806:	2300      	movs	r3, #0
 8005808:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2b00      	cmp	r3, #0
 800580e:	d101      	bne.n	8005814 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e11d      	b.n	8005a50 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005814:	4b90      	ldr	r3, [pc, #576]	@ (8005a58 <HAL_RCC_ClockConfig+0x25c>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 030f 	and.w	r3, r3, #15
 800581c:	683a      	ldr	r2, [r7, #0]
 800581e:	429a      	cmp	r2, r3
 8005820:	d910      	bls.n	8005844 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005822:	4b8d      	ldr	r3, [pc, #564]	@ (8005a58 <HAL_RCC_ClockConfig+0x25c>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f023 020f 	bic.w	r2, r3, #15
 800582a:	498b      	ldr	r1, [pc, #556]	@ (8005a58 <HAL_RCC_ClockConfig+0x25c>)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	4313      	orrs	r3, r2
 8005830:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005832:	4b89      	ldr	r3, [pc, #548]	@ (8005a58 <HAL_RCC_ClockConfig+0x25c>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 030f 	and.w	r3, r3, #15
 800583a:	683a      	ldr	r2, [r7, #0]
 800583c:	429a      	cmp	r2, r3
 800583e:	d001      	beq.n	8005844 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005840:	2301      	movs	r3, #1
 8005842:	e105      	b.n	8005a50 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 0302 	and.w	r3, r3, #2
 800584c:	2b00      	cmp	r3, #0
 800584e:	d010      	beq.n	8005872 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	689a      	ldr	r2, [r3, #8]
 8005854:	4b81      	ldr	r3, [pc, #516]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 8005856:	689b      	ldr	r3, [r3, #8]
 8005858:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800585c:	429a      	cmp	r2, r3
 800585e:	d908      	bls.n	8005872 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005860:	4b7e      	ldr	r3, [pc, #504]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	497b      	ldr	r1, [pc, #492]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 800586e:	4313      	orrs	r3, r2
 8005870:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0301 	and.w	r3, r3, #1
 800587a:	2b00      	cmp	r3, #0
 800587c:	d079      	beq.n	8005972 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	2b03      	cmp	r3, #3
 8005884:	d11e      	bne.n	80058c4 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005886:	4b75      	ldr	r3, [pc, #468]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e0dc      	b.n	8005a50 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005896:	f000 fa3b 	bl	8005d10 <RCC_GetSysClockFreqFromPLLSource>
 800589a:	4603      	mov	r3, r0
 800589c:	4a70      	ldr	r2, [pc, #448]	@ (8005a60 <HAL_RCC_ClockConfig+0x264>)
 800589e:	4293      	cmp	r3, r2
 80058a0:	d946      	bls.n	8005930 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80058a2:	4b6e      	ldr	r3, [pc, #440]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d140      	bne.n	8005930 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80058ae:	4b6b      	ldr	r3, [pc, #428]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058b6:	4a69      	ldr	r2, [pc, #420]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 80058b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058bc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80058be:	2380      	movs	r3, #128	@ 0x80
 80058c0:	617b      	str	r3, [r7, #20]
 80058c2:	e035      	b.n	8005930 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	685b      	ldr	r3, [r3, #4]
 80058c8:	2b02      	cmp	r3, #2
 80058ca:	d107      	bne.n	80058dc <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058cc:	4b63      	ldr	r3, [pc, #396]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d115      	bne.n	8005904 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e0b9      	b.n	8005a50 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d107      	bne.n	80058f4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80058e4:	4b5d      	ldr	r3, [pc, #372]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0302 	and.w	r3, r3, #2
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d109      	bne.n	8005904 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	e0ad      	b.n	8005a50 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058f4:	4b59      	ldr	r3, [pc, #356]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d101      	bne.n	8005904 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e0a5      	b.n	8005a50 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005904:	f000 f8b4 	bl	8005a70 <HAL_RCC_GetSysClockFreq>
 8005908:	4603      	mov	r3, r0
 800590a:	4a55      	ldr	r2, [pc, #340]	@ (8005a60 <HAL_RCC_ClockConfig+0x264>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d90f      	bls.n	8005930 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005910:	4b52      	ldr	r3, [pc, #328]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005918:	2b00      	cmp	r3, #0
 800591a:	d109      	bne.n	8005930 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800591c:	4b4f      	ldr	r3, [pc, #316]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005924:	4a4d      	ldr	r2, [pc, #308]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 8005926:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800592a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800592c:	2380      	movs	r3, #128	@ 0x80
 800592e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005930:	4b4a      	ldr	r3, [pc, #296]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	f023 0203 	bic.w	r2, r3, #3
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	4947      	ldr	r1, [pc, #284]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 800593e:	4313      	orrs	r3, r2
 8005940:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005942:	f7fc fa73 	bl	8001e2c <HAL_GetTick>
 8005946:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005948:	e00a      	b.n	8005960 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800594a:	f7fc fa6f 	bl	8001e2c <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	693b      	ldr	r3, [r7, #16]
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005958:	4293      	cmp	r3, r2
 800595a:	d901      	bls.n	8005960 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e077      	b.n	8005a50 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005960:	4b3e      	ldr	r3, [pc, #248]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	f003 020c 	and.w	r2, r3, #12
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685b      	ldr	r3, [r3, #4]
 800596c:	009b      	lsls	r3, r3, #2
 800596e:	429a      	cmp	r2, r3
 8005970:	d1eb      	bne.n	800594a <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005972:	697b      	ldr	r3, [r7, #20]
 8005974:	2b80      	cmp	r3, #128	@ 0x80
 8005976:	d105      	bne.n	8005984 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005978:	4b38      	ldr	r3, [pc, #224]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 800597a:	689b      	ldr	r3, [r3, #8]
 800597c:	4a37      	ldr	r2, [pc, #220]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 800597e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005982:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0302 	and.w	r3, r3, #2
 800598c:	2b00      	cmp	r3, #0
 800598e:	d010      	beq.n	80059b2 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689a      	ldr	r2, [r3, #8]
 8005994:	4b31      	ldr	r3, [pc, #196]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800599c:	429a      	cmp	r2, r3
 800599e:	d208      	bcs.n	80059b2 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059a0:	4b2e      	ldr	r3, [pc, #184]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	689b      	ldr	r3, [r3, #8]
 80059ac:	492b      	ldr	r1, [pc, #172]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 80059ae:	4313      	orrs	r3, r2
 80059b0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059b2:	4b29      	ldr	r3, [pc, #164]	@ (8005a58 <HAL_RCC_ClockConfig+0x25c>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f003 030f 	and.w	r3, r3, #15
 80059ba:	683a      	ldr	r2, [r7, #0]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d210      	bcs.n	80059e2 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059c0:	4b25      	ldr	r3, [pc, #148]	@ (8005a58 <HAL_RCC_ClockConfig+0x25c>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f023 020f 	bic.w	r2, r3, #15
 80059c8:	4923      	ldr	r1, [pc, #140]	@ (8005a58 <HAL_RCC_ClockConfig+0x25c>)
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	4313      	orrs	r3, r2
 80059ce:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059d0:	4b21      	ldr	r3, [pc, #132]	@ (8005a58 <HAL_RCC_ClockConfig+0x25c>)
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	f003 030f 	and.w	r3, r3, #15
 80059d8:	683a      	ldr	r2, [r7, #0]
 80059da:	429a      	cmp	r2, r3
 80059dc:	d001      	beq.n	80059e2 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e036      	b.n	8005a50 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 0304 	and.w	r3, r3, #4
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d008      	beq.n	8005a00 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059ee:	4b1b      	ldr	r3, [pc, #108]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	4918      	ldr	r1, [pc, #96]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 80059fc:	4313      	orrs	r3, r2
 80059fe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0308 	and.w	r3, r3, #8
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d009      	beq.n	8005a20 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a0c:	4b13      	ldr	r3, [pc, #76]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	00db      	lsls	r3, r3, #3
 8005a1a:	4910      	ldr	r1, [pc, #64]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a20:	f000 f826 	bl	8005a70 <HAL_RCC_GetSysClockFreq>
 8005a24:	4602      	mov	r2, r0
 8005a26:	4b0d      	ldr	r3, [pc, #52]	@ (8005a5c <HAL_RCC_ClockConfig+0x260>)
 8005a28:	689b      	ldr	r3, [r3, #8]
 8005a2a:	091b      	lsrs	r3, r3, #4
 8005a2c:	f003 030f 	and.w	r3, r3, #15
 8005a30:	490c      	ldr	r1, [pc, #48]	@ (8005a64 <HAL_RCC_ClockConfig+0x268>)
 8005a32:	5ccb      	ldrb	r3, [r1, r3]
 8005a34:	f003 031f 	and.w	r3, r3, #31
 8005a38:	fa22 f303 	lsr.w	r3, r2, r3
 8005a3c:	4a0a      	ldr	r2, [pc, #40]	@ (8005a68 <HAL_RCC_ClockConfig+0x26c>)
 8005a3e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005a40:	4b0a      	ldr	r3, [pc, #40]	@ (8005a6c <HAL_RCC_ClockConfig+0x270>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4618      	mov	r0, r3
 8005a46:	f7fb ffd7 	bl	80019f8 <HAL_InitTick>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	73fb      	strb	r3, [r7, #15]

  return status;
 8005a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3718      	adds	r7, #24
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	40022000 	.word	0x40022000
 8005a5c:	40021000 	.word	0x40021000
 8005a60:	04c4b400 	.word	0x04c4b400
 8005a64:	080149ec 	.word	0x080149ec
 8005a68:	2000004c 	.word	0x2000004c
 8005a6c:	20000050 	.word	0x20000050

08005a70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a70:	b480      	push	{r7}
 8005a72:	b089      	sub	sp, #36	@ 0x24
 8005a74:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005a76:	2300      	movs	r3, #0
 8005a78:	61fb      	str	r3, [r7, #28]
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a7e:	4b3e      	ldr	r3, [pc, #248]	@ (8005b78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	f003 030c 	and.w	r3, r3, #12
 8005a86:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a88:	4b3b      	ldr	r3, [pc, #236]	@ (8005b78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a8a:	68db      	ldr	r3, [r3, #12]
 8005a8c:	f003 0303 	and.w	r3, r3, #3
 8005a90:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d005      	beq.n	8005aa4 <HAL_RCC_GetSysClockFreq+0x34>
 8005a98:	693b      	ldr	r3, [r7, #16]
 8005a9a:	2b0c      	cmp	r3, #12
 8005a9c:	d121      	bne.n	8005ae2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	2b01      	cmp	r3, #1
 8005aa2:	d11e      	bne.n	8005ae2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005aa4:	4b34      	ldr	r3, [pc, #208]	@ (8005b78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 0308 	and.w	r3, r3, #8
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d107      	bne.n	8005ac0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005ab0:	4b31      	ldr	r3, [pc, #196]	@ (8005b78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ab2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ab6:	0a1b      	lsrs	r3, r3, #8
 8005ab8:	f003 030f 	and.w	r3, r3, #15
 8005abc:	61fb      	str	r3, [r7, #28]
 8005abe:	e005      	b.n	8005acc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005ac0:	4b2d      	ldr	r3, [pc, #180]	@ (8005b78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	091b      	lsrs	r3, r3, #4
 8005ac6:	f003 030f 	and.w	r3, r3, #15
 8005aca:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005acc:	4a2b      	ldr	r2, [pc, #172]	@ (8005b7c <HAL_RCC_GetSysClockFreq+0x10c>)
 8005ace:	69fb      	ldr	r3, [r7, #28]
 8005ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ad4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d10d      	bne.n	8005af8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ae0:	e00a      	b.n	8005af8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	2b04      	cmp	r3, #4
 8005ae6:	d102      	bne.n	8005aee <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005ae8:	4b25      	ldr	r3, [pc, #148]	@ (8005b80 <HAL_RCC_GetSysClockFreq+0x110>)
 8005aea:	61bb      	str	r3, [r7, #24]
 8005aec:	e004      	b.n	8005af8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	2b08      	cmp	r3, #8
 8005af2:	d101      	bne.n	8005af8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005af4:	4b23      	ldr	r3, [pc, #140]	@ (8005b84 <HAL_RCC_GetSysClockFreq+0x114>)
 8005af6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	2b0c      	cmp	r3, #12
 8005afc:	d134      	bne.n	8005b68 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005afe:	4b1e      	ldr	r3, [pc, #120]	@ (8005b78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	f003 0303 	and.w	r3, r3, #3
 8005b06:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	2b02      	cmp	r3, #2
 8005b0c:	d003      	beq.n	8005b16 <HAL_RCC_GetSysClockFreq+0xa6>
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	2b03      	cmp	r3, #3
 8005b12:	d003      	beq.n	8005b1c <HAL_RCC_GetSysClockFreq+0xac>
 8005b14:	e005      	b.n	8005b22 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005b16:	4b1a      	ldr	r3, [pc, #104]	@ (8005b80 <HAL_RCC_GetSysClockFreq+0x110>)
 8005b18:	617b      	str	r3, [r7, #20]
      break;
 8005b1a:	e005      	b.n	8005b28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005b1c:	4b19      	ldr	r3, [pc, #100]	@ (8005b84 <HAL_RCC_GetSysClockFreq+0x114>)
 8005b1e:	617b      	str	r3, [r7, #20]
      break;
 8005b20:	e002      	b.n	8005b28 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	617b      	str	r3, [r7, #20]
      break;
 8005b26:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b28:	4b13      	ldr	r3, [pc, #76]	@ (8005b78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b2a:	68db      	ldr	r3, [r3, #12]
 8005b2c:	091b      	lsrs	r3, r3, #4
 8005b2e:	f003 030f 	and.w	r3, r3, #15
 8005b32:	3301      	adds	r3, #1
 8005b34:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005b36:	4b10      	ldr	r3, [pc, #64]	@ (8005b78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	0a1b      	lsrs	r3, r3, #8
 8005b3c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b40:	697a      	ldr	r2, [r7, #20]
 8005b42:	fb03 f202 	mul.w	r2, r3, r2
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b4c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b4e:	4b0a      	ldr	r3, [pc, #40]	@ (8005b78 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	0e5b      	lsrs	r3, r3, #25
 8005b54:	f003 0303 	and.w	r3, r3, #3
 8005b58:	3301      	adds	r3, #1
 8005b5a:	005b      	lsls	r3, r3, #1
 8005b5c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005b5e:	697a      	ldr	r2, [r7, #20]
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b66:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005b68:	69bb      	ldr	r3, [r7, #24]
}
 8005b6a:	4618      	mov	r0, r3
 8005b6c:	3724      	adds	r7, #36	@ 0x24
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	40021000 	.word	0x40021000
 8005b7c:	08014a04 	.word	0x08014a04
 8005b80:	00f42400 	.word	0x00f42400
 8005b84:	007a1200 	.word	0x007a1200

08005b88 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b8c:	4b03      	ldr	r3, [pc, #12]	@ (8005b9c <HAL_RCC_GetHCLKFreq+0x14>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	46bd      	mov	sp, r7
 8005b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b98:	4770      	bx	lr
 8005b9a:	bf00      	nop
 8005b9c:	2000004c 	.word	0x2000004c

08005ba0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ba0:	b580      	push	{r7, lr}
 8005ba2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005ba4:	f7ff fff0 	bl	8005b88 <HAL_RCC_GetHCLKFreq>
 8005ba8:	4602      	mov	r2, r0
 8005baa:	4b06      	ldr	r3, [pc, #24]	@ (8005bc4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	0a1b      	lsrs	r3, r3, #8
 8005bb0:	f003 0307 	and.w	r3, r3, #7
 8005bb4:	4904      	ldr	r1, [pc, #16]	@ (8005bc8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005bb6:	5ccb      	ldrb	r3, [r1, r3]
 8005bb8:	f003 031f 	and.w	r3, r3, #31
 8005bbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	40021000 	.word	0x40021000
 8005bc8:	080149fc 	.word	0x080149fc

08005bcc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005bd0:	f7ff ffda 	bl	8005b88 <HAL_RCC_GetHCLKFreq>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	4b06      	ldr	r3, [pc, #24]	@ (8005bf0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	0adb      	lsrs	r3, r3, #11
 8005bdc:	f003 0307 	and.w	r3, r3, #7
 8005be0:	4904      	ldr	r1, [pc, #16]	@ (8005bf4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005be2:	5ccb      	ldrb	r3, [r1, r3]
 8005be4:	f003 031f 	and.w	r3, r3, #31
 8005be8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	bd80      	pop	{r7, pc}
 8005bf0:	40021000 	.word	0x40021000
 8005bf4:	080149fc 	.word	0x080149fc

08005bf8 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	220f      	movs	r2, #15
 8005c06:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005c08:	4b12      	ldr	r3, [pc, #72]	@ (8005c54 <HAL_RCC_GetClockConfig+0x5c>)
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f003 0203 	and.w	r2, r3, #3
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005c14:	4b0f      	ldr	r3, [pc, #60]	@ (8005c54 <HAL_RCC_GetClockConfig+0x5c>)
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005c20:	4b0c      	ldr	r3, [pc, #48]	@ (8005c54 <HAL_RCC_GetClockConfig+0x5c>)
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005c2c:	4b09      	ldr	r3, [pc, #36]	@ (8005c54 <HAL_RCC_GetClockConfig+0x5c>)
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	08db      	lsrs	r3, r3, #3
 8005c32:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005c3a:	4b07      	ldr	r3, [pc, #28]	@ (8005c58 <HAL_RCC_GetClockConfig+0x60>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f003 020f 	and.w	r2, r3, #15
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	601a      	str	r2, [r3, #0]
}
 8005c46:	bf00      	nop
 8005c48:	370c      	adds	r7, #12
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop
 8005c54:	40021000 	.word	0x40021000
 8005c58:	40022000 	.word	0x40022000

08005c5c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b086      	sub	sp, #24
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005c64:	2300      	movs	r3, #0
 8005c66:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005c68:	4b27      	ldr	r3, [pc, #156]	@ (8005d08 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d003      	beq.n	8005c7c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005c74:	f7ff f8e4 	bl	8004e40 <HAL_PWREx_GetVoltageRange>
 8005c78:	6178      	str	r0, [r7, #20]
 8005c7a:	e014      	b.n	8005ca6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005c7c:	4b22      	ldr	r3, [pc, #136]	@ (8005d08 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c80:	4a21      	ldr	r2, [pc, #132]	@ (8005d08 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c86:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c88:	4b1f      	ldr	r3, [pc, #124]	@ (8005d08 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c90:	60fb      	str	r3, [r7, #12]
 8005c92:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005c94:	f7ff f8d4 	bl	8004e40 <HAL_PWREx_GetVoltageRange>
 8005c98:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005c9a:	4b1b      	ldr	r3, [pc, #108]	@ (8005d08 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c9e:	4a1a      	ldr	r2, [pc, #104]	@ (8005d08 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ca0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ca4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cac:	d10b      	bne.n	8005cc6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2b80      	cmp	r3, #128	@ 0x80
 8005cb2:	d913      	bls.n	8005cdc <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	2ba0      	cmp	r3, #160	@ 0xa0
 8005cb8:	d902      	bls.n	8005cc0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005cba:	2302      	movs	r3, #2
 8005cbc:	613b      	str	r3, [r7, #16]
 8005cbe:	e00d      	b.n	8005cdc <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	613b      	str	r3, [r7, #16]
 8005cc4:	e00a      	b.n	8005cdc <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2b7f      	cmp	r3, #127	@ 0x7f
 8005cca:	d902      	bls.n	8005cd2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005ccc:	2302      	movs	r3, #2
 8005cce:	613b      	str	r3, [r7, #16]
 8005cd0:	e004      	b.n	8005cdc <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	2b70      	cmp	r3, #112	@ 0x70
 8005cd6:	d101      	bne.n	8005cdc <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005cd8:	2301      	movs	r3, #1
 8005cda:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005cdc:	4b0b      	ldr	r3, [pc, #44]	@ (8005d0c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f023 020f 	bic.w	r2, r3, #15
 8005ce4:	4909      	ldr	r1, [pc, #36]	@ (8005d0c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005cec:	4b07      	ldr	r3, [pc, #28]	@ (8005d0c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 030f 	and.w	r3, r3, #15
 8005cf4:	693a      	ldr	r2, [r7, #16]
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d001      	beq.n	8005cfe <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e000      	b.n	8005d00 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005cfe:	2300      	movs	r3, #0
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3718      	adds	r7, #24
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	40021000 	.word	0x40021000
 8005d0c:	40022000 	.word	0x40022000

08005d10 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b087      	sub	sp, #28
 8005d14:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d16:	4b2d      	ldr	r3, [pc, #180]	@ (8005dcc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	f003 0303 	and.w	r3, r3, #3
 8005d1e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	2b03      	cmp	r3, #3
 8005d24:	d00b      	beq.n	8005d3e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2b03      	cmp	r3, #3
 8005d2a:	d825      	bhi.n	8005d78 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d008      	beq.n	8005d44 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2b02      	cmp	r3, #2
 8005d36:	d11f      	bne.n	8005d78 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005d38:	4b25      	ldr	r3, [pc, #148]	@ (8005dd0 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005d3a:	613b      	str	r3, [r7, #16]
    break;
 8005d3c:	e01f      	b.n	8005d7e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005d3e:	4b25      	ldr	r3, [pc, #148]	@ (8005dd4 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005d40:	613b      	str	r3, [r7, #16]
    break;
 8005d42:	e01c      	b.n	8005d7e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005d44:	4b21      	ldr	r3, [pc, #132]	@ (8005dcc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0308 	and.w	r3, r3, #8
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d107      	bne.n	8005d60 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005d50:	4b1e      	ldr	r3, [pc, #120]	@ (8005dcc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d56:	0a1b      	lsrs	r3, r3, #8
 8005d58:	f003 030f 	and.w	r3, r3, #15
 8005d5c:	617b      	str	r3, [r7, #20]
 8005d5e:	e005      	b.n	8005d6c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005d60:	4b1a      	ldr	r3, [pc, #104]	@ (8005dcc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	091b      	lsrs	r3, r3, #4
 8005d66:	f003 030f 	and.w	r3, r3, #15
 8005d6a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005d6c:	4a1a      	ldr	r2, [pc, #104]	@ (8005dd8 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005d6e:	697b      	ldr	r3, [r7, #20]
 8005d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d74:	613b      	str	r3, [r7, #16]
    break;
 8005d76:	e002      	b.n	8005d7e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	613b      	str	r3, [r7, #16]
    break;
 8005d7c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005d7e:	4b13      	ldr	r3, [pc, #76]	@ (8005dcc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	091b      	lsrs	r3, r3, #4
 8005d84:	f003 030f 	and.w	r3, r3, #15
 8005d88:	3301      	adds	r3, #1
 8005d8a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005d8c:	4b0f      	ldr	r3, [pc, #60]	@ (8005dcc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	0a1b      	lsrs	r3, r3, #8
 8005d92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	fb03 f202 	mul.w	r2, r3, r2
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005da2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005da4:	4b09      	ldr	r3, [pc, #36]	@ (8005dcc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005da6:	68db      	ldr	r3, [r3, #12]
 8005da8:	0e5b      	lsrs	r3, r3, #25
 8005daa:	f003 0303 	and.w	r3, r3, #3
 8005dae:	3301      	adds	r3, #1
 8005db0:	005b      	lsls	r3, r3, #1
 8005db2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005db4:	693a      	ldr	r2, [r7, #16]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dbc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005dbe:	683b      	ldr	r3, [r7, #0]
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	371c      	adds	r7, #28
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dca:	4770      	bx	lr
 8005dcc:	40021000 	.word	0x40021000
 8005dd0:	00f42400 	.word	0x00f42400
 8005dd4:	007a1200 	.word	0x007a1200
 8005dd8:	08014a04 	.word	0x08014a04

08005ddc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b086      	sub	sp, #24
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005de4:	2300      	movs	r3, #0
 8005de6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005de8:	2300      	movs	r3, #0
 8005dea:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d040      	beq.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005dfc:	2b80      	cmp	r3, #128	@ 0x80
 8005dfe:	d02a      	beq.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005e00:	2b80      	cmp	r3, #128	@ 0x80
 8005e02:	d825      	bhi.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005e04:	2b60      	cmp	r3, #96	@ 0x60
 8005e06:	d026      	beq.n	8005e56 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005e08:	2b60      	cmp	r3, #96	@ 0x60
 8005e0a:	d821      	bhi.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005e0c:	2b40      	cmp	r3, #64	@ 0x40
 8005e0e:	d006      	beq.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005e10:	2b40      	cmp	r3, #64	@ 0x40
 8005e12:	d81d      	bhi.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d009      	beq.n	8005e2c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005e18:	2b20      	cmp	r3, #32
 8005e1a:	d010      	beq.n	8005e3e <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005e1c:	e018      	b.n	8005e50 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005e1e:	4b89      	ldr	r3, [pc, #548]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	4a88      	ldr	r2, [pc, #544]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e28:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e2a:	e015      	b.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	3304      	adds	r3, #4
 8005e30:	2100      	movs	r1, #0
 8005e32:	4618      	mov	r0, r3
 8005e34:	f000 fb02 	bl	800643c <RCCEx_PLLSAI1_Config>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e3c:	e00c      	b.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	3320      	adds	r3, #32
 8005e42:	2100      	movs	r1, #0
 8005e44:	4618      	mov	r0, r3
 8005e46:	f000 fbed 	bl	8006624 <RCCEx_PLLSAI2_Config>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e4e:	e003      	b.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e50:	2301      	movs	r3, #1
 8005e52:	74fb      	strb	r3, [r7, #19]
      break;
 8005e54:	e000      	b.n	8005e58 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005e56:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e58:	7cfb      	ldrb	r3, [r7, #19]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d10b      	bne.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e5e:	4b79      	ldr	r3, [pc, #484]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e60:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e64:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e6c:	4975      	ldr	r1, [pc, #468]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005e74:	e001      	b.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e76:	7cfb      	ldrb	r3, [r7, #19]
 8005e78:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d047      	beq.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e8e:	d030      	beq.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005e90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005e94:	d82a      	bhi.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005e96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005e9a:	d02a      	beq.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005e9c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ea0:	d824      	bhi.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005ea2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ea6:	d008      	beq.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005ea8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005eac:	d81e      	bhi.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d00a      	beq.n	8005ec8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005eb2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005eb6:	d010      	beq.n	8005eda <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005eb8:	e018      	b.n	8005eec <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005eba:	4b62      	ldr	r3, [pc, #392]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	4a61      	ldr	r2, [pc, #388]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ec0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ec4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005ec6:	e015      	b.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	3304      	adds	r3, #4
 8005ecc:	2100      	movs	r1, #0
 8005ece:	4618      	mov	r0, r3
 8005ed0:	f000 fab4 	bl	800643c <RCCEx_PLLSAI1_Config>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005ed8:	e00c      	b.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	3320      	adds	r3, #32
 8005ede:	2100      	movs	r1, #0
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f000 fb9f 	bl	8006624 <RCCEx_PLLSAI2_Config>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005eea:	e003      	b.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005eec:	2301      	movs	r3, #1
 8005eee:	74fb      	strb	r3, [r7, #19]
      break;
 8005ef0:	e000      	b.n	8005ef4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005ef2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ef4:	7cfb      	ldrb	r3, [r7, #19]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d10b      	bne.n	8005f12 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005efa:	4b52      	ldr	r3, [pc, #328]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005efc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f08:	494e      	ldr	r1, [pc, #312]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f0a:	4313      	orrs	r3, r2
 8005f0c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005f10:	e001      	b.n	8005f16 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f12:	7cfb      	ldrb	r3, [r7, #19]
 8005f14:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	f000 809f 	beq.w	8006062 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f24:	2300      	movs	r3, #0
 8005f26:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005f28:	4b46      	ldr	r3, [pc, #280]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d101      	bne.n	8005f38 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005f34:	2301      	movs	r3, #1
 8005f36:	e000      	b.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005f38:	2300      	movs	r3, #0
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d00d      	beq.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f3e:	4b41      	ldr	r3, [pc, #260]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f42:	4a40      	ldr	r2, [pc, #256]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f48:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f4a:	4b3e      	ldr	r3, [pc, #248]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f52:	60bb      	str	r3, [r7, #8]
 8005f54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f56:	2301      	movs	r3, #1
 8005f58:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f5a:	4b3b      	ldr	r3, [pc, #236]	@ (8006048 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a3a      	ldr	r2, [pc, #232]	@ (8006048 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005f60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f64:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f66:	f7fb ff61 	bl	8001e2c <HAL_GetTick>
 8005f6a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f6c:	e009      	b.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f6e:	f7fb ff5d 	bl	8001e2c <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	2b02      	cmp	r3, #2
 8005f7a:	d902      	bls.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	74fb      	strb	r3, [r7, #19]
        break;
 8005f80:	e005      	b.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f82:	4b31      	ldr	r3, [pc, #196]	@ (8006048 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d0ef      	beq.n	8005f6e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005f8e:	7cfb      	ldrb	r3, [r7, #19]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d15b      	bne.n	800604c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005f94:	4b2b      	ldr	r3, [pc, #172]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005f9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f9e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d01f      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	429a      	cmp	r2, r3
 8005fb0:	d019      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005fb2:	4b24      	ldr	r3, [pc, #144]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fb8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fbc:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fbe:	4b21      	ldr	r3, [pc, #132]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fc4:	4a1f      	ldr	r2, [pc, #124]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005fca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005fce:	4b1d      	ldr	r3, [pc, #116]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fd4:	4a1b      	ldr	r2, [pc, #108]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005fde:	4a19      	ldr	r2, [pc, #100]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	f003 0301 	and.w	r3, r3, #1
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d016      	beq.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ff0:	f7fb ff1c 	bl	8001e2c <HAL_GetTick>
 8005ff4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ff6:	e00b      	b.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ff8:	f7fb ff18 	bl	8001e2c <HAL_GetTick>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	1ad3      	subs	r3, r2, r3
 8006002:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006006:	4293      	cmp	r3, r2
 8006008:	d902      	bls.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800600a:	2303      	movs	r3, #3
 800600c:	74fb      	strb	r3, [r7, #19]
            break;
 800600e:	e006      	b.n	800601e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006010:	4b0c      	ldr	r3, [pc, #48]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006012:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006016:	f003 0302 	and.w	r3, r3, #2
 800601a:	2b00      	cmp	r3, #0
 800601c:	d0ec      	beq.n	8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800601e:	7cfb      	ldrb	r3, [r7, #19]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d10c      	bne.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006024:	4b07      	ldr	r3, [pc, #28]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006026:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800602a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006034:	4903      	ldr	r1, [pc, #12]	@ (8006044 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006036:	4313      	orrs	r3, r2
 8006038:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800603c:	e008      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800603e:	7cfb      	ldrb	r3, [r7, #19]
 8006040:	74bb      	strb	r3, [r7, #18]
 8006042:	e005      	b.n	8006050 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006044:	40021000 	.word	0x40021000
 8006048:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800604c:	7cfb      	ldrb	r3, [r7, #19]
 800604e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006050:	7c7b      	ldrb	r3, [r7, #17]
 8006052:	2b01      	cmp	r3, #1
 8006054:	d105      	bne.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006056:	4ba0      	ldr	r3, [pc, #640]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800605a:	4a9f      	ldr	r2, [pc, #636]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800605c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006060:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 0301 	and.w	r3, r3, #1
 800606a:	2b00      	cmp	r3, #0
 800606c:	d00a      	beq.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800606e:	4b9a      	ldr	r3, [pc, #616]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006070:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006074:	f023 0203 	bic.w	r2, r3, #3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800607c:	4996      	ldr	r1, [pc, #600]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800607e:	4313      	orrs	r3, r2
 8006080:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0302 	and.w	r3, r3, #2
 800608c:	2b00      	cmp	r3, #0
 800608e:	d00a      	beq.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006090:	4b91      	ldr	r3, [pc, #580]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006092:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006096:	f023 020c 	bic.w	r2, r3, #12
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800609e:	498e      	ldr	r1, [pc, #568]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060a0:	4313      	orrs	r3, r2
 80060a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f003 0304 	and.w	r3, r3, #4
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d00a      	beq.n	80060c8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80060b2:	4b89      	ldr	r3, [pc, #548]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060b8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060c0:	4985      	ldr	r1, [pc, #532]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060c2:	4313      	orrs	r3, r2
 80060c4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 0308 	and.w	r3, r3, #8
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d00a      	beq.n	80060ea <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80060d4:	4b80      	ldr	r3, [pc, #512]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060da:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80060e2:	497d      	ldr	r1, [pc, #500]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060e4:	4313      	orrs	r3, r2
 80060e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f003 0310 	and.w	r3, r3, #16
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d00a      	beq.n	800610c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80060f6:	4b78      	ldr	r3, [pc, #480]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006104:	4974      	ldr	r1, [pc, #464]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006106:	4313      	orrs	r3, r2
 8006108:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0320 	and.w	r3, r3, #32
 8006114:	2b00      	cmp	r3, #0
 8006116:	d00a      	beq.n	800612e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006118:	4b6f      	ldr	r3, [pc, #444]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800611a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800611e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006126:	496c      	ldr	r1, [pc, #432]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006128:	4313      	orrs	r3, r2
 800612a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006136:	2b00      	cmp	r3, #0
 8006138:	d00a      	beq.n	8006150 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800613a:	4b67      	ldr	r3, [pc, #412]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800613c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006140:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006148:	4963      	ldr	r1, [pc, #396]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800614a:	4313      	orrs	r3, r2
 800614c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006158:	2b00      	cmp	r3, #0
 800615a:	d00a      	beq.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800615c:	4b5e      	ldr	r3, [pc, #376]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800615e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006162:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800616a:	495b      	ldr	r1, [pc, #364]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800616c:	4313      	orrs	r3, r2
 800616e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00a      	beq.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800617e:	4b56      	ldr	r3, [pc, #344]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006180:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006184:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800618c:	4952      	ldr	r1, [pc, #328]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800618e:	4313      	orrs	r3, r2
 8006190:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800619c:	2b00      	cmp	r3, #0
 800619e:	d00a      	beq.n	80061b6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80061a0:	4b4d      	ldr	r3, [pc, #308]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061a6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061ae:	494a      	ldr	r1, [pc, #296]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061b0:	4313      	orrs	r3, r2
 80061b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d00a      	beq.n	80061d8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80061c2:	4b45      	ldr	r3, [pc, #276]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061d0:	4941      	ldr	r1, [pc, #260]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061d2:	4313      	orrs	r3, r2
 80061d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d00a      	beq.n	80061fa <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80061e4:	4b3c      	ldr	r3, [pc, #240]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80061ea:	f023 0203 	bic.w	r2, r3, #3
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061f2:	4939      	ldr	r1, [pc, #228]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061f4:	4313      	orrs	r3, r2
 80061f6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006202:	2b00      	cmp	r3, #0
 8006204:	d028      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006206:	4b34      	ldr	r3, [pc, #208]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006208:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800620c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006214:	4930      	ldr	r1, [pc, #192]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006216:	4313      	orrs	r3, r2
 8006218:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006220:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006224:	d106      	bne.n	8006234 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006226:	4b2c      	ldr	r3, [pc, #176]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006228:	68db      	ldr	r3, [r3, #12]
 800622a:	4a2b      	ldr	r2, [pc, #172]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800622c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006230:	60d3      	str	r3, [r2, #12]
 8006232:	e011      	b.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006238:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800623c:	d10c      	bne.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	3304      	adds	r3, #4
 8006242:	2101      	movs	r1, #1
 8006244:	4618      	mov	r0, r3
 8006246:	f000 f8f9 	bl	800643c <RCCEx_PLLSAI1_Config>
 800624a:	4603      	mov	r3, r0
 800624c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800624e:	7cfb      	ldrb	r3, [r7, #19]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d001      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8006254:	7cfb      	ldrb	r3, [r7, #19]
 8006256:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d04d      	beq.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006268:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800626c:	d108      	bne.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800626e:	4b1a      	ldr	r3, [pc, #104]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006270:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006274:	4a18      	ldr	r2, [pc, #96]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006276:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800627a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800627e:	e012      	b.n	80062a6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006280:	4b15      	ldr	r3, [pc, #84]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006282:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006286:	4a14      	ldr	r2, [pc, #80]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006288:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800628c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006290:	4b11      	ldr	r3, [pc, #68]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006296:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800629e:	490e      	ldr	r1, [pc, #56]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062a0:	4313      	orrs	r3, r2
 80062a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062aa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062ae:	d106      	bne.n	80062be <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062b0:	4b09      	ldr	r3, [pc, #36]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	4a08      	ldr	r2, [pc, #32]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062ba:	60d3      	str	r3, [r2, #12]
 80062bc:	e020      	b.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062c6:	d109      	bne.n	80062dc <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80062c8:	4b03      	ldr	r3, [pc, #12]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062ca:	68db      	ldr	r3, [r3, #12]
 80062cc:	4a02      	ldr	r2, [pc, #8]	@ (80062d8 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062d2:	60d3      	str	r3, [r2, #12]
 80062d4:	e014      	b.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80062d6:	bf00      	nop
 80062d8:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80062e4:	d10c      	bne.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	3304      	adds	r3, #4
 80062ea:	2101      	movs	r1, #1
 80062ec:	4618      	mov	r0, r3
 80062ee:	f000 f8a5 	bl	800643c <RCCEx_PLLSAI1_Config>
 80062f2:	4603      	mov	r3, r0
 80062f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80062f6:	7cfb      	ldrb	r3, [r7, #19]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d001      	beq.n	8006300 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80062fc:	7cfb      	ldrb	r3, [r7, #19]
 80062fe:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006308:	2b00      	cmp	r3, #0
 800630a:	d028      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800630c:	4b4a      	ldr	r3, [pc, #296]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800630e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006312:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800631a:	4947      	ldr	r1, [pc, #284]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800631c:	4313      	orrs	r3, r2
 800631e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006326:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800632a:	d106      	bne.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800632c:	4b42      	ldr	r3, [pc, #264]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800632e:	68db      	ldr	r3, [r3, #12]
 8006330:	4a41      	ldr	r2, [pc, #260]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006332:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006336:	60d3      	str	r3, [r2, #12]
 8006338:	e011      	b.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800633e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006342:	d10c      	bne.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	3304      	adds	r3, #4
 8006348:	2101      	movs	r1, #1
 800634a:	4618      	mov	r0, r3
 800634c:	f000 f876 	bl	800643c <RCCEx_PLLSAI1_Config>
 8006350:	4603      	mov	r3, r0
 8006352:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006354:	7cfb      	ldrb	r3, [r7, #19]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d001      	beq.n	800635e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800635a:	7cfb      	ldrb	r3, [r7, #19]
 800635c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006366:	2b00      	cmp	r3, #0
 8006368:	d01e      	beq.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800636a:	4b33      	ldr	r3, [pc, #204]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800636c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006370:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800637a:	492f      	ldr	r1, [pc, #188]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800637c:	4313      	orrs	r3, r2
 800637e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006388:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800638c:	d10c      	bne.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	3304      	adds	r3, #4
 8006392:	2102      	movs	r1, #2
 8006394:	4618      	mov	r0, r3
 8006396:	f000 f851 	bl	800643c <RCCEx_PLLSAI1_Config>
 800639a:	4603      	mov	r3, r0
 800639c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800639e:	7cfb      	ldrb	r3, [r7, #19]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d001      	beq.n	80063a8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80063a4:	7cfb      	ldrb	r3, [r7, #19]
 80063a6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d00b      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80063b4:	4b20      	ldr	r3, [pc, #128]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063ba:	f023 0204 	bic.w	r2, r3, #4
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063c4:	491c      	ldr	r1, [pc, #112]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063c6:	4313      	orrs	r3, r2
 80063c8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00b      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80063d8:	4b17      	ldr	r3, [pc, #92]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063da:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063de:	f023 0218 	bic.w	r2, r3, #24
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063e8:	4913      	ldr	r1, [pc, #76]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d017      	beq.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80063fc:	4b0e      	ldr	r3, [pc, #56]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006402:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800640c:	490a      	ldr	r1, [pc, #40]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800640e:	4313      	orrs	r3, r2
 8006410:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800641a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800641e:	d105      	bne.n	800642c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006420:	4b05      	ldr	r3, [pc, #20]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	4a04      	ldr	r2, [pc, #16]	@ (8006438 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006426:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800642a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800642c:	7cbb      	ldrb	r3, [r7, #18]
}
 800642e:	4618      	mov	r0, r3
 8006430:	3718      	adds	r7, #24
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	40021000 	.word	0x40021000

0800643c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006446:	2300      	movs	r3, #0
 8006448:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800644a:	4b72      	ldr	r3, [pc, #456]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 800644c:	68db      	ldr	r3, [r3, #12]
 800644e:	f003 0303 	and.w	r3, r3, #3
 8006452:	2b00      	cmp	r3, #0
 8006454:	d00e      	beq.n	8006474 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006456:	4b6f      	ldr	r3, [pc, #444]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006458:	68db      	ldr	r3, [r3, #12]
 800645a:	f003 0203 	and.w	r2, r3, #3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	429a      	cmp	r2, r3
 8006464:	d103      	bne.n	800646e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
       ||
 800646a:	2b00      	cmp	r3, #0
 800646c:	d142      	bne.n	80064f4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	73fb      	strb	r3, [r7, #15]
 8006472:	e03f      	b.n	80064f4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	2b03      	cmp	r3, #3
 800647a:	d018      	beq.n	80064ae <RCCEx_PLLSAI1_Config+0x72>
 800647c:	2b03      	cmp	r3, #3
 800647e:	d825      	bhi.n	80064cc <RCCEx_PLLSAI1_Config+0x90>
 8006480:	2b01      	cmp	r3, #1
 8006482:	d002      	beq.n	800648a <RCCEx_PLLSAI1_Config+0x4e>
 8006484:	2b02      	cmp	r3, #2
 8006486:	d009      	beq.n	800649c <RCCEx_PLLSAI1_Config+0x60>
 8006488:	e020      	b.n	80064cc <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800648a:	4b62      	ldr	r3, [pc, #392]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0302 	and.w	r3, r3, #2
 8006492:	2b00      	cmp	r3, #0
 8006494:	d11d      	bne.n	80064d2 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800649a:	e01a      	b.n	80064d2 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800649c:	4b5d      	ldr	r3, [pc, #372]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d116      	bne.n	80064d6 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80064ac:	e013      	b.n	80064d6 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80064ae:	4b59      	ldr	r3, [pc, #356]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d10f      	bne.n	80064da <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80064ba:	4b56      	ldr	r3, [pc, #344]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d109      	bne.n	80064da <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80064c6:	2301      	movs	r3, #1
 80064c8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80064ca:	e006      	b.n	80064da <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	73fb      	strb	r3, [r7, #15]
      break;
 80064d0:	e004      	b.n	80064dc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80064d2:	bf00      	nop
 80064d4:	e002      	b.n	80064dc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80064d6:	bf00      	nop
 80064d8:	e000      	b.n	80064dc <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80064da:	bf00      	nop
    }

    if(status == HAL_OK)
 80064dc:	7bfb      	ldrb	r3, [r7, #15]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d108      	bne.n	80064f4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80064e2:	4b4c      	ldr	r3, [pc, #304]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	f023 0203 	bic.w	r2, r3, #3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4949      	ldr	r1, [pc, #292]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064f0:	4313      	orrs	r3, r2
 80064f2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80064f4:	7bfb      	ldrb	r3, [r7, #15]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	f040 8086 	bne.w	8006608 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80064fc:	4b45      	ldr	r3, [pc, #276]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a44      	ldr	r2, [pc, #272]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006502:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006506:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006508:	f7fb fc90 	bl	8001e2c <HAL_GetTick>
 800650c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800650e:	e009      	b.n	8006524 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006510:	f7fb fc8c 	bl	8001e2c <HAL_GetTick>
 8006514:	4602      	mov	r2, r0
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	2b02      	cmp	r3, #2
 800651c:	d902      	bls.n	8006524 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	73fb      	strb	r3, [r7, #15]
        break;
 8006522:	e005      	b.n	8006530 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006524:	4b3b      	ldr	r3, [pc, #236]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800652c:	2b00      	cmp	r3, #0
 800652e:	d1ef      	bne.n	8006510 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006530:	7bfb      	ldrb	r3, [r7, #15]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d168      	bne.n	8006608 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006536:	683b      	ldr	r3, [r7, #0]
 8006538:	2b00      	cmp	r3, #0
 800653a:	d113      	bne.n	8006564 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800653c:	4b35      	ldr	r3, [pc, #212]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 800653e:	691a      	ldr	r2, [r3, #16]
 8006540:	4b35      	ldr	r3, [pc, #212]	@ (8006618 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006542:	4013      	ands	r3, r2
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	6892      	ldr	r2, [r2, #8]
 8006548:	0211      	lsls	r1, r2, #8
 800654a:	687a      	ldr	r2, [r7, #4]
 800654c:	68d2      	ldr	r2, [r2, #12]
 800654e:	06d2      	lsls	r2, r2, #27
 8006550:	4311      	orrs	r1, r2
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	6852      	ldr	r2, [r2, #4]
 8006556:	3a01      	subs	r2, #1
 8006558:	0112      	lsls	r2, r2, #4
 800655a:	430a      	orrs	r2, r1
 800655c:	492d      	ldr	r1, [pc, #180]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 800655e:	4313      	orrs	r3, r2
 8006560:	610b      	str	r3, [r1, #16]
 8006562:	e02d      	b.n	80065c0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	2b01      	cmp	r3, #1
 8006568:	d115      	bne.n	8006596 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800656a:	4b2a      	ldr	r3, [pc, #168]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 800656c:	691a      	ldr	r2, [r3, #16]
 800656e:	4b2b      	ldr	r3, [pc, #172]	@ (800661c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006570:	4013      	ands	r3, r2
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	6892      	ldr	r2, [r2, #8]
 8006576:	0211      	lsls	r1, r2, #8
 8006578:	687a      	ldr	r2, [r7, #4]
 800657a:	6912      	ldr	r2, [r2, #16]
 800657c:	0852      	lsrs	r2, r2, #1
 800657e:	3a01      	subs	r2, #1
 8006580:	0552      	lsls	r2, r2, #21
 8006582:	4311      	orrs	r1, r2
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	6852      	ldr	r2, [r2, #4]
 8006588:	3a01      	subs	r2, #1
 800658a:	0112      	lsls	r2, r2, #4
 800658c:	430a      	orrs	r2, r1
 800658e:	4921      	ldr	r1, [pc, #132]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006590:	4313      	orrs	r3, r2
 8006592:	610b      	str	r3, [r1, #16]
 8006594:	e014      	b.n	80065c0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006596:	4b1f      	ldr	r3, [pc, #124]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006598:	691a      	ldr	r2, [r3, #16]
 800659a:	4b21      	ldr	r3, [pc, #132]	@ (8006620 <RCCEx_PLLSAI1_Config+0x1e4>)
 800659c:	4013      	ands	r3, r2
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	6892      	ldr	r2, [r2, #8]
 80065a2:	0211      	lsls	r1, r2, #8
 80065a4:	687a      	ldr	r2, [r7, #4]
 80065a6:	6952      	ldr	r2, [r2, #20]
 80065a8:	0852      	lsrs	r2, r2, #1
 80065aa:	3a01      	subs	r2, #1
 80065ac:	0652      	lsls	r2, r2, #25
 80065ae:	4311      	orrs	r1, r2
 80065b0:	687a      	ldr	r2, [r7, #4]
 80065b2:	6852      	ldr	r2, [r2, #4]
 80065b4:	3a01      	subs	r2, #1
 80065b6:	0112      	lsls	r2, r2, #4
 80065b8:	430a      	orrs	r2, r1
 80065ba:	4916      	ldr	r1, [pc, #88]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065bc:	4313      	orrs	r3, r2
 80065be:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80065c0:	4b14      	ldr	r3, [pc, #80]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a13      	ldr	r2, [pc, #76]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065c6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80065ca:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065cc:	f7fb fc2e 	bl	8001e2c <HAL_GetTick>
 80065d0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80065d2:	e009      	b.n	80065e8 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80065d4:	f7fb fc2a 	bl	8001e2c <HAL_GetTick>
 80065d8:	4602      	mov	r2, r0
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	1ad3      	subs	r3, r2, r3
 80065de:	2b02      	cmp	r3, #2
 80065e0:	d902      	bls.n	80065e8 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	73fb      	strb	r3, [r7, #15]
          break;
 80065e6:	e005      	b.n	80065f4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80065e8:	4b0a      	ldr	r3, [pc, #40]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d0ef      	beq.n	80065d4 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80065f4:	7bfb      	ldrb	r3, [r7, #15]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d106      	bne.n	8006608 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80065fa:	4b06      	ldr	r3, [pc, #24]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065fc:	691a      	ldr	r2, [r3, #16]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	699b      	ldr	r3, [r3, #24]
 8006602:	4904      	ldr	r1, [pc, #16]	@ (8006614 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006604:	4313      	orrs	r3, r2
 8006606:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006608:	7bfb      	ldrb	r3, [r7, #15]
}
 800660a:	4618      	mov	r0, r3
 800660c:	3710      	adds	r7, #16
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	40021000 	.word	0x40021000
 8006618:	07ff800f 	.word	0x07ff800f
 800661c:	ff9f800f 	.word	0xff9f800f
 8006620:	f9ff800f 	.word	0xf9ff800f

08006624 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	6078      	str	r0, [r7, #4]
 800662c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800662e:	2300      	movs	r3, #0
 8006630:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006632:	4b72      	ldr	r3, [pc, #456]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006634:	68db      	ldr	r3, [r3, #12]
 8006636:	f003 0303 	and.w	r3, r3, #3
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00e      	beq.n	800665c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800663e:	4b6f      	ldr	r3, [pc, #444]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	f003 0203 	and.w	r2, r3, #3
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	429a      	cmp	r2, r3
 800664c:	d103      	bne.n	8006656 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
       ||
 8006652:	2b00      	cmp	r3, #0
 8006654:	d142      	bne.n	80066dc <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006656:	2301      	movs	r3, #1
 8006658:	73fb      	strb	r3, [r7, #15]
 800665a:	e03f      	b.n	80066dc <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2b03      	cmp	r3, #3
 8006662:	d018      	beq.n	8006696 <RCCEx_PLLSAI2_Config+0x72>
 8006664:	2b03      	cmp	r3, #3
 8006666:	d825      	bhi.n	80066b4 <RCCEx_PLLSAI2_Config+0x90>
 8006668:	2b01      	cmp	r3, #1
 800666a:	d002      	beq.n	8006672 <RCCEx_PLLSAI2_Config+0x4e>
 800666c:	2b02      	cmp	r3, #2
 800666e:	d009      	beq.n	8006684 <RCCEx_PLLSAI2_Config+0x60>
 8006670:	e020      	b.n	80066b4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006672:	4b62      	ldr	r3, [pc, #392]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	f003 0302 	and.w	r3, r3, #2
 800667a:	2b00      	cmp	r3, #0
 800667c:	d11d      	bne.n	80066ba <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006682:	e01a      	b.n	80066ba <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006684:	4b5d      	ldr	r3, [pc, #372]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800668c:	2b00      	cmp	r3, #0
 800668e:	d116      	bne.n	80066be <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006690:	2301      	movs	r3, #1
 8006692:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006694:	e013      	b.n	80066be <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006696:	4b59      	ldr	r3, [pc, #356]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d10f      	bne.n	80066c2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80066a2:	4b56      	ldr	r3, [pc, #344]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d109      	bne.n	80066c2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80066b2:	e006      	b.n	80066c2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80066b4:	2301      	movs	r3, #1
 80066b6:	73fb      	strb	r3, [r7, #15]
      break;
 80066b8:	e004      	b.n	80066c4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80066ba:	bf00      	nop
 80066bc:	e002      	b.n	80066c4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80066be:	bf00      	nop
 80066c0:	e000      	b.n	80066c4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80066c2:	bf00      	nop
    }

    if(status == HAL_OK)
 80066c4:	7bfb      	ldrb	r3, [r7, #15]
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d108      	bne.n	80066dc <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80066ca:	4b4c      	ldr	r3, [pc, #304]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	f023 0203 	bic.w	r2, r3, #3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	4949      	ldr	r1, [pc, #292]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 80066d8:	4313      	orrs	r3, r2
 80066da:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80066dc:	7bfb      	ldrb	r3, [r7, #15]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	f040 8086 	bne.w	80067f0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80066e4:	4b45      	ldr	r3, [pc, #276]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	4a44      	ldr	r2, [pc, #272]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 80066ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80066f0:	f7fb fb9c 	bl	8001e2c <HAL_GetTick>
 80066f4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80066f6:	e009      	b.n	800670c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80066f8:	f7fb fb98 	bl	8001e2c <HAL_GetTick>
 80066fc:	4602      	mov	r2, r0
 80066fe:	68bb      	ldr	r3, [r7, #8]
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	2b02      	cmp	r3, #2
 8006704:	d902      	bls.n	800670c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006706:	2303      	movs	r3, #3
 8006708:	73fb      	strb	r3, [r7, #15]
        break;
 800670a:	e005      	b.n	8006718 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800670c:	4b3b      	ldr	r3, [pc, #236]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006714:	2b00      	cmp	r3, #0
 8006716:	d1ef      	bne.n	80066f8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006718:	7bfb      	ldrb	r3, [r7, #15]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d168      	bne.n	80067f0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	2b00      	cmp	r3, #0
 8006722:	d113      	bne.n	800674c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006724:	4b35      	ldr	r3, [pc, #212]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006726:	695a      	ldr	r2, [r3, #20]
 8006728:	4b35      	ldr	r3, [pc, #212]	@ (8006800 <RCCEx_PLLSAI2_Config+0x1dc>)
 800672a:	4013      	ands	r3, r2
 800672c:	687a      	ldr	r2, [r7, #4]
 800672e:	6892      	ldr	r2, [r2, #8]
 8006730:	0211      	lsls	r1, r2, #8
 8006732:	687a      	ldr	r2, [r7, #4]
 8006734:	68d2      	ldr	r2, [r2, #12]
 8006736:	06d2      	lsls	r2, r2, #27
 8006738:	4311      	orrs	r1, r2
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	6852      	ldr	r2, [r2, #4]
 800673e:	3a01      	subs	r2, #1
 8006740:	0112      	lsls	r2, r2, #4
 8006742:	430a      	orrs	r2, r1
 8006744:	492d      	ldr	r1, [pc, #180]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006746:	4313      	orrs	r3, r2
 8006748:	614b      	str	r3, [r1, #20]
 800674a:	e02d      	b.n	80067a8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	2b01      	cmp	r3, #1
 8006750:	d115      	bne.n	800677e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006752:	4b2a      	ldr	r3, [pc, #168]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006754:	695a      	ldr	r2, [r3, #20]
 8006756:	4b2b      	ldr	r3, [pc, #172]	@ (8006804 <RCCEx_PLLSAI2_Config+0x1e0>)
 8006758:	4013      	ands	r3, r2
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	6892      	ldr	r2, [r2, #8]
 800675e:	0211      	lsls	r1, r2, #8
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	6912      	ldr	r2, [r2, #16]
 8006764:	0852      	lsrs	r2, r2, #1
 8006766:	3a01      	subs	r2, #1
 8006768:	0552      	lsls	r2, r2, #21
 800676a:	4311      	orrs	r1, r2
 800676c:	687a      	ldr	r2, [r7, #4]
 800676e:	6852      	ldr	r2, [r2, #4]
 8006770:	3a01      	subs	r2, #1
 8006772:	0112      	lsls	r2, r2, #4
 8006774:	430a      	orrs	r2, r1
 8006776:	4921      	ldr	r1, [pc, #132]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006778:	4313      	orrs	r3, r2
 800677a:	614b      	str	r3, [r1, #20]
 800677c:	e014      	b.n	80067a8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800677e:	4b1f      	ldr	r3, [pc, #124]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 8006780:	695a      	ldr	r2, [r3, #20]
 8006782:	4b21      	ldr	r3, [pc, #132]	@ (8006808 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006784:	4013      	ands	r3, r2
 8006786:	687a      	ldr	r2, [r7, #4]
 8006788:	6892      	ldr	r2, [r2, #8]
 800678a:	0211      	lsls	r1, r2, #8
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	6952      	ldr	r2, [r2, #20]
 8006790:	0852      	lsrs	r2, r2, #1
 8006792:	3a01      	subs	r2, #1
 8006794:	0652      	lsls	r2, r2, #25
 8006796:	4311      	orrs	r1, r2
 8006798:	687a      	ldr	r2, [r7, #4]
 800679a:	6852      	ldr	r2, [r2, #4]
 800679c:	3a01      	subs	r2, #1
 800679e:	0112      	lsls	r2, r2, #4
 80067a0:	430a      	orrs	r2, r1
 80067a2:	4916      	ldr	r1, [pc, #88]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 80067a4:	4313      	orrs	r3, r2
 80067a6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80067a8:	4b14      	ldr	r3, [pc, #80]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a13      	ldr	r2, [pc, #76]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 80067ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067b2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067b4:	f7fb fb3a 	bl	8001e2c <HAL_GetTick>
 80067b8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80067ba:	e009      	b.n	80067d0 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80067bc:	f7fb fb36 	bl	8001e2c <HAL_GetTick>
 80067c0:	4602      	mov	r2, r0
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	1ad3      	subs	r3, r2, r3
 80067c6:	2b02      	cmp	r3, #2
 80067c8:	d902      	bls.n	80067d0 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80067ca:	2303      	movs	r3, #3
 80067cc:	73fb      	strb	r3, [r7, #15]
          break;
 80067ce:	e005      	b.n	80067dc <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80067d0:	4b0a      	ldr	r3, [pc, #40]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d0ef      	beq.n	80067bc <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80067dc:	7bfb      	ldrb	r3, [r7, #15]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d106      	bne.n	80067f0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80067e2:	4b06      	ldr	r3, [pc, #24]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 80067e4:	695a      	ldr	r2, [r3, #20]
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	4904      	ldr	r1, [pc, #16]	@ (80067fc <RCCEx_PLLSAI2_Config+0x1d8>)
 80067ec:	4313      	orrs	r3, r2
 80067ee:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80067f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3710      	adds	r7, #16
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop
 80067fc:	40021000 	.word	0x40021000
 8006800:	07ff800f 	.word	0x07ff800f
 8006804:	ff9f800f 	.word	0xff9f800f
 8006808:	f9ff800f 	.word	0xf9ff800f

0800680c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b082      	sub	sp, #8
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d101      	bne.n	800681e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	e054      	b.n	80068c8 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006824:	b2db      	uxtb	r3, r3
 8006826:	2b00      	cmp	r3, #0
 8006828:	d111      	bne.n	800684e <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2200      	movs	r2, #0
 800682e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f000 fc36 	bl	80070a4 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800683c:	2b00      	cmp	r3, #0
 800683e:	d102      	bne.n	8006846 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	4a23      	ldr	r2, [pc, #140]	@ (80068d0 <HAL_TIM_Base_Init+0xc4>)
 8006844:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2202      	movs	r2, #2
 8006852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	3304      	adds	r3, #4
 800685e:	4619      	mov	r1, r3
 8006860:	4610      	mov	r0, r2
 8006862:	f000 fb79 	bl	8006f58 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2201      	movs	r2, #1
 800686a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	2201      	movs	r2, #1
 8006872:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2201      	movs	r2, #1
 800687a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2201      	movs	r2, #1
 8006882:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2201      	movs	r2, #1
 800688a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2201      	movs	r2, #1
 800689a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2201      	movs	r2, #1
 80068a2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2201      	movs	r2, #1
 80068aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2201      	movs	r2, #1
 80068b2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2201      	movs	r2, #1
 80068ba:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2201      	movs	r2, #1
 80068c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068c6:	2300      	movs	r3, #0
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3708      	adds	r7, #8
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}
 80068d0:	080068d5 	.word	0x080068d5

080068d4 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80068dc:	bf00      	nop
 80068de:	370c      	adds	r7, #12
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b085      	sub	sp, #20
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d001      	beq.n	8006900 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	e04f      	b.n	80069a0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2202      	movs	r2, #2
 8006904:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	68da      	ldr	r2, [r3, #12]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f042 0201 	orr.w	r2, r2, #1
 8006916:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a23      	ldr	r2, [pc, #140]	@ (80069ac <HAL_TIM_Base_Start_IT+0xc4>)
 800691e:	4293      	cmp	r3, r2
 8006920:	d01d      	beq.n	800695e <HAL_TIM_Base_Start_IT+0x76>
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800692a:	d018      	beq.n	800695e <HAL_TIM_Base_Start_IT+0x76>
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4a1f      	ldr	r2, [pc, #124]	@ (80069b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d013      	beq.n	800695e <HAL_TIM_Base_Start_IT+0x76>
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	4a1e      	ldr	r2, [pc, #120]	@ (80069b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800693c:	4293      	cmp	r3, r2
 800693e:	d00e      	beq.n	800695e <HAL_TIM_Base_Start_IT+0x76>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a1c      	ldr	r2, [pc, #112]	@ (80069b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d009      	beq.n	800695e <HAL_TIM_Base_Start_IT+0x76>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	4a1b      	ldr	r2, [pc, #108]	@ (80069bc <HAL_TIM_Base_Start_IT+0xd4>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d004      	beq.n	800695e <HAL_TIM_Base_Start_IT+0x76>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a19      	ldr	r2, [pc, #100]	@ (80069c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d115      	bne.n	800698a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	689a      	ldr	r2, [r3, #8]
 8006964:	4b17      	ldr	r3, [pc, #92]	@ (80069c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006966:	4013      	ands	r3, r2
 8006968:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2b06      	cmp	r3, #6
 800696e:	d015      	beq.n	800699c <HAL_TIM_Base_Start_IT+0xb4>
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006976:	d011      	beq.n	800699c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	681a      	ldr	r2, [r3, #0]
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f042 0201 	orr.w	r2, r2, #1
 8006986:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006988:	e008      	b.n	800699c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f042 0201 	orr.w	r2, r2, #1
 8006998:	601a      	str	r2, [r3, #0]
 800699a:	e000      	b.n	800699e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800699c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800699e:	2300      	movs	r3, #0
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3714      	adds	r7, #20
 80069a4:	46bd      	mov	sp, r7
 80069a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069aa:	4770      	bx	lr
 80069ac:	40012c00 	.word	0x40012c00
 80069b0:	40000400 	.word	0x40000400
 80069b4:	40000800 	.word	0x40000800
 80069b8:	40000c00 	.word	0x40000c00
 80069bc:	40013400 	.word	0x40013400
 80069c0:	40014000 	.word	0x40014000
 80069c4:	00010007 	.word	0x00010007

080069c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069c8:	b580      	push	{r7, lr}
 80069ca:	b084      	sub	sp, #16
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68db      	ldr	r3, [r3, #12]
 80069d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	691b      	ldr	r3, [r3, #16]
 80069de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	f003 0302 	and.w	r3, r3, #2
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d026      	beq.n	8006a38 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f003 0302 	and.w	r3, r3, #2
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d021      	beq.n	8006a38 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f06f 0202 	mvn.w	r2, #2
 80069fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2201      	movs	r2, #1
 8006a02:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	699b      	ldr	r3, [r3, #24]
 8006a0a:	f003 0303 	and.w	r3, r3, #3
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d005      	beq.n	8006a1e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	4798      	blx	r3
 8006a1c:	e009      	b.n	8006a32 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a24:	6878      	ldr	r0, [r7, #4]
 8006a26:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006a2e:	6878      	ldr	r0, [r7, #4]
 8006a30:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006a38:	68bb      	ldr	r3, [r7, #8]
 8006a3a:	f003 0304 	and.w	r3, r3, #4
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d026      	beq.n	8006a90 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	f003 0304 	and.w	r3, r3, #4
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d021      	beq.n	8006a90 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f06f 0204 	mvn.w	r2, #4
 8006a54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2202      	movs	r2, #2
 8006a5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	699b      	ldr	r3, [r3, #24]
 8006a62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d005      	beq.n	8006a76 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	4798      	blx	r3
 8006a74:	e009      	b.n	8006a8a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a7c:	6878      	ldr	r0, [r7, #4]
 8006a7e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a90:	68bb      	ldr	r3, [r7, #8]
 8006a92:	f003 0308 	and.w	r3, r3, #8
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d026      	beq.n	8006ae8 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f003 0308 	and.w	r3, r3, #8
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d021      	beq.n	8006ae8 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f06f 0208 	mvn.w	r2, #8
 8006aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	2204      	movs	r2, #4
 8006ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	69db      	ldr	r3, [r3, #28]
 8006aba:	f003 0303 	and.w	r3, r3, #3
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d005      	beq.n	8006ace <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	4798      	blx	r3
 8006acc:	e009      	b.n	8006ae2 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006ad4:	6878      	ldr	r0, [r7, #4]
 8006ad6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006ade:	6878      	ldr	r0, [r7, #4]
 8006ae0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	f003 0310 	and.w	r3, r3, #16
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d026      	beq.n	8006b40 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	f003 0310 	and.w	r3, r3, #16
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d021      	beq.n	8006b40 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f06f 0210 	mvn.w	r2, #16
 8006b04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2208      	movs	r2, #8
 8006b0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	69db      	ldr	r3, [r3, #28]
 8006b12:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d005      	beq.n	8006b26 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b20:	6878      	ldr	r0, [r7, #4]
 8006b22:	4798      	blx	r3
 8006b24:	e009      	b.n	8006b3a <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b2c:	6878      	ldr	r0, [r7, #4]
 8006b2e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	f003 0301 	and.w	r3, r3, #1
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d00e      	beq.n	8006b68 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	f003 0301 	and.w	r3, r3, #1
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d009      	beq.n	8006b68 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f06f 0201 	mvn.w	r2, #1
 8006b5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b64:	6878      	ldr	r0, [r7, #4]
 8006b66:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d104      	bne.n	8006b7c <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d00e      	beq.n	8006b9a <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d009      	beq.n	8006b9a <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006b96:	6878      	ldr	r0, [r7, #4]
 8006b98:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d00e      	beq.n	8006bc2 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d009      	beq.n	8006bc2 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006bb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d00e      	beq.n	8006bea <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d009      	beq.n	8006bea <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006bde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	f003 0320 	and.w	r3, r3, #32
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d00e      	beq.n	8006c12 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f003 0320 	and.w	r3, r3, #32
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d009      	beq.n	8006c12 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f06f 0220 	mvn.w	r2, #32
 8006c06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c12:	bf00      	nop
 8006c14:	3710      	adds	r7, #16
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006c1a:	b480      	push	{r7}
 8006c1c:	b083      	sub	sp, #12
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8006c22:	bf00      	nop
 8006c24:	370c      	adds	r7, #12
 8006c26:	46bd      	mov	sp, r7
 8006c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2c:	4770      	bx	lr

08006c2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c2e:	b480      	push	{r7}
 8006c30:	b083      	sub	sp, #12
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c36:	bf00      	nop
 8006c38:	370c      	adds	r7, #12
 8006c3a:	46bd      	mov	sp, r7
 8006c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c40:	4770      	bx	lr

08006c42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c42:	b480      	push	{r7}
 8006c44:	b083      	sub	sp, #12
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c4a:	bf00      	nop
 8006c4c:	370c      	adds	r7, #12
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006c56:	b480      	push	{r7}
 8006c58:	b083      	sub	sp, #12
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8006c5e:	bf00      	nop
 8006c60:	370c      	adds	r7, #12
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr

08006c6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c6a:	b480      	push	{r7}
 8006c6c:	b083      	sub	sp, #12
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c72:	bf00      	nop
 8006c74:	370c      	adds	r7, #12
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr

08006c7e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006c7e:	b480      	push	{r7}
 8006c80:	b083      	sub	sp, #12
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006c86:	bf00      	nop
 8006c88:	370c      	adds	r7, #12
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr

08006c92 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c92:	b480      	push	{r7}
 8006c94:	b083      	sub	sp, #12
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c9a:	bf00      	nop
 8006c9c:	370c      	adds	r7, #12
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca4:	4770      	bx	lr

08006ca6 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006ca6:	b480      	push	{r7}
 8006ca8:	b083      	sub	sp, #12
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8006cae:	bf00      	nop
 8006cb0:	370c      	adds	r7, #12
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb8:	4770      	bx	lr

08006cba <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006cba:	b480      	push	{r7}
 8006cbc:	b083      	sub	sp, #12
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006cc2:	bf00      	nop
 8006cc4:	370c      	adds	r7, #12
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr
	...

08006cd0 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	b087      	sub	sp, #28
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	460b      	mov	r3, r1
 8006cda:	607a      	str	r2, [r7, #4]
 8006cdc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d101      	bne.n	8006cec <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e12e      	b.n	8006f4a <HAL_TIM_RegisterCallback+0x27a>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	f040 80c1 	bne.w	8006e7c <HAL_TIM_RegisterCallback+0x1ac>
  {
    switch (CallbackID)
 8006cfa:	7afb      	ldrb	r3, [r7, #11]
 8006cfc:	2b1b      	cmp	r3, #27
 8006cfe:	f200 80ba 	bhi.w	8006e76 <HAL_TIM_RegisterCallback+0x1a6>
 8006d02:	a201      	add	r2, pc, #4	@ (adr r2, 8006d08 <HAL_TIM_RegisterCallback+0x38>)
 8006d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d08:	08006d79 	.word	0x08006d79
 8006d0c:	08006d81 	.word	0x08006d81
 8006d10:	08006d89 	.word	0x08006d89
 8006d14:	08006d91 	.word	0x08006d91
 8006d18:	08006d99 	.word	0x08006d99
 8006d1c:	08006da1 	.word	0x08006da1
 8006d20:	08006da9 	.word	0x08006da9
 8006d24:	08006db1 	.word	0x08006db1
 8006d28:	08006db9 	.word	0x08006db9
 8006d2c:	08006dc1 	.word	0x08006dc1
 8006d30:	08006dc9 	.word	0x08006dc9
 8006d34:	08006dd1 	.word	0x08006dd1
 8006d38:	08006dd9 	.word	0x08006dd9
 8006d3c:	08006de1 	.word	0x08006de1
 8006d40:	08006deb 	.word	0x08006deb
 8006d44:	08006df5 	.word	0x08006df5
 8006d48:	08006dff 	.word	0x08006dff
 8006d4c:	08006e09 	.word	0x08006e09
 8006d50:	08006e13 	.word	0x08006e13
 8006d54:	08006e1d 	.word	0x08006e1d
 8006d58:	08006e27 	.word	0x08006e27
 8006d5c:	08006e31 	.word	0x08006e31
 8006d60:	08006e3b 	.word	0x08006e3b
 8006d64:	08006e45 	.word	0x08006e45
 8006d68:	08006e4f 	.word	0x08006e4f
 8006d6c:	08006e59 	.word	0x08006e59
 8006d70:	08006e63 	.word	0x08006e63
 8006d74:	08006e6d 	.word	0x08006e6d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006d7e:	e0e3      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	687a      	ldr	r2, [r7, #4]
 8006d84:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006d86:	e0df      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006d8e:	e0db      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006d96:	e0d7      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8006d9e:	e0d3      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006da6:	e0cf      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	687a      	ldr	r2, [r7, #4]
 8006dac:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006dae:	e0cb      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	687a      	ldr	r2, [r7, #4]
 8006db4:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006db6:	e0c7      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006dbe:	e0c3      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006dc6:	e0bf      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006dce:	e0bb      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006dd6:	e0b7      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8006dde:	e0b3      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006de8:	e0ae      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	687a      	ldr	r2, [r7, #4]
 8006dee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8006df2:	e0a9      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	687a      	ldr	r2, [r7, #4]
 8006df8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8006dfc:	e0a4      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8006e06:	e09f      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8006e10:	e09a      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006e1a:	e095      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	687a      	ldr	r2, [r7, #4]
 8006e20:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8006e24:	e090      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006e2e:	e08b      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006e38:	e086      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8006e42:	e081      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006e4c:	e07c      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006e56:	e077      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8006e60:	e072      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8006e6a:	e06d      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8006e74:	e068      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	75fb      	strb	r3, [r7, #23]
        break;
 8006e7a:	e065      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d15d      	bne.n	8006f44 <HAL_TIM_RegisterCallback+0x274>
  {
    switch (CallbackID)
 8006e88:	7afb      	ldrb	r3, [r7, #11]
 8006e8a:	2b0d      	cmp	r3, #13
 8006e8c:	d857      	bhi.n	8006f3e <HAL_TIM_RegisterCallback+0x26e>
 8006e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8006e94 <HAL_TIM_RegisterCallback+0x1c4>)
 8006e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e94:	08006ecd 	.word	0x08006ecd
 8006e98:	08006ed5 	.word	0x08006ed5
 8006e9c:	08006edd 	.word	0x08006edd
 8006ea0:	08006ee5 	.word	0x08006ee5
 8006ea4:	08006eed 	.word	0x08006eed
 8006ea8:	08006ef5 	.word	0x08006ef5
 8006eac:	08006efd 	.word	0x08006efd
 8006eb0:	08006f05 	.word	0x08006f05
 8006eb4:	08006f0d 	.word	0x08006f0d
 8006eb8:	08006f15 	.word	0x08006f15
 8006ebc:	08006f1d 	.word	0x08006f1d
 8006ec0:	08006f25 	.word	0x08006f25
 8006ec4:	08006f2d 	.word	0x08006f2d
 8006ec8:	08006f35 	.word	0x08006f35
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006ed2:	e039      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006eda:	e035      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	687a      	ldr	r2, [r7, #4]
 8006ee0:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006ee2:	e031      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006eea:	e02d      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8006ef2:	e029      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006efa:	e025      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006f02:	e021      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006f0a:	e01d      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006f12:	e019      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006f1a:	e015      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006f22:	e011      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006f2a:	e00d      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8006f32:	e009      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006f3c:	e004      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	75fb      	strb	r3, [r7, #23]
        break;
 8006f42:	e001      	b.n	8006f48 <HAL_TIM_RegisterCallback+0x278>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8006f44:	2301      	movs	r3, #1
 8006f46:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006f48:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f4a:	4618      	mov	r0, r3
 8006f4c:	371c      	adds	r7, #28
 8006f4e:	46bd      	mov	sp, r7
 8006f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f54:	4770      	bx	lr
 8006f56:	bf00      	nop

08006f58 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006f58:	b480      	push	{r7}
 8006f5a:	b085      	sub	sp, #20
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]
 8006f60:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	4a46      	ldr	r2, [pc, #280]	@ (8007084 <TIM_Base_SetConfig+0x12c>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d013      	beq.n	8006f98 <TIM_Base_SetConfig+0x40>
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f76:	d00f      	beq.n	8006f98 <TIM_Base_SetConfig+0x40>
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	4a43      	ldr	r2, [pc, #268]	@ (8007088 <TIM_Base_SetConfig+0x130>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d00b      	beq.n	8006f98 <TIM_Base_SetConfig+0x40>
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a42      	ldr	r2, [pc, #264]	@ (800708c <TIM_Base_SetConfig+0x134>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d007      	beq.n	8006f98 <TIM_Base_SetConfig+0x40>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a41      	ldr	r2, [pc, #260]	@ (8007090 <TIM_Base_SetConfig+0x138>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d003      	beq.n	8006f98 <TIM_Base_SetConfig+0x40>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	4a40      	ldr	r2, [pc, #256]	@ (8007094 <TIM_Base_SetConfig+0x13c>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d108      	bne.n	8006faa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f9e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	68fa      	ldr	r2, [r7, #12]
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	4a35      	ldr	r2, [pc, #212]	@ (8007084 <TIM_Base_SetConfig+0x12c>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d01f      	beq.n	8006ff2 <TIM_Base_SetConfig+0x9a>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fb8:	d01b      	beq.n	8006ff2 <TIM_Base_SetConfig+0x9a>
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	4a32      	ldr	r2, [pc, #200]	@ (8007088 <TIM_Base_SetConfig+0x130>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d017      	beq.n	8006ff2 <TIM_Base_SetConfig+0x9a>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	4a31      	ldr	r2, [pc, #196]	@ (800708c <TIM_Base_SetConfig+0x134>)
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d013      	beq.n	8006ff2 <TIM_Base_SetConfig+0x9a>
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	4a30      	ldr	r2, [pc, #192]	@ (8007090 <TIM_Base_SetConfig+0x138>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d00f      	beq.n	8006ff2 <TIM_Base_SetConfig+0x9a>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4a2f      	ldr	r2, [pc, #188]	@ (8007094 <TIM_Base_SetConfig+0x13c>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d00b      	beq.n	8006ff2 <TIM_Base_SetConfig+0x9a>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	4a2e      	ldr	r2, [pc, #184]	@ (8007098 <TIM_Base_SetConfig+0x140>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d007      	beq.n	8006ff2 <TIM_Base_SetConfig+0x9a>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	4a2d      	ldr	r2, [pc, #180]	@ (800709c <TIM_Base_SetConfig+0x144>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d003      	beq.n	8006ff2 <TIM_Base_SetConfig+0x9a>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	4a2c      	ldr	r2, [pc, #176]	@ (80070a0 <TIM_Base_SetConfig+0x148>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d108      	bne.n	8007004 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ff8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	68db      	ldr	r3, [r3, #12]
 8006ffe:	68fa      	ldr	r2, [r7, #12]
 8007000:	4313      	orrs	r3, r2
 8007002:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	4313      	orrs	r3, r2
 8007010:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	68fa      	ldr	r2, [r7, #12]
 8007016:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007018:	683b      	ldr	r3, [r7, #0]
 800701a:	689a      	ldr	r2, [r3, #8]
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a16      	ldr	r2, [pc, #88]	@ (8007084 <TIM_Base_SetConfig+0x12c>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d00f      	beq.n	8007050 <TIM_Base_SetConfig+0xf8>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a18      	ldr	r2, [pc, #96]	@ (8007094 <TIM_Base_SetConfig+0x13c>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d00b      	beq.n	8007050 <TIM_Base_SetConfig+0xf8>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a17      	ldr	r2, [pc, #92]	@ (8007098 <TIM_Base_SetConfig+0x140>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d007      	beq.n	8007050 <TIM_Base_SetConfig+0xf8>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a16      	ldr	r2, [pc, #88]	@ (800709c <TIM_Base_SetConfig+0x144>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d003      	beq.n	8007050 <TIM_Base_SetConfig+0xf8>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	4a15      	ldr	r2, [pc, #84]	@ (80070a0 <TIM_Base_SetConfig+0x148>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d103      	bne.n	8007058 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	691a      	ldr	r2, [r3, #16]
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	691b      	ldr	r3, [r3, #16]
 8007062:	f003 0301 	and.w	r3, r3, #1
 8007066:	2b01      	cmp	r3, #1
 8007068:	d105      	bne.n	8007076 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	691b      	ldr	r3, [r3, #16]
 800706e:	f023 0201 	bic.w	r2, r3, #1
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	611a      	str	r2, [r3, #16]
  }
}
 8007076:	bf00      	nop
 8007078:	3714      	adds	r7, #20
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr
 8007082:	bf00      	nop
 8007084:	40012c00 	.word	0x40012c00
 8007088:	40000400 	.word	0x40000400
 800708c:	40000800 	.word	0x40000800
 8007090:	40000c00 	.word	0x40000c00
 8007094:	40013400 	.word	0x40013400
 8007098:	40014000 	.word	0x40014000
 800709c:	40014400 	.word	0x40014400
 80070a0:	40014800 	.word	0x40014800

080070a4 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80070a4:	b480      	push	{r7}
 80070a6:	b083      	sub	sp, #12
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	4a1e      	ldr	r2, [pc, #120]	@ (8007128 <TIM_ResetCallback+0x84>)
 80070b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	4a1d      	ldr	r2, [pc, #116]	@ (800712c <TIM_ResetCallback+0x88>)
 80070b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	4a1c      	ldr	r2, [pc, #112]	@ (8007130 <TIM_ResetCallback+0x8c>)
 80070c0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	4a1b      	ldr	r2, [pc, #108]	@ (8007134 <TIM_ResetCallback+0x90>)
 80070c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	4a1a      	ldr	r2, [pc, #104]	@ (8007138 <TIM_ResetCallback+0x94>)
 80070d0:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	4a19      	ldr	r2, [pc, #100]	@ (800713c <TIM_ResetCallback+0x98>)
 80070d8:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4a18      	ldr	r2, [pc, #96]	@ (8007140 <TIM_ResetCallback+0x9c>)
 80070e0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	4a17      	ldr	r2, [pc, #92]	@ (8007144 <TIM_ResetCallback+0xa0>)
 80070e8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	4a16      	ldr	r2, [pc, #88]	@ (8007148 <TIM_ResetCallback+0xa4>)
 80070f0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	4a15      	ldr	r2, [pc, #84]	@ (800714c <TIM_ResetCallback+0xa8>)
 80070f8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	4a14      	ldr	r2, [pc, #80]	@ (8007150 <TIM_ResetCallback+0xac>)
 8007100:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	4a13      	ldr	r2, [pc, #76]	@ (8007154 <TIM_ResetCallback+0xb0>)
 8007108:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	4a12      	ldr	r2, [pc, #72]	@ (8007158 <TIM_ResetCallback+0xb4>)
 8007110:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	4a11      	ldr	r2, [pc, #68]	@ (800715c <TIM_ResetCallback+0xb8>)
 8007118:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 800711c:	bf00      	nop
 800711e:	370c      	adds	r7, #12
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr
 8007128:	08001671 	.word	0x08001671
 800712c:	08006c1b 	.word	0x08006c1b
 8007130:	08006c93 	.word	0x08006c93
 8007134:	08006ca7 	.word	0x08006ca7
 8007138:	08006c43 	.word	0x08006c43
 800713c:	08006c57 	.word	0x08006c57
 8007140:	08006c2f 	.word	0x08006c2f
 8007144:	08006c6b 	.word	0x08006c6b
 8007148:	08006c7f 	.word	0x08006c7f
 800714c:	08006cbb 	.word	0x08006cbb
 8007150:	08007161 	.word	0x08007161
 8007154:	08007175 	.word	0x08007175
 8007158:	08007189 	.word	0x08007189
 800715c:	0800719d 	.word	0x0800719d

08007160 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007160:	b480      	push	{r7}
 8007162:	b083      	sub	sp, #12
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007168:	bf00      	nop
 800716a:	370c      	adds	r7, #12
 800716c:	46bd      	mov	sp, r7
 800716e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007172:	4770      	bx	lr

08007174 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007174:	b480      	push	{r7}
 8007176:	b083      	sub	sp, #12
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800717c:	bf00      	nop
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr

08007188 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007190:	bf00      	nop
 8007192:	370c      	adds	r7, #12
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800719c:	b480      	push	{r7}
 800719e:	b083      	sub	sp, #12
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80071a4:	bf00      	nop
 80071a6:	370c      	adds	r7, #12
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b082      	sub	sp, #8
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d101      	bne.n	80071c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e042      	b.n	8007248 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d106      	bne.n	80071da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2200      	movs	r2, #0
 80071d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071d4:	6878      	ldr	r0, [r7, #4]
 80071d6:	f7fa fb4d 	bl	8001874 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2224      	movs	r2, #36	@ 0x24
 80071de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	681a      	ldr	r2, [r3, #0]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f022 0201 	bic.w	r2, r2, #1
 80071f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d002      	beq.n	8007200 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80071fa:	6878      	ldr	r0, [r7, #4]
 80071fc:	f000 ff10 	bl	8008020 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007200:	6878      	ldr	r0, [r7, #4]
 8007202:	f000 fc11 	bl	8007a28 <UART_SetConfig>
 8007206:	4603      	mov	r3, r0
 8007208:	2b01      	cmp	r3, #1
 800720a:	d101      	bne.n	8007210 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	e01b      	b.n	8007248 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	685a      	ldr	r2, [r3, #4]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800721e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	689a      	ldr	r2, [r3, #8]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800722e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	681a      	ldr	r2, [r3, #0]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f042 0201 	orr.w	r2, r2, #1
 800723e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f000 ff8f 	bl	8008164 <UART_CheckIdleState>
 8007246:	4603      	mov	r3, r0
}
 8007248:	4618      	mov	r0, r3
 800724a:	3708      	adds	r7, #8
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}

08007250 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b08a      	sub	sp, #40	@ 0x28
 8007254:	af00      	add	r7, sp, #0
 8007256:	60f8      	str	r0, [r7, #12]
 8007258:	60b9      	str	r1, [r7, #8]
 800725a:	4613      	mov	r3, r2
 800725c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007264:	2b20      	cmp	r3, #32
 8007266:	d167      	bne.n	8007338 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d002      	beq.n	8007274 <HAL_UART_Transmit_DMA+0x24>
 800726e:	88fb      	ldrh	r3, [r7, #6]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d101      	bne.n	8007278 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007274:	2301      	movs	r3, #1
 8007276:	e060      	b.n	800733a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	68ba      	ldr	r2, [r7, #8]
 800727c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	88fa      	ldrh	r2, [r7, #6]
 8007282:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	88fa      	ldrh	r2, [r7, #6]
 800728a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	2200      	movs	r2, #0
 8007292:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	2221      	movs	r2, #33	@ 0x21
 800729a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d028      	beq.n	80072f8 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80072aa:	4a26      	ldr	r2, [pc, #152]	@ (8007344 <HAL_UART_Transmit_DMA+0xf4>)
 80072ac:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80072b2:	4a25      	ldr	r2, [pc, #148]	@ (8007348 <HAL_UART_Transmit_DMA+0xf8>)
 80072b4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80072ba:	4a24      	ldr	r2, [pc, #144]	@ (800734c <HAL_UART_Transmit_DMA+0xfc>)
 80072bc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80072c2:	2200      	movs	r2, #0
 80072c4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072ce:	4619      	mov	r1, r3
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	3328      	adds	r3, #40	@ 0x28
 80072d6:	461a      	mov	r2, r3
 80072d8:	88fb      	ldrh	r3, [r7, #6]
 80072da:	f7fa ff8d 	bl	80021f8 <HAL_DMA_Start_IT>
 80072de:	4603      	mov	r3, r0
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d009      	beq.n	80072f8 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2210      	movs	r2, #16
 80072e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2220      	movs	r2, #32
 80072f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80072f4:	2301      	movs	r3, #1
 80072f6:	e020      	b.n	800733a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	2240      	movs	r2, #64	@ 0x40
 80072fe:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	3308      	adds	r3, #8
 8007306:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007308:	697b      	ldr	r3, [r7, #20]
 800730a:	e853 3f00 	ldrex	r3, [r3]
 800730e:	613b      	str	r3, [r7, #16]
   return(result);
 8007310:	693b      	ldr	r3, [r7, #16]
 8007312:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007316:	627b      	str	r3, [r7, #36]	@ 0x24
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	3308      	adds	r3, #8
 800731e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007320:	623a      	str	r2, [r7, #32]
 8007322:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007324:	69f9      	ldr	r1, [r7, #28]
 8007326:	6a3a      	ldr	r2, [r7, #32]
 8007328:	e841 2300 	strex	r3, r2, [r1]
 800732c:	61bb      	str	r3, [r7, #24]
   return(result);
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d1e5      	bne.n	8007300 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8007334:	2300      	movs	r3, #0
 8007336:	e000      	b.n	800733a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007338:	2302      	movs	r3, #2
  }
}
 800733a:	4618      	mov	r0, r3
 800733c:	3728      	adds	r7, #40	@ 0x28
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
 8007342:	bf00      	nop
 8007344:	080084e1 	.word	0x080084e1
 8007348:	0800857b 	.word	0x0800857b
 800734c:	08008597 	.word	0x08008597

08007350 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b0ba      	sub	sp, #232	@ 0xe8
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	69db      	ldr	r3, [r3, #28]
 800735e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007376:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800737a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800737e:	4013      	ands	r3, r2
 8007380:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007384:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007388:	2b00      	cmp	r3, #0
 800738a:	d11b      	bne.n	80073c4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800738c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007390:	f003 0320 	and.w	r3, r3, #32
 8007394:	2b00      	cmp	r3, #0
 8007396:	d015      	beq.n	80073c4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007398:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800739c:	f003 0320 	and.w	r3, r3, #32
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d105      	bne.n	80073b0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80073a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d009      	beq.n	80073c4 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	f000 8300 	beq.w	80079ba <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073be:	6878      	ldr	r0, [r7, #4]
 80073c0:	4798      	blx	r3
      }
      return;
 80073c2:	e2fa      	b.n	80079ba <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 80073c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	f000 8123 	beq.w	8007614 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80073ce:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80073d2:	4b8d      	ldr	r3, [pc, #564]	@ (8007608 <HAL_UART_IRQHandler+0x2b8>)
 80073d4:	4013      	ands	r3, r2
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d106      	bne.n	80073e8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80073da:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80073de:	4b8b      	ldr	r3, [pc, #556]	@ (800760c <HAL_UART_IRQHandler+0x2bc>)
 80073e0:	4013      	ands	r3, r2
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	f000 8116 	beq.w	8007614 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80073e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073ec:	f003 0301 	and.w	r3, r3, #1
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d011      	beq.n	8007418 <HAL_UART_IRQHandler+0xc8>
 80073f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d00b      	beq.n	8007418 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	2201      	movs	r2, #1
 8007406:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800740e:	f043 0201 	orr.w	r2, r3, #1
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800741c:	f003 0302 	and.w	r3, r3, #2
 8007420:	2b00      	cmp	r3, #0
 8007422:	d011      	beq.n	8007448 <HAL_UART_IRQHandler+0xf8>
 8007424:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007428:	f003 0301 	and.w	r3, r3, #1
 800742c:	2b00      	cmp	r3, #0
 800742e:	d00b      	beq.n	8007448 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	2202      	movs	r2, #2
 8007436:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800743e:	f043 0204 	orr.w	r2, r3, #4
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007448:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800744c:	f003 0304 	and.w	r3, r3, #4
 8007450:	2b00      	cmp	r3, #0
 8007452:	d011      	beq.n	8007478 <HAL_UART_IRQHandler+0x128>
 8007454:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007458:	f003 0301 	and.w	r3, r3, #1
 800745c:	2b00      	cmp	r3, #0
 800745e:	d00b      	beq.n	8007478 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	2204      	movs	r2, #4
 8007466:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800746e:	f043 0202 	orr.w	r2, r3, #2
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007478:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800747c:	f003 0308 	and.w	r3, r3, #8
 8007480:	2b00      	cmp	r3, #0
 8007482:	d017      	beq.n	80074b4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007488:	f003 0320 	and.w	r3, r3, #32
 800748c:	2b00      	cmp	r3, #0
 800748e:	d105      	bne.n	800749c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007490:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007494:	4b5c      	ldr	r3, [pc, #368]	@ (8007608 <HAL_UART_IRQHandler+0x2b8>)
 8007496:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007498:	2b00      	cmp	r3, #0
 800749a:	d00b      	beq.n	80074b4 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	2208      	movs	r2, #8
 80074a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074aa:	f043 0208 	orr.w	r2, r3, #8
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80074b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d012      	beq.n	80074e6 <HAL_UART_IRQHandler+0x196>
 80074c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d00c      	beq.n	80074e6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80074d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074dc:	f043 0220 	orr.w	r2, r3, #32
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	f000 8266 	beq.w	80079be <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80074f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074f6:	f003 0320 	and.w	r3, r3, #32
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d013      	beq.n	8007526 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80074fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007502:	f003 0320 	and.w	r3, r3, #32
 8007506:	2b00      	cmp	r3, #0
 8007508:	d105      	bne.n	8007516 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800750a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800750e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007512:	2b00      	cmp	r3, #0
 8007514:	d007      	beq.n	8007526 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800751a:	2b00      	cmp	r3, #0
 800751c:	d003      	beq.n	8007526 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800752c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	689b      	ldr	r3, [r3, #8]
 8007536:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800753a:	2b40      	cmp	r3, #64	@ 0x40
 800753c:	d005      	beq.n	800754a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800753e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007542:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007546:	2b00      	cmp	r3, #0
 8007548:	d054      	beq.n	80075f4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	f000 ff62 	bl	8008414 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	689b      	ldr	r3, [r3, #8]
 8007556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800755a:	2b40      	cmp	r3, #64	@ 0x40
 800755c:	d146      	bne.n	80075ec <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	3308      	adds	r3, #8
 8007564:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007568:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800756c:	e853 3f00 	ldrex	r3, [r3]
 8007570:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007574:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007578:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800757c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	3308      	adds	r3, #8
 8007586:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800758a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800758e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007592:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007596:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800759a:	e841 2300 	strex	r3, r2, [r1]
 800759e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80075a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d1d9      	bne.n	800755e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d017      	beq.n	80075e4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ba:	4a15      	ldr	r2, [pc, #84]	@ (8007610 <HAL_UART_IRQHandler+0x2c0>)
 80075bc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075c4:	4618      	mov	r0, r3
 80075c6:	f7fa feee 	bl	80023a6 <HAL_DMA_Abort_IT>
 80075ca:	4603      	mov	r3, r0
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d019      	beq.n	8007604 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075d8:	687a      	ldr	r2, [r7, #4]
 80075da:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80075de:	4610      	mov	r0, r2
 80075e0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e2:	e00f      	b.n	8007604 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f000 fa09 	bl	80079fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075ea:	e00b      	b.n	8007604 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f000 fa05 	bl	80079fc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075f2:	e007      	b.n	8007604 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 fa01 	bl	80079fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2200      	movs	r2, #0
 80075fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007602:	e1dc      	b.n	80079be <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007604:	bf00      	nop
    return;
 8007606:	e1da      	b.n	80079be <HAL_UART_IRQHandler+0x66e>
 8007608:	10000001 	.word	0x10000001
 800760c:	04000120 	.word	0x04000120
 8007610:	08008617 	.word	0x08008617

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007618:	2b01      	cmp	r3, #1
 800761a:	f040 8170 	bne.w	80078fe <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800761e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007622:	f003 0310 	and.w	r3, r3, #16
 8007626:	2b00      	cmp	r3, #0
 8007628:	f000 8169 	beq.w	80078fe <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800762c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007630:	f003 0310 	and.w	r3, r3, #16
 8007634:	2b00      	cmp	r3, #0
 8007636:	f000 8162 	beq.w	80078fe <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2210      	movs	r2, #16
 8007640:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800764c:	2b40      	cmp	r3, #64	@ 0x40
 800764e:	f040 80d8 	bne.w	8007802 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	685b      	ldr	r3, [r3, #4]
 800765c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007660:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007664:	2b00      	cmp	r3, #0
 8007666:	f000 80af 	beq.w	80077c8 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007670:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007674:	429a      	cmp	r2, r3
 8007676:	f080 80a7 	bcs.w	80077c8 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007680:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f003 0320 	and.w	r3, r3, #32
 8007692:	2b00      	cmp	r3, #0
 8007694:	f040 8087 	bne.w	80077a6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80076a4:	e853 3f00 	ldrex	r3, [r3]
 80076a8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80076ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80076b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	461a      	mov	r2, r3
 80076be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80076c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076c6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ca:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80076ce:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80076d2:	e841 2300 	strex	r3, r2, [r1]
 80076d6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80076da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d1da      	bne.n	8007698 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	3308      	adds	r3, #8
 80076e8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076ec:	e853 3f00 	ldrex	r3, [r3]
 80076f0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80076f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076f4:	f023 0301 	bic.w	r3, r3, #1
 80076f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	3308      	adds	r3, #8
 8007702:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007706:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800770a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800770e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007712:	e841 2300 	strex	r3, r2, [r1]
 8007716:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007718:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1e1      	bne.n	80076e2 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	3308      	adds	r3, #8
 8007724:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007726:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007728:	e853 3f00 	ldrex	r3, [r3]
 800772c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800772e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007730:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007734:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	3308      	adds	r3, #8
 800773e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007742:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007744:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007746:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007748:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800774a:	e841 2300 	strex	r3, r2, [r1]
 800774e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007750:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007752:	2b00      	cmp	r3, #0
 8007754:	d1e3      	bne.n	800771e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2220      	movs	r2, #32
 800775a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2200      	movs	r2, #0
 8007762:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800776c:	e853 3f00 	ldrex	r3, [r3]
 8007770:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007772:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007774:	f023 0310 	bic.w	r3, r3, #16
 8007778:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	461a      	mov	r2, r3
 8007782:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007786:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007788:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800778c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800778e:	e841 2300 	strex	r3, r2, [r1]
 8007792:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007794:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1e4      	bne.n	8007764 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077a0:	4618      	mov	r0, r3
 80077a2:	f7fa fda4 	bl	80022ee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2202      	movs	r2, #2
 80077aa:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80077b8:	b29b      	uxth	r3, r3
 80077ba:	1ad3      	subs	r3, r2, r3
 80077bc:	b29b      	uxth	r3, r3
 80077be:	4619      	mov	r1, r3
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f000 f925 	bl	8007a10 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80077c6:	e0fc      	b.n	80079c2 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077d2:	429a      	cmp	r2, r3
 80077d4:	f040 80f5 	bne.w	80079c2 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f003 0320 	and.w	r3, r3, #32
 80077e6:	2b20      	cmp	r3, #32
 80077e8:	f040 80eb 	bne.w	80079c2 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2202      	movs	r2, #2
 80077f0:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077f8:	4619      	mov	r1, r3
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f000 f908 	bl	8007a10 <HAL_UARTEx_RxEventCallback>
      return;
 8007800:	e0df      	b.n	80079c2 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800780e:	b29b      	uxth	r3, r3
 8007810:	1ad3      	subs	r3, r2, r3
 8007812:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800781c:	b29b      	uxth	r3, r3
 800781e:	2b00      	cmp	r3, #0
 8007820:	f000 80d1 	beq.w	80079c6 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007824:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007828:	2b00      	cmp	r3, #0
 800782a:	f000 80cc 	beq.w	80079c6 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007834:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007836:	e853 3f00 	ldrex	r3, [r3]
 800783a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800783c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800783e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007842:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	461a      	mov	r2, r3
 800784c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007850:	647b      	str	r3, [r7, #68]	@ 0x44
 8007852:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007854:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007856:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007858:	e841 2300 	strex	r3, r2, [r1]
 800785c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800785e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007860:	2b00      	cmp	r3, #0
 8007862:	d1e4      	bne.n	800782e <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	3308      	adds	r3, #8
 800786a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800786c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800786e:	e853 3f00 	ldrex	r3, [r3]
 8007872:	623b      	str	r3, [r7, #32]
   return(result);
 8007874:	6a3b      	ldr	r3, [r7, #32]
 8007876:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800787a:	f023 0301 	bic.w	r3, r3, #1
 800787e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	3308      	adds	r3, #8
 8007888:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800788c:	633a      	str	r2, [r7, #48]	@ 0x30
 800788e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007890:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007892:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007894:	e841 2300 	strex	r3, r2, [r1]
 8007898:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800789a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800789c:	2b00      	cmp	r3, #0
 800789e:	d1e1      	bne.n	8007864 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2220      	movs	r2, #32
 80078a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2200      	movs	r2, #0
 80078ac:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	e853 3f00 	ldrex	r3, [r3]
 80078c0:	60fb      	str	r3, [r7, #12]
   return(result);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	f023 0310 	bic.w	r3, r3, #16
 80078c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	461a      	mov	r2, r3
 80078d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80078d6:	61fb      	str	r3, [r7, #28]
 80078d8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078da:	69b9      	ldr	r1, [r7, #24]
 80078dc:	69fa      	ldr	r2, [r7, #28]
 80078de:	e841 2300 	strex	r3, r2, [r1]
 80078e2:	617b      	str	r3, [r7, #20]
   return(result);
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d1e4      	bne.n	80078b4 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	2202      	movs	r2, #2
 80078ee:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80078f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80078f4:	4619      	mov	r1, r3
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f000 f88a 	bl	8007a10 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80078fc:	e063      	b.n	80079c6 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80078fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007902:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007906:	2b00      	cmp	r3, #0
 8007908:	d00e      	beq.n	8007928 <HAL_UART_IRQHandler+0x5d8>
 800790a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800790e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007912:	2b00      	cmp	r3, #0
 8007914:	d008      	beq.n	8007928 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800791e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f000 feb9 	bl	8008698 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007926:	e051      	b.n	80079cc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007928:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800792c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007930:	2b00      	cmp	r3, #0
 8007932:	d014      	beq.n	800795e <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007938:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800793c:	2b00      	cmp	r3, #0
 800793e:	d105      	bne.n	800794c <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007940:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007944:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007948:	2b00      	cmp	r3, #0
 800794a:	d008      	beq.n	800795e <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007950:	2b00      	cmp	r3, #0
 8007952:	d03a      	beq.n	80079ca <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007958:	6878      	ldr	r0, [r7, #4]
 800795a:	4798      	blx	r3
    }
    return;
 800795c:	e035      	b.n	80079ca <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800795e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007966:	2b00      	cmp	r3, #0
 8007968:	d009      	beq.n	800797e <HAL_UART_IRQHandler+0x62e>
 800796a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800796e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007972:	2b00      	cmp	r3, #0
 8007974:	d003      	beq.n	800797e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f000 fe63 	bl	8008642 <UART_EndTransmit_IT>
    return;
 800797c:	e026      	b.n	80079cc <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800797e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007982:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007986:	2b00      	cmp	r3, #0
 8007988:	d009      	beq.n	800799e <HAL_UART_IRQHandler+0x64e>
 800798a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800798e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007992:	2b00      	cmp	r3, #0
 8007994:	d003      	beq.n	800799e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f000 fe92 	bl	80086c0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800799c:	e016      	b.n	80079cc <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800799e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d010      	beq.n	80079cc <HAL_UART_IRQHandler+0x67c>
 80079aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	da0c      	bge.n	80079cc <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80079b2:	6878      	ldr	r0, [r7, #4]
 80079b4:	f000 fe7a 	bl	80086ac <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079b8:	e008      	b.n	80079cc <HAL_UART_IRQHandler+0x67c>
      return;
 80079ba:	bf00      	nop
 80079bc:	e006      	b.n	80079cc <HAL_UART_IRQHandler+0x67c>
    return;
 80079be:	bf00      	nop
 80079c0:	e004      	b.n	80079cc <HAL_UART_IRQHandler+0x67c>
      return;
 80079c2:	bf00      	nop
 80079c4:	e002      	b.n	80079cc <HAL_UART_IRQHandler+0x67c>
      return;
 80079c6:	bf00      	nop
 80079c8:	e000      	b.n	80079cc <HAL_UART_IRQHandler+0x67c>
    return;
 80079ca:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 80079cc:	37e8      	adds	r7, #232	@ 0xe8
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}
 80079d2:	bf00      	nop

080079d4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079d4:	b480      	push	{r7}
 80079d6:	b083      	sub	sp, #12
 80079d8:	af00      	add	r7, sp, #0
 80079da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80079dc:	bf00      	nop
 80079de:	370c      	adds	r7, #12
 80079e0:	46bd      	mov	sp, r7
 80079e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e6:	4770      	bx	lr

080079e8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80079e8:	b480      	push	{r7}
 80079ea:	b083      	sub	sp, #12
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80079f0:	bf00      	nop
 80079f2:	370c      	adds	r7, #12
 80079f4:	46bd      	mov	sp, r7
 80079f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fa:	4770      	bx	lr

080079fc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b083      	sub	sp, #12
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007a04:	bf00      	nop
 8007a06:	370c      	adds	r7, #12
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
 8007a18:	460b      	mov	r3, r1
 8007a1a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a1c:	bf00      	nop
 8007a1e:	370c      	adds	r7, #12
 8007a20:	46bd      	mov	sp, r7
 8007a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a26:	4770      	bx	lr

08007a28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a2c:	b08c      	sub	sp, #48	@ 0x30
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a32:	2300      	movs	r3, #0
 8007a34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	689a      	ldr	r2, [r3, #8]
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	691b      	ldr	r3, [r3, #16]
 8007a40:	431a      	orrs	r2, r3
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	695b      	ldr	r3, [r3, #20]
 8007a46:	431a      	orrs	r2, r3
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	69db      	ldr	r3, [r3, #28]
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a50:	697b      	ldr	r3, [r7, #20]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	681a      	ldr	r2, [r3, #0]
 8007a56:	4baa      	ldr	r3, [pc, #680]	@ (8007d00 <UART_SetConfig+0x2d8>)
 8007a58:	4013      	ands	r3, r2
 8007a5a:	697a      	ldr	r2, [r7, #20]
 8007a5c:	6812      	ldr	r2, [r2, #0]
 8007a5e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a60:	430b      	orrs	r3, r1
 8007a62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	68da      	ldr	r2, [r3, #12]
 8007a72:	697b      	ldr	r3, [r7, #20]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	430a      	orrs	r2, r1
 8007a78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	699b      	ldr	r3, [r3, #24]
 8007a7e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007a80:	697b      	ldr	r3, [r7, #20]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	4a9f      	ldr	r2, [pc, #636]	@ (8007d04 <UART_SetConfig+0x2dc>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d004      	beq.n	8007a94 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007a8a:	697b      	ldr	r3, [r7, #20]
 8007a8c:	6a1b      	ldr	r3, [r3, #32]
 8007a8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a90:	4313      	orrs	r3, r2
 8007a92:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007a94:	697b      	ldr	r3, [r7, #20]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	689b      	ldr	r3, [r3, #8]
 8007a9a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007a9e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007aa2:	697a      	ldr	r2, [r7, #20]
 8007aa4:	6812      	ldr	r2, [r2, #0]
 8007aa6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007aa8:	430b      	orrs	r3, r1
 8007aaa:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ab2:	f023 010f 	bic.w	r1, r3, #15
 8007ab6:	697b      	ldr	r3, [r7, #20]
 8007ab8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	430a      	orrs	r2, r1
 8007ac0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007ac2:	697b      	ldr	r3, [r7, #20]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a90      	ldr	r2, [pc, #576]	@ (8007d08 <UART_SetConfig+0x2e0>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d125      	bne.n	8007b18 <UART_SetConfig+0xf0>
 8007acc:	4b8f      	ldr	r3, [pc, #572]	@ (8007d0c <UART_SetConfig+0x2e4>)
 8007ace:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ad2:	f003 0303 	and.w	r3, r3, #3
 8007ad6:	2b03      	cmp	r3, #3
 8007ad8:	d81a      	bhi.n	8007b10 <UART_SetConfig+0xe8>
 8007ada:	a201      	add	r2, pc, #4	@ (adr r2, 8007ae0 <UART_SetConfig+0xb8>)
 8007adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ae0:	08007af1 	.word	0x08007af1
 8007ae4:	08007b01 	.word	0x08007b01
 8007ae8:	08007af9 	.word	0x08007af9
 8007aec:	08007b09 	.word	0x08007b09
 8007af0:	2301      	movs	r3, #1
 8007af2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007af6:	e116      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007af8:	2302      	movs	r3, #2
 8007afa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007afe:	e112      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007b00:	2304      	movs	r3, #4
 8007b02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b06:	e10e      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007b08:	2308      	movs	r3, #8
 8007b0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b0e:	e10a      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007b10:	2310      	movs	r3, #16
 8007b12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b16:	e106      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007b18:	697b      	ldr	r3, [r7, #20]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a7c      	ldr	r2, [pc, #496]	@ (8007d10 <UART_SetConfig+0x2e8>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d138      	bne.n	8007b94 <UART_SetConfig+0x16c>
 8007b22:	4b7a      	ldr	r3, [pc, #488]	@ (8007d0c <UART_SetConfig+0x2e4>)
 8007b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b28:	f003 030c 	and.w	r3, r3, #12
 8007b2c:	2b0c      	cmp	r3, #12
 8007b2e:	d82d      	bhi.n	8007b8c <UART_SetConfig+0x164>
 8007b30:	a201      	add	r2, pc, #4	@ (adr r2, 8007b38 <UART_SetConfig+0x110>)
 8007b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b36:	bf00      	nop
 8007b38:	08007b6d 	.word	0x08007b6d
 8007b3c:	08007b8d 	.word	0x08007b8d
 8007b40:	08007b8d 	.word	0x08007b8d
 8007b44:	08007b8d 	.word	0x08007b8d
 8007b48:	08007b7d 	.word	0x08007b7d
 8007b4c:	08007b8d 	.word	0x08007b8d
 8007b50:	08007b8d 	.word	0x08007b8d
 8007b54:	08007b8d 	.word	0x08007b8d
 8007b58:	08007b75 	.word	0x08007b75
 8007b5c:	08007b8d 	.word	0x08007b8d
 8007b60:	08007b8d 	.word	0x08007b8d
 8007b64:	08007b8d 	.word	0x08007b8d
 8007b68:	08007b85 	.word	0x08007b85
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b72:	e0d8      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007b74:	2302      	movs	r3, #2
 8007b76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b7a:	e0d4      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007b7c:	2304      	movs	r3, #4
 8007b7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b82:	e0d0      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007b84:	2308      	movs	r3, #8
 8007b86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b8a:	e0cc      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007b8c:	2310      	movs	r3, #16
 8007b8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b92:	e0c8      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	4a5e      	ldr	r2, [pc, #376]	@ (8007d14 <UART_SetConfig+0x2ec>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d125      	bne.n	8007bea <UART_SetConfig+0x1c2>
 8007b9e:	4b5b      	ldr	r3, [pc, #364]	@ (8007d0c <UART_SetConfig+0x2e4>)
 8007ba0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ba4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007ba8:	2b30      	cmp	r3, #48	@ 0x30
 8007baa:	d016      	beq.n	8007bda <UART_SetConfig+0x1b2>
 8007bac:	2b30      	cmp	r3, #48	@ 0x30
 8007bae:	d818      	bhi.n	8007be2 <UART_SetConfig+0x1ba>
 8007bb0:	2b20      	cmp	r3, #32
 8007bb2:	d00a      	beq.n	8007bca <UART_SetConfig+0x1a2>
 8007bb4:	2b20      	cmp	r3, #32
 8007bb6:	d814      	bhi.n	8007be2 <UART_SetConfig+0x1ba>
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d002      	beq.n	8007bc2 <UART_SetConfig+0x19a>
 8007bbc:	2b10      	cmp	r3, #16
 8007bbe:	d008      	beq.n	8007bd2 <UART_SetConfig+0x1aa>
 8007bc0:	e00f      	b.n	8007be2 <UART_SetConfig+0x1ba>
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bc8:	e0ad      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007bca:	2302      	movs	r3, #2
 8007bcc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bd0:	e0a9      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007bd2:	2304      	movs	r3, #4
 8007bd4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bd8:	e0a5      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007bda:	2308      	movs	r3, #8
 8007bdc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007be0:	e0a1      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007be2:	2310      	movs	r3, #16
 8007be4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007be8:	e09d      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007bea:	697b      	ldr	r3, [r7, #20]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	4a4a      	ldr	r2, [pc, #296]	@ (8007d18 <UART_SetConfig+0x2f0>)
 8007bf0:	4293      	cmp	r3, r2
 8007bf2:	d125      	bne.n	8007c40 <UART_SetConfig+0x218>
 8007bf4:	4b45      	ldr	r3, [pc, #276]	@ (8007d0c <UART_SetConfig+0x2e4>)
 8007bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bfa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007bfe:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c00:	d016      	beq.n	8007c30 <UART_SetConfig+0x208>
 8007c02:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c04:	d818      	bhi.n	8007c38 <UART_SetConfig+0x210>
 8007c06:	2b80      	cmp	r3, #128	@ 0x80
 8007c08:	d00a      	beq.n	8007c20 <UART_SetConfig+0x1f8>
 8007c0a:	2b80      	cmp	r3, #128	@ 0x80
 8007c0c:	d814      	bhi.n	8007c38 <UART_SetConfig+0x210>
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d002      	beq.n	8007c18 <UART_SetConfig+0x1f0>
 8007c12:	2b40      	cmp	r3, #64	@ 0x40
 8007c14:	d008      	beq.n	8007c28 <UART_SetConfig+0x200>
 8007c16:	e00f      	b.n	8007c38 <UART_SetConfig+0x210>
 8007c18:	2300      	movs	r3, #0
 8007c1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c1e:	e082      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007c20:	2302      	movs	r3, #2
 8007c22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c26:	e07e      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007c28:	2304      	movs	r3, #4
 8007c2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c2e:	e07a      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007c30:	2308      	movs	r3, #8
 8007c32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c36:	e076      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007c38:	2310      	movs	r3, #16
 8007c3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c3e:	e072      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007c40:	697b      	ldr	r3, [r7, #20]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	4a35      	ldr	r2, [pc, #212]	@ (8007d1c <UART_SetConfig+0x2f4>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d12a      	bne.n	8007ca0 <UART_SetConfig+0x278>
 8007c4a:	4b30      	ldr	r3, [pc, #192]	@ (8007d0c <UART_SetConfig+0x2e4>)
 8007c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c50:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c54:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c58:	d01a      	beq.n	8007c90 <UART_SetConfig+0x268>
 8007c5a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c5e:	d81b      	bhi.n	8007c98 <UART_SetConfig+0x270>
 8007c60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c64:	d00c      	beq.n	8007c80 <UART_SetConfig+0x258>
 8007c66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c6a:	d815      	bhi.n	8007c98 <UART_SetConfig+0x270>
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d003      	beq.n	8007c78 <UART_SetConfig+0x250>
 8007c70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c74:	d008      	beq.n	8007c88 <UART_SetConfig+0x260>
 8007c76:	e00f      	b.n	8007c98 <UART_SetConfig+0x270>
 8007c78:	2300      	movs	r3, #0
 8007c7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c7e:	e052      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007c80:	2302      	movs	r3, #2
 8007c82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c86:	e04e      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007c88:	2304      	movs	r3, #4
 8007c8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c8e:	e04a      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007c90:	2308      	movs	r3, #8
 8007c92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c96:	e046      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007c98:	2310      	movs	r3, #16
 8007c9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c9e:	e042      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	4a17      	ldr	r2, [pc, #92]	@ (8007d04 <UART_SetConfig+0x2dc>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d13a      	bne.n	8007d20 <UART_SetConfig+0x2f8>
 8007caa:	4b18      	ldr	r3, [pc, #96]	@ (8007d0c <UART_SetConfig+0x2e4>)
 8007cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cb0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007cb4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007cb8:	d01a      	beq.n	8007cf0 <UART_SetConfig+0x2c8>
 8007cba:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007cbe:	d81b      	bhi.n	8007cf8 <UART_SetConfig+0x2d0>
 8007cc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cc4:	d00c      	beq.n	8007ce0 <UART_SetConfig+0x2b8>
 8007cc6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cca:	d815      	bhi.n	8007cf8 <UART_SetConfig+0x2d0>
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d003      	beq.n	8007cd8 <UART_SetConfig+0x2b0>
 8007cd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cd4:	d008      	beq.n	8007ce8 <UART_SetConfig+0x2c0>
 8007cd6:	e00f      	b.n	8007cf8 <UART_SetConfig+0x2d0>
 8007cd8:	2300      	movs	r3, #0
 8007cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cde:	e022      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007ce0:	2302      	movs	r3, #2
 8007ce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ce6:	e01e      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007ce8:	2304      	movs	r3, #4
 8007cea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cee:	e01a      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007cf0:	2308      	movs	r3, #8
 8007cf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cf6:	e016      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007cf8:	2310      	movs	r3, #16
 8007cfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cfe:	e012      	b.n	8007d26 <UART_SetConfig+0x2fe>
 8007d00:	cfff69f3 	.word	0xcfff69f3
 8007d04:	40008000 	.word	0x40008000
 8007d08:	40013800 	.word	0x40013800
 8007d0c:	40021000 	.word	0x40021000
 8007d10:	40004400 	.word	0x40004400
 8007d14:	40004800 	.word	0x40004800
 8007d18:	40004c00 	.word	0x40004c00
 8007d1c:	40005000 	.word	0x40005000
 8007d20:	2310      	movs	r3, #16
 8007d22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4aae      	ldr	r2, [pc, #696]	@ (8007fe4 <UART_SetConfig+0x5bc>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	f040 8097 	bne.w	8007e60 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d32:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007d36:	2b08      	cmp	r3, #8
 8007d38:	d823      	bhi.n	8007d82 <UART_SetConfig+0x35a>
 8007d3a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d40 <UART_SetConfig+0x318>)
 8007d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d40:	08007d65 	.word	0x08007d65
 8007d44:	08007d83 	.word	0x08007d83
 8007d48:	08007d6d 	.word	0x08007d6d
 8007d4c:	08007d83 	.word	0x08007d83
 8007d50:	08007d73 	.word	0x08007d73
 8007d54:	08007d83 	.word	0x08007d83
 8007d58:	08007d83 	.word	0x08007d83
 8007d5c:	08007d83 	.word	0x08007d83
 8007d60:	08007d7b 	.word	0x08007d7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d64:	f7fd ff1c 	bl	8005ba0 <HAL_RCC_GetPCLK1Freq>
 8007d68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d6a:	e010      	b.n	8007d8e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d6c:	4b9e      	ldr	r3, [pc, #632]	@ (8007fe8 <UART_SetConfig+0x5c0>)
 8007d6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d70:	e00d      	b.n	8007d8e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d72:	f7fd fe7d 	bl	8005a70 <HAL_RCC_GetSysClockFreq>
 8007d76:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d78:	e009      	b.n	8007d8e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d80:	e005      	b.n	8007d8e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007d82:	2300      	movs	r3, #0
 8007d84:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007d86:	2301      	movs	r3, #1
 8007d88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007d8c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f000 8130 	beq.w	8007ff6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007d96:	697b      	ldr	r3, [r7, #20]
 8007d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d9a:	4a94      	ldr	r2, [pc, #592]	@ (8007fec <UART_SetConfig+0x5c4>)
 8007d9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007da0:	461a      	mov	r2, r3
 8007da2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007da8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007daa:	697b      	ldr	r3, [r7, #20]
 8007dac:	685a      	ldr	r2, [r3, #4]
 8007dae:	4613      	mov	r3, r2
 8007db0:	005b      	lsls	r3, r3, #1
 8007db2:	4413      	add	r3, r2
 8007db4:	69ba      	ldr	r2, [r7, #24]
 8007db6:	429a      	cmp	r2, r3
 8007db8:	d305      	bcc.n	8007dc6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007dba:	697b      	ldr	r3, [r7, #20]
 8007dbc:	685b      	ldr	r3, [r3, #4]
 8007dbe:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007dc0:	69ba      	ldr	r2, [r7, #24]
 8007dc2:	429a      	cmp	r2, r3
 8007dc4:	d903      	bls.n	8007dce <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007dcc:	e113      	b.n	8007ff6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	60bb      	str	r3, [r7, #8]
 8007dd4:	60fa      	str	r2, [r7, #12]
 8007dd6:	697b      	ldr	r3, [r7, #20]
 8007dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dda:	4a84      	ldr	r2, [pc, #528]	@ (8007fec <UART_SetConfig+0x5c4>)
 8007ddc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007de0:	b29b      	uxth	r3, r3
 8007de2:	2200      	movs	r2, #0
 8007de4:	603b      	str	r3, [r7, #0]
 8007de6:	607a      	str	r2, [r7, #4]
 8007de8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007dec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007df0:	f7f8 fe6e 	bl	8000ad0 <__aeabi_uldivmod>
 8007df4:	4602      	mov	r2, r0
 8007df6:	460b      	mov	r3, r1
 8007df8:	4610      	mov	r0, r2
 8007dfa:	4619      	mov	r1, r3
 8007dfc:	f04f 0200 	mov.w	r2, #0
 8007e00:	f04f 0300 	mov.w	r3, #0
 8007e04:	020b      	lsls	r3, r1, #8
 8007e06:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007e0a:	0202      	lsls	r2, r0, #8
 8007e0c:	6979      	ldr	r1, [r7, #20]
 8007e0e:	6849      	ldr	r1, [r1, #4]
 8007e10:	0849      	lsrs	r1, r1, #1
 8007e12:	2000      	movs	r0, #0
 8007e14:	460c      	mov	r4, r1
 8007e16:	4605      	mov	r5, r0
 8007e18:	eb12 0804 	adds.w	r8, r2, r4
 8007e1c:	eb43 0905 	adc.w	r9, r3, r5
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	469a      	mov	sl, r3
 8007e28:	4693      	mov	fp, r2
 8007e2a:	4652      	mov	r2, sl
 8007e2c:	465b      	mov	r3, fp
 8007e2e:	4640      	mov	r0, r8
 8007e30:	4649      	mov	r1, r9
 8007e32:	f7f8 fe4d 	bl	8000ad0 <__aeabi_uldivmod>
 8007e36:	4602      	mov	r2, r0
 8007e38:	460b      	mov	r3, r1
 8007e3a:	4613      	mov	r3, r2
 8007e3c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007e3e:	6a3b      	ldr	r3, [r7, #32]
 8007e40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e44:	d308      	bcc.n	8007e58 <UART_SetConfig+0x430>
 8007e46:	6a3b      	ldr	r3, [r7, #32]
 8007e48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e4c:	d204      	bcs.n	8007e58 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	6a3a      	ldr	r2, [r7, #32]
 8007e54:	60da      	str	r2, [r3, #12]
 8007e56:	e0ce      	b.n	8007ff6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007e5e:	e0ca      	b.n	8007ff6 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e60:	697b      	ldr	r3, [r7, #20]
 8007e62:	69db      	ldr	r3, [r3, #28]
 8007e64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e68:	d166      	bne.n	8007f38 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007e6a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007e6e:	2b08      	cmp	r3, #8
 8007e70:	d827      	bhi.n	8007ec2 <UART_SetConfig+0x49a>
 8007e72:	a201      	add	r2, pc, #4	@ (adr r2, 8007e78 <UART_SetConfig+0x450>)
 8007e74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e78:	08007e9d 	.word	0x08007e9d
 8007e7c:	08007ea5 	.word	0x08007ea5
 8007e80:	08007ead 	.word	0x08007ead
 8007e84:	08007ec3 	.word	0x08007ec3
 8007e88:	08007eb3 	.word	0x08007eb3
 8007e8c:	08007ec3 	.word	0x08007ec3
 8007e90:	08007ec3 	.word	0x08007ec3
 8007e94:	08007ec3 	.word	0x08007ec3
 8007e98:	08007ebb 	.word	0x08007ebb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e9c:	f7fd fe80 	bl	8005ba0 <HAL_RCC_GetPCLK1Freq>
 8007ea0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ea2:	e014      	b.n	8007ece <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ea4:	f7fd fe92 	bl	8005bcc <HAL_RCC_GetPCLK2Freq>
 8007ea8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007eaa:	e010      	b.n	8007ece <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007eac:	4b4e      	ldr	r3, [pc, #312]	@ (8007fe8 <UART_SetConfig+0x5c0>)
 8007eae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007eb0:	e00d      	b.n	8007ece <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007eb2:	f7fd fddd 	bl	8005a70 <HAL_RCC_GetSysClockFreq>
 8007eb6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007eb8:	e009      	b.n	8007ece <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007eba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ebe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ec0:	e005      	b.n	8007ece <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007ecc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	f000 8090 	beq.w	8007ff6 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007eda:	4a44      	ldr	r2, [pc, #272]	@ (8007fec <UART_SetConfig+0x5c4>)
 8007edc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ee0:	461a      	mov	r2, r3
 8007ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ee4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ee8:	005a      	lsls	r2, r3, #1
 8007eea:	697b      	ldr	r3, [r7, #20]
 8007eec:	685b      	ldr	r3, [r3, #4]
 8007eee:	085b      	lsrs	r3, r3, #1
 8007ef0:	441a      	add	r2, r3
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007efa:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007efc:	6a3b      	ldr	r3, [r7, #32]
 8007efe:	2b0f      	cmp	r3, #15
 8007f00:	d916      	bls.n	8007f30 <UART_SetConfig+0x508>
 8007f02:	6a3b      	ldr	r3, [r7, #32]
 8007f04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f08:	d212      	bcs.n	8007f30 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f0a:	6a3b      	ldr	r3, [r7, #32]
 8007f0c:	b29b      	uxth	r3, r3
 8007f0e:	f023 030f 	bic.w	r3, r3, #15
 8007f12:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f14:	6a3b      	ldr	r3, [r7, #32]
 8007f16:	085b      	lsrs	r3, r3, #1
 8007f18:	b29b      	uxth	r3, r3
 8007f1a:	f003 0307 	and.w	r3, r3, #7
 8007f1e:	b29a      	uxth	r2, r3
 8007f20:	8bfb      	ldrh	r3, [r7, #30]
 8007f22:	4313      	orrs	r3, r2
 8007f24:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007f26:	697b      	ldr	r3, [r7, #20]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	8bfa      	ldrh	r2, [r7, #30]
 8007f2c:	60da      	str	r2, [r3, #12]
 8007f2e:	e062      	b.n	8007ff6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007f30:	2301      	movs	r3, #1
 8007f32:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007f36:	e05e      	b.n	8007ff6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f38:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007f3c:	2b08      	cmp	r3, #8
 8007f3e:	d828      	bhi.n	8007f92 <UART_SetConfig+0x56a>
 8007f40:	a201      	add	r2, pc, #4	@ (adr r2, 8007f48 <UART_SetConfig+0x520>)
 8007f42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f46:	bf00      	nop
 8007f48:	08007f6d 	.word	0x08007f6d
 8007f4c:	08007f75 	.word	0x08007f75
 8007f50:	08007f7d 	.word	0x08007f7d
 8007f54:	08007f93 	.word	0x08007f93
 8007f58:	08007f83 	.word	0x08007f83
 8007f5c:	08007f93 	.word	0x08007f93
 8007f60:	08007f93 	.word	0x08007f93
 8007f64:	08007f93 	.word	0x08007f93
 8007f68:	08007f8b 	.word	0x08007f8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f6c:	f7fd fe18 	bl	8005ba0 <HAL_RCC_GetPCLK1Freq>
 8007f70:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f72:	e014      	b.n	8007f9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f74:	f7fd fe2a 	bl	8005bcc <HAL_RCC_GetPCLK2Freq>
 8007f78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f7a:	e010      	b.n	8007f9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8007fe8 <UART_SetConfig+0x5c0>)
 8007f7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f80:	e00d      	b.n	8007f9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f82:	f7fd fd75 	bl	8005a70 <HAL_RCC_GetSysClockFreq>
 8007f86:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f88:	e009      	b.n	8007f9e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f8e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f90:	e005      	b.n	8007f9e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007f92:	2300      	movs	r3, #0
 8007f94:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007f96:	2301      	movs	r3, #1
 8007f98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007f9c:	bf00      	nop
    }

    if (pclk != 0U)
 8007f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d028      	beq.n	8007ff6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fa4:	697b      	ldr	r3, [r7, #20]
 8007fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fa8:	4a10      	ldr	r2, [pc, #64]	@ (8007fec <UART_SetConfig+0x5c4>)
 8007faa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fae:	461a      	mov	r2, r3
 8007fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fb2:	fbb3 f2f2 	udiv	r2, r3, r2
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	085b      	lsrs	r3, r3, #1
 8007fbc:	441a      	add	r2, r3
 8007fbe:	697b      	ldr	r3, [r7, #20]
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fc6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fc8:	6a3b      	ldr	r3, [r7, #32]
 8007fca:	2b0f      	cmp	r3, #15
 8007fcc:	d910      	bls.n	8007ff0 <UART_SetConfig+0x5c8>
 8007fce:	6a3b      	ldr	r3, [r7, #32]
 8007fd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fd4:	d20c      	bcs.n	8007ff0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007fd6:	6a3b      	ldr	r3, [r7, #32]
 8007fd8:	b29a      	uxth	r2, r3
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	60da      	str	r2, [r3, #12]
 8007fe0:	e009      	b.n	8007ff6 <UART_SetConfig+0x5ce>
 8007fe2:	bf00      	nop
 8007fe4:	40008000 	.word	0x40008000
 8007fe8:	00f42400 	.word	0x00f42400
 8007fec:	08014a34 	.word	0x08014a34
      }
      else
      {
        ret = HAL_ERROR;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	2201      	movs	r2, #1
 8007ffa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007ffe:	697b      	ldr	r3, [r7, #20]
 8008000:	2201      	movs	r2, #1
 8008002:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	2200      	movs	r2, #0
 800800a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	2200      	movs	r2, #0
 8008010:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008012:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008016:	4618      	mov	r0, r3
 8008018:	3730      	adds	r7, #48	@ 0x30
 800801a:	46bd      	mov	sp, r7
 800801c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008020 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008020:	b480      	push	{r7}
 8008022:	b083      	sub	sp, #12
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800802c:	f003 0308 	and.w	r3, r3, #8
 8008030:	2b00      	cmp	r3, #0
 8008032:	d00a      	beq.n	800804a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	430a      	orrs	r2, r1
 8008048:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800804e:	f003 0301 	and.w	r3, r3, #1
 8008052:	2b00      	cmp	r3, #0
 8008054:	d00a      	beq.n	800806c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	430a      	orrs	r2, r1
 800806a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008070:	f003 0302 	and.w	r3, r3, #2
 8008074:	2b00      	cmp	r3, #0
 8008076:	d00a      	beq.n	800808e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	430a      	orrs	r2, r1
 800808c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008092:	f003 0304 	and.w	r3, r3, #4
 8008096:	2b00      	cmp	r3, #0
 8008098:	d00a      	beq.n	80080b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	430a      	orrs	r2, r1
 80080ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080b4:	f003 0310 	and.w	r3, r3, #16
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d00a      	beq.n	80080d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	689b      	ldr	r3, [r3, #8]
 80080c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	430a      	orrs	r2, r1
 80080d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080d6:	f003 0320 	and.w	r3, r3, #32
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d00a      	beq.n	80080f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	430a      	orrs	r2, r1
 80080f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d01a      	beq.n	8008136 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	685b      	ldr	r3, [r3, #4]
 8008106:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	430a      	orrs	r2, r1
 8008114:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800811a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800811e:	d10a      	bne.n	8008136 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	685b      	ldr	r3, [r3, #4]
 8008126:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	430a      	orrs	r2, r1
 8008134:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800813a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800813e:	2b00      	cmp	r3, #0
 8008140:	d00a      	beq.n	8008158 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	430a      	orrs	r2, r1
 8008156:	605a      	str	r2, [r3, #4]
  }
}
 8008158:	bf00      	nop
 800815a:	370c      	adds	r7, #12
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr

08008164 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b098      	sub	sp, #96	@ 0x60
 8008168:	af02      	add	r7, sp, #8
 800816a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	2200      	movs	r2, #0
 8008170:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008174:	f7f9 fe5a 	bl	8001e2c <HAL_GetTick>
 8008178:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	f003 0308 	and.w	r3, r3, #8
 8008184:	2b08      	cmp	r3, #8
 8008186:	d12f      	bne.n	80081e8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008188:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800818c:	9300      	str	r3, [sp, #0]
 800818e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008190:	2200      	movs	r2, #0
 8008192:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f000 f88e 	bl	80082b8 <UART_WaitOnFlagUntilTimeout>
 800819c:	4603      	mov	r3, r0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d022      	beq.n	80081e8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081aa:	e853 3f00 	ldrex	r3, [r3]
 80081ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	461a      	mov	r2, r3
 80081be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80081c2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081c8:	e841 2300 	strex	r3, r2, [r1]
 80081cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d1e6      	bne.n	80081a2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2220      	movs	r2, #32
 80081d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081e4:	2303      	movs	r3, #3
 80081e6:	e063      	b.n	80082b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f003 0304 	and.w	r3, r3, #4
 80081f2:	2b04      	cmp	r3, #4
 80081f4:	d149      	bne.n	800828a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081f6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081fa:	9300      	str	r3, [sp, #0]
 80081fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081fe:	2200      	movs	r2, #0
 8008200:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 f857 	bl	80082b8 <UART_WaitOnFlagUntilTimeout>
 800820a:	4603      	mov	r3, r0
 800820c:	2b00      	cmp	r3, #0
 800820e:	d03c      	beq.n	800828a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008218:	e853 3f00 	ldrex	r3, [r3]
 800821c:	623b      	str	r3, [r7, #32]
   return(result);
 800821e:	6a3b      	ldr	r3, [r7, #32]
 8008220:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008224:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	461a      	mov	r2, r3
 800822c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800822e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008230:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008232:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008234:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008236:	e841 2300 	strex	r3, r2, [r1]
 800823a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800823c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800823e:	2b00      	cmp	r3, #0
 8008240:	d1e6      	bne.n	8008210 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	3308      	adds	r3, #8
 8008248:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800824a:	693b      	ldr	r3, [r7, #16]
 800824c:	e853 3f00 	ldrex	r3, [r3]
 8008250:	60fb      	str	r3, [r7, #12]
   return(result);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f023 0301 	bic.w	r3, r3, #1
 8008258:	64bb      	str	r3, [r7, #72]	@ 0x48
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	3308      	adds	r3, #8
 8008260:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008262:	61fa      	str	r2, [r7, #28]
 8008264:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008266:	69b9      	ldr	r1, [r7, #24]
 8008268:	69fa      	ldr	r2, [r7, #28]
 800826a:	e841 2300 	strex	r3, r2, [r1]
 800826e:	617b      	str	r3, [r7, #20]
   return(result);
 8008270:	697b      	ldr	r3, [r7, #20]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d1e5      	bne.n	8008242 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2220      	movs	r2, #32
 800827a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2200      	movs	r2, #0
 8008282:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008286:	2303      	movs	r3, #3
 8008288:	e012      	b.n	80082b0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2220      	movs	r2, #32
 800828e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	2220      	movs	r2, #32
 8008296:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	2200      	movs	r2, #0
 800829e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2200      	movs	r2, #0
 80082a4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2200      	movs	r2, #0
 80082aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082ae:	2300      	movs	r3, #0
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3758      	adds	r7, #88	@ 0x58
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b084      	sub	sp, #16
 80082bc:	af00      	add	r7, sp, #0
 80082be:	60f8      	str	r0, [r7, #12]
 80082c0:	60b9      	str	r1, [r7, #8]
 80082c2:	603b      	str	r3, [r7, #0]
 80082c4:	4613      	mov	r3, r2
 80082c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082c8:	e04f      	b.n	800836a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082ca:	69bb      	ldr	r3, [r7, #24]
 80082cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d0:	d04b      	beq.n	800836a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082d2:	f7f9 fdab 	bl	8001e2c <HAL_GetTick>
 80082d6:	4602      	mov	r2, r0
 80082d8:	683b      	ldr	r3, [r7, #0]
 80082da:	1ad3      	subs	r3, r2, r3
 80082dc:	69ba      	ldr	r2, [r7, #24]
 80082de:	429a      	cmp	r2, r3
 80082e0:	d302      	bcc.n	80082e8 <UART_WaitOnFlagUntilTimeout+0x30>
 80082e2:	69bb      	ldr	r3, [r7, #24]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d101      	bne.n	80082ec <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80082e8:	2303      	movs	r3, #3
 80082ea:	e04e      	b.n	800838a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	f003 0304 	and.w	r3, r3, #4
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d037      	beq.n	800836a <UART_WaitOnFlagUntilTimeout+0xb2>
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	2b80      	cmp	r3, #128	@ 0x80
 80082fe:	d034      	beq.n	800836a <UART_WaitOnFlagUntilTimeout+0xb2>
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	2b40      	cmp	r3, #64	@ 0x40
 8008304:	d031      	beq.n	800836a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	69db      	ldr	r3, [r3, #28]
 800830c:	f003 0308 	and.w	r3, r3, #8
 8008310:	2b08      	cmp	r3, #8
 8008312:	d110      	bne.n	8008336 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	2208      	movs	r2, #8
 800831a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800831c:	68f8      	ldr	r0, [r7, #12]
 800831e:	f000 f879 	bl	8008414 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	2208      	movs	r2, #8
 8008326:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2200      	movs	r2, #0
 800832e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008332:	2301      	movs	r3, #1
 8008334:	e029      	b.n	800838a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	69db      	ldr	r3, [r3, #28]
 800833c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008340:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008344:	d111      	bne.n	800836a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800834e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008350:	68f8      	ldr	r0, [r7, #12]
 8008352:	f000 f85f 	bl	8008414 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2220      	movs	r2, #32
 800835a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2200      	movs	r2, #0
 8008362:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008366:	2303      	movs	r3, #3
 8008368:	e00f      	b.n	800838a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	69da      	ldr	r2, [r3, #28]
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	4013      	ands	r3, r2
 8008374:	68ba      	ldr	r2, [r7, #8]
 8008376:	429a      	cmp	r2, r3
 8008378:	bf0c      	ite	eq
 800837a:	2301      	moveq	r3, #1
 800837c:	2300      	movne	r3, #0
 800837e:	b2db      	uxtb	r3, r3
 8008380:	461a      	mov	r2, r3
 8008382:	79fb      	ldrb	r3, [r7, #7]
 8008384:	429a      	cmp	r2, r3
 8008386:	d0a0      	beq.n	80082ca <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008388:	2300      	movs	r3, #0
}
 800838a:	4618      	mov	r0, r3
 800838c:	3710      	adds	r7, #16
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}

08008392 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008392:	b480      	push	{r7}
 8008394:	b08f      	sub	sp, #60	@ 0x3c
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083a0:	6a3b      	ldr	r3, [r7, #32]
 80083a2:	e853 3f00 	ldrex	r3, [r3]
 80083a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80083a8:	69fb      	ldr	r3, [r7, #28]
 80083aa:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80083ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	461a      	mov	r2, r3
 80083b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083ba:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083bc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083c0:	e841 2300 	strex	r3, r2, [r1]
 80083c4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d1e6      	bne.n	800839a <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	3308      	adds	r3, #8
 80083d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	e853 3f00 	ldrex	r3, [r3]
 80083da:	60bb      	str	r3, [r7, #8]
   return(result);
 80083dc:	68bb      	ldr	r3, [r7, #8]
 80083de:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80083e2:	633b      	str	r3, [r7, #48]	@ 0x30
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	3308      	adds	r3, #8
 80083ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083ec:	61ba      	str	r2, [r7, #24]
 80083ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f0:	6979      	ldr	r1, [r7, #20]
 80083f2:	69ba      	ldr	r2, [r7, #24]
 80083f4:	e841 2300 	strex	r3, r2, [r1]
 80083f8:	613b      	str	r3, [r7, #16]
   return(result);
 80083fa:	693b      	ldr	r3, [r7, #16]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d1e5      	bne.n	80083cc <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2220      	movs	r2, #32
 8008404:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008408:	bf00      	nop
 800840a:	373c      	adds	r7, #60	@ 0x3c
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr

08008414 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008414:	b480      	push	{r7}
 8008416:	b095      	sub	sp, #84	@ 0x54
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008424:	e853 3f00 	ldrex	r3, [r3]
 8008428:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800842a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800842c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008430:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	461a      	mov	r2, r3
 8008438:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800843a:	643b      	str	r3, [r7, #64]	@ 0x40
 800843c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800843e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008440:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008442:	e841 2300 	strex	r3, r2, [r1]
 8008446:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008448:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800844a:	2b00      	cmp	r3, #0
 800844c:	d1e6      	bne.n	800841c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	3308      	adds	r3, #8
 8008454:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008456:	6a3b      	ldr	r3, [r7, #32]
 8008458:	e853 3f00 	ldrex	r3, [r3]
 800845c:	61fb      	str	r3, [r7, #28]
   return(result);
 800845e:	69fb      	ldr	r3, [r7, #28]
 8008460:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008464:	f023 0301 	bic.w	r3, r3, #1
 8008468:	64bb      	str	r3, [r7, #72]	@ 0x48
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	3308      	adds	r3, #8
 8008470:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008472:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008474:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008476:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008478:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800847a:	e841 2300 	strex	r3, r2, [r1]
 800847e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008482:	2b00      	cmp	r3, #0
 8008484:	d1e3      	bne.n	800844e <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800848a:	2b01      	cmp	r3, #1
 800848c:	d118      	bne.n	80084c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	e853 3f00 	ldrex	r3, [r3]
 800849a:	60bb      	str	r3, [r7, #8]
   return(result);
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	f023 0310 	bic.w	r3, r3, #16
 80084a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	461a      	mov	r2, r3
 80084aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084ac:	61bb      	str	r3, [r7, #24]
 80084ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084b0:	6979      	ldr	r1, [r7, #20]
 80084b2:	69ba      	ldr	r2, [r7, #24]
 80084b4:	e841 2300 	strex	r3, r2, [r1]
 80084b8:	613b      	str	r3, [r7, #16]
   return(result);
 80084ba:	693b      	ldr	r3, [r7, #16]
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d1e6      	bne.n	800848e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2220      	movs	r2, #32
 80084c4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2200      	movs	r2, #0
 80084cc:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	2200      	movs	r2, #0
 80084d2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80084d4:	bf00      	nop
 80084d6:	3754      	adds	r7, #84	@ 0x54
 80084d8:	46bd      	mov	sp, r7
 80084da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084de:	4770      	bx	lr

080084e0 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80084e0:	b580      	push	{r7, lr}
 80084e2:	b090      	sub	sp, #64	@ 0x40
 80084e4:	af00      	add	r7, sp, #0
 80084e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ec:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f003 0320 	and.w	r3, r3, #32
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d137      	bne.n	800856c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80084fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80084fe:	2200      	movs	r2, #0
 8008500:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008504:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	3308      	adds	r3, #8
 800850a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800850e:	e853 3f00 	ldrex	r3, [r3]
 8008512:	623b      	str	r3, [r7, #32]
   return(result);
 8008514:	6a3b      	ldr	r3, [r7, #32]
 8008516:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800851a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800851c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	3308      	adds	r3, #8
 8008522:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008524:	633a      	str	r2, [r7, #48]	@ 0x30
 8008526:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008528:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800852a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800852c:	e841 2300 	strex	r3, r2, [r1]
 8008530:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008534:	2b00      	cmp	r3, #0
 8008536:	d1e5      	bne.n	8008504 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008538:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	e853 3f00 	ldrex	r3, [r3]
 8008544:	60fb      	str	r3, [r7, #12]
   return(result);
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800854c:	637b      	str	r3, [r7, #52]	@ 0x34
 800854e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	461a      	mov	r2, r3
 8008554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008556:	61fb      	str	r3, [r7, #28]
 8008558:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800855a:	69b9      	ldr	r1, [r7, #24]
 800855c:	69fa      	ldr	r2, [r7, #28]
 800855e:	e841 2300 	strex	r3, r2, [r1]
 8008562:	617b      	str	r3, [r7, #20]
   return(result);
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	2b00      	cmp	r3, #0
 8008568:	d1e6      	bne.n	8008538 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800856a:	e002      	b.n	8008572 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800856c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800856e:	f7ff fa31 	bl	80079d4 <HAL_UART_TxCpltCallback>
}
 8008572:	bf00      	nop
 8008574:	3740      	adds	r7, #64	@ 0x40
 8008576:	46bd      	mov	sp, r7
 8008578:	bd80      	pop	{r7, pc}

0800857a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800857a:	b580      	push	{r7, lr}
 800857c:	b084      	sub	sp, #16
 800857e:	af00      	add	r7, sp, #0
 8008580:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008586:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	f7ff fa2d 	bl	80079e8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800858e:	bf00      	nop
 8008590:	3710      	adds	r7, #16
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}

08008596 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008596:	b580      	push	{r7, lr}
 8008598:	b086      	sub	sp, #24
 800859a:	af00      	add	r7, sp, #0
 800859c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085a2:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085aa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085b2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	689b      	ldr	r3, [r3, #8]
 80085ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085be:	2b80      	cmp	r3, #128	@ 0x80
 80085c0:	d109      	bne.n	80085d6 <UART_DMAError+0x40>
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	2b21      	cmp	r3, #33	@ 0x21
 80085c6:	d106      	bne.n	80085d6 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80085c8:	697b      	ldr	r3, [r7, #20]
 80085ca:	2200      	movs	r2, #0
 80085cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80085d0:	6978      	ldr	r0, [r7, #20]
 80085d2:	f7ff fede 	bl	8008392 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	689b      	ldr	r3, [r3, #8]
 80085dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085e0:	2b40      	cmp	r3, #64	@ 0x40
 80085e2:	d109      	bne.n	80085f8 <UART_DMAError+0x62>
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	2b22      	cmp	r3, #34	@ 0x22
 80085e8:	d106      	bne.n	80085f8 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	2200      	movs	r2, #0
 80085ee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80085f2:	6978      	ldr	r0, [r7, #20]
 80085f4:	f7ff ff0e 	bl	8008414 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085fe:	f043 0210 	orr.w	r2, r3, #16
 8008602:	697b      	ldr	r3, [r7, #20]
 8008604:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008608:	6978      	ldr	r0, [r7, #20]
 800860a:	f7ff f9f7 	bl	80079fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800860e:	bf00      	nop
 8008610:	3718      	adds	r7, #24
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}

08008616 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008616:	b580      	push	{r7, lr}
 8008618:	b084      	sub	sp, #16
 800861a:	af00      	add	r7, sp, #0
 800861c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008622:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2200      	movs	r2, #0
 8008628:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	2200      	movs	r2, #0
 8008630:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008634:	68f8      	ldr	r0, [r7, #12]
 8008636:	f7ff f9e1 	bl	80079fc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800863a:	bf00      	nop
 800863c:	3710      	adds	r7, #16
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}

08008642 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008642:	b580      	push	{r7, lr}
 8008644:	b088      	sub	sp, #32
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	e853 3f00 	ldrex	r3, [r3]
 8008656:	60bb      	str	r3, [r7, #8]
   return(result);
 8008658:	68bb      	ldr	r3, [r7, #8]
 800865a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800865e:	61fb      	str	r3, [r7, #28]
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	461a      	mov	r2, r3
 8008666:	69fb      	ldr	r3, [r7, #28]
 8008668:	61bb      	str	r3, [r7, #24]
 800866a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800866c:	6979      	ldr	r1, [r7, #20]
 800866e:	69ba      	ldr	r2, [r7, #24]
 8008670:	e841 2300 	strex	r3, r2, [r1]
 8008674:	613b      	str	r3, [r7, #16]
   return(result);
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	2b00      	cmp	r3, #0
 800867a:	d1e6      	bne.n	800864a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2220      	movs	r2, #32
 8008680:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2200      	movs	r2, #0
 8008688:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f7ff f9a2 	bl	80079d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008690:	bf00      	nop
 8008692:	3720      	adds	r7, #32
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008698:	b480      	push	{r7}
 800869a:	b083      	sub	sp, #12
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80086a0:	bf00      	nop
 80086a2:	370c      	adds	r7, #12
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr

080086ac <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b083      	sub	sp, #12
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80086b4:	bf00      	nop
 80086b6:	370c      	adds	r7, #12
 80086b8:	46bd      	mov	sp, r7
 80086ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086be:	4770      	bx	lr

080086c0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80086c8:	bf00      	nop
 80086ca:	370c      	adds	r7, #12
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80086e2:	2b01      	cmp	r3, #1
 80086e4:	d101      	bne.n	80086ea <HAL_UARTEx_DisableFifoMode+0x16>
 80086e6:	2302      	movs	r3, #2
 80086e8:	e027      	b.n	800873a <HAL_UARTEx_DisableFifoMode+0x66>
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2201      	movs	r2, #1
 80086ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	2224      	movs	r2, #36	@ 0x24
 80086f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f022 0201 	bic.w	r2, r2, #1
 8008710:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008718:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2200      	movs	r2, #0
 800871e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	68fa      	ldr	r2, [r7, #12]
 8008726:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2220      	movs	r2, #32
 800872c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	2200      	movs	r2, #0
 8008734:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008738:	2300      	movs	r3, #0
}
 800873a:	4618      	mov	r0, r3
 800873c:	3714      	adds	r7, #20
 800873e:	46bd      	mov	sp, r7
 8008740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008744:	4770      	bx	lr

08008746 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008746:	b580      	push	{r7, lr}
 8008748:	b084      	sub	sp, #16
 800874a:	af00      	add	r7, sp, #0
 800874c:	6078      	str	r0, [r7, #4]
 800874e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008756:	2b01      	cmp	r3, #1
 8008758:	d101      	bne.n	800875e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800875a:	2302      	movs	r3, #2
 800875c:	e02d      	b.n	80087ba <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2201      	movs	r2, #1
 8008762:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2224      	movs	r2, #36	@ 0x24
 800876a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f022 0201 	bic.w	r2, r2, #1
 8008784:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	689b      	ldr	r3, [r3, #8]
 800878c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	683a      	ldr	r2, [r7, #0]
 8008796:	430a      	orrs	r2, r1
 8008798:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 f850 	bl	8008840 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	2220      	movs	r2, #32
 80087ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2200      	movs	r2, #0
 80087b4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80087b8:	2300      	movs	r3, #0
}
 80087ba:	4618      	mov	r0, r3
 80087bc:	3710      	adds	r7, #16
 80087be:	46bd      	mov	sp, r7
 80087c0:	bd80      	pop	{r7, pc}

080087c2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80087c2:	b580      	push	{r7, lr}
 80087c4:	b084      	sub	sp, #16
 80087c6:	af00      	add	r7, sp, #0
 80087c8:	6078      	str	r0, [r7, #4]
 80087ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d101      	bne.n	80087da <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80087d6:	2302      	movs	r3, #2
 80087d8:	e02d      	b.n	8008836 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	2224      	movs	r2, #36	@ 0x24
 80087e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	f022 0201 	bic.w	r2, r2, #1
 8008800:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	689b      	ldr	r3, [r3, #8]
 8008808:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	683a      	ldr	r2, [r7, #0]
 8008812:	430a      	orrs	r2, r1
 8008814:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f000 f812 	bl	8008840 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	68fa      	ldr	r2, [r7, #12]
 8008822:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2220      	movs	r2, #32
 8008828:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008834:	2300      	movs	r3, #0
}
 8008836:	4618      	mov	r0, r3
 8008838:	3710      	adds	r7, #16
 800883a:	46bd      	mov	sp, r7
 800883c:	bd80      	pop	{r7, pc}
	...

08008840 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008840:	b480      	push	{r7}
 8008842:	b085      	sub	sp, #20
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800884c:	2b00      	cmp	r3, #0
 800884e:	d108      	bne.n	8008862 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2201      	movs	r2, #1
 800885c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008860:	e031      	b.n	80088c6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008862:	2308      	movs	r3, #8
 8008864:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008866:	2308      	movs	r3, #8
 8008868:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	0e5b      	lsrs	r3, r3, #25
 8008872:	b2db      	uxtb	r3, r3
 8008874:	f003 0307 	and.w	r3, r3, #7
 8008878:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	0f5b      	lsrs	r3, r3, #29
 8008882:	b2db      	uxtb	r3, r3
 8008884:	f003 0307 	and.w	r3, r3, #7
 8008888:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800888a:	7bbb      	ldrb	r3, [r7, #14]
 800888c:	7b3a      	ldrb	r2, [r7, #12]
 800888e:	4911      	ldr	r1, [pc, #68]	@ (80088d4 <UARTEx_SetNbDataToProcess+0x94>)
 8008890:	5c8a      	ldrb	r2, [r1, r2]
 8008892:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008896:	7b3a      	ldrb	r2, [r7, #12]
 8008898:	490f      	ldr	r1, [pc, #60]	@ (80088d8 <UARTEx_SetNbDataToProcess+0x98>)
 800889a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800889c:	fb93 f3f2 	sdiv	r3, r3, r2
 80088a0:	b29a      	uxth	r2, r3
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088a8:	7bfb      	ldrb	r3, [r7, #15]
 80088aa:	7b7a      	ldrb	r2, [r7, #13]
 80088ac:	4909      	ldr	r1, [pc, #36]	@ (80088d4 <UARTEx_SetNbDataToProcess+0x94>)
 80088ae:	5c8a      	ldrb	r2, [r1, r2]
 80088b0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80088b4:	7b7a      	ldrb	r2, [r7, #13]
 80088b6:	4908      	ldr	r1, [pc, #32]	@ (80088d8 <UARTEx_SetNbDataToProcess+0x98>)
 80088b8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088ba:	fb93 f3f2 	sdiv	r3, r3, r2
 80088be:	b29a      	uxth	r2, r3
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80088c6:	bf00      	nop
 80088c8:	3714      	adds	r7, #20
 80088ca:	46bd      	mov	sp, r7
 80088cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d0:	4770      	bx	lr
 80088d2:	bf00      	nop
 80088d4:	08014a4c 	.word	0x08014a4c
 80088d8:	08014a54 	.word	0x08014a54

080088dc <Biquad_Process>:

/* ============================================================
 * Single sample processing through one biquad (DF2 transposed)
 * ============================================================ */
static inline float Biquad_Process(Biquad *bq, float x)
{
 80088dc:	b480      	push	{r7}
 80088de:	b085      	sub	sp, #20
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
 80088e4:	ed87 0a00 	vstr	s0, [r7]
    float w = x - bq->a1 * bq->z1 - bq->a2 * bq->z2;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	ed93 7a03 	vldr	s14, [r3, #12]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	edd3 7a05 	vldr	s15, [r3, #20]
 80088f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80088f8:	ed97 7a00 	vldr	s14, [r7]
 80088fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	edd3 6a04 	vldr	s13, [r3, #16]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	edd3 7a06 	vldr	s15, [r3, #24]
 800890c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008910:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008914:	edc7 7a03 	vstr	s15, [r7, #12]
    float y = bq->b0 * w + bq->b1 * bq->z1 + bq->b2 * bq->z2;
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	ed93 7a00 	vldr	s14, [r3]
 800891e:	edd7 7a03 	vldr	s15, [r7, #12]
 8008922:	ee27 7a27 	vmul.f32	s14, s14, s15
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	edd3 6a01 	vldr	s13, [r3, #4]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	edd3 7a05 	vldr	s15, [r3, #20]
 8008932:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008936:	ee37 7a27 	vadd.f32	s14, s14, s15
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	edd3 6a02 	vldr	s13, [r3, #8]
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	edd3 7a06 	vldr	s15, [r3, #24]
 8008946:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800894a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800894e:	edc7 7a02 	vstr	s15, [r7, #8]

    bq->z2 = bq->z1;    // update delay states
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	695a      	ldr	r2, [r3, #20]
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	619a      	str	r2, [r3, #24]
    bq->z1 = w;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	68fa      	ldr	r2, [r7, #12]
 800895e:	615a      	str	r2, [r3, #20]

    return y;
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	ee07 3a90 	vmov	s15, r3
}
 8008966:	eeb0 0a67 	vmov.f32	s0, s15
 800896a:	3714      	adds	r7, #20
 800896c:	46bd      	mov	sp, r7
 800896e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008972:	4770      	bx	lr

08008974 <Filter_Process>:

/* ============================================================
 * Process one value through all 3 SOS sections
 * ============================================================ */
float Filter_Process(float x)
{
 8008974:	b580      	push	{r7, lr}
 8008976:	b084      	sub	sp, #16
 8008978:	af00      	add	r7, sp, #0
 800897a:	ed87 0a01 	vstr	s0, [r7, #4]
    float y = x;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < 3; i++)
 8008982:	2300      	movs	r3, #0
 8008984:	60bb      	str	r3, [r7, #8]
 8008986:	e010      	b.n	80089aa <Filter_Process+0x36>
    {
        y = Biquad_Process(&biquads[i], y);
 8008988:	68ba      	ldr	r2, [r7, #8]
 800898a:	4613      	mov	r3, r2
 800898c:	00db      	lsls	r3, r3, #3
 800898e:	1a9b      	subs	r3, r3, r2
 8008990:	009b      	lsls	r3, r3, #2
 8008992:	4a0b      	ldr	r2, [pc, #44]	@ (80089c0 <Filter_Process+0x4c>)
 8008994:	4413      	add	r3, r2
 8008996:	ed97 0a03 	vldr	s0, [r7, #12]
 800899a:	4618      	mov	r0, r3
 800899c:	f7ff ff9e 	bl	80088dc <Biquad_Process>
 80089a0:	ed87 0a03 	vstr	s0, [r7, #12]
    for (int i = 0; i < 3; i++)
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	3301      	adds	r3, #1
 80089a8:	60bb      	str	r3, [r7, #8]
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	2b02      	cmp	r3, #2
 80089ae:	ddeb      	ble.n	8008988 <Filter_Process+0x14>
    }

    return y;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	ee07 3a90 	vmov	s15, r3
}
 80089b6:	eeb0 0a67 	vmov.f32	s0, s15
 80089ba:	3710      	adds	r7, #16
 80089bc:	46bd      	mov	sp, r7
 80089be:	bd80      	pop	{r7, pc}
 80089c0:	2000072c 	.word	0x2000072c

080089c4 <LSM6DSL_Filter_Update>:

/* ============================================================
 * Apply the filter to all LSM6DSL sensor channels
 * ============================================================ */
LSM6DSL_FILTERED_VALUES LSM6DSL_Filter_Update(LSM6DSL_VALUES current)
{
 80089c4:	b084      	sub	sp, #16
 80089c6:	b5b0      	push	{r4, r5, r7, lr}
 80089c8:	b082      	sub	sp, #8
 80089ca:	af00      	add	r7, sp, #0
 80089cc:	6078      	str	r0, [r7, #4]
 80089ce:	f107 001c 	add.w	r0, r7, #28
 80089d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    lsm6dsl_filtered_values.acc_x = Filter_Process(current.acc_x);
 80089d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80089da:	eeb0 0a67 	vmov.f32	s0, s15
 80089de:	f7ff ffc9 	bl	8008974 <Filter_Process>
 80089e2:	eef0 7a40 	vmov.f32	s15, s0
 80089e6:	4b27      	ldr	r3, [pc, #156]	@ (8008a84 <LSM6DSL_Filter_Update+0xc0>)
 80089e8:	edc3 7a00 	vstr	s15, [r3]
    lsm6dsl_filtered_values.acc_y = Filter_Process(current.acc_y);
 80089ec:	edd7 7a08 	vldr	s15, [r7, #32]
 80089f0:	eeb0 0a67 	vmov.f32	s0, s15
 80089f4:	f7ff ffbe 	bl	8008974 <Filter_Process>
 80089f8:	eef0 7a40 	vmov.f32	s15, s0
 80089fc:	4b21      	ldr	r3, [pc, #132]	@ (8008a84 <LSM6DSL_Filter_Update+0xc0>)
 80089fe:	edc3 7a01 	vstr	s15, [r3, #4]
    lsm6dsl_filtered_values.acc_z = Filter_Process(current.acc_z);
 8008a02:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8008a06:	eeb0 0a67 	vmov.f32	s0, s15
 8008a0a:	f7ff ffb3 	bl	8008974 <Filter_Process>
 8008a0e:	eef0 7a40 	vmov.f32	s15, s0
 8008a12:	4b1c      	ldr	r3, [pc, #112]	@ (8008a84 <LSM6DSL_Filter_Update+0xc0>)
 8008a14:	edc3 7a02 	vstr	s15, [r3, #8]

    lsm6dsl_filtered_values.gyro_x = Filter_Process(current.gyro_x);
 8008a18:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8008a1c:	eeb0 0a67 	vmov.f32	s0, s15
 8008a20:	f7ff ffa8 	bl	8008974 <Filter_Process>
 8008a24:	eef0 7a40 	vmov.f32	s15, s0
 8008a28:	4b16      	ldr	r3, [pc, #88]	@ (8008a84 <LSM6DSL_Filter_Update+0xc0>)
 8008a2a:	edc3 7a03 	vstr	s15, [r3, #12]
    lsm6dsl_filtered_values.gyro_y = Filter_Process(current.gyro_y);
 8008a2e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8008a32:	eeb0 0a67 	vmov.f32	s0, s15
 8008a36:	f7ff ff9d 	bl	8008974 <Filter_Process>
 8008a3a:	eef0 7a40 	vmov.f32	s15, s0
 8008a3e:	4b11      	ldr	r3, [pc, #68]	@ (8008a84 <LSM6DSL_Filter_Update+0xc0>)
 8008a40:	edc3 7a04 	vstr	s15, [r3, #16]
    lsm6dsl_filtered_values.gyro_z = Filter_Process(current.gyro_z);
 8008a44:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8008a48:	eeb0 0a67 	vmov.f32	s0, s15
 8008a4c:	f7ff ff92 	bl	8008974 <Filter_Process>
 8008a50:	eef0 7a40 	vmov.f32	s15, s0
 8008a54:	4b0b      	ldr	r3, [pc, #44]	@ (8008a84 <LSM6DSL_Filter_Update+0xc0>)
 8008a56:	edc3 7a05 	vstr	s15, [r3, #20]

    /* Temperatur NICHT filtern */
    lsm6dsl_filtered_values.temperature = current.temperature;
 8008a5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a5c:	4a09      	ldr	r2, [pc, #36]	@ (8008a84 <LSM6DSL_Filter_Update+0xc0>)
 8008a5e:	6193      	str	r3, [r2, #24]

    return lsm6dsl_filtered_values;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	4a08      	ldr	r2, [pc, #32]	@ (8008a84 <LSM6DSL_Filter_Update+0xc0>)
 8008a64:	461c      	mov	r4, r3
 8008a66:	4615      	mov	r5, r2
 8008a68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008a6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008a6c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008a70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8008a74:	6878      	ldr	r0, [r7, #4]
 8008a76:	3708      	adds	r7, #8
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8008a7e:	b004      	add	sp, #16
 8008a80:	4770      	bx	lr
 8008a82:	bf00      	nop
 8008a84:	20000700 	.word	0x20000700

08008a88 <LIS3MDL_Filter_Update>:
    /* using same biquad chain  no extra states required */
    /* if you want separate filters, I can split biquads[] */
}

LIS3MDL_FILTERED_VALUES LIS3MDL_Filter_Update(LIS3MDL_VALUES current)
{
 8008a88:	b590      	push	{r4, r7, lr}
 8008a8a:	b08d      	sub	sp, #52	@ 0x34
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	eeb0 6a40 	vmov.f32	s12, s0
 8008a92:	eef0 6a60 	vmov.f32	s13, s1
 8008a96:	eeb0 7a41 	vmov.f32	s14, s2
 8008a9a:	eef0 7a61 	vmov.f32	s15, s3
 8008a9e:	ed87 6a04 	vstr	s12, [r7, #16]
 8008aa2:	edc7 6a05 	vstr	s13, [r7, #20]
 8008aa6:	ed87 7a06 	vstr	s14, [r7, #24]
 8008aaa:	edc7 7a07 	vstr	s15, [r7, #28]
    lis3mdl_filtered_values.x = Filter_Process(current.x);
 8008aae:	edd7 7a04 	vldr	s15, [r7, #16]
 8008ab2:	eeb0 0a67 	vmov.f32	s0, s15
 8008ab6:	f7ff ff5d 	bl	8008974 <Filter_Process>
 8008aba:	eef0 7a40 	vmov.f32	s15, s0
 8008abe:	4b1c      	ldr	r3, [pc, #112]	@ (8008b30 <LIS3MDL_Filter_Update+0xa8>)
 8008ac0:	edc3 7a00 	vstr	s15, [r3]
    lis3mdl_filtered_values.y = Filter_Process(current.y);
 8008ac4:	edd7 7a05 	vldr	s15, [r7, #20]
 8008ac8:	eeb0 0a67 	vmov.f32	s0, s15
 8008acc:	f7ff ff52 	bl	8008974 <Filter_Process>
 8008ad0:	eef0 7a40 	vmov.f32	s15, s0
 8008ad4:	4b16      	ldr	r3, [pc, #88]	@ (8008b30 <LIS3MDL_Filter_Update+0xa8>)
 8008ad6:	edc3 7a01 	vstr	s15, [r3, #4]
    lis3mdl_filtered_values.z = Filter_Process(current.z);
 8008ada:	edd7 7a06 	vldr	s15, [r7, #24]
 8008ade:	eeb0 0a67 	vmov.f32	s0, s15
 8008ae2:	f7ff ff47 	bl	8008974 <Filter_Process>
 8008ae6:	eef0 7a40 	vmov.f32	s15, s0
 8008aea:	4b11      	ldr	r3, [pc, #68]	@ (8008b30 <LIS3MDL_Filter_Update+0xa8>)
 8008aec:	edc3 7a02 	vstr	s15, [r3, #8]

    /* Temperatur NICHT filtern */
    lis3mdl_filtered_values.temperature = current.temperature;
 8008af0:	69fb      	ldr	r3, [r7, #28]
 8008af2:	4a0f      	ldr	r2, [pc, #60]	@ (8008b30 <LIS3MDL_Filter_Update+0xa8>)
 8008af4:	60d3      	str	r3, [r2, #12]

    return lis3mdl_filtered_values;
 8008af6:	4b0e      	ldr	r3, [pc, #56]	@ (8008b30 <LIS3MDL_Filter_Update+0xa8>)
 8008af8:	f107 0420 	add.w	r4, r7, #32
 8008afc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008afe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8008b02:	6a38      	ldr	r0, [r7, #32]
 8008b04:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008b08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b0a:	ee06 0a10 	vmov	s12, r0
 8008b0e:	ee06 1a90 	vmov	s13, r1
 8008b12:	ee07 2a10 	vmov	s14, r2
 8008b16:	ee07 3a90 	vmov	s15, r3
}
 8008b1a:	eeb0 0a46 	vmov.f32	s0, s12
 8008b1e:	eef0 0a66 	vmov.f32	s1, s13
 8008b22:	eeb0 1a47 	vmov.f32	s2, s14
 8008b26:	eef0 1a67 	vmov.f32	s3, s15
 8008b2a:	3734      	adds	r7, #52	@ 0x34
 8008b2c:	46bd      	mov	sp, r7
 8008b2e:	bd90      	pop	{r4, r7, pc}
 8008b30:	2000071c 	.word	0x2000071c

08008b34 <__NVIC_SetPriority>:
{
 8008b34:	b480      	push	{r7}
 8008b36:	b083      	sub	sp, #12
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	6039      	str	r1, [r7, #0]
 8008b3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008b40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	db0a      	blt.n	8008b5e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	b2da      	uxtb	r2, r3
 8008b4c:	490c      	ldr	r1, [pc, #48]	@ (8008b80 <__NVIC_SetPriority+0x4c>)
 8008b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008b52:	0112      	lsls	r2, r2, #4
 8008b54:	b2d2      	uxtb	r2, r2
 8008b56:	440b      	add	r3, r1
 8008b58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008b5c:	e00a      	b.n	8008b74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	b2da      	uxtb	r2, r3
 8008b62:	4908      	ldr	r1, [pc, #32]	@ (8008b84 <__NVIC_SetPriority+0x50>)
 8008b64:	79fb      	ldrb	r3, [r7, #7]
 8008b66:	f003 030f 	and.w	r3, r3, #15
 8008b6a:	3b04      	subs	r3, #4
 8008b6c:	0112      	lsls	r2, r2, #4
 8008b6e:	b2d2      	uxtb	r2, r2
 8008b70:	440b      	add	r3, r1
 8008b72:	761a      	strb	r2, [r3, #24]
}
 8008b74:	bf00      	nop
 8008b76:	370c      	adds	r7, #12
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7e:	4770      	bx	lr
 8008b80:	e000e100 	.word	0xe000e100
 8008b84:	e000ed00 	.word	0xe000ed00

08008b88 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008b8c:	4b05      	ldr	r3, [pc, #20]	@ (8008ba4 <SysTick_Handler+0x1c>)
 8008b8e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008b90:	f002 fcb8 	bl	800b504 <xTaskGetSchedulerState>
 8008b94:	4603      	mov	r3, r0
 8008b96:	2b01      	cmp	r3, #1
 8008b98:	d001      	beq.n	8008b9e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008b9a:	f003 fdcd 	bl	800c738 <xPortSysTickHandler>
  }
}
 8008b9e:	bf00      	nop
 8008ba0:	bd80      	pop	{r7, pc}
 8008ba2:	bf00      	nop
 8008ba4:	e000e010 	.word	0xe000e010

08008ba8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008ba8:	b580      	push	{r7, lr}
 8008baa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008bac:	2100      	movs	r1, #0
 8008bae:	f06f 0004 	mvn.w	r0, #4
 8008bb2:	f7ff ffbf 	bl	8008b34 <__NVIC_SetPriority>
#endif
}
 8008bb6:	bf00      	nop
 8008bb8:	bd80      	pop	{r7, pc}
	...

08008bbc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008bbc:	b480      	push	{r7}
 8008bbe:	b083      	sub	sp, #12
 8008bc0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bc2:	f3ef 8305 	mrs	r3, IPSR
 8008bc6:	603b      	str	r3, [r7, #0]
  return(result);
 8008bc8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d003      	beq.n	8008bd6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008bce:	f06f 0305 	mvn.w	r3, #5
 8008bd2:	607b      	str	r3, [r7, #4]
 8008bd4:	e00c      	b.n	8008bf0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008bd6:	4b0a      	ldr	r3, [pc, #40]	@ (8008c00 <osKernelInitialize+0x44>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d105      	bne.n	8008bea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008bde:	4b08      	ldr	r3, [pc, #32]	@ (8008c00 <osKernelInitialize+0x44>)
 8008be0:	2201      	movs	r2, #1
 8008be2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008be4:	2300      	movs	r3, #0
 8008be6:	607b      	str	r3, [r7, #4]
 8008be8:	e002      	b.n	8008bf0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008bea:	f04f 33ff 	mov.w	r3, #4294967295
 8008bee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008bf0:	687b      	ldr	r3, [r7, #4]
}
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	370c      	adds	r7, #12
 8008bf6:	46bd      	mov	sp, r7
 8008bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bfc:	4770      	bx	lr
 8008bfe:	bf00      	nop
 8008c00:	20000780 	.word	0x20000780

08008c04 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008c04:	b580      	push	{r7, lr}
 8008c06:	b082      	sub	sp, #8
 8008c08:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c0a:	f3ef 8305 	mrs	r3, IPSR
 8008c0e:	603b      	str	r3, [r7, #0]
  return(result);
 8008c10:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d003      	beq.n	8008c1e <osKernelStart+0x1a>
    stat = osErrorISR;
 8008c16:	f06f 0305 	mvn.w	r3, #5
 8008c1a:	607b      	str	r3, [r7, #4]
 8008c1c:	e010      	b.n	8008c40 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008c1e:	4b0b      	ldr	r3, [pc, #44]	@ (8008c4c <osKernelStart+0x48>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	2b01      	cmp	r3, #1
 8008c24:	d109      	bne.n	8008c3a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008c26:	f7ff ffbf 	bl	8008ba8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008c2a:	4b08      	ldr	r3, [pc, #32]	@ (8008c4c <osKernelStart+0x48>)
 8008c2c:	2202      	movs	r2, #2
 8008c2e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008c30:	f001 ff68 	bl	800ab04 <vTaskStartScheduler>
      stat = osOK;
 8008c34:	2300      	movs	r3, #0
 8008c36:	607b      	str	r3, [r7, #4]
 8008c38:	e002      	b.n	8008c40 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8008c3e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008c40:	687b      	ldr	r3, [r7, #4]
}
 8008c42:	4618      	mov	r0, r3
 8008c44:	3708      	adds	r7, #8
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}
 8008c4a:	bf00      	nop
 8008c4c:	20000780 	.word	0x20000780

08008c50 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008c50:	b580      	push	{r7, lr}
 8008c52:	b082      	sub	sp, #8
 8008c54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c56:	f3ef 8305 	mrs	r3, IPSR
 8008c5a:	603b      	str	r3, [r7, #0]
  return(result);
 8008c5c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d003      	beq.n	8008c6a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8008c62:	f002 f895 	bl	800ad90 <xTaskGetTickCountFromISR>
 8008c66:	6078      	str	r0, [r7, #4]
 8008c68:	e002      	b.n	8008c70 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8008c6a:	f002 f881 	bl	800ad70 <xTaskGetTickCount>
 8008c6e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8008c70:	687b      	ldr	r3, [r7, #4]
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3708      	adds	r7, #8
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd80      	pop	{r7, pc}

08008c7a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008c7a:	b580      	push	{r7, lr}
 8008c7c:	b08e      	sub	sp, #56	@ 0x38
 8008c7e:	af04      	add	r7, sp, #16
 8008c80:	60f8      	str	r0, [r7, #12]
 8008c82:	60b9      	str	r1, [r7, #8]
 8008c84:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008c86:	2300      	movs	r3, #0
 8008c88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c8a:	f3ef 8305 	mrs	r3, IPSR
 8008c8e:	617b      	str	r3, [r7, #20]
  return(result);
 8008c90:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d17e      	bne.n	8008d94 <osThreadNew+0x11a>
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d07b      	beq.n	8008d94 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008c9c:	2380      	movs	r3, #128	@ 0x80
 8008c9e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008ca0:	2318      	movs	r3, #24
 8008ca2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008ca4:	2300      	movs	r3, #0
 8008ca6:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8008cac:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d045      	beq.n	8008d40 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d002      	beq.n	8008cc2 <osThreadNew+0x48>
        name = attr->name;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	699b      	ldr	r3, [r3, #24]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d002      	beq.n	8008cd0 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	699b      	ldr	r3, [r3, #24]
 8008cce:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008cd0:	69fb      	ldr	r3, [r7, #28]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d008      	beq.n	8008ce8 <osThreadNew+0x6e>
 8008cd6:	69fb      	ldr	r3, [r7, #28]
 8008cd8:	2b38      	cmp	r3, #56	@ 0x38
 8008cda:	d805      	bhi.n	8008ce8 <osThreadNew+0x6e>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	685b      	ldr	r3, [r3, #4]
 8008ce0:	f003 0301 	and.w	r3, r3, #1
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d001      	beq.n	8008cec <osThreadNew+0x72>
        return (NULL);
 8008ce8:	2300      	movs	r3, #0
 8008cea:	e054      	b.n	8008d96 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	695b      	ldr	r3, [r3, #20]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d003      	beq.n	8008cfc <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	695b      	ldr	r3, [r3, #20]
 8008cf8:	089b      	lsrs	r3, r3, #2
 8008cfa:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	689b      	ldr	r3, [r3, #8]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d00e      	beq.n	8008d22 <osThreadNew+0xa8>
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	68db      	ldr	r3, [r3, #12]
 8008d08:	2bab      	cmp	r3, #171	@ 0xab
 8008d0a:	d90a      	bls.n	8008d22 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d006      	beq.n	8008d22 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	695b      	ldr	r3, [r3, #20]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d002      	beq.n	8008d22 <osThreadNew+0xa8>
        mem = 1;
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	61bb      	str	r3, [r7, #24]
 8008d20:	e010      	b.n	8008d44 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	689b      	ldr	r3, [r3, #8]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d10c      	bne.n	8008d44 <osThreadNew+0xca>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	68db      	ldr	r3, [r3, #12]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d108      	bne.n	8008d44 <osThreadNew+0xca>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	691b      	ldr	r3, [r3, #16]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d104      	bne.n	8008d44 <osThreadNew+0xca>
          mem = 0;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	61bb      	str	r3, [r7, #24]
 8008d3e:	e001      	b.n	8008d44 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008d40:	2300      	movs	r3, #0
 8008d42:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008d44:	69bb      	ldr	r3, [r7, #24]
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	d110      	bne.n	8008d6c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008d4e:	687a      	ldr	r2, [r7, #4]
 8008d50:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008d52:	9202      	str	r2, [sp, #8]
 8008d54:	9301      	str	r3, [sp, #4]
 8008d56:	69fb      	ldr	r3, [r7, #28]
 8008d58:	9300      	str	r3, [sp, #0]
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	6a3a      	ldr	r2, [r7, #32]
 8008d5e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008d60:	68f8      	ldr	r0, [r7, #12]
 8008d62:	f001 fbc5 	bl	800a4f0 <xTaskCreateStatic>
 8008d66:	4603      	mov	r3, r0
 8008d68:	613b      	str	r3, [r7, #16]
 8008d6a:	e013      	b.n	8008d94 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008d6c:	69bb      	ldr	r3, [r7, #24]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d110      	bne.n	8008d94 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008d72:	6a3b      	ldr	r3, [r7, #32]
 8008d74:	b29a      	uxth	r2, r3
 8008d76:	f107 0310 	add.w	r3, r7, #16
 8008d7a:	9301      	str	r3, [sp, #4]
 8008d7c:	69fb      	ldr	r3, [r7, #28]
 8008d7e:	9300      	str	r3, [sp, #0]
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008d84:	68f8      	ldr	r0, [r7, #12]
 8008d86:	f001 fc13 	bl	800a5b0 <xTaskCreate>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d001      	beq.n	8008d94 <osThreadNew+0x11a>
            hTask = NULL;
 8008d90:	2300      	movs	r3, #0
 8008d92:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008d94:	693b      	ldr	r3, [r7, #16]
}
 8008d96:	4618      	mov	r0, r3
 8008d98:	3728      	adds	r7, #40	@ 0x28
 8008d9a:	46bd      	mov	sp, r7
 8008d9c:	bd80      	pop	{r7, pc}

08008d9e <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8008d9e:	b580      	push	{r7, lr}
 8008da0:	b086      	sub	sp, #24
 8008da2:	af00      	add	r7, sp, #0
 8008da4:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008daa:	f3ef 8305 	mrs	r3, IPSR
 8008dae:	60bb      	str	r3, [r7, #8]
  return(result);
 8008db0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d003      	beq.n	8008dbe <osThreadTerminate+0x20>
    stat = osErrorISR;
 8008db6:	f06f 0305 	mvn.w	r3, #5
 8008dba:	617b      	str	r3, [r7, #20]
 8008dbc:	e017      	b.n	8008dee <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d103      	bne.n	8008dcc <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 8008dc4:	f06f 0303 	mvn.w	r3, #3
 8008dc8:	617b      	str	r3, [r7, #20]
 8008dca:	e010      	b.n	8008dee <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8008dcc:	6938      	ldr	r0, [r7, #16]
 8008dce:	f001 fe31 	bl	800aa34 <eTaskGetState>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8008dd6:	7bfb      	ldrb	r3, [r7, #15]
 8008dd8:	2b04      	cmp	r3, #4
 8008dda:	d005      	beq.n	8008de8 <osThreadTerminate+0x4a>
      stat = osOK;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8008de0:	6938      	ldr	r0, [r7, #16]
 8008de2:	f001 fd63 	bl	800a8ac <vTaskDelete>
 8008de6:	e002      	b.n	8008dee <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8008de8:	f06f 0302 	mvn.w	r3, #2
 8008dec:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8008dee:	697b      	ldr	r3, [r7, #20]
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3718      	adds	r7, #24
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bd80      	pop	{r7, pc}

08008df8 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b088      	sub	sp, #32
 8008dfc:	af02      	add	r7, sp, #8
 8008dfe:	6078      	str	r0, [r7, #4]
 8008e00:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d002      	beq.n	8008e12 <osThreadFlagsSet+0x1a>
 8008e0c:	683b      	ldr	r3, [r7, #0]
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	da03      	bge.n	8008e1a <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8008e12:	f06f 0303 	mvn.w	r3, #3
 8008e16:	60fb      	str	r3, [r7, #12]
 8008e18:	e035      	b.n	8008e86 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8008e1a:	f04f 33ff 	mov.w	r3, #4294967295
 8008e1e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e20:	f3ef 8305 	mrs	r3, IPSR
 8008e24:	613b      	str	r3, [r7, #16]
  return(result);
 8008e26:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d01f      	beq.n	8008e6c <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8008e30:	f107 0308 	add.w	r3, r7, #8
 8008e34:	9300      	str	r3, [sp, #0]
 8008e36:	2300      	movs	r3, #0
 8008e38:	2201      	movs	r2, #1
 8008e3a:	6839      	ldr	r1, [r7, #0]
 8008e3c:	6978      	ldr	r0, [r7, #20]
 8008e3e:	f002 fe21 	bl	800ba84 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8008e42:	f107 030c 	add.w	r3, r7, #12
 8008e46:	2200      	movs	r2, #0
 8008e48:	9200      	str	r2, [sp, #0]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	2100      	movs	r1, #0
 8008e4e:	6978      	ldr	r0, [r7, #20]
 8008e50:	f002 fe18 	bl	800ba84 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d015      	beq.n	8008e86 <osThreadFlagsSet+0x8e>
 8008e5a:	4b0d      	ldr	r3, [pc, #52]	@ (8008e90 <osThreadFlagsSet+0x98>)
 8008e5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e60:	601a      	str	r2, [r3, #0]
 8008e62:	f3bf 8f4f 	dsb	sy
 8008e66:	f3bf 8f6f 	isb	sy
 8008e6a:	e00c      	b.n	8008e86 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	2201      	movs	r2, #1
 8008e70:	6839      	ldr	r1, [r7, #0]
 8008e72:	6978      	ldr	r0, [r7, #20]
 8008e74:	f002 fd40 	bl	800b8f8 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8008e78:	f107 030c 	add.w	r3, r7, #12
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	2100      	movs	r1, #0
 8008e80:	6978      	ldr	r0, [r7, #20]
 8008e82:	f002 fd39 	bl	800b8f8 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8008e86:	68fb      	ldr	r3, [r7, #12]
}
 8008e88:	4618      	mov	r0, r3
 8008e8a:	3718      	adds	r7, #24
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	bd80      	pop	{r7, pc}
 8008e90:	e000ed04 	.word	0xe000ed04

08008e94 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b08c      	sub	sp, #48	@ 0x30
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	60f8      	str	r0, [r7, #12]
 8008e9c:	60b9      	str	r1, [r7, #8]
 8008e9e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ea0:	f3ef 8305 	mrs	r3, IPSR
 8008ea4:	617b      	str	r3, [r7, #20]
  return(result);
 8008ea6:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d003      	beq.n	8008eb4 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8008eac:	f06f 0305 	mvn.w	r3, #5
 8008eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008eb2:	e06b      	b.n	8008f8c <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	da03      	bge.n	8008ec2 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8008eba:	f06f 0303 	mvn.w	r3, #3
 8008ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ec0:	e064      	b.n	8008f8c <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	f003 0302 	and.w	r3, r3, #2
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d002      	beq.n	8008ed2 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ed0:	e001      	b.n	8008ed6 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8008ede:	f001 ff47 	bl	800ad70 <xTaskGetTickCount>
 8008ee2:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8008ee4:	f107 0210 	add.w	r2, r7, #16
 8008ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008eec:	2000      	movs	r0, #0
 8008eee:	f002 fca3 	bl	800b838 <xTaskNotifyWait>
 8008ef2:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8008ef4:	69fb      	ldr	r3, [r7, #28]
 8008ef6:	2b01      	cmp	r3, #1
 8008ef8:	d137      	bne.n	8008f6a <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8008efa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	4013      	ands	r3, r2
 8008f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f06:	4313      	orrs	r3, r2
 8008f08:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	f003 0301 	and.w	r3, r3, #1
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d00c      	beq.n	8008f2e <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8008f14:	68fa      	ldr	r2, [r7, #12]
 8008f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f18:	4013      	ands	r3, r2
 8008f1a:	68fa      	ldr	r2, [r7, #12]
 8008f1c:	429a      	cmp	r2, r3
 8008f1e:	d032      	beq.n	8008f86 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d10f      	bne.n	8008f46 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8008f26:	f06f 0302 	mvn.w	r3, #2
 8008f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8008f2c:	e02e      	b.n	8008f8c <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8008f2e:	68fa      	ldr	r2, [r7, #12]
 8008f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f32:	4013      	ands	r3, r2
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d128      	bne.n	8008f8a <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d103      	bne.n	8008f46 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8008f3e:	f06f 0302 	mvn.w	r3, #2
 8008f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8008f44:	e022      	b.n	8008f8c <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8008f46:	f001 ff13 	bl	800ad70 <xTaskGetTickCount>
 8008f4a:	4602      	mov	r2, r0
 8008f4c:	6a3b      	ldr	r3, [r7, #32]
 8008f4e:	1ad3      	subs	r3, r2, r3
 8008f50:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8008f52:	69ba      	ldr	r2, [r7, #24]
 8008f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f56:	429a      	cmp	r2, r3
 8008f58:	d902      	bls.n	8008f60 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f5e:	e00e      	b.n	8008f7e <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8008f60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f62:	69bb      	ldr	r3, [r7, #24]
 8008f64:	1ad3      	subs	r3, r2, r3
 8008f66:	627b      	str	r3, [r7, #36]	@ 0x24
 8008f68:	e009      	b.n	8008f7e <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d103      	bne.n	8008f78 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8008f70:	f06f 0302 	mvn.w	r3, #2
 8008f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f76:	e002      	b.n	8008f7e <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8008f78:	f06f 0301 	mvn.w	r3, #1
 8008f7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8008f7e:	69fb      	ldr	r3, [r7, #28]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d1af      	bne.n	8008ee4 <osThreadFlagsWait+0x50>
 8008f84:	e002      	b.n	8008f8c <osThreadFlagsWait+0xf8>
            break;
 8008f86:	bf00      	nop
 8008f88:	e000      	b.n	8008f8c <osThreadFlagsWait+0xf8>
            break;
 8008f8a:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8008f8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008f8e:	4618      	mov	r0, r3
 8008f90:	3730      	adds	r7, #48	@ 0x30
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}

08008f96 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008f96:	b580      	push	{r7, lr}
 8008f98:	b084      	sub	sp, #16
 8008f9a:	af00      	add	r7, sp, #0
 8008f9c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f9e:	f3ef 8305 	mrs	r3, IPSR
 8008fa2:	60bb      	str	r3, [r7, #8]
  return(result);
 8008fa4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d003      	beq.n	8008fb2 <osDelay+0x1c>
    stat = osErrorISR;
 8008faa:	f06f 0305 	mvn.w	r3, #5
 8008fae:	60fb      	str	r3, [r7, #12]
 8008fb0:	e007      	b.n	8008fc2 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d002      	beq.n	8008fc2 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f001 fd03 	bl	800a9c8 <vTaskDelay>
    }
  }

  return (stat);
 8008fc2:	68fb      	ldr	r3, [r7, #12]
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3710      	adds	r7, #16
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b08a      	sub	sp, #40	@ 0x28
 8008fd0:	af02      	add	r7, sp, #8
 8008fd2:	60f8      	str	r0, [r7, #12]
 8008fd4:	60b9      	str	r1, [r7, #8]
 8008fd6:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fdc:	f3ef 8305 	mrs	r3, IPSR
 8008fe0:	613b      	str	r3, [r7, #16]
  return(result);
 8008fe2:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d175      	bne.n	80090d4 <osSemaphoreNew+0x108>
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d072      	beq.n	80090d4 <osSemaphoreNew+0x108>
 8008fee:	68ba      	ldr	r2, [r7, #8]
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	429a      	cmp	r2, r3
 8008ff4:	d86e      	bhi.n	80090d4 <osSemaphoreNew+0x108>
    mem = -1;
 8008ff6:	f04f 33ff 	mov.w	r3, #4294967295
 8008ffa:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	2b00      	cmp	r3, #0
 8009000:	d015      	beq.n	800902e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d006      	beq.n	8009018 <osSemaphoreNew+0x4c>
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	68db      	ldr	r3, [r3, #12]
 800900e:	2b4f      	cmp	r3, #79	@ 0x4f
 8009010:	d902      	bls.n	8009018 <osSemaphoreNew+0x4c>
        mem = 1;
 8009012:	2301      	movs	r3, #1
 8009014:	61bb      	str	r3, [r7, #24]
 8009016:	e00c      	b.n	8009032 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8009018:	687b      	ldr	r3, [r7, #4]
 800901a:	689b      	ldr	r3, [r3, #8]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d108      	bne.n	8009032 <osSemaphoreNew+0x66>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	68db      	ldr	r3, [r3, #12]
 8009024:	2b00      	cmp	r3, #0
 8009026:	d104      	bne.n	8009032 <osSemaphoreNew+0x66>
          mem = 0;
 8009028:	2300      	movs	r3, #0
 800902a:	61bb      	str	r3, [r7, #24]
 800902c:	e001      	b.n	8009032 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800902e:	2300      	movs	r3, #0
 8009030:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009038:	d04c      	beq.n	80090d4 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2b01      	cmp	r3, #1
 800903e:	d128      	bne.n	8009092 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8009040:	69bb      	ldr	r3, [r7, #24]
 8009042:	2b01      	cmp	r3, #1
 8009044:	d10a      	bne.n	800905c <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	2203      	movs	r2, #3
 800904c:	9200      	str	r2, [sp, #0]
 800904e:	2200      	movs	r2, #0
 8009050:	2100      	movs	r1, #0
 8009052:	2001      	movs	r0, #1
 8009054:	f000 fa4c 	bl	80094f0 <xQueueGenericCreateStatic>
 8009058:	61f8      	str	r0, [r7, #28]
 800905a:	e005      	b.n	8009068 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800905c:	2203      	movs	r2, #3
 800905e:	2100      	movs	r1, #0
 8009060:	2001      	movs	r0, #1
 8009062:	f000 fac2 	bl	80095ea <xQueueGenericCreate>
 8009066:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8009068:	69fb      	ldr	r3, [r7, #28]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d022      	beq.n	80090b4 <osSemaphoreNew+0xe8>
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	2b00      	cmp	r3, #0
 8009072:	d01f      	beq.n	80090b4 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009074:	2300      	movs	r3, #0
 8009076:	2200      	movs	r2, #0
 8009078:	2100      	movs	r1, #0
 800907a:	69f8      	ldr	r0, [r7, #28]
 800907c:	f000 fb82 	bl	8009784 <xQueueGenericSend>
 8009080:	4603      	mov	r3, r0
 8009082:	2b01      	cmp	r3, #1
 8009084:	d016      	beq.n	80090b4 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8009086:	69f8      	ldr	r0, [r7, #28]
 8009088:	f001 f85e 	bl	800a148 <vQueueDelete>
            hSemaphore = NULL;
 800908c:	2300      	movs	r3, #0
 800908e:	61fb      	str	r3, [r7, #28]
 8009090:	e010      	b.n	80090b4 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8009092:	69bb      	ldr	r3, [r7, #24]
 8009094:	2b01      	cmp	r3, #1
 8009096:	d108      	bne.n	80090aa <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	461a      	mov	r2, r3
 800909e:	68b9      	ldr	r1, [r7, #8]
 80090a0:	68f8      	ldr	r0, [r7, #12]
 80090a2:	f000 fb00 	bl	80096a6 <xQueueCreateCountingSemaphoreStatic>
 80090a6:	61f8      	str	r0, [r7, #28]
 80090a8:	e004      	b.n	80090b4 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80090aa:	68b9      	ldr	r1, [r7, #8]
 80090ac:	68f8      	ldr	r0, [r7, #12]
 80090ae:	f000 fb33 	bl	8009718 <xQueueCreateCountingSemaphore>
 80090b2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80090b4:	69fb      	ldr	r3, [r7, #28]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d00c      	beq.n	80090d4 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d003      	beq.n	80090c8 <osSemaphoreNew+0xfc>
          name = attr->name;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	617b      	str	r3, [r7, #20]
 80090c6:	e001      	b.n	80090cc <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80090c8:	2300      	movs	r3, #0
 80090ca:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80090cc:	6979      	ldr	r1, [r7, #20]
 80090ce:	69f8      	ldr	r0, [r7, #28]
 80090d0:	f001 f986 	bl	800a3e0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80090d4:	69fb      	ldr	r3, [r7, #28]
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3720      	adds	r7, #32
 80090da:	46bd      	mov	sp, r7
 80090dc:	bd80      	pop	{r7, pc}
	...

080090e0 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b086      	sub	sp, #24
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80090ee:	2300      	movs	r3, #0
 80090f0:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d103      	bne.n	8009100 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80090f8:	f06f 0303 	mvn.w	r3, #3
 80090fc:	617b      	str	r3, [r7, #20]
 80090fe:	e039      	b.n	8009174 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009100:	f3ef 8305 	mrs	r3, IPSR
 8009104:	60fb      	str	r3, [r7, #12]
  return(result);
 8009106:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009108:	2b00      	cmp	r3, #0
 800910a:	d022      	beq.n	8009152 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d003      	beq.n	800911a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8009112:	f06f 0303 	mvn.w	r3, #3
 8009116:	617b      	str	r3, [r7, #20]
 8009118:	e02c      	b.n	8009174 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800911a:	2300      	movs	r3, #0
 800911c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800911e:	f107 0308 	add.w	r3, r7, #8
 8009122:	461a      	mov	r2, r3
 8009124:	2100      	movs	r1, #0
 8009126:	6938      	ldr	r0, [r7, #16]
 8009128:	f000 ff4e 	bl	8009fc8 <xQueueReceiveFromISR>
 800912c:	4603      	mov	r3, r0
 800912e:	2b01      	cmp	r3, #1
 8009130:	d003      	beq.n	800913a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8009132:	f06f 0302 	mvn.w	r3, #2
 8009136:	617b      	str	r3, [r7, #20]
 8009138:	e01c      	b.n	8009174 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d019      	beq.n	8009174 <osSemaphoreAcquire+0x94>
 8009140:	4b0f      	ldr	r3, [pc, #60]	@ (8009180 <osSemaphoreAcquire+0xa0>)
 8009142:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009146:	601a      	str	r2, [r3, #0]
 8009148:	f3bf 8f4f 	dsb	sy
 800914c:	f3bf 8f6f 	isb	sy
 8009150:	e010      	b.n	8009174 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8009152:	6839      	ldr	r1, [r7, #0]
 8009154:	6938      	ldr	r0, [r7, #16]
 8009156:	f000 fe27 	bl	8009da8 <xQueueSemaphoreTake>
 800915a:	4603      	mov	r3, r0
 800915c:	2b01      	cmp	r3, #1
 800915e:	d009      	beq.n	8009174 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d003      	beq.n	800916e <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8009166:	f06f 0301 	mvn.w	r3, #1
 800916a:	617b      	str	r3, [r7, #20]
 800916c:	e002      	b.n	8009174 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800916e:	f06f 0302 	mvn.w	r3, #2
 8009172:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009174:	697b      	ldr	r3, [r7, #20]
}
 8009176:	4618      	mov	r0, r3
 8009178:	3718      	adds	r7, #24
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}
 800917e:	bf00      	nop
 8009180:	e000ed04 	.word	0xe000ed04

08009184 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009184:	b580      	push	{r7, lr}
 8009186:	b086      	sub	sp, #24
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8009190:	2300      	movs	r3, #0
 8009192:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009194:	693b      	ldr	r3, [r7, #16]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d103      	bne.n	80091a2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800919a:	f06f 0303 	mvn.w	r3, #3
 800919e:	617b      	str	r3, [r7, #20]
 80091a0:	e02c      	b.n	80091fc <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80091a2:	f3ef 8305 	mrs	r3, IPSR
 80091a6:	60fb      	str	r3, [r7, #12]
  return(result);
 80091a8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d01a      	beq.n	80091e4 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80091ae:	2300      	movs	r3, #0
 80091b0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80091b2:	f107 0308 	add.w	r3, r7, #8
 80091b6:	4619      	mov	r1, r3
 80091b8:	6938      	ldr	r0, [r7, #16]
 80091ba:	f000 fc83 	bl	8009ac4 <xQueueGiveFromISR>
 80091be:	4603      	mov	r3, r0
 80091c0:	2b01      	cmp	r3, #1
 80091c2:	d003      	beq.n	80091cc <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80091c4:	f06f 0302 	mvn.w	r3, #2
 80091c8:	617b      	str	r3, [r7, #20]
 80091ca:	e017      	b.n	80091fc <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80091cc:	68bb      	ldr	r3, [r7, #8]
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d014      	beq.n	80091fc <osSemaphoreRelease+0x78>
 80091d2:	4b0d      	ldr	r3, [pc, #52]	@ (8009208 <osSemaphoreRelease+0x84>)
 80091d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091d8:	601a      	str	r2, [r3, #0]
 80091da:	f3bf 8f4f 	dsb	sy
 80091de:	f3bf 8f6f 	isb	sy
 80091e2:	e00b      	b.n	80091fc <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80091e4:	2300      	movs	r3, #0
 80091e6:	2200      	movs	r2, #0
 80091e8:	2100      	movs	r1, #0
 80091ea:	6938      	ldr	r0, [r7, #16]
 80091ec:	f000 faca 	bl	8009784 <xQueueGenericSend>
 80091f0:	4603      	mov	r3, r0
 80091f2:	2b01      	cmp	r3, #1
 80091f4:	d002      	beq.n	80091fc <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80091f6:	f06f 0302 	mvn.w	r3, #2
 80091fa:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80091fc:	697b      	ldr	r3, [r7, #20]
}
 80091fe:	4618      	mov	r0, r3
 8009200:	3718      	adds	r7, #24
 8009202:	46bd      	mov	sp, r7
 8009204:	bd80      	pop	{r7, pc}
 8009206:	bf00      	nop
 8009208:	e000ed04 	.word	0xe000ed04

0800920c <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 800920c:	b580      	push	{r7, lr}
 800920e:	b086      	sub	sp, #24
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d102      	bne.n	8009224 <osSemaphoreGetCount+0x18>
    count = 0U;
 800921e:	2300      	movs	r3, #0
 8009220:	617b      	str	r3, [r7, #20]
 8009222:	e00e      	b.n	8009242 <osSemaphoreGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009224:	f3ef 8305 	mrs	r3, IPSR
 8009228:	60fb      	str	r3, [r7, #12]
  return(result);
 800922a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800922c:	2b00      	cmp	r3, #0
 800922e:	d004      	beq.n	800923a <osSemaphoreGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 8009230:	6938      	ldr	r0, [r7, #16]
 8009232:	f000 ff6a 	bl	800a10a <uxQueueMessagesWaitingFromISR>
 8009236:	6178      	str	r0, [r7, #20]
 8009238:	e003      	b.n	8009242 <osSemaphoreGetCount+0x36>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 800923a:	6938      	ldr	r0, [r7, #16]
 800923c:	f000 ff46 	bl	800a0cc <uxQueueMessagesWaiting>
 8009240:	6178      	str	r0, [r7, #20]
  }

  return (count);
 8009242:	697b      	ldr	r3, [r7, #20]
}
 8009244:	4618      	mov	r0, r3
 8009246:	3718      	adds	r7, #24
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}

0800924c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800924c:	b480      	push	{r7}
 800924e:	b085      	sub	sp, #20
 8009250:	af00      	add	r7, sp, #0
 8009252:	60f8      	str	r0, [r7, #12]
 8009254:	60b9      	str	r1, [r7, #8]
 8009256:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	4a07      	ldr	r2, [pc, #28]	@ (8009278 <vApplicationGetIdleTaskMemory+0x2c>)
 800925c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800925e:	68bb      	ldr	r3, [r7, #8]
 8009260:	4a06      	ldr	r2, [pc, #24]	@ (800927c <vApplicationGetIdleTaskMemory+0x30>)
 8009262:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2280      	movs	r2, #128	@ 0x80
 8009268:	601a      	str	r2, [r3, #0]
}
 800926a:	bf00      	nop
 800926c:	3714      	adds	r7, #20
 800926e:	46bd      	mov	sp, r7
 8009270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009274:	4770      	bx	lr
 8009276:	bf00      	nop
 8009278:	20000784 	.word	0x20000784
 800927c:	20000830 	.word	0x20000830

08009280 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009280:	b480      	push	{r7}
 8009282:	b085      	sub	sp, #20
 8009284:	af00      	add	r7, sp, #0
 8009286:	60f8      	str	r0, [r7, #12]
 8009288:	60b9      	str	r1, [r7, #8]
 800928a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	4a07      	ldr	r2, [pc, #28]	@ (80092ac <vApplicationGetTimerTaskMemory+0x2c>)
 8009290:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009292:	68bb      	ldr	r3, [r7, #8]
 8009294:	4a06      	ldr	r2, [pc, #24]	@ (80092b0 <vApplicationGetTimerTaskMemory+0x30>)
 8009296:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800929e:	601a      	str	r2, [r3, #0]
}
 80092a0:	bf00      	nop
 80092a2:	3714      	adds	r7, #20
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr
 80092ac:	20000a30 	.word	0x20000a30
 80092b0:	20000adc 	.word	0x20000adc

080092b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f103 0208 	add.w	r2, r3, #8
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f04f 32ff 	mov.w	r2, #4294967295
 80092cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f103 0208 	add.w	r2, r3, #8
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f103 0208 	add.w	r2, r3, #8
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2200      	movs	r2, #0
 80092e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80092e8:	bf00      	nop
 80092ea:	370c      	adds	r7, #12
 80092ec:	46bd      	mov	sp, r7
 80092ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f2:	4770      	bx	lr

080092f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80092f4:	b480      	push	{r7}
 80092f6:	b083      	sub	sp, #12
 80092f8:	af00      	add	r7, sp, #0
 80092fa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2200      	movs	r2, #0
 8009300:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009302:	bf00      	nop
 8009304:	370c      	adds	r7, #12
 8009306:	46bd      	mov	sp, r7
 8009308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800930c:	4770      	bx	lr

0800930e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800930e:	b480      	push	{r7}
 8009310:	b085      	sub	sp, #20
 8009312:	af00      	add	r7, sp, #0
 8009314:	6078      	str	r0, [r7, #4]
 8009316:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	68fa      	ldr	r2, [r7, #12]
 8009322:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	689a      	ldr	r2, [r3, #8]
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	689b      	ldr	r3, [r3, #8]
 8009330:	683a      	ldr	r2, [r7, #0]
 8009332:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	683a      	ldr	r2, [r7, #0]
 8009338:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	687a      	ldr	r2, [r7, #4]
 800933e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	1c5a      	adds	r2, r3, #1
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	601a      	str	r2, [r3, #0]
}
 800934a:	bf00      	nop
 800934c:	3714      	adds	r7, #20
 800934e:	46bd      	mov	sp, r7
 8009350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009354:	4770      	bx	lr

08009356 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009356:	b480      	push	{r7}
 8009358:	b085      	sub	sp, #20
 800935a:	af00      	add	r7, sp, #0
 800935c:	6078      	str	r0, [r7, #4]
 800935e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009366:	68bb      	ldr	r3, [r7, #8]
 8009368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800936c:	d103      	bne.n	8009376 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	691b      	ldr	r3, [r3, #16]
 8009372:	60fb      	str	r3, [r7, #12]
 8009374:	e00c      	b.n	8009390 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	3308      	adds	r3, #8
 800937a:	60fb      	str	r3, [r7, #12]
 800937c:	e002      	b.n	8009384 <vListInsert+0x2e>
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	685b      	ldr	r3, [r3, #4]
 8009382:	60fb      	str	r3, [r7, #12]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	685b      	ldr	r3, [r3, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	68ba      	ldr	r2, [r7, #8]
 800938c:	429a      	cmp	r2, r3
 800938e:	d2f6      	bcs.n	800937e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	685a      	ldr	r2, [r3, #4]
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	685b      	ldr	r3, [r3, #4]
 800939c:	683a      	ldr	r2, [r7, #0]
 800939e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	68fa      	ldr	r2, [r7, #12]
 80093a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	683a      	ldr	r2, [r7, #0]
 80093aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80093ac:	683b      	ldr	r3, [r7, #0]
 80093ae:	687a      	ldr	r2, [r7, #4]
 80093b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	1c5a      	adds	r2, r3, #1
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	601a      	str	r2, [r3, #0]
}
 80093bc:	bf00      	nop
 80093be:	3714      	adds	r7, #20
 80093c0:	46bd      	mov	sp, r7
 80093c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c6:	4770      	bx	lr

080093c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80093c8:	b480      	push	{r7}
 80093ca:	b085      	sub	sp, #20
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	691b      	ldr	r3, [r3, #16]
 80093d4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	685b      	ldr	r3, [r3, #4]
 80093da:	687a      	ldr	r2, [r7, #4]
 80093dc:	6892      	ldr	r2, [r2, #8]
 80093de:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	689b      	ldr	r3, [r3, #8]
 80093e4:	687a      	ldr	r2, [r7, #4]
 80093e6:	6852      	ldr	r2, [r2, #4]
 80093e8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	687a      	ldr	r2, [r7, #4]
 80093f0:	429a      	cmp	r2, r3
 80093f2:	d103      	bne.n	80093fc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	689a      	ldr	r2, [r3, #8]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2200      	movs	r2, #0
 8009400:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	1e5a      	subs	r2, r3, #1
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
}
 8009410:	4618      	mov	r0, r3
 8009412:	3714      	adds	r7, #20
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr

0800941c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800941c:	b580      	push	{r7, lr}
 800941e:	b084      	sub	sp, #16
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
 8009424:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	2b00      	cmp	r3, #0
 800942e:	d10b      	bne.n	8009448 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009434:	f383 8811 	msr	BASEPRI, r3
 8009438:	f3bf 8f6f 	isb	sy
 800943c:	f3bf 8f4f 	dsb	sy
 8009440:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009442:	bf00      	nop
 8009444:	bf00      	nop
 8009446:	e7fd      	b.n	8009444 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009448:	f003 f8e6 	bl	800c618 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	681a      	ldr	r2, [r3, #0]
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009454:	68f9      	ldr	r1, [r7, #12]
 8009456:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009458:	fb01 f303 	mul.w	r3, r1, r3
 800945c:	441a      	add	r2, r3
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2200      	movs	r2, #0
 8009466:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	681a      	ldr	r2, [r3, #0]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	681a      	ldr	r2, [r3, #0]
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009478:	3b01      	subs	r3, #1
 800947a:	68f9      	ldr	r1, [r7, #12]
 800947c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800947e:	fb01 f303 	mul.w	r3, r1, r3
 8009482:	441a      	add	r2, r3
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	22ff      	movs	r2, #255	@ 0xff
 800948c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	22ff      	movs	r2, #255	@ 0xff
 8009494:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	2b00      	cmp	r3, #0
 800949c:	d114      	bne.n	80094c8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	691b      	ldr	r3, [r3, #16]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d01a      	beq.n	80094dc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	3310      	adds	r3, #16
 80094aa:	4618      	mov	r0, r3
 80094ac:	f001 fe28 	bl	800b100 <xTaskRemoveFromEventList>
 80094b0:	4603      	mov	r3, r0
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d012      	beq.n	80094dc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80094b6:	4b0d      	ldr	r3, [pc, #52]	@ (80094ec <xQueueGenericReset+0xd0>)
 80094b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094bc:	601a      	str	r2, [r3, #0]
 80094be:	f3bf 8f4f 	dsb	sy
 80094c2:	f3bf 8f6f 	isb	sy
 80094c6:	e009      	b.n	80094dc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	3310      	adds	r3, #16
 80094cc:	4618      	mov	r0, r3
 80094ce:	f7ff fef1 	bl	80092b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	3324      	adds	r3, #36	@ 0x24
 80094d6:	4618      	mov	r0, r3
 80094d8:	f7ff feec 	bl	80092b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80094dc:	f003 f8ce 	bl	800c67c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80094e0:	2301      	movs	r3, #1
}
 80094e2:	4618      	mov	r0, r3
 80094e4:	3710      	adds	r7, #16
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}
 80094ea:	bf00      	nop
 80094ec:	e000ed04 	.word	0xe000ed04

080094f0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80094f0:	b580      	push	{r7, lr}
 80094f2:	b08e      	sub	sp, #56	@ 0x38
 80094f4:	af02      	add	r7, sp, #8
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	607a      	str	r2, [r7, #4]
 80094fc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d10b      	bne.n	800951c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009508:	f383 8811 	msr	BASEPRI, r3
 800950c:	f3bf 8f6f 	isb	sy
 8009510:	f3bf 8f4f 	dsb	sy
 8009514:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009516:	bf00      	nop
 8009518:	bf00      	nop
 800951a:	e7fd      	b.n	8009518 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800951c:	683b      	ldr	r3, [r7, #0]
 800951e:	2b00      	cmp	r3, #0
 8009520:	d10b      	bne.n	800953a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009526:	f383 8811 	msr	BASEPRI, r3
 800952a:	f3bf 8f6f 	isb	sy
 800952e:	f3bf 8f4f 	dsb	sy
 8009532:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009534:	bf00      	nop
 8009536:	bf00      	nop
 8009538:	e7fd      	b.n	8009536 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d002      	beq.n	8009546 <xQueueGenericCreateStatic+0x56>
 8009540:	68bb      	ldr	r3, [r7, #8]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d001      	beq.n	800954a <xQueueGenericCreateStatic+0x5a>
 8009546:	2301      	movs	r3, #1
 8009548:	e000      	b.n	800954c <xQueueGenericCreateStatic+0x5c>
 800954a:	2300      	movs	r3, #0
 800954c:	2b00      	cmp	r3, #0
 800954e:	d10b      	bne.n	8009568 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009554:	f383 8811 	msr	BASEPRI, r3
 8009558:	f3bf 8f6f 	isb	sy
 800955c:	f3bf 8f4f 	dsb	sy
 8009560:	623b      	str	r3, [r7, #32]
}
 8009562:	bf00      	nop
 8009564:	bf00      	nop
 8009566:	e7fd      	b.n	8009564 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d102      	bne.n	8009574 <xQueueGenericCreateStatic+0x84>
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d101      	bne.n	8009578 <xQueueGenericCreateStatic+0x88>
 8009574:	2301      	movs	r3, #1
 8009576:	e000      	b.n	800957a <xQueueGenericCreateStatic+0x8a>
 8009578:	2300      	movs	r3, #0
 800957a:	2b00      	cmp	r3, #0
 800957c:	d10b      	bne.n	8009596 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800957e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009582:	f383 8811 	msr	BASEPRI, r3
 8009586:	f3bf 8f6f 	isb	sy
 800958a:	f3bf 8f4f 	dsb	sy
 800958e:	61fb      	str	r3, [r7, #28]
}
 8009590:	bf00      	nop
 8009592:	bf00      	nop
 8009594:	e7fd      	b.n	8009592 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009596:	2350      	movs	r3, #80	@ 0x50
 8009598:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800959a:	697b      	ldr	r3, [r7, #20]
 800959c:	2b50      	cmp	r3, #80	@ 0x50
 800959e:	d00b      	beq.n	80095b8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80095a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095a4:	f383 8811 	msr	BASEPRI, r3
 80095a8:	f3bf 8f6f 	isb	sy
 80095ac:	f3bf 8f4f 	dsb	sy
 80095b0:	61bb      	str	r3, [r7, #24]
}
 80095b2:	bf00      	nop
 80095b4:	bf00      	nop
 80095b6:	e7fd      	b.n	80095b4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80095b8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80095be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d00d      	beq.n	80095e0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80095c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095c6:	2201      	movs	r2, #1
 80095c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80095cc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80095d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095d2:	9300      	str	r3, [sp, #0]
 80095d4:	4613      	mov	r3, r2
 80095d6:	687a      	ldr	r2, [r7, #4]
 80095d8:	68b9      	ldr	r1, [r7, #8]
 80095da:	68f8      	ldr	r0, [r7, #12]
 80095dc:	f000 f840 	bl	8009660 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80095e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80095e2:	4618      	mov	r0, r3
 80095e4:	3730      	adds	r7, #48	@ 0x30
 80095e6:	46bd      	mov	sp, r7
 80095e8:	bd80      	pop	{r7, pc}

080095ea <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80095ea:	b580      	push	{r7, lr}
 80095ec:	b08a      	sub	sp, #40	@ 0x28
 80095ee:	af02      	add	r7, sp, #8
 80095f0:	60f8      	str	r0, [r7, #12]
 80095f2:	60b9      	str	r1, [r7, #8]
 80095f4:	4613      	mov	r3, r2
 80095f6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d10b      	bne.n	8009616 <xQueueGenericCreate+0x2c>
	__asm volatile
 80095fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009602:	f383 8811 	msr	BASEPRI, r3
 8009606:	f3bf 8f6f 	isb	sy
 800960a:	f3bf 8f4f 	dsb	sy
 800960e:	613b      	str	r3, [r7, #16]
}
 8009610:	bf00      	nop
 8009612:	bf00      	nop
 8009614:	e7fd      	b.n	8009612 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	68ba      	ldr	r2, [r7, #8]
 800961a:	fb02 f303 	mul.w	r3, r2, r3
 800961e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009620:	69fb      	ldr	r3, [r7, #28]
 8009622:	3350      	adds	r3, #80	@ 0x50
 8009624:	4618      	mov	r0, r3
 8009626:	f003 f919 	bl	800c85c <pvPortMalloc>
 800962a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800962c:	69bb      	ldr	r3, [r7, #24]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d011      	beq.n	8009656 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8009632:	69bb      	ldr	r3, [r7, #24]
 8009634:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009636:	697b      	ldr	r3, [r7, #20]
 8009638:	3350      	adds	r3, #80	@ 0x50
 800963a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800963c:	69bb      	ldr	r3, [r7, #24]
 800963e:	2200      	movs	r2, #0
 8009640:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009644:	79fa      	ldrb	r2, [r7, #7]
 8009646:	69bb      	ldr	r3, [r7, #24]
 8009648:	9300      	str	r3, [sp, #0]
 800964a:	4613      	mov	r3, r2
 800964c:	697a      	ldr	r2, [r7, #20]
 800964e:	68b9      	ldr	r1, [r7, #8]
 8009650:	68f8      	ldr	r0, [r7, #12]
 8009652:	f000 f805 	bl	8009660 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8009656:	69bb      	ldr	r3, [r7, #24]
	}
 8009658:	4618      	mov	r0, r3
 800965a:	3720      	adds	r7, #32
 800965c:	46bd      	mov	sp, r7
 800965e:	bd80      	pop	{r7, pc}

08009660 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8009660:	b580      	push	{r7, lr}
 8009662:	b084      	sub	sp, #16
 8009664:	af00      	add	r7, sp, #0
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	60b9      	str	r1, [r7, #8]
 800966a:	607a      	str	r2, [r7, #4]
 800966c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d103      	bne.n	800967c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009674:	69bb      	ldr	r3, [r7, #24]
 8009676:	69ba      	ldr	r2, [r7, #24]
 8009678:	601a      	str	r2, [r3, #0]
 800967a:	e002      	b.n	8009682 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800967c:	69bb      	ldr	r3, [r7, #24]
 800967e:	687a      	ldr	r2, [r7, #4]
 8009680:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8009682:	69bb      	ldr	r3, [r7, #24]
 8009684:	68fa      	ldr	r2, [r7, #12]
 8009686:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009688:	69bb      	ldr	r3, [r7, #24]
 800968a:	68ba      	ldr	r2, [r7, #8]
 800968c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800968e:	2101      	movs	r1, #1
 8009690:	69b8      	ldr	r0, [r7, #24]
 8009692:	f7ff fec3 	bl	800941c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009696:	69bb      	ldr	r3, [r7, #24]
 8009698:	78fa      	ldrb	r2, [r7, #3]
 800969a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800969e:	bf00      	nop
 80096a0:	3710      	adds	r7, #16
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}

080096a6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80096a6:	b580      	push	{r7, lr}
 80096a8:	b08a      	sub	sp, #40	@ 0x28
 80096aa:	af02      	add	r7, sp, #8
 80096ac:	60f8      	str	r0, [r7, #12]
 80096ae:	60b9      	str	r1, [r7, #8]
 80096b0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d10b      	bne.n	80096d0 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80096b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096bc:	f383 8811 	msr	BASEPRI, r3
 80096c0:	f3bf 8f6f 	isb	sy
 80096c4:	f3bf 8f4f 	dsb	sy
 80096c8:	61bb      	str	r3, [r7, #24]
}
 80096ca:	bf00      	nop
 80096cc:	bf00      	nop
 80096ce:	e7fd      	b.n	80096cc <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80096d0:	68ba      	ldr	r2, [r7, #8]
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	429a      	cmp	r2, r3
 80096d6:	d90b      	bls.n	80096f0 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80096d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096dc:	f383 8811 	msr	BASEPRI, r3
 80096e0:	f3bf 8f6f 	isb	sy
 80096e4:	f3bf 8f4f 	dsb	sy
 80096e8:	617b      	str	r3, [r7, #20]
}
 80096ea:	bf00      	nop
 80096ec:	bf00      	nop
 80096ee:	e7fd      	b.n	80096ec <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80096f0:	2302      	movs	r3, #2
 80096f2:	9300      	str	r3, [sp, #0]
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2200      	movs	r2, #0
 80096f8:	2100      	movs	r1, #0
 80096fa:	68f8      	ldr	r0, [r7, #12]
 80096fc:	f7ff fef8 	bl	80094f0 <xQueueGenericCreateStatic>
 8009700:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8009702:	69fb      	ldr	r3, [r7, #28]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d002      	beq.n	800970e <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009708:	69fb      	ldr	r3, [r7, #28]
 800970a:	68ba      	ldr	r2, [r7, #8]
 800970c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800970e:	69fb      	ldr	r3, [r7, #28]
	}
 8009710:	4618      	mov	r0, r3
 8009712:	3720      	adds	r7, #32
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}

08009718 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8009718:	b580      	push	{r7, lr}
 800971a:	b086      	sub	sp, #24
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d10b      	bne.n	8009740 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8009728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800972c:	f383 8811 	msr	BASEPRI, r3
 8009730:	f3bf 8f6f 	isb	sy
 8009734:	f3bf 8f4f 	dsb	sy
 8009738:	613b      	str	r3, [r7, #16]
}
 800973a:	bf00      	nop
 800973c:	bf00      	nop
 800973e:	e7fd      	b.n	800973c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8009740:	683a      	ldr	r2, [r7, #0]
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	429a      	cmp	r2, r3
 8009746:	d90b      	bls.n	8009760 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8009748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800974c:	f383 8811 	msr	BASEPRI, r3
 8009750:	f3bf 8f6f 	isb	sy
 8009754:	f3bf 8f4f 	dsb	sy
 8009758:	60fb      	str	r3, [r7, #12]
}
 800975a:	bf00      	nop
 800975c:	bf00      	nop
 800975e:	e7fd      	b.n	800975c <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009760:	2202      	movs	r2, #2
 8009762:	2100      	movs	r1, #0
 8009764:	6878      	ldr	r0, [r7, #4]
 8009766:	f7ff ff40 	bl	80095ea <xQueueGenericCreate>
 800976a:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800976c:	697b      	ldr	r3, [r7, #20]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d002      	beq.n	8009778 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	683a      	ldr	r2, [r7, #0]
 8009776:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009778:	697b      	ldr	r3, [r7, #20]
	}
 800977a:	4618      	mov	r0, r3
 800977c:	3718      	adds	r7, #24
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}
	...

08009784 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b08e      	sub	sp, #56	@ 0x38
 8009788:	af00      	add	r7, sp, #0
 800978a:	60f8      	str	r0, [r7, #12]
 800978c:	60b9      	str	r1, [r7, #8]
 800978e:	607a      	str	r2, [r7, #4]
 8009790:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8009792:	2300      	movs	r3, #0
 8009794:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800979a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800979c:	2b00      	cmp	r3, #0
 800979e:	d10b      	bne.n	80097b8 <xQueueGenericSend+0x34>
	__asm volatile
 80097a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a4:	f383 8811 	msr	BASEPRI, r3
 80097a8:	f3bf 8f6f 	isb	sy
 80097ac:	f3bf 8f4f 	dsb	sy
 80097b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80097b2:	bf00      	nop
 80097b4:	bf00      	nop
 80097b6:	e7fd      	b.n	80097b4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d103      	bne.n	80097c6 <xQueueGenericSend+0x42>
 80097be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d101      	bne.n	80097ca <xQueueGenericSend+0x46>
 80097c6:	2301      	movs	r3, #1
 80097c8:	e000      	b.n	80097cc <xQueueGenericSend+0x48>
 80097ca:	2300      	movs	r3, #0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d10b      	bne.n	80097e8 <xQueueGenericSend+0x64>
	__asm volatile
 80097d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097d4:	f383 8811 	msr	BASEPRI, r3
 80097d8:	f3bf 8f6f 	isb	sy
 80097dc:	f3bf 8f4f 	dsb	sy
 80097e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80097e2:	bf00      	nop
 80097e4:	bf00      	nop
 80097e6:	e7fd      	b.n	80097e4 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80097e8:	683b      	ldr	r3, [r7, #0]
 80097ea:	2b02      	cmp	r3, #2
 80097ec:	d103      	bne.n	80097f6 <xQueueGenericSend+0x72>
 80097ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80097f2:	2b01      	cmp	r3, #1
 80097f4:	d101      	bne.n	80097fa <xQueueGenericSend+0x76>
 80097f6:	2301      	movs	r3, #1
 80097f8:	e000      	b.n	80097fc <xQueueGenericSend+0x78>
 80097fa:	2300      	movs	r3, #0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d10b      	bne.n	8009818 <xQueueGenericSend+0x94>
	__asm volatile
 8009800:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009804:	f383 8811 	msr	BASEPRI, r3
 8009808:	f3bf 8f6f 	isb	sy
 800980c:	f3bf 8f4f 	dsb	sy
 8009810:	623b      	str	r3, [r7, #32]
}
 8009812:	bf00      	nop
 8009814:	bf00      	nop
 8009816:	e7fd      	b.n	8009814 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009818:	f001 fe74 	bl	800b504 <xTaskGetSchedulerState>
 800981c:	4603      	mov	r3, r0
 800981e:	2b00      	cmp	r3, #0
 8009820:	d102      	bne.n	8009828 <xQueueGenericSend+0xa4>
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2b00      	cmp	r3, #0
 8009826:	d101      	bne.n	800982c <xQueueGenericSend+0xa8>
 8009828:	2301      	movs	r3, #1
 800982a:	e000      	b.n	800982e <xQueueGenericSend+0xaa>
 800982c:	2300      	movs	r3, #0
 800982e:	2b00      	cmp	r3, #0
 8009830:	d10b      	bne.n	800984a <xQueueGenericSend+0xc6>
	__asm volatile
 8009832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009836:	f383 8811 	msr	BASEPRI, r3
 800983a:	f3bf 8f6f 	isb	sy
 800983e:	f3bf 8f4f 	dsb	sy
 8009842:	61fb      	str	r3, [r7, #28]
}
 8009844:	bf00      	nop
 8009846:	bf00      	nop
 8009848:	e7fd      	b.n	8009846 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800984a:	f002 fee5 	bl	800c618 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800984e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009850:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009854:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009856:	429a      	cmp	r2, r3
 8009858:	d302      	bcc.n	8009860 <xQueueGenericSend+0xdc>
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	2b02      	cmp	r3, #2
 800985e:	d129      	bne.n	80098b4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009860:	683a      	ldr	r2, [r7, #0]
 8009862:	68b9      	ldr	r1, [r7, #8]
 8009864:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009866:	f000 fcab 	bl	800a1c0 <prvCopyDataToQueue>
 800986a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800986c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800986e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009870:	2b00      	cmp	r3, #0
 8009872:	d010      	beq.n	8009896 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009876:	3324      	adds	r3, #36	@ 0x24
 8009878:	4618      	mov	r0, r3
 800987a:	f001 fc41 	bl	800b100 <xTaskRemoveFromEventList>
 800987e:	4603      	mov	r3, r0
 8009880:	2b00      	cmp	r3, #0
 8009882:	d013      	beq.n	80098ac <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009884:	4b3f      	ldr	r3, [pc, #252]	@ (8009984 <xQueueGenericSend+0x200>)
 8009886:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800988a:	601a      	str	r2, [r3, #0]
 800988c:	f3bf 8f4f 	dsb	sy
 8009890:	f3bf 8f6f 	isb	sy
 8009894:	e00a      	b.n	80098ac <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009896:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009898:	2b00      	cmp	r3, #0
 800989a:	d007      	beq.n	80098ac <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800989c:	4b39      	ldr	r3, [pc, #228]	@ (8009984 <xQueueGenericSend+0x200>)
 800989e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098a2:	601a      	str	r2, [r3, #0]
 80098a4:	f3bf 8f4f 	dsb	sy
 80098a8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80098ac:	f002 fee6 	bl	800c67c <vPortExitCritical>
				return pdPASS;
 80098b0:	2301      	movs	r3, #1
 80098b2:	e063      	b.n	800997c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d103      	bne.n	80098c2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80098ba:	f002 fedf 	bl	800c67c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80098be:	2300      	movs	r3, #0
 80098c0:	e05c      	b.n	800997c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80098c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d106      	bne.n	80098d6 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80098c8:	f107 0314 	add.w	r3, r7, #20
 80098cc:	4618      	mov	r0, r3
 80098ce:	f001 fc7f 	bl	800b1d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80098d2:	2301      	movs	r3, #1
 80098d4:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80098d6:	f002 fed1 	bl	800c67c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80098da:	f001 f999 	bl	800ac10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80098de:	f002 fe9b 	bl	800c618 <vPortEnterCritical>
 80098e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098e8:	b25b      	sxtb	r3, r3
 80098ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098ee:	d103      	bne.n	80098f8 <xQueueGenericSend+0x174>
 80098f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098f2:	2200      	movs	r2, #0
 80098f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80098f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098fe:	b25b      	sxtb	r3, r3
 8009900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009904:	d103      	bne.n	800990e <xQueueGenericSend+0x18a>
 8009906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009908:	2200      	movs	r2, #0
 800990a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800990e:	f002 feb5 	bl	800c67c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009912:	1d3a      	adds	r2, r7, #4
 8009914:	f107 0314 	add.w	r3, r7, #20
 8009918:	4611      	mov	r1, r2
 800991a:	4618      	mov	r0, r3
 800991c:	f001 fc6e 	bl	800b1fc <xTaskCheckForTimeOut>
 8009920:	4603      	mov	r3, r0
 8009922:	2b00      	cmp	r3, #0
 8009924:	d124      	bne.n	8009970 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009926:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009928:	f000 fd42 	bl	800a3b0 <prvIsQueueFull>
 800992c:	4603      	mov	r3, r0
 800992e:	2b00      	cmp	r3, #0
 8009930:	d018      	beq.n	8009964 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009934:	3310      	adds	r3, #16
 8009936:	687a      	ldr	r2, [r7, #4]
 8009938:	4611      	mov	r1, r2
 800993a:	4618      	mov	r0, r3
 800993c:	f001 fb8e 	bl	800b05c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009940:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009942:	f000 fccd 	bl	800a2e0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009946:	f001 f971 	bl	800ac2c <xTaskResumeAll>
 800994a:	4603      	mov	r3, r0
 800994c:	2b00      	cmp	r3, #0
 800994e:	f47f af7c 	bne.w	800984a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009952:	4b0c      	ldr	r3, [pc, #48]	@ (8009984 <xQueueGenericSend+0x200>)
 8009954:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009958:	601a      	str	r2, [r3, #0]
 800995a:	f3bf 8f4f 	dsb	sy
 800995e:	f3bf 8f6f 	isb	sy
 8009962:	e772      	b.n	800984a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009964:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009966:	f000 fcbb 	bl	800a2e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800996a:	f001 f95f 	bl	800ac2c <xTaskResumeAll>
 800996e:	e76c      	b.n	800984a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009970:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009972:	f000 fcb5 	bl	800a2e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009976:	f001 f959 	bl	800ac2c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800997a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800997c:	4618      	mov	r0, r3
 800997e:	3738      	adds	r7, #56	@ 0x38
 8009980:	46bd      	mov	sp, r7
 8009982:	bd80      	pop	{r7, pc}
 8009984:	e000ed04 	.word	0xe000ed04

08009988 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b090      	sub	sp, #64	@ 0x40
 800998c:	af00      	add	r7, sp, #0
 800998e:	60f8      	str	r0, [r7, #12]
 8009990:	60b9      	str	r1, [r7, #8]
 8009992:	607a      	str	r2, [r7, #4]
 8009994:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800999a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800999c:	2b00      	cmp	r3, #0
 800999e:	d10b      	bne.n	80099b8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80099a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a4:	f383 8811 	msr	BASEPRI, r3
 80099a8:	f3bf 8f6f 	isb	sy
 80099ac:	f3bf 8f4f 	dsb	sy
 80099b0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80099b2:	bf00      	nop
 80099b4:	bf00      	nop
 80099b6:	e7fd      	b.n	80099b4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d103      	bne.n	80099c6 <xQueueGenericSendFromISR+0x3e>
 80099be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d101      	bne.n	80099ca <xQueueGenericSendFromISR+0x42>
 80099c6:	2301      	movs	r3, #1
 80099c8:	e000      	b.n	80099cc <xQueueGenericSendFromISR+0x44>
 80099ca:	2300      	movs	r3, #0
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d10b      	bne.n	80099e8 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80099d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d4:	f383 8811 	msr	BASEPRI, r3
 80099d8:	f3bf 8f6f 	isb	sy
 80099dc:	f3bf 8f4f 	dsb	sy
 80099e0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80099e2:	bf00      	nop
 80099e4:	bf00      	nop
 80099e6:	e7fd      	b.n	80099e4 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80099e8:	683b      	ldr	r3, [r7, #0]
 80099ea:	2b02      	cmp	r3, #2
 80099ec:	d103      	bne.n	80099f6 <xQueueGenericSendFromISR+0x6e>
 80099ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80099f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099f2:	2b01      	cmp	r3, #1
 80099f4:	d101      	bne.n	80099fa <xQueueGenericSendFromISR+0x72>
 80099f6:	2301      	movs	r3, #1
 80099f8:	e000      	b.n	80099fc <xQueueGenericSendFromISR+0x74>
 80099fa:	2300      	movs	r3, #0
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d10b      	bne.n	8009a18 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a04:	f383 8811 	msr	BASEPRI, r3
 8009a08:	f3bf 8f6f 	isb	sy
 8009a0c:	f3bf 8f4f 	dsb	sy
 8009a10:	623b      	str	r3, [r7, #32]
}
 8009a12:	bf00      	nop
 8009a14:	bf00      	nop
 8009a16:	e7fd      	b.n	8009a14 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009a18:	f002 fede 	bl	800c7d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009a1c:	f3ef 8211 	mrs	r2, BASEPRI
 8009a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a24:	f383 8811 	msr	BASEPRI, r3
 8009a28:	f3bf 8f6f 	isb	sy
 8009a2c:	f3bf 8f4f 	dsb	sy
 8009a30:	61fa      	str	r2, [r7, #28]
 8009a32:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009a34:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009a36:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a3a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009a40:	429a      	cmp	r2, r3
 8009a42:	d302      	bcc.n	8009a4a <xQueueGenericSendFromISR+0xc2>
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	2b02      	cmp	r3, #2
 8009a48:	d12f      	bne.n	8009aaa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a4c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a50:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009a54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009a5a:	683a      	ldr	r2, [r7, #0]
 8009a5c:	68b9      	ldr	r1, [r7, #8]
 8009a5e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009a60:	f000 fbae 	bl	800a1c0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009a64:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009a68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a6c:	d112      	bne.n	8009a94 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009a6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d016      	beq.n	8009aa4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a78:	3324      	adds	r3, #36	@ 0x24
 8009a7a:	4618      	mov	r0, r3
 8009a7c:	f001 fb40 	bl	800b100 <xTaskRemoveFromEventList>
 8009a80:	4603      	mov	r3, r0
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d00e      	beq.n	8009aa4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d00b      	beq.n	8009aa4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	2201      	movs	r2, #1
 8009a90:	601a      	str	r2, [r3, #0]
 8009a92:	e007      	b.n	8009aa4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009a94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009a98:	3301      	adds	r3, #1
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	b25a      	sxtb	r2, r3
 8009a9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009aa0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009aa4:	2301      	movs	r3, #1
 8009aa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009aa8:	e001      	b.n	8009aae <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009aae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009ab0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009ab8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009aba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3740      	adds	r7, #64	@ 0x40
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}

08009ac4 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b08e      	sub	sp, #56	@ 0x38
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
 8009acc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d10b      	bne.n	8009af0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8009ad8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009adc:	f383 8811 	msr	BASEPRI, r3
 8009ae0:	f3bf 8f6f 	isb	sy
 8009ae4:	f3bf 8f4f 	dsb	sy
 8009ae8:	623b      	str	r3, [r7, #32]
}
 8009aea:	bf00      	nop
 8009aec:	bf00      	nop
 8009aee:	e7fd      	b.n	8009aec <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d00b      	beq.n	8009b10 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8009af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009afc:	f383 8811 	msr	BASEPRI, r3
 8009b00:	f3bf 8f6f 	isb	sy
 8009b04:	f3bf 8f4f 	dsb	sy
 8009b08:	61fb      	str	r3, [r7, #28]
}
 8009b0a:	bf00      	nop
 8009b0c:	bf00      	nop
 8009b0e:	e7fd      	b.n	8009b0c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d103      	bne.n	8009b20 <xQueueGiveFromISR+0x5c>
 8009b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b1a:	689b      	ldr	r3, [r3, #8]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d101      	bne.n	8009b24 <xQueueGiveFromISR+0x60>
 8009b20:	2301      	movs	r3, #1
 8009b22:	e000      	b.n	8009b26 <xQueueGiveFromISR+0x62>
 8009b24:	2300      	movs	r3, #0
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d10b      	bne.n	8009b42 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8009b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b2e:	f383 8811 	msr	BASEPRI, r3
 8009b32:	f3bf 8f6f 	isb	sy
 8009b36:	f3bf 8f4f 	dsb	sy
 8009b3a:	61bb      	str	r3, [r7, #24]
}
 8009b3c:	bf00      	nop
 8009b3e:	bf00      	nop
 8009b40:	e7fd      	b.n	8009b3e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009b42:	f002 fe49 	bl	800c7d8 <vPortValidateInterruptPriority>
	__asm volatile
 8009b46:	f3ef 8211 	mrs	r2, BASEPRI
 8009b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b4e:	f383 8811 	msr	BASEPRI, r3
 8009b52:	f3bf 8f6f 	isb	sy
 8009b56:	f3bf 8f4f 	dsb	sy
 8009b5a:	617a      	str	r2, [r7, #20]
 8009b5c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009b5e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009b60:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009b66:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b6e:	429a      	cmp	r2, r3
 8009b70:	d22b      	bcs.n	8009bca <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009b72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b74:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009b78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009b7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b7e:	1c5a      	adds	r2, r3, #1
 8009b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b82:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009b84:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b8c:	d112      	bne.n	8009bb4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009b8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d016      	beq.n	8009bc4 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b98:	3324      	adds	r3, #36	@ 0x24
 8009b9a:	4618      	mov	r0, r3
 8009b9c:	f001 fab0 	bl	800b100 <xTaskRemoveFromEventList>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d00e      	beq.n	8009bc4 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009ba6:	683b      	ldr	r3, [r7, #0]
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d00b      	beq.n	8009bc4 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	2201      	movs	r2, #1
 8009bb0:	601a      	str	r2, [r3, #0]
 8009bb2:	e007      	b.n	8009bc4 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009bb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009bb8:	3301      	adds	r3, #1
 8009bba:	b2db      	uxtb	r3, r3
 8009bbc:	b25a      	sxtb	r2, r3
 8009bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009bc4:	2301      	movs	r3, #1
 8009bc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bc8:	e001      	b.n	8009bce <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009bca:	2300      	movs	r3, #0
 8009bcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8009bce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bd0:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f383 8811 	msr	BASEPRI, r3
}
 8009bd8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3738      	adds	r7, #56	@ 0x38
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}

08009be4 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009be4:	b580      	push	{r7, lr}
 8009be6:	b08c      	sub	sp, #48	@ 0x30
 8009be8:	af00      	add	r7, sp, #0
 8009bea:	60f8      	str	r0, [r7, #12]
 8009bec:	60b9      	str	r1, [r7, #8]
 8009bee:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d10b      	bne.n	8009c16 <xQueueReceive+0x32>
	__asm volatile
 8009bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c02:	f383 8811 	msr	BASEPRI, r3
 8009c06:	f3bf 8f6f 	isb	sy
 8009c0a:	f3bf 8f4f 	dsb	sy
 8009c0e:	623b      	str	r3, [r7, #32]
}
 8009c10:	bf00      	nop
 8009c12:	bf00      	nop
 8009c14:	e7fd      	b.n	8009c12 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c16:	68bb      	ldr	r3, [r7, #8]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d103      	bne.n	8009c24 <xQueueReceive+0x40>
 8009c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d101      	bne.n	8009c28 <xQueueReceive+0x44>
 8009c24:	2301      	movs	r3, #1
 8009c26:	e000      	b.n	8009c2a <xQueueReceive+0x46>
 8009c28:	2300      	movs	r3, #0
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d10b      	bne.n	8009c46 <xQueueReceive+0x62>
	__asm volatile
 8009c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c32:	f383 8811 	msr	BASEPRI, r3
 8009c36:	f3bf 8f6f 	isb	sy
 8009c3a:	f3bf 8f4f 	dsb	sy
 8009c3e:	61fb      	str	r3, [r7, #28]
}
 8009c40:	bf00      	nop
 8009c42:	bf00      	nop
 8009c44:	e7fd      	b.n	8009c42 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009c46:	f001 fc5d 	bl	800b504 <xTaskGetSchedulerState>
 8009c4a:	4603      	mov	r3, r0
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d102      	bne.n	8009c56 <xQueueReceive+0x72>
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d101      	bne.n	8009c5a <xQueueReceive+0x76>
 8009c56:	2301      	movs	r3, #1
 8009c58:	e000      	b.n	8009c5c <xQueueReceive+0x78>
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d10b      	bne.n	8009c78 <xQueueReceive+0x94>
	__asm volatile
 8009c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c64:	f383 8811 	msr	BASEPRI, r3
 8009c68:	f3bf 8f6f 	isb	sy
 8009c6c:	f3bf 8f4f 	dsb	sy
 8009c70:	61bb      	str	r3, [r7, #24]
}
 8009c72:	bf00      	nop
 8009c74:	bf00      	nop
 8009c76:	e7fd      	b.n	8009c74 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009c78:	f002 fcce 	bl	800c618 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c80:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c84:	2b00      	cmp	r3, #0
 8009c86:	d01f      	beq.n	8009cc8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009c88:	68b9      	ldr	r1, [r7, #8]
 8009c8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009c8c:	f000 fb02 	bl	800a294 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c92:	1e5a      	subs	r2, r3, #1
 8009c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c96:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c9a:	691b      	ldr	r3, [r3, #16]
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d00f      	beq.n	8009cc0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ca2:	3310      	adds	r3, #16
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	f001 fa2b 	bl	800b100 <xTaskRemoveFromEventList>
 8009caa:	4603      	mov	r3, r0
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d007      	beq.n	8009cc0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009cb0:	4b3c      	ldr	r3, [pc, #240]	@ (8009da4 <xQueueReceive+0x1c0>)
 8009cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cb6:	601a      	str	r2, [r3, #0]
 8009cb8:	f3bf 8f4f 	dsb	sy
 8009cbc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009cc0:	f002 fcdc 	bl	800c67c <vPortExitCritical>
				return pdPASS;
 8009cc4:	2301      	movs	r3, #1
 8009cc6:	e069      	b.n	8009d9c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d103      	bne.n	8009cd6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009cce:	f002 fcd5 	bl	800c67c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	e062      	b.n	8009d9c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009cd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d106      	bne.n	8009cea <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009cdc:	f107 0310 	add.w	r3, r7, #16
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	f001 fa75 	bl	800b1d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ce6:	2301      	movs	r3, #1
 8009ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009cea:	f002 fcc7 	bl	800c67c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009cee:	f000 ff8f 	bl	800ac10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009cf2:	f002 fc91 	bl	800c618 <vPortEnterCritical>
 8009cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009cf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009cfc:	b25b      	sxtb	r3, r3
 8009cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d02:	d103      	bne.n	8009d0c <xQueueReceive+0x128>
 8009d04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d06:	2200      	movs	r2, #0
 8009d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d12:	b25b      	sxtb	r3, r3
 8009d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d18:	d103      	bne.n	8009d22 <xQueueReceive+0x13e>
 8009d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d22:	f002 fcab 	bl	800c67c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009d26:	1d3a      	adds	r2, r7, #4
 8009d28:	f107 0310 	add.w	r3, r7, #16
 8009d2c:	4611      	mov	r1, r2
 8009d2e:	4618      	mov	r0, r3
 8009d30:	f001 fa64 	bl	800b1fc <xTaskCheckForTimeOut>
 8009d34:	4603      	mov	r3, r0
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d123      	bne.n	8009d82 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d3a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d3c:	f000 fb22 	bl	800a384 <prvIsQueueEmpty>
 8009d40:	4603      	mov	r3, r0
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d017      	beq.n	8009d76 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d48:	3324      	adds	r3, #36	@ 0x24
 8009d4a:	687a      	ldr	r2, [r7, #4]
 8009d4c:	4611      	mov	r1, r2
 8009d4e:	4618      	mov	r0, r3
 8009d50:	f001 f984 	bl	800b05c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009d54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d56:	f000 fac3 	bl	800a2e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009d5a:	f000 ff67 	bl	800ac2c <xTaskResumeAll>
 8009d5e:	4603      	mov	r3, r0
 8009d60:	2b00      	cmp	r3, #0
 8009d62:	d189      	bne.n	8009c78 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009d64:	4b0f      	ldr	r3, [pc, #60]	@ (8009da4 <xQueueReceive+0x1c0>)
 8009d66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d6a:	601a      	str	r2, [r3, #0]
 8009d6c:	f3bf 8f4f 	dsb	sy
 8009d70:	f3bf 8f6f 	isb	sy
 8009d74:	e780      	b.n	8009c78 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009d76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d78:	f000 fab2 	bl	800a2e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009d7c:	f000 ff56 	bl	800ac2c <xTaskResumeAll>
 8009d80:	e77a      	b.n	8009c78 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009d82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d84:	f000 faac 	bl	800a2e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009d88:	f000 ff50 	bl	800ac2c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009d8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009d8e:	f000 faf9 	bl	800a384 <prvIsQueueEmpty>
 8009d92:	4603      	mov	r3, r0
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	f43f af6f 	beq.w	8009c78 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009d9a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3730      	adds	r7, #48	@ 0x30
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}
 8009da4:	e000ed04 	.word	0xe000ed04

08009da8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b08e      	sub	sp, #56	@ 0x38
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
 8009db0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009db2:	2300      	movs	r3, #0
 8009db4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009dba:	2300      	movs	r3, #0
 8009dbc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d10b      	bne.n	8009ddc <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc8:	f383 8811 	msr	BASEPRI, r3
 8009dcc:	f3bf 8f6f 	isb	sy
 8009dd0:	f3bf 8f4f 	dsb	sy
 8009dd4:	623b      	str	r3, [r7, #32]
}
 8009dd6:	bf00      	nop
 8009dd8:	bf00      	nop
 8009dda:	e7fd      	b.n	8009dd8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009dde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d00b      	beq.n	8009dfc <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009de8:	f383 8811 	msr	BASEPRI, r3
 8009dec:	f3bf 8f6f 	isb	sy
 8009df0:	f3bf 8f4f 	dsb	sy
 8009df4:	61fb      	str	r3, [r7, #28]
}
 8009df6:	bf00      	nop
 8009df8:	bf00      	nop
 8009dfa:	e7fd      	b.n	8009df8 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009dfc:	f001 fb82 	bl	800b504 <xTaskGetSchedulerState>
 8009e00:	4603      	mov	r3, r0
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d102      	bne.n	8009e0c <xQueueSemaphoreTake+0x64>
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d101      	bne.n	8009e10 <xQueueSemaphoreTake+0x68>
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	e000      	b.n	8009e12 <xQueueSemaphoreTake+0x6a>
 8009e10:	2300      	movs	r3, #0
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d10b      	bne.n	8009e2e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009e16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e1a:	f383 8811 	msr	BASEPRI, r3
 8009e1e:	f3bf 8f6f 	isb	sy
 8009e22:	f3bf 8f4f 	dsb	sy
 8009e26:	61bb      	str	r3, [r7, #24]
}
 8009e28:	bf00      	nop
 8009e2a:	bf00      	nop
 8009e2c:	e7fd      	b.n	8009e2a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e2e:	f002 fbf3 	bl	800c618 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e36:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d024      	beq.n	8009e88 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e40:	1e5a      	subs	r2, r3, #1
 8009e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e44:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009e46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d104      	bne.n	8009e58 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009e4e:	f001 fcdf 	bl	800b810 <pvTaskIncrementMutexHeldCount>
 8009e52:	4602      	mov	r2, r0
 8009e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e56:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e5a:	691b      	ldr	r3, [r3, #16]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d00f      	beq.n	8009e80 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e62:	3310      	adds	r3, #16
 8009e64:	4618      	mov	r0, r3
 8009e66:	f001 f94b 	bl	800b100 <xTaskRemoveFromEventList>
 8009e6a:	4603      	mov	r3, r0
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d007      	beq.n	8009e80 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009e70:	4b54      	ldr	r3, [pc, #336]	@ (8009fc4 <xQueueSemaphoreTake+0x21c>)
 8009e72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e76:	601a      	str	r2, [r3, #0]
 8009e78:	f3bf 8f4f 	dsb	sy
 8009e7c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009e80:	f002 fbfc 	bl	800c67c <vPortExitCritical>
				return pdPASS;
 8009e84:	2301      	movs	r3, #1
 8009e86:	e098      	b.n	8009fba <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d112      	bne.n	8009eb4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8009e8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d00b      	beq.n	8009eac <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e98:	f383 8811 	msr	BASEPRI, r3
 8009e9c:	f3bf 8f6f 	isb	sy
 8009ea0:	f3bf 8f4f 	dsb	sy
 8009ea4:	617b      	str	r3, [r7, #20]
}
 8009ea6:	bf00      	nop
 8009ea8:	bf00      	nop
 8009eaa:	e7fd      	b.n	8009ea8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8009eac:	f002 fbe6 	bl	800c67c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	e082      	b.n	8009fba <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d106      	bne.n	8009ec8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009eba:	f107 030c 	add.w	r3, r7, #12
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	f001 f986 	bl	800b1d0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009ec8:	f002 fbd8 	bl	800c67c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009ecc:	f000 fea0 	bl	800ac10 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009ed0:	f002 fba2 	bl	800c618 <vPortEnterCritical>
 8009ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ed6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009eda:	b25b      	sxtb	r3, r3
 8009edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ee0:	d103      	bne.n	8009eea <xQueueSemaphoreTake+0x142>
 8009ee2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009eea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009eec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009ef0:	b25b      	sxtb	r3, r3
 8009ef2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ef6:	d103      	bne.n	8009f00 <xQueueSemaphoreTake+0x158>
 8009ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009efa:	2200      	movs	r2, #0
 8009efc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f00:	f002 fbbc 	bl	800c67c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009f04:	463a      	mov	r2, r7
 8009f06:	f107 030c 	add.w	r3, r7, #12
 8009f0a:	4611      	mov	r1, r2
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f001 f975 	bl	800b1fc <xTaskCheckForTimeOut>
 8009f12:	4603      	mov	r3, r0
 8009f14:	2b00      	cmp	r3, #0
 8009f16:	d132      	bne.n	8009f7e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f18:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f1a:	f000 fa33 	bl	800a384 <prvIsQueueEmpty>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d026      	beq.n	8009f72 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009f24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d109      	bne.n	8009f40 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8009f2c:	f002 fb74 	bl	800c618 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009f30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f32:	689b      	ldr	r3, [r3, #8]
 8009f34:	4618      	mov	r0, r3
 8009f36:	f001 fb03 	bl	800b540 <xTaskPriorityInherit>
 8009f3a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8009f3c:	f002 fb9e 	bl	800c67c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f42:	3324      	adds	r3, #36	@ 0x24
 8009f44:	683a      	ldr	r2, [r7, #0]
 8009f46:	4611      	mov	r1, r2
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f001 f887 	bl	800b05c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009f4e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f50:	f000 f9c6 	bl	800a2e0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009f54:	f000 fe6a 	bl	800ac2c <xTaskResumeAll>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	f47f af67 	bne.w	8009e2e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8009f60:	4b18      	ldr	r3, [pc, #96]	@ (8009fc4 <xQueueSemaphoreTake+0x21c>)
 8009f62:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f66:	601a      	str	r2, [r3, #0]
 8009f68:	f3bf 8f4f 	dsb	sy
 8009f6c:	f3bf 8f6f 	isb	sy
 8009f70:	e75d      	b.n	8009e2e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009f72:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f74:	f000 f9b4 	bl	800a2e0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f78:	f000 fe58 	bl	800ac2c <xTaskResumeAll>
 8009f7c:	e757      	b.n	8009e2e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8009f7e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f80:	f000 f9ae 	bl	800a2e0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f84:	f000 fe52 	bl	800ac2c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f88:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009f8a:	f000 f9fb 	bl	800a384 <prvIsQueueEmpty>
 8009f8e:	4603      	mov	r3, r0
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	f43f af4c 	beq.w	8009e2e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d00d      	beq.n	8009fb8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8009f9c:	f002 fb3c 	bl	800c618 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009fa0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009fa2:	f000 f8f5 	bl	800a190 <prvGetDisinheritPriorityAfterTimeout>
 8009fa6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009faa:	689b      	ldr	r3, [r3, #8]
 8009fac:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009fae:	4618      	mov	r0, r3
 8009fb0:	f001 fba6 	bl	800b700 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009fb4:	f002 fb62 	bl	800c67c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009fb8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	3738      	adds	r7, #56	@ 0x38
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}
 8009fc2:	bf00      	nop
 8009fc4:	e000ed04 	.word	0xe000ed04

08009fc8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b08e      	sub	sp, #56	@ 0x38
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	60f8      	str	r0, [r7, #12]
 8009fd0:	60b9      	str	r1, [r7, #8]
 8009fd2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009fd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d10b      	bne.n	8009ff6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8009fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe2:	f383 8811 	msr	BASEPRI, r3
 8009fe6:	f3bf 8f6f 	isb	sy
 8009fea:	f3bf 8f4f 	dsb	sy
 8009fee:	623b      	str	r3, [r7, #32]
}
 8009ff0:	bf00      	nop
 8009ff2:	bf00      	nop
 8009ff4:	e7fd      	b.n	8009ff2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009ff6:	68bb      	ldr	r3, [r7, #8]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d103      	bne.n	800a004 <xQueueReceiveFromISR+0x3c>
 8009ffc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a000:	2b00      	cmp	r3, #0
 800a002:	d101      	bne.n	800a008 <xQueueReceiveFromISR+0x40>
 800a004:	2301      	movs	r3, #1
 800a006:	e000      	b.n	800a00a <xQueueReceiveFromISR+0x42>
 800a008:	2300      	movs	r3, #0
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d10b      	bne.n	800a026 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800a00e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a012:	f383 8811 	msr	BASEPRI, r3
 800a016:	f3bf 8f6f 	isb	sy
 800a01a:	f3bf 8f4f 	dsb	sy
 800a01e:	61fb      	str	r3, [r7, #28]
}
 800a020:	bf00      	nop
 800a022:	bf00      	nop
 800a024:	e7fd      	b.n	800a022 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a026:	f002 fbd7 	bl	800c7d8 <vPortValidateInterruptPriority>
	__asm volatile
 800a02a:	f3ef 8211 	mrs	r2, BASEPRI
 800a02e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a032:	f383 8811 	msr	BASEPRI, r3
 800a036:	f3bf 8f6f 	isb	sy
 800a03a:	f3bf 8f4f 	dsb	sy
 800a03e:	61ba      	str	r2, [r7, #24]
 800a040:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a042:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a044:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a048:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a04a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a04c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d02f      	beq.n	800a0b2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a054:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a058:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a05c:	68b9      	ldr	r1, [r7, #8]
 800a05e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a060:	f000 f918 	bl	800a294 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a064:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a066:	1e5a      	subs	r2, r3, #1
 800a068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a06a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a06c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a070:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a074:	d112      	bne.n	800a09c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a076:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a078:	691b      	ldr	r3, [r3, #16]
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d016      	beq.n	800a0ac <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a07e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a080:	3310      	adds	r3, #16
 800a082:	4618      	mov	r0, r3
 800a084:	f001 f83c 	bl	800b100 <xTaskRemoveFromEventList>
 800a088:	4603      	mov	r3, r0
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d00e      	beq.n	800a0ac <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2b00      	cmp	r3, #0
 800a092:	d00b      	beq.n	800a0ac <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	2201      	movs	r2, #1
 800a098:	601a      	str	r2, [r3, #0]
 800a09a:	e007      	b.n	800a0ac <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a09c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a0a0:	3301      	adds	r3, #1
 800a0a2:	b2db      	uxtb	r3, r3
 800a0a4:	b25a      	sxtb	r2, r3
 800a0a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800a0ac:	2301      	movs	r3, #1
 800a0ae:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0b0:	e001      	b.n	800a0b6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a0b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0b8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a0ba:	693b      	ldr	r3, [r7, #16]
 800a0bc:	f383 8811 	msr	BASEPRI, r3
}
 800a0c0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a0c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3738      	adds	r7, #56	@ 0x38
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}

0800a0cc <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800a0cc:	b580      	push	{r7, lr}
 800a0ce:	b084      	sub	sp, #16
 800a0d0:	af00      	add	r7, sp, #0
 800a0d2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d10b      	bne.n	800a0f2 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800a0da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0de:	f383 8811 	msr	BASEPRI, r3
 800a0e2:	f3bf 8f6f 	isb	sy
 800a0e6:	f3bf 8f4f 	dsb	sy
 800a0ea:	60bb      	str	r3, [r7, #8]
}
 800a0ec:	bf00      	nop
 800a0ee:	bf00      	nop
 800a0f0:	e7fd      	b.n	800a0ee <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800a0f2:	f002 fa91 	bl	800c618 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a0fa:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800a0fc:	f002 fabe 	bl	800c67c <vPortExitCritical>

	return uxReturn;
 800a100:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800a102:	4618      	mov	r0, r3
 800a104:	3710      	adds	r7, #16
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}

0800a10a <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800a10a:	b480      	push	{r7}
 800a10c:	b087      	sub	sp, #28
 800a10e:	af00      	add	r7, sp, #0
 800a110:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	2b00      	cmp	r3, #0
 800a11a:	d10b      	bne.n	800a134 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 800a11c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a120:	f383 8811 	msr	BASEPRI, r3
 800a124:	f3bf 8f6f 	isb	sy
 800a128:	f3bf 8f4f 	dsb	sy
 800a12c:	60fb      	str	r3, [r7, #12]
}
 800a12e:	bf00      	nop
 800a130:	bf00      	nop
 800a132:	e7fd      	b.n	800a130 <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800a134:	697b      	ldr	r3, [r7, #20]
 800a136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a138:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800a13a:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800a13c:	4618      	mov	r0, r3
 800a13e:	371c      	adds	r7, #28
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr

0800a148 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d10b      	bne.n	800a172 <vQueueDelete+0x2a>
	__asm volatile
 800a15a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a15e:	f383 8811 	msr	BASEPRI, r3
 800a162:	f3bf 8f6f 	isb	sy
 800a166:	f3bf 8f4f 	dsb	sy
 800a16a:	60bb      	str	r3, [r7, #8]
}
 800a16c:	bf00      	nop
 800a16e:	bf00      	nop
 800a170:	e7fd      	b.n	800a16e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a172:	68f8      	ldr	r0, [r7, #12]
 800a174:	f000 f95e 	bl	800a434 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d102      	bne.n	800a188 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800a182:	68f8      	ldr	r0, [r7, #12]
 800a184:	f002 fc38 	bl	800c9f8 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a188:	bf00      	nop
 800a18a:	3710      	adds	r7, #16
 800a18c:	46bd      	mov	sp, r7
 800a18e:	bd80      	pop	{r7, pc}

0800a190 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a190:	b480      	push	{r7}
 800a192:	b085      	sub	sp, #20
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d006      	beq.n	800a1ae <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800a1aa:	60fb      	str	r3, [r7, #12]
 800a1ac:	e001      	b.n	800a1b2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
	}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3714      	adds	r7, #20
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1be:	4770      	bx	lr

0800a1c0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b086      	sub	sp, #24
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	60f8      	str	r0, [r7, #12]
 800a1c8:	60b9      	str	r1, [r7, #8]
 800a1ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1d4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d10d      	bne.n	800a1fa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d14d      	bne.n	800a282 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	689b      	ldr	r3, [r3, #8]
 800a1ea:	4618      	mov	r0, r3
 800a1ec:	f001 fa14 	bl	800b618 <xTaskPriorityDisinherit>
 800a1f0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	609a      	str	r2, [r3, #8]
 800a1f8:	e043      	b.n	800a282 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d119      	bne.n	800a234 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	6858      	ldr	r0, [r3, #4]
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a208:	461a      	mov	r2, r3
 800a20a:	68b9      	ldr	r1, [r7, #8]
 800a20c:	f009 ff58 	bl	80140c0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	685a      	ldr	r2, [r3, #4]
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a218:	441a      	add	r2, r3
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	685a      	ldr	r2, [r3, #4]
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	689b      	ldr	r3, [r3, #8]
 800a226:	429a      	cmp	r2, r3
 800a228:	d32b      	bcc.n	800a282 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681a      	ldr	r2, [r3, #0]
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	605a      	str	r2, [r3, #4]
 800a232:	e026      	b.n	800a282 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	68d8      	ldr	r0, [r3, #12]
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a23c:	461a      	mov	r2, r3
 800a23e:	68b9      	ldr	r1, [r7, #8]
 800a240:	f009 ff3e 	bl	80140c0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	68da      	ldr	r2, [r3, #12]
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a24c:	425b      	negs	r3, r3
 800a24e:	441a      	add	r2, r3
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	68da      	ldr	r2, [r3, #12]
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	429a      	cmp	r2, r3
 800a25e:	d207      	bcs.n	800a270 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	689a      	ldr	r2, [r3, #8]
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a268:	425b      	negs	r3, r3
 800a26a:	441a      	add	r2, r3
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	2b02      	cmp	r3, #2
 800a274:	d105      	bne.n	800a282 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a276:	693b      	ldr	r3, [r7, #16]
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d002      	beq.n	800a282 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a27c:	693b      	ldr	r3, [r7, #16]
 800a27e:	3b01      	subs	r3, #1
 800a280:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	1c5a      	adds	r2, r3, #1
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a28a:	697b      	ldr	r3, [r7, #20]
}
 800a28c:	4618      	mov	r0, r3
 800a28e:	3718      	adds	r7, #24
 800a290:	46bd      	mov	sp, r7
 800a292:	bd80      	pop	{r7, pc}

0800a294 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a294:	b580      	push	{r7, lr}
 800a296:	b082      	sub	sp, #8
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
 800a29c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d018      	beq.n	800a2d8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	68da      	ldr	r2, [r3, #12]
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2ae:	441a      	add	r2, r3
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	68da      	ldr	r2, [r3, #12]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	689b      	ldr	r3, [r3, #8]
 800a2bc:	429a      	cmp	r2, r3
 800a2be:	d303      	bcc.n	800a2c8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	681a      	ldr	r2, [r3, #0]
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	68d9      	ldr	r1, [r3, #12]
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2d0:	461a      	mov	r2, r3
 800a2d2:	6838      	ldr	r0, [r7, #0]
 800a2d4:	f009 fef4 	bl	80140c0 <memcpy>
	}
}
 800a2d8:	bf00      	nop
 800a2da:	3708      	adds	r7, #8
 800a2dc:	46bd      	mov	sp, r7
 800a2de:	bd80      	pop	{r7, pc}

0800a2e0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a2e0:	b580      	push	{r7, lr}
 800a2e2:	b084      	sub	sp, #16
 800a2e4:	af00      	add	r7, sp, #0
 800a2e6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a2e8:	f002 f996 	bl	800c618 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a2f2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a2f4:	e011      	b.n	800a31a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d012      	beq.n	800a324 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	3324      	adds	r3, #36	@ 0x24
 800a302:	4618      	mov	r0, r3
 800a304:	f000 fefc 	bl	800b100 <xTaskRemoveFromEventList>
 800a308:	4603      	mov	r3, r0
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d001      	beq.n	800a312 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a30e:	f000 ffd9 	bl	800b2c4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a312:	7bfb      	ldrb	r3, [r7, #15]
 800a314:	3b01      	subs	r3, #1
 800a316:	b2db      	uxtb	r3, r3
 800a318:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a31a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	dce9      	bgt.n	800a2f6 <prvUnlockQueue+0x16>
 800a322:	e000      	b.n	800a326 <prvUnlockQueue+0x46>
					break;
 800a324:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	22ff      	movs	r2, #255	@ 0xff
 800a32a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a32e:	f002 f9a5 	bl	800c67c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a332:	f002 f971 	bl	800c618 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a33c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a33e:	e011      	b.n	800a364 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	691b      	ldr	r3, [r3, #16]
 800a344:	2b00      	cmp	r3, #0
 800a346:	d012      	beq.n	800a36e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	3310      	adds	r3, #16
 800a34c:	4618      	mov	r0, r3
 800a34e:	f000 fed7 	bl	800b100 <xTaskRemoveFromEventList>
 800a352:	4603      	mov	r3, r0
 800a354:	2b00      	cmp	r3, #0
 800a356:	d001      	beq.n	800a35c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a358:	f000 ffb4 	bl	800b2c4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a35c:	7bbb      	ldrb	r3, [r7, #14]
 800a35e:	3b01      	subs	r3, #1
 800a360:	b2db      	uxtb	r3, r3
 800a362:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a364:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a368:	2b00      	cmp	r3, #0
 800a36a:	dce9      	bgt.n	800a340 <prvUnlockQueue+0x60>
 800a36c:	e000      	b.n	800a370 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a36e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	22ff      	movs	r2, #255	@ 0xff
 800a374:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a378:	f002 f980 	bl	800c67c <vPortExitCritical>
}
 800a37c:	bf00      	nop
 800a37e:	3710      	adds	r7, #16
 800a380:	46bd      	mov	sp, r7
 800a382:	bd80      	pop	{r7, pc}

0800a384 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b084      	sub	sp, #16
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a38c:	f002 f944 	bl	800c618 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a394:	2b00      	cmp	r3, #0
 800a396:	d102      	bne.n	800a39e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a398:	2301      	movs	r3, #1
 800a39a:	60fb      	str	r3, [r7, #12]
 800a39c:	e001      	b.n	800a3a2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a3a2:	f002 f96b 	bl	800c67c <vPortExitCritical>

	return xReturn;
 800a3a6:	68fb      	ldr	r3, [r7, #12]
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3710      	adds	r7, #16
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b084      	sub	sp, #16
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a3b8:	f002 f92e 	bl	800c618 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3c4:	429a      	cmp	r2, r3
 800a3c6:	d102      	bne.n	800a3ce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	60fb      	str	r3, [r7, #12]
 800a3cc:	e001      	b.n	800a3d2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a3ce:	2300      	movs	r3, #0
 800a3d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a3d2:	f002 f953 	bl	800c67c <vPortExitCritical>

	return xReturn;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
}
 800a3d8:	4618      	mov	r0, r3
 800a3da:	3710      	adds	r7, #16
 800a3dc:	46bd      	mov	sp, r7
 800a3de:	bd80      	pop	{r7, pc}

0800a3e0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b085      	sub	sp, #20
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
 800a3e8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	60fb      	str	r3, [r7, #12]
 800a3ee:	e014      	b.n	800a41a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a3f0:	4a0f      	ldr	r2, [pc, #60]	@ (800a430 <vQueueAddToRegistry+0x50>)
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d10b      	bne.n	800a414 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a3fc:	490c      	ldr	r1, [pc, #48]	@ (800a430 <vQueueAddToRegistry+0x50>)
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	683a      	ldr	r2, [r7, #0]
 800a402:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a406:	4a0a      	ldr	r2, [pc, #40]	@ (800a430 <vQueueAddToRegistry+0x50>)
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	00db      	lsls	r3, r3, #3
 800a40c:	4413      	add	r3, r2
 800a40e:	687a      	ldr	r2, [r7, #4]
 800a410:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a412:	e006      	b.n	800a422 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	3301      	adds	r3, #1
 800a418:	60fb      	str	r3, [r7, #12]
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	2b07      	cmp	r3, #7
 800a41e:	d9e7      	bls.n	800a3f0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a420:	bf00      	nop
 800a422:	bf00      	nop
 800a424:	3714      	adds	r7, #20
 800a426:	46bd      	mov	sp, r7
 800a428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42c:	4770      	bx	lr
 800a42e:	bf00      	nop
 800a430:	20000edc 	.word	0x20000edc

0800a434 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a434:	b480      	push	{r7}
 800a436:	b085      	sub	sp, #20
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a43c:	2300      	movs	r3, #0
 800a43e:	60fb      	str	r3, [r7, #12]
 800a440:	e016      	b.n	800a470 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a442:	4a10      	ldr	r2, [pc, #64]	@ (800a484 <vQueueUnregisterQueue+0x50>)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	00db      	lsls	r3, r3, #3
 800a448:	4413      	add	r3, r2
 800a44a:	685b      	ldr	r3, [r3, #4]
 800a44c:	687a      	ldr	r2, [r7, #4]
 800a44e:	429a      	cmp	r2, r3
 800a450:	d10b      	bne.n	800a46a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a452:	4a0c      	ldr	r2, [pc, #48]	@ (800a484 <vQueueUnregisterQueue+0x50>)
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	2100      	movs	r1, #0
 800a458:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a45c:	4a09      	ldr	r2, [pc, #36]	@ (800a484 <vQueueUnregisterQueue+0x50>)
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	00db      	lsls	r3, r3, #3
 800a462:	4413      	add	r3, r2
 800a464:	2200      	movs	r2, #0
 800a466:	605a      	str	r2, [r3, #4]
				break;
 800a468:	e006      	b.n	800a478 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	3301      	adds	r3, #1
 800a46e:	60fb      	str	r3, [r7, #12]
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	2b07      	cmp	r3, #7
 800a474:	d9e5      	bls.n	800a442 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a476:	bf00      	nop
 800a478:	bf00      	nop
 800a47a:	3714      	adds	r7, #20
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr
 800a484:	20000edc 	.word	0x20000edc

0800a488 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a488:	b580      	push	{r7, lr}
 800a48a:	b086      	sub	sp, #24
 800a48c:	af00      	add	r7, sp, #0
 800a48e:	60f8      	str	r0, [r7, #12]
 800a490:	60b9      	str	r1, [r7, #8]
 800a492:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a498:	f002 f8be 	bl	800c618 <vPortEnterCritical>
 800a49c:	697b      	ldr	r3, [r7, #20]
 800a49e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a4a2:	b25b      	sxtb	r3, r3
 800a4a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4a8:	d103      	bne.n	800a4b2 <vQueueWaitForMessageRestricted+0x2a>
 800a4aa:	697b      	ldr	r3, [r7, #20]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a4b2:	697b      	ldr	r3, [r7, #20]
 800a4b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a4b8:	b25b      	sxtb	r3, r3
 800a4ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4be:	d103      	bne.n	800a4c8 <vQueueWaitForMessageRestricted+0x40>
 800a4c0:	697b      	ldr	r3, [r7, #20]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a4c8:	f002 f8d8 	bl	800c67c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a4cc:	697b      	ldr	r3, [r7, #20]
 800a4ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d106      	bne.n	800a4e2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a4d4:	697b      	ldr	r3, [r7, #20]
 800a4d6:	3324      	adds	r3, #36	@ 0x24
 800a4d8:	687a      	ldr	r2, [r7, #4]
 800a4da:	68b9      	ldr	r1, [r7, #8]
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f000 fde3 	bl	800b0a8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a4e2:	6978      	ldr	r0, [r7, #20]
 800a4e4:	f7ff fefc 	bl	800a2e0 <prvUnlockQueue>
	}
 800a4e8:	bf00      	nop
 800a4ea:	3718      	adds	r7, #24
 800a4ec:	46bd      	mov	sp, r7
 800a4ee:	bd80      	pop	{r7, pc}

0800a4f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a4f0:	b580      	push	{r7, lr}
 800a4f2:	b08e      	sub	sp, #56	@ 0x38
 800a4f4:	af04      	add	r7, sp, #16
 800a4f6:	60f8      	str	r0, [r7, #12]
 800a4f8:	60b9      	str	r1, [r7, #8]
 800a4fa:	607a      	str	r2, [r7, #4]
 800a4fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a4fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a500:	2b00      	cmp	r3, #0
 800a502:	d10b      	bne.n	800a51c <xTaskCreateStatic+0x2c>
	__asm volatile
 800a504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a508:	f383 8811 	msr	BASEPRI, r3
 800a50c:	f3bf 8f6f 	isb	sy
 800a510:	f3bf 8f4f 	dsb	sy
 800a514:	623b      	str	r3, [r7, #32]
}
 800a516:	bf00      	nop
 800a518:	bf00      	nop
 800a51a:	e7fd      	b.n	800a518 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a51c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d10b      	bne.n	800a53a <xTaskCreateStatic+0x4a>
	__asm volatile
 800a522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a526:	f383 8811 	msr	BASEPRI, r3
 800a52a:	f3bf 8f6f 	isb	sy
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	61fb      	str	r3, [r7, #28]
}
 800a534:	bf00      	nop
 800a536:	bf00      	nop
 800a538:	e7fd      	b.n	800a536 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a53a:	23ac      	movs	r3, #172	@ 0xac
 800a53c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a53e:	693b      	ldr	r3, [r7, #16]
 800a540:	2bac      	cmp	r3, #172	@ 0xac
 800a542:	d00b      	beq.n	800a55c <xTaskCreateStatic+0x6c>
	__asm volatile
 800a544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a548:	f383 8811 	msr	BASEPRI, r3
 800a54c:	f3bf 8f6f 	isb	sy
 800a550:	f3bf 8f4f 	dsb	sy
 800a554:	61bb      	str	r3, [r7, #24]
}
 800a556:	bf00      	nop
 800a558:	bf00      	nop
 800a55a:	e7fd      	b.n	800a558 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a55c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a55e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a560:	2b00      	cmp	r3, #0
 800a562:	d01e      	beq.n	800a5a2 <xTaskCreateStatic+0xb2>
 800a564:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a566:	2b00      	cmp	r3, #0
 800a568:	d01b      	beq.n	800a5a2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a56a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a56c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a56e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a570:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a572:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a576:	2202      	movs	r2, #2
 800a578:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a57c:	2300      	movs	r3, #0
 800a57e:	9303      	str	r3, [sp, #12]
 800a580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a582:	9302      	str	r3, [sp, #8]
 800a584:	f107 0314 	add.w	r3, r7, #20
 800a588:	9301      	str	r3, [sp, #4]
 800a58a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a58c:	9300      	str	r3, [sp, #0]
 800a58e:	683b      	ldr	r3, [r7, #0]
 800a590:	687a      	ldr	r2, [r7, #4]
 800a592:	68b9      	ldr	r1, [r7, #8]
 800a594:	68f8      	ldr	r0, [r7, #12]
 800a596:	f000 f851 	bl	800a63c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a59a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a59c:	f000 f8f8 	bl	800a790 <prvAddNewTaskToReadyList>
 800a5a0:	e001      	b.n	800a5a6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a5a6:	697b      	ldr	r3, [r7, #20]
	}
 800a5a8:	4618      	mov	r0, r3
 800a5aa:	3728      	adds	r7, #40	@ 0x28
 800a5ac:	46bd      	mov	sp, r7
 800a5ae:	bd80      	pop	{r7, pc}

0800a5b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	b08c      	sub	sp, #48	@ 0x30
 800a5b4:	af04      	add	r7, sp, #16
 800a5b6:	60f8      	str	r0, [r7, #12]
 800a5b8:	60b9      	str	r1, [r7, #8]
 800a5ba:	603b      	str	r3, [r7, #0]
 800a5bc:	4613      	mov	r3, r2
 800a5be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a5c0:	88fb      	ldrh	r3, [r7, #6]
 800a5c2:	009b      	lsls	r3, r3, #2
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	f002 f949 	bl	800c85c <pvPortMalloc>
 800a5ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a5cc:	697b      	ldr	r3, [r7, #20]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d00e      	beq.n	800a5f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a5d2:	20ac      	movs	r0, #172	@ 0xac
 800a5d4:	f002 f942 	bl	800c85c <pvPortMalloc>
 800a5d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a5da:	69fb      	ldr	r3, [r7, #28]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d003      	beq.n	800a5e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a5e0:	69fb      	ldr	r3, [r7, #28]
 800a5e2:	697a      	ldr	r2, [r7, #20]
 800a5e4:	631a      	str	r2, [r3, #48]	@ 0x30
 800a5e6:	e005      	b.n	800a5f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a5e8:	6978      	ldr	r0, [r7, #20]
 800a5ea:	f002 fa05 	bl	800c9f8 <vPortFree>
 800a5ee:	e001      	b.n	800a5f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a5f4:	69fb      	ldr	r3, [r7, #28]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d017      	beq.n	800a62a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a5fa:	69fb      	ldr	r3, [r7, #28]
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a602:	88fa      	ldrh	r2, [r7, #6]
 800a604:	2300      	movs	r3, #0
 800a606:	9303      	str	r3, [sp, #12]
 800a608:	69fb      	ldr	r3, [r7, #28]
 800a60a:	9302      	str	r3, [sp, #8]
 800a60c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a60e:	9301      	str	r3, [sp, #4]
 800a610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a612:	9300      	str	r3, [sp, #0]
 800a614:	683b      	ldr	r3, [r7, #0]
 800a616:	68b9      	ldr	r1, [r7, #8]
 800a618:	68f8      	ldr	r0, [r7, #12]
 800a61a:	f000 f80f 	bl	800a63c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a61e:	69f8      	ldr	r0, [r7, #28]
 800a620:	f000 f8b6 	bl	800a790 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a624:	2301      	movs	r3, #1
 800a626:	61bb      	str	r3, [r7, #24]
 800a628:	e002      	b.n	800a630 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a62a:	f04f 33ff 	mov.w	r3, #4294967295
 800a62e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a630:	69bb      	ldr	r3, [r7, #24]
	}
 800a632:	4618      	mov	r0, r3
 800a634:	3720      	adds	r7, #32
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}
	...

0800a63c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a63c:	b580      	push	{r7, lr}
 800a63e:	b088      	sub	sp, #32
 800a640:	af00      	add	r7, sp, #0
 800a642:	60f8      	str	r0, [r7, #12]
 800a644:	60b9      	str	r1, [r7, #8]
 800a646:	607a      	str	r2, [r7, #4]
 800a648:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a64a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a64c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	009b      	lsls	r3, r3, #2
 800a652:	461a      	mov	r2, r3
 800a654:	21a5      	movs	r1, #165	@ 0xa5
 800a656:	f009 fc9f 	bl	8013f98 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a65a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a65c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a664:	3b01      	subs	r3, #1
 800a666:	009b      	lsls	r3, r3, #2
 800a668:	4413      	add	r3, r2
 800a66a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a66c:	69bb      	ldr	r3, [r7, #24]
 800a66e:	f023 0307 	bic.w	r3, r3, #7
 800a672:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a674:	69bb      	ldr	r3, [r7, #24]
 800a676:	f003 0307 	and.w	r3, r3, #7
 800a67a:	2b00      	cmp	r3, #0
 800a67c:	d00b      	beq.n	800a696 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a67e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a682:	f383 8811 	msr	BASEPRI, r3
 800a686:	f3bf 8f6f 	isb	sy
 800a68a:	f3bf 8f4f 	dsb	sy
 800a68e:	617b      	str	r3, [r7, #20]
}
 800a690:	bf00      	nop
 800a692:	bf00      	nop
 800a694:	e7fd      	b.n	800a692 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a696:	68bb      	ldr	r3, [r7, #8]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d01f      	beq.n	800a6dc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a69c:	2300      	movs	r3, #0
 800a69e:	61fb      	str	r3, [r7, #28]
 800a6a0:	e012      	b.n	800a6c8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a6a2:	68ba      	ldr	r2, [r7, #8]
 800a6a4:	69fb      	ldr	r3, [r7, #28]
 800a6a6:	4413      	add	r3, r2
 800a6a8:	7819      	ldrb	r1, [r3, #0]
 800a6aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a6ac:	69fb      	ldr	r3, [r7, #28]
 800a6ae:	4413      	add	r3, r2
 800a6b0:	3334      	adds	r3, #52	@ 0x34
 800a6b2:	460a      	mov	r2, r1
 800a6b4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a6b6:	68ba      	ldr	r2, [r7, #8]
 800a6b8:	69fb      	ldr	r3, [r7, #28]
 800a6ba:	4413      	add	r3, r2
 800a6bc:	781b      	ldrb	r3, [r3, #0]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d006      	beq.n	800a6d0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a6c2:	69fb      	ldr	r3, [r7, #28]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	61fb      	str	r3, [r7, #28]
 800a6c8:	69fb      	ldr	r3, [r7, #28]
 800a6ca:	2b0f      	cmp	r3, #15
 800a6cc:	d9e9      	bls.n	800a6a2 <prvInitialiseNewTask+0x66>
 800a6ce:	e000      	b.n	800a6d2 <prvInitialiseNewTask+0x96>
			{
				break;
 800a6d0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a6d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a6da:	e003      	b.n	800a6e4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a6dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6de:	2200      	movs	r2, #0
 800a6e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a6e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6e6:	2b37      	cmp	r3, #55	@ 0x37
 800a6e8:	d901      	bls.n	800a6ee <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a6ea:	2337      	movs	r3, #55	@ 0x37
 800a6ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a6ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6f2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a6f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a6f8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a6fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a702:	3304      	adds	r3, #4
 800a704:	4618      	mov	r0, r3
 800a706:	f7fe fdf5 	bl	80092f4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a70a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a70c:	3318      	adds	r3, #24
 800a70e:	4618      	mov	r0, r3
 800a710:	f7fe fdf0 	bl	80092f4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a716:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a718:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a71a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a71c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a722:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a728:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a72a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a72c:	2200      	movs	r2, #0
 800a72e:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a732:	2200      	movs	r2, #0
 800a734:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a73a:	2200      	movs	r2, #0
 800a73c:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a740:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a742:	3358      	adds	r3, #88	@ 0x58
 800a744:	224c      	movs	r2, #76	@ 0x4c
 800a746:	2100      	movs	r1, #0
 800a748:	4618      	mov	r0, r3
 800a74a:	f009 fc25 	bl	8013f98 <memset>
 800a74e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a750:	4a0c      	ldr	r2, [pc, #48]	@ (800a784 <prvInitialiseNewTask+0x148>)
 800a752:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a756:	4a0c      	ldr	r2, [pc, #48]	@ (800a788 <prvInitialiseNewTask+0x14c>)
 800a758:	661a      	str	r2, [r3, #96]	@ 0x60
 800a75a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a75c:	4a0b      	ldr	r2, [pc, #44]	@ (800a78c <prvInitialiseNewTask+0x150>)
 800a75e:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a760:	683a      	ldr	r2, [r7, #0]
 800a762:	68f9      	ldr	r1, [r7, #12]
 800a764:	69b8      	ldr	r0, [r7, #24]
 800a766:	f001 fe25 	bl	800c3b4 <pxPortInitialiseStack>
 800a76a:	4602      	mov	r2, r0
 800a76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a76e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a772:	2b00      	cmp	r3, #0
 800a774:	d002      	beq.n	800a77c <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a778:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a77a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a77c:	bf00      	nop
 800a77e:	3720      	adds	r7, #32
 800a780:	46bd      	mov	sp, r7
 800a782:	bd80      	pop	{r7, pc}
 800a784:	200026c0 	.word	0x200026c0
 800a788:	20002728 	.word	0x20002728
 800a78c:	20002790 	.word	0x20002790

0800a790 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a790:	b5b0      	push	{r4, r5, r7, lr}
 800a792:	b084      	sub	sp, #16
 800a794:	af02      	add	r7, sp, #8
 800a796:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a798:	f001 ff3e 	bl	800c618 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a79c:	4b3c      	ldr	r3, [pc, #240]	@ (800a890 <prvAddNewTaskToReadyList+0x100>)
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	3301      	adds	r3, #1
 800a7a2:	4a3b      	ldr	r2, [pc, #236]	@ (800a890 <prvAddNewTaskToReadyList+0x100>)
 800a7a4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a7a6:	4b3b      	ldr	r3, [pc, #236]	@ (800a894 <prvAddNewTaskToReadyList+0x104>)
 800a7a8:	681b      	ldr	r3, [r3, #0]
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d109      	bne.n	800a7c2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a7ae:	4a39      	ldr	r2, [pc, #228]	@ (800a894 <prvAddNewTaskToReadyList+0x104>)
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a7b4:	4b36      	ldr	r3, [pc, #216]	@ (800a890 <prvAddNewTaskToReadyList+0x100>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	2b01      	cmp	r3, #1
 800a7ba:	d110      	bne.n	800a7de <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a7bc:	f000 fda6 	bl	800b30c <prvInitialiseTaskLists>
 800a7c0:	e00d      	b.n	800a7de <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a7c2:	4b35      	ldr	r3, [pc, #212]	@ (800a898 <prvAddNewTaskToReadyList+0x108>)
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d109      	bne.n	800a7de <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a7ca:	4b32      	ldr	r3, [pc, #200]	@ (800a894 <prvAddNewTaskToReadyList+0x104>)
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7d4:	429a      	cmp	r2, r3
 800a7d6:	d802      	bhi.n	800a7de <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a7d8:	4a2e      	ldr	r2, [pc, #184]	@ (800a894 <prvAddNewTaskToReadyList+0x104>)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a7de:	4b2f      	ldr	r3, [pc, #188]	@ (800a89c <prvAddNewTaskToReadyList+0x10c>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	4a2d      	ldr	r2, [pc, #180]	@ (800a89c <prvAddNewTaskToReadyList+0x10c>)
 800a7e6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a7e8:	4b2c      	ldr	r3, [pc, #176]	@ (800a89c <prvAddNewTaskToReadyList+0x10c>)
 800a7ea:	681a      	ldr	r2, [r3, #0]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d016      	beq.n	800a824 <prvAddNewTaskToReadyList+0x94>
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	4618      	mov	r0, r3
 800a7fa:	f003 fb7f 	bl	800defc <SEGGER_SYSVIEW_OnTaskCreate>
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a80e:	461d      	mov	r5, r3
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	461c      	mov	r4, r3
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a81a:	1ae3      	subs	r3, r4, r3
 800a81c:	9300      	str	r3, [sp, #0]
 800a81e:	462b      	mov	r3, r5
 800a820:	f003 fe5e 	bl	800e4e0 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	4618      	mov	r0, r3
 800a828:	f003 fbec 	bl	800e004 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a830:	4b1b      	ldr	r3, [pc, #108]	@ (800a8a0 <prvAddNewTaskToReadyList+0x110>)
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	429a      	cmp	r2, r3
 800a836:	d903      	bls.n	800a840 <prvAddNewTaskToReadyList+0xb0>
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a83c:	4a18      	ldr	r2, [pc, #96]	@ (800a8a0 <prvAddNewTaskToReadyList+0x110>)
 800a83e:	6013      	str	r3, [r2, #0]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a844:	4613      	mov	r3, r2
 800a846:	009b      	lsls	r3, r3, #2
 800a848:	4413      	add	r3, r2
 800a84a:	009b      	lsls	r3, r3, #2
 800a84c:	4a15      	ldr	r2, [pc, #84]	@ (800a8a4 <prvAddNewTaskToReadyList+0x114>)
 800a84e:	441a      	add	r2, r3
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	3304      	adds	r3, #4
 800a854:	4619      	mov	r1, r3
 800a856:	4610      	mov	r0, r2
 800a858:	f7fe fd59 	bl	800930e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a85c:	f001 ff0e 	bl	800c67c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a860:	4b0d      	ldr	r3, [pc, #52]	@ (800a898 <prvAddNewTaskToReadyList+0x108>)
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	2b00      	cmp	r3, #0
 800a866:	d00e      	beq.n	800a886 <prvAddNewTaskToReadyList+0xf6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a868:	4b0a      	ldr	r3, [pc, #40]	@ (800a894 <prvAddNewTaskToReadyList+0x104>)
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a872:	429a      	cmp	r2, r3
 800a874:	d207      	bcs.n	800a886 <prvAddNewTaskToReadyList+0xf6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a876:	4b0c      	ldr	r3, [pc, #48]	@ (800a8a8 <prvAddNewTaskToReadyList+0x118>)
 800a878:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a87c:	601a      	str	r2, [r3, #0]
 800a87e:	f3bf 8f4f 	dsb	sy
 800a882:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a886:	bf00      	nop
 800a888:	3708      	adds	r7, #8
 800a88a:	46bd      	mov	sp, r7
 800a88c:	bdb0      	pop	{r4, r5, r7, pc}
 800a88e:	bf00      	nop
 800a890:	200013f0 	.word	0x200013f0
 800a894:	20000f1c 	.word	0x20000f1c
 800a898:	200013fc 	.word	0x200013fc
 800a89c:	2000140c 	.word	0x2000140c
 800a8a0:	200013f8 	.word	0x200013f8
 800a8a4:	20000f20 	.word	0x20000f20
 800a8a8:	e000ed04 	.word	0xe000ed04

0800a8ac <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800a8ac:	b580      	push	{r7, lr}
 800a8ae:	b084      	sub	sp, #16
 800a8b0:	af00      	add	r7, sp, #0
 800a8b2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800a8b4:	f001 feb0 	bl	800c618 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d102      	bne.n	800a8c4 <vTaskDelete+0x18>
 800a8be:	4b3a      	ldr	r3, [pc, #232]	@ (800a9a8 <vTaskDelete+0xfc>)
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	e000      	b.n	800a8c6 <vTaskDelete+0x1a>
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	3304      	adds	r3, #4
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	f7fe fd7b 	bl	80093c8 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d004      	beq.n	800a8e4 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	3318      	adds	r3, #24
 800a8de:	4618      	mov	r0, r3
 800a8e0:	f7fe fd72 	bl	80093c8 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800a8e4:	4b31      	ldr	r3, [pc, #196]	@ (800a9ac <vTaskDelete+0x100>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	3301      	adds	r3, #1
 800a8ea:	4a30      	ldr	r2, [pc, #192]	@ (800a9ac <vTaskDelete+0x100>)
 800a8ec:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800a8ee:	4b2e      	ldr	r3, [pc, #184]	@ (800a9a8 <vTaskDelete+0xfc>)
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	68fa      	ldr	r2, [r7, #12]
 800a8f4:	429a      	cmp	r2, r3
 800a8f6:	d118      	bne.n	800a92a <vTaskDelete+0x7e>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	3304      	adds	r3, #4
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	482c      	ldr	r0, [pc, #176]	@ (800a9b0 <vTaskDelete+0x104>)
 800a900:	f7fe fd05 	bl	800930e <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800a904:	4b2b      	ldr	r3, [pc, #172]	@ (800a9b4 <vTaskDelete+0x108>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	3301      	adds	r3, #1
 800a90a:	4a2a      	ldr	r2, [pc, #168]	@ (800a9b4 <vTaskDelete+0x108>)
 800a90c:	6013      	str	r3, [r2, #0]

				/* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
				portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
				traceTASK_DELETE( pxTCB );
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	4618      	mov	r0, r3
 800a912:	f003 fbb9 	bl	800e088 <SEGGER_SYSVIEW_ShrinkId>
 800a916:	4603      	mov	r3, r0
 800a918:	4619      	mov	r1, r3
 800a91a:	20c3      	movs	r0, #195	@ 0xc3
 800a91c:	f002 ff16 	bl	800d74c <SEGGER_SYSVIEW_RecordU32>
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	4618      	mov	r0, r3
 800a924:	f003 fe44 	bl	800e5b0 <SYSVIEW_DeleteTask>
 800a928:	e016      	b.n	800a958 <vTaskDelete+0xac>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800a92a:	4b23      	ldr	r3, [pc, #140]	@ (800a9b8 <vTaskDelete+0x10c>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	3b01      	subs	r3, #1
 800a930:	4a21      	ldr	r2, [pc, #132]	@ (800a9b8 <vTaskDelete+0x10c>)
 800a932:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	4618      	mov	r0, r3
 800a938:	f003 fba6 	bl	800e088 <SEGGER_SYSVIEW_ShrinkId>
 800a93c:	4603      	mov	r3, r0
 800a93e:	4619      	mov	r1, r3
 800a940:	20c3      	movs	r0, #195	@ 0xc3
 800a942:	f002 ff03 	bl	800d74c <SEGGER_SYSVIEW_RecordU32>
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	4618      	mov	r0, r3
 800a94a:	f003 fe31 	bl	800e5b0 <SYSVIEW_DeleteTask>
				prvDeleteTCB( pxTCB );
 800a94e:	68f8      	ldr	r0, [r7, #12]
 800a950:	f000 fd82 	bl	800b458 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800a954:	f000 fdb6 	bl	800b4c4 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800a958:	f001 fe90 	bl	800c67c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800a95c:	4b17      	ldr	r3, [pc, #92]	@ (800a9bc <vTaskDelete+0x110>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	2b00      	cmp	r3, #0
 800a962:	d01c      	beq.n	800a99e <vTaskDelete+0xf2>
		{
			if( pxTCB == pxCurrentTCB )
 800a964:	4b10      	ldr	r3, [pc, #64]	@ (800a9a8 <vTaskDelete+0xfc>)
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	68fa      	ldr	r2, [r7, #12]
 800a96a:	429a      	cmp	r2, r3
 800a96c:	d117      	bne.n	800a99e <vTaskDelete+0xf2>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800a96e:	4b14      	ldr	r3, [pc, #80]	@ (800a9c0 <vTaskDelete+0x114>)
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	2b00      	cmp	r3, #0
 800a974:	d00b      	beq.n	800a98e <vTaskDelete+0xe2>
	__asm volatile
 800a976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a97a:	f383 8811 	msr	BASEPRI, r3
 800a97e:	f3bf 8f6f 	isb	sy
 800a982:	f3bf 8f4f 	dsb	sy
 800a986:	60bb      	str	r3, [r7, #8]
}
 800a988:	bf00      	nop
 800a98a:	bf00      	nop
 800a98c:	e7fd      	b.n	800a98a <vTaskDelete+0xde>
				portYIELD_WITHIN_API();
 800a98e:	4b0d      	ldr	r3, [pc, #52]	@ (800a9c4 <vTaskDelete+0x118>)
 800a990:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a994:	601a      	str	r2, [r3, #0]
 800a996:	f3bf 8f4f 	dsb	sy
 800a99a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a99e:	bf00      	nop
 800a9a0:	3710      	adds	r7, #16
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	bd80      	pop	{r7, pc}
 800a9a6:	bf00      	nop
 800a9a8:	20000f1c 	.word	0x20000f1c
 800a9ac:	2000140c 	.word	0x2000140c
 800a9b0:	200013c4 	.word	0x200013c4
 800a9b4:	200013d8 	.word	0x200013d8
 800a9b8:	200013f0 	.word	0x200013f0
 800a9bc:	200013fc 	.word	0x200013fc
 800a9c0:	20001418 	.word	0x20001418
 800a9c4:	e000ed04 	.word	0xe000ed04

0800a9c8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b084      	sub	sp, #16
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d018      	beq.n	800aa0c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a9da:	4b14      	ldr	r3, [pc, #80]	@ (800aa2c <vTaskDelay+0x64>)
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	2b00      	cmp	r3, #0
 800a9e0:	d00b      	beq.n	800a9fa <vTaskDelay+0x32>
	__asm volatile
 800a9e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9e6:	f383 8811 	msr	BASEPRI, r3
 800a9ea:	f3bf 8f6f 	isb	sy
 800a9ee:	f3bf 8f4f 	dsb	sy
 800a9f2:	60bb      	str	r3, [r7, #8]
}
 800a9f4:	bf00      	nop
 800a9f6:	bf00      	nop
 800a9f8:	e7fd      	b.n	800a9f6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a9fa:	f000 f909 	bl	800ac10 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a9fe:	2100      	movs	r1, #0
 800aa00:	6878      	ldr	r0, [r7, #4]
 800aa02:	f001 f929 	bl	800bc58 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800aa06:	f000 f911 	bl	800ac2c <xTaskResumeAll>
 800aa0a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d107      	bne.n	800aa22 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800aa12:	4b07      	ldr	r3, [pc, #28]	@ (800aa30 <vTaskDelay+0x68>)
 800aa14:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa18:	601a      	str	r2, [r3, #0]
 800aa1a:	f3bf 8f4f 	dsb	sy
 800aa1e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800aa22:	bf00      	nop
 800aa24:	3710      	adds	r7, #16
 800aa26:	46bd      	mov	sp, r7
 800aa28:	bd80      	pop	{r7, pc}
 800aa2a:	bf00      	nop
 800aa2c:	20001418 	.word	0x20001418
 800aa30:	e000ed04 	.word	0xe000ed04

0800aa34 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b088      	sub	sp, #32
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 800aa40:	69bb      	ldr	r3, [r7, #24]
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d10b      	bne.n	800aa5e <eTaskGetState+0x2a>
	__asm volatile
 800aa46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa4a:	f383 8811 	msr	BASEPRI, r3
 800aa4e:	f3bf 8f6f 	isb	sy
 800aa52:	f3bf 8f4f 	dsb	sy
 800aa56:	60bb      	str	r3, [r7, #8]
}
 800aa58:	bf00      	nop
 800aa5a:	bf00      	nop
 800aa5c:	e7fd      	b.n	800aa5a <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 800aa5e:	4b24      	ldr	r3, [pc, #144]	@ (800aaf0 <eTaskGetState+0xbc>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	69ba      	ldr	r2, [r7, #24]
 800aa64:	429a      	cmp	r2, r3
 800aa66:	d102      	bne.n	800aa6e <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	77fb      	strb	r3, [r7, #31]
 800aa6c:	e03a      	b.n	800aae4 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 800aa6e:	f001 fdd3 	bl	800c618 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800aa72:	69bb      	ldr	r3, [r7, #24]
 800aa74:	695b      	ldr	r3, [r3, #20]
 800aa76:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800aa78:	4b1e      	ldr	r3, [pc, #120]	@ (800aaf4 <eTaskGetState+0xc0>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800aa7e:	4b1e      	ldr	r3, [pc, #120]	@ (800aaf8 <eTaskGetState+0xc4>)
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800aa84:	f001 fdfa 	bl	800c67c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800aa88:	697a      	ldr	r2, [r7, #20]
 800aa8a:	693b      	ldr	r3, [r7, #16]
 800aa8c:	429a      	cmp	r2, r3
 800aa8e:	d003      	beq.n	800aa98 <eTaskGetState+0x64>
 800aa90:	697a      	ldr	r2, [r7, #20]
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	429a      	cmp	r2, r3
 800aa96:	d102      	bne.n	800aa9e <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800aa98:	2302      	movs	r3, #2
 800aa9a:	77fb      	strb	r3, [r7, #31]
 800aa9c:	e022      	b.n	800aae4 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800aa9e:	697b      	ldr	r3, [r7, #20]
 800aaa0:	4a16      	ldr	r2, [pc, #88]	@ (800aafc <eTaskGetState+0xc8>)
 800aaa2:	4293      	cmp	r3, r2
 800aaa4:	d112      	bne.n	800aacc <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800aaa6:	69bb      	ldr	r3, [r7, #24]
 800aaa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d10b      	bne.n	800aac6 <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800aaae:	69bb      	ldr	r3, [r7, #24]
 800aab0:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800aab4:	b2db      	uxtb	r3, r3
 800aab6:	2b01      	cmp	r3, #1
 800aab8:	d102      	bne.n	800aac0 <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 800aaba:	2302      	movs	r3, #2
 800aabc:	77fb      	strb	r3, [r7, #31]
 800aabe:	e011      	b.n	800aae4 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 800aac0:	2303      	movs	r3, #3
 800aac2:	77fb      	strb	r3, [r7, #31]
 800aac4:	e00e      	b.n	800aae4 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800aac6:	2302      	movs	r3, #2
 800aac8:	77fb      	strb	r3, [r7, #31]
 800aaca:	e00b      	b.n	800aae4 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800aacc:	697b      	ldr	r3, [r7, #20]
 800aace:	4a0c      	ldr	r2, [pc, #48]	@ (800ab00 <eTaskGetState+0xcc>)
 800aad0:	4293      	cmp	r3, r2
 800aad2:	d002      	beq.n	800aada <eTaskGetState+0xa6>
 800aad4:	697b      	ldr	r3, [r7, #20]
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d102      	bne.n	800aae0 <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800aada:	2304      	movs	r3, #4
 800aadc:	77fb      	strb	r3, [r7, #31]
 800aade:	e001      	b.n	800aae4 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800aae0:	2301      	movs	r3, #1
 800aae2:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800aae4:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800aae6:	4618      	mov	r0, r3
 800aae8:	3720      	adds	r7, #32
 800aaea:	46bd      	mov	sp, r7
 800aaec:	bd80      	pop	{r7, pc}
 800aaee:	bf00      	nop
 800aaf0:	20000f1c 	.word	0x20000f1c
 800aaf4:	200013a8 	.word	0x200013a8
 800aaf8:	200013ac 	.word	0x200013ac
 800aafc:	200013dc 	.word	0x200013dc
 800ab00:	200013c4 	.word	0x200013c4

0800ab04 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ab04:	b580      	push	{r7, lr}
 800ab06:	b08a      	sub	sp, #40	@ 0x28
 800ab08:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ab0e:	2300      	movs	r3, #0
 800ab10:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ab12:	463a      	mov	r2, r7
 800ab14:	1d39      	adds	r1, r7, #4
 800ab16:	f107 0308 	add.w	r3, r7, #8
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	f7fe fb96 	bl	800924c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ab20:	6839      	ldr	r1, [r7, #0]
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	68ba      	ldr	r2, [r7, #8]
 800ab26:	9202      	str	r2, [sp, #8]
 800ab28:	9301      	str	r3, [sp, #4]
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	9300      	str	r3, [sp, #0]
 800ab2e:	2300      	movs	r3, #0
 800ab30:	460a      	mov	r2, r1
 800ab32:	492f      	ldr	r1, [pc, #188]	@ (800abf0 <vTaskStartScheduler+0xec>)
 800ab34:	482f      	ldr	r0, [pc, #188]	@ (800abf4 <vTaskStartScheduler+0xf0>)
 800ab36:	f7ff fcdb 	bl	800a4f0 <xTaskCreateStatic>
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	4a2e      	ldr	r2, [pc, #184]	@ (800abf8 <vTaskStartScheduler+0xf4>)
 800ab3e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ab40:	4b2d      	ldr	r3, [pc, #180]	@ (800abf8 <vTaskStartScheduler+0xf4>)
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d002      	beq.n	800ab4e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ab48:	2301      	movs	r3, #1
 800ab4a:	617b      	str	r3, [r7, #20]
 800ab4c:	e001      	b.n	800ab52 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ab4e:	2300      	movs	r3, #0
 800ab50:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	2b01      	cmp	r3, #1
 800ab56:	d102      	bne.n	800ab5e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ab58:	f001 f8d2 	bl	800bd00 <xTimerCreateTimerTask>
 800ab5c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ab5e:	697b      	ldr	r3, [r7, #20]
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	d130      	bne.n	800abc6 <vTaskStartScheduler+0xc2>
	__asm volatile
 800ab64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab68:	f383 8811 	msr	BASEPRI, r3
 800ab6c:	f3bf 8f6f 	isb	sy
 800ab70:	f3bf 8f4f 	dsb	sy
 800ab74:	613b      	str	r3, [r7, #16]
}
 800ab76:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ab78:	4b20      	ldr	r3, [pc, #128]	@ (800abfc <vTaskStartScheduler+0xf8>)
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	3358      	adds	r3, #88	@ 0x58
 800ab7e:	4a20      	ldr	r2, [pc, #128]	@ (800ac00 <vTaskStartScheduler+0xfc>)
 800ab80:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ab82:	4b20      	ldr	r3, [pc, #128]	@ (800ac04 <vTaskStartScheduler+0x100>)
 800ab84:	f04f 32ff 	mov.w	r2, #4294967295
 800ab88:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ab8a:	4b1f      	ldr	r3, [pc, #124]	@ (800ac08 <vTaskStartScheduler+0x104>)
 800ab8c:	2201      	movs	r2, #1
 800ab8e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ab90:	4b1e      	ldr	r3, [pc, #120]	@ (800ac0c <vTaskStartScheduler+0x108>)
 800ab92:	2200      	movs	r2, #0
 800ab94:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800ab96:	f7f6 f931 	bl	8000dfc <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();
 800ab9a:	4b18      	ldr	r3, [pc, #96]	@ (800abfc <vTaskStartScheduler+0xf8>)
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	3334      	adds	r3, #52	@ 0x34
 800aba0:	2205      	movs	r2, #5
 800aba2:	4913      	ldr	r1, [pc, #76]	@ (800abf0 <vTaskStartScheduler+0xec>)
 800aba4:	4618      	mov	r0, r3
 800aba6:	f009 f9e7 	bl	8013f78 <memcmp>
 800abaa:	4603      	mov	r3, r0
 800abac:	2b00      	cmp	r3, #0
 800abae:	d005      	beq.n	800abbc <vTaskStartScheduler+0xb8>
 800abb0:	4b12      	ldr	r3, [pc, #72]	@ (800abfc <vTaskStartScheduler+0xf8>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	4618      	mov	r0, r3
 800abb6:	f003 f9e3 	bl	800df80 <SEGGER_SYSVIEW_OnTaskStartExec>
 800abba:	e001      	b.n	800abc0 <vTaskStartScheduler+0xbc>
 800abbc:	f003 f982 	bl	800dec4 <SEGGER_SYSVIEW_OnIdle>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800abc0:	f001 fc86 	bl	800c4d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800abc4:	e00f      	b.n	800abe6 <vTaskStartScheduler+0xe2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800abc6:	697b      	ldr	r3, [r7, #20]
 800abc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abcc:	d10b      	bne.n	800abe6 <vTaskStartScheduler+0xe2>
	__asm volatile
 800abce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abd2:	f383 8811 	msr	BASEPRI, r3
 800abd6:	f3bf 8f6f 	isb	sy
 800abda:	f3bf 8f4f 	dsb	sy
 800abde:	60fb      	str	r3, [r7, #12]
}
 800abe0:	bf00      	nop
 800abe2:	bf00      	nop
 800abe4:	e7fd      	b.n	800abe2 <vTaskStartScheduler+0xde>
}
 800abe6:	bf00      	nop
 800abe8:	3718      	adds	r7, #24
 800abea:	46bd      	mov	sp, r7
 800abec:	bd80      	pop	{r7, pc}
 800abee:	bf00      	nop
 800abf0:	0801426c 	.word	0x0801426c
 800abf4:	0800b2dd 	.word	0x0800b2dd
 800abf8:	20001414 	.word	0x20001414
 800abfc:	20000f1c 	.word	0x20000f1c
 800ac00:	20000340 	.word	0x20000340
 800ac04:	20001410 	.word	0x20001410
 800ac08:	200013fc 	.word	0x200013fc
 800ac0c:	200013f4 	.word	0x200013f4

0800ac10 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ac10:	b480      	push	{r7}
 800ac12:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ac14:	4b04      	ldr	r3, [pc, #16]	@ (800ac28 <vTaskSuspendAll+0x18>)
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	3301      	adds	r3, #1
 800ac1a:	4a03      	ldr	r2, [pc, #12]	@ (800ac28 <vTaskSuspendAll+0x18>)
 800ac1c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ac1e:	bf00      	nop
 800ac20:	46bd      	mov	sp, r7
 800ac22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac26:	4770      	bx	lr
 800ac28:	20001418 	.word	0x20001418

0800ac2c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b084      	sub	sp, #16
 800ac30:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ac32:	2300      	movs	r3, #0
 800ac34:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ac36:	2300      	movs	r3, #0
 800ac38:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ac3a:	4b44      	ldr	r3, [pc, #272]	@ (800ad4c <xTaskResumeAll+0x120>)
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d10b      	bne.n	800ac5a <xTaskResumeAll+0x2e>
	__asm volatile
 800ac42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac46:	f383 8811 	msr	BASEPRI, r3
 800ac4a:	f3bf 8f6f 	isb	sy
 800ac4e:	f3bf 8f4f 	dsb	sy
 800ac52:	603b      	str	r3, [r7, #0]
}
 800ac54:	bf00      	nop
 800ac56:	bf00      	nop
 800ac58:	e7fd      	b.n	800ac56 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ac5a:	f001 fcdd 	bl	800c618 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ac5e:	4b3b      	ldr	r3, [pc, #236]	@ (800ad4c <xTaskResumeAll+0x120>)
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	3b01      	subs	r3, #1
 800ac64:	4a39      	ldr	r2, [pc, #228]	@ (800ad4c <xTaskResumeAll+0x120>)
 800ac66:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ac68:	4b38      	ldr	r3, [pc, #224]	@ (800ad4c <xTaskResumeAll+0x120>)
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d166      	bne.n	800ad3e <xTaskResumeAll+0x112>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ac70:	4b37      	ldr	r3, [pc, #220]	@ (800ad50 <xTaskResumeAll+0x124>)
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d062      	beq.n	800ad3e <xTaskResumeAll+0x112>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ac78:	e033      	b.n	800ace2 <xTaskResumeAll+0xb6>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac7a:	4b36      	ldr	r3, [pc, #216]	@ (800ad54 <xTaskResumeAll+0x128>)
 800ac7c:	68db      	ldr	r3, [r3, #12]
 800ac7e:	68db      	ldr	r3, [r3, #12]
 800ac80:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	3318      	adds	r3, #24
 800ac86:	4618      	mov	r0, r3
 800ac88:	f7fe fb9e 	bl	80093c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	3304      	adds	r3, #4
 800ac90:	4618      	mov	r0, r3
 800ac92:	f7fe fb99 	bl	80093c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	4618      	mov	r0, r3
 800ac9a:	f003 f9b3 	bl	800e004 <SEGGER_SYSVIEW_OnTaskStartReady>
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aca2:	4b2d      	ldr	r3, [pc, #180]	@ (800ad58 <xTaskResumeAll+0x12c>)
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	429a      	cmp	r2, r3
 800aca8:	d903      	bls.n	800acb2 <xTaskResumeAll+0x86>
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acae:	4a2a      	ldr	r2, [pc, #168]	@ (800ad58 <xTaskResumeAll+0x12c>)
 800acb0:	6013      	str	r3, [r2, #0]
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acb6:	4613      	mov	r3, r2
 800acb8:	009b      	lsls	r3, r3, #2
 800acba:	4413      	add	r3, r2
 800acbc:	009b      	lsls	r3, r3, #2
 800acbe:	4a27      	ldr	r2, [pc, #156]	@ (800ad5c <xTaskResumeAll+0x130>)
 800acc0:	441a      	add	r2, r3
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	3304      	adds	r3, #4
 800acc6:	4619      	mov	r1, r3
 800acc8:	4610      	mov	r0, r2
 800acca:	f7fe fb20 	bl	800930e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800acd2:	4b23      	ldr	r3, [pc, #140]	@ (800ad60 <xTaskResumeAll+0x134>)
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acd8:	429a      	cmp	r2, r3
 800acda:	d302      	bcc.n	800ace2 <xTaskResumeAll+0xb6>
					{
						xYieldPending = pdTRUE;
 800acdc:	4b21      	ldr	r3, [pc, #132]	@ (800ad64 <xTaskResumeAll+0x138>)
 800acde:	2201      	movs	r2, #1
 800ace0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ace2:	4b1c      	ldr	r3, [pc, #112]	@ (800ad54 <xTaskResumeAll+0x128>)
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d1c7      	bne.n	800ac7a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d001      	beq.n	800acf4 <xTaskResumeAll+0xc8>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800acf0:	f000 fbe8 	bl	800b4c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800acf4:	4b1c      	ldr	r3, [pc, #112]	@ (800ad68 <xTaskResumeAll+0x13c>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800acfa:	687b      	ldr	r3, [r7, #4]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d010      	beq.n	800ad22 <xTaskResumeAll+0xf6>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ad00:	f000 f858 	bl	800adb4 <xTaskIncrementTick>
 800ad04:	4603      	mov	r3, r0
 800ad06:	2b00      	cmp	r3, #0
 800ad08:	d002      	beq.n	800ad10 <xTaskResumeAll+0xe4>
							{
								xYieldPending = pdTRUE;
 800ad0a:	4b16      	ldr	r3, [pc, #88]	@ (800ad64 <xTaskResumeAll+0x138>)
 800ad0c:	2201      	movs	r2, #1
 800ad0e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	3b01      	subs	r3, #1
 800ad14:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d1f1      	bne.n	800ad00 <xTaskResumeAll+0xd4>

						xPendedTicks = 0;
 800ad1c:	4b12      	ldr	r3, [pc, #72]	@ (800ad68 <xTaskResumeAll+0x13c>)
 800ad1e:	2200      	movs	r2, #0
 800ad20:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ad22:	4b10      	ldr	r3, [pc, #64]	@ (800ad64 <xTaskResumeAll+0x138>)
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d009      	beq.n	800ad3e <xTaskResumeAll+0x112>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ad2a:	2301      	movs	r3, #1
 800ad2c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ad2e:	4b0f      	ldr	r3, [pc, #60]	@ (800ad6c <xTaskResumeAll+0x140>)
 800ad30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad34:	601a      	str	r2, [r3, #0]
 800ad36:	f3bf 8f4f 	dsb	sy
 800ad3a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ad3e:	f001 fc9d 	bl	800c67c <vPortExitCritical>

	return xAlreadyYielded;
 800ad42:	68bb      	ldr	r3, [r7, #8]
}
 800ad44:	4618      	mov	r0, r3
 800ad46:	3710      	adds	r7, #16
 800ad48:	46bd      	mov	sp, r7
 800ad4a:	bd80      	pop	{r7, pc}
 800ad4c:	20001418 	.word	0x20001418
 800ad50:	200013f0 	.word	0x200013f0
 800ad54:	200013b0 	.word	0x200013b0
 800ad58:	200013f8 	.word	0x200013f8
 800ad5c:	20000f20 	.word	0x20000f20
 800ad60:	20000f1c 	.word	0x20000f1c
 800ad64:	20001404 	.word	0x20001404
 800ad68:	20001400 	.word	0x20001400
 800ad6c:	e000ed04 	.word	0xe000ed04

0800ad70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ad70:	b480      	push	{r7}
 800ad72:	b083      	sub	sp, #12
 800ad74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ad76:	4b05      	ldr	r3, [pc, #20]	@ (800ad8c <xTaskGetTickCount+0x1c>)
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ad7c:	687b      	ldr	r3, [r7, #4]
}
 800ad7e:	4618      	mov	r0, r3
 800ad80:	370c      	adds	r7, #12
 800ad82:	46bd      	mov	sp, r7
 800ad84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad88:	4770      	bx	lr
 800ad8a:	bf00      	nop
 800ad8c:	200013f4 	.word	0x200013f4

0800ad90 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800ad90:	b580      	push	{r7, lr}
 800ad92:	b082      	sub	sp, #8
 800ad94:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ad96:	f001 fd1f 	bl	800c7d8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ad9a:	2300      	movs	r3, #0
 800ad9c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800ad9e:	4b04      	ldr	r3, [pc, #16]	@ (800adb0 <xTaskGetTickCountFromISR+0x20>)
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800ada4:	683b      	ldr	r3, [r7, #0]
}
 800ada6:	4618      	mov	r0, r3
 800ada8:	3708      	adds	r7, #8
 800adaa:	46bd      	mov	sp, r7
 800adac:	bd80      	pop	{r7, pc}
 800adae:	bf00      	nop
 800adb0:	200013f4 	.word	0x200013f4

0800adb4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b086      	sub	sp, #24
 800adb8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800adba:	2300      	movs	r3, #0
 800adbc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800adbe:	4b51      	ldr	r3, [pc, #324]	@ (800af04 <xTaskIncrementTick+0x150>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	2b00      	cmp	r3, #0
 800adc4:	f040 8094 	bne.w	800aef0 <xTaskIncrementTick+0x13c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800adc8:	4b4f      	ldr	r3, [pc, #316]	@ (800af08 <xTaskIncrementTick+0x154>)
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	3301      	adds	r3, #1
 800adce:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800add0:	4a4d      	ldr	r2, [pc, #308]	@ (800af08 <xTaskIncrementTick+0x154>)
 800add2:	693b      	ldr	r3, [r7, #16]
 800add4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800add6:	693b      	ldr	r3, [r7, #16]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d121      	bne.n	800ae20 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800addc:	4b4b      	ldr	r3, [pc, #300]	@ (800af0c <xTaskIncrementTick+0x158>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d00b      	beq.n	800adfe <xTaskIncrementTick+0x4a>
	__asm volatile
 800ade6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adea:	f383 8811 	msr	BASEPRI, r3
 800adee:	f3bf 8f6f 	isb	sy
 800adf2:	f3bf 8f4f 	dsb	sy
 800adf6:	603b      	str	r3, [r7, #0]
}
 800adf8:	bf00      	nop
 800adfa:	bf00      	nop
 800adfc:	e7fd      	b.n	800adfa <xTaskIncrementTick+0x46>
 800adfe:	4b43      	ldr	r3, [pc, #268]	@ (800af0c <xTaskIncrementTick+0x158>)
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	60fb      	str	r3, [r7, #12]
 800ae04:	4b42      	ldr	r3, [pc, #264]	@ (800af10 <xTaskIncrementTick+0x15c>)
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	4a40      	ldr	r2, [pc, #256]	@ (800af0c <xTaskIncrementTick+0x158>)
 800ae0a:	6013      	str	r3, [r2, #0]
 800ae0c:	4a40      	ldr	r2, [pc, #256]	@ (800af10 <xTaskIncrementTick+0x15c>)
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	6013      	str	r3, [r2, #0]
 800ae12:	4b40      	ldr	r3, [pc, #256]	@ (800af14 <xTaskIncrementTick+0x160>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	3301      	adds	r3, #1
 800ae18:	4a3e      	ldr	r2, [pc, #248]	@ (800af14 <xTaskIncrementTick+0x160>)
 800ae1a:	6013      	str	r3, [r2, #0]
 800ae1c:	f000 fb52 	bl	800b4c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ae20:	4b3d      	ldr	r3, [pc, #244]	@ (800af18 <xTaskIncrementTick+0x164>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	693a      	ldr	r2, [r7, #16]
 800ae26:	429a      	cmp	r2, r3
 800ae28:	d34d      	bcc.n	800aec6 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae2a:	4b38      	ldr	r3, [pc, #224]	@ (800af0c <xTaskIncrementTick+0x158>)
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d104      	bne.n	800ae3e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae34:	4b38      	ldr	r3, [pc, #224]	@ (800af18 <xTaskIncrementTick+0x164>)
 800ae36:	f04f 32ff 	mov.w	r2, #4294967295
 800ae3a:	601a      	str	r2, [r3, #0]
					break;
 800ae3c:	e043      	b.n	800aec6 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae3e:	4b33      	ldr	r3, [pc, #204]	@ (800af0c <xTaskIncrementTick+0x158>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	68db      	ldr	r3, [r3, #12]
 800ae44:	68db      	ldr	r3, [r3, #12]
 800ae46:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	685b      	ldr	r3, [r3, #4]
 800ae4c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ae4e:	693a      	ldr	r2, [r7, #16]
 800ae50:	687b      	ldr	r3, [r7, #4]
 800ae52:	429a      	cmp	r2, r3
 800ae54:	d203      	bcs.n	800ae5e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ae56:	4a30      	ldr	r2, [pc, #192]	@ (800af18 <xTaskIncrementTick+0x164>)
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ae5c:	e033      	b.n	800aec6 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae5e:	68bb      	ldr	r3, [r7, #8]
 800ae60:	3304      	adds	r3, #4
 800ae62:	4618      	mov	r0, r3
 800ae64:	f7fe fab0 	bl	80093c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ae68:	68bb      	ldr	r3, [r7, #8]
 800ae6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d004      	beq.n	800ae7a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	3318      	adds	r3, #24
 800ae74:	4618      	mov	r0, r3
 800ae76:	f7fe faa7 	bl	80093c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ae7a:	68bb      	ldr	r3, [r7, #8]
 800ae7c:	4618      	mov	r0, r3
 800ae7e:	f003 f8c1 	bl	800e004 <SEGGER_SYSVIEW_OnTaskStartReady>
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae86:	4b25      	ldr	r3, [pc, #148]	@ (800af1c <xTaskIncrementTick+0x168>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	429a      	cmp	r2, r3
 800ae8c:	d903      	bls.n	800ae96 <xTaskIncrementTick+0xe2>
 800ae8e:	68bb      	ldr	r3, [r7, #8]
 800ae90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae92:	4a22      	ldr	r2, [pc, #136]	@ (800af1c <xTaskIncrementTick+0x168>)
 800ae94:	6013      	str	r3, [r2, #0]
 800ae96:	68bb      	ldr	r3, [r7, #8]
 800ae98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae9a:	4613      	mov	r3, r2
 800ae9c:	009b      	lsls	r3, r3, #2
 800ae9e:	4413      	add	r3, r2
 800aea0:	009b      	lsls	r3, r3, #2
 800aea2:	4a1f      	ldr	r2, [pc, #124]	@ (800af20 <xTaskIncrementTick+0x16c>)
 800aea4:	441a      	add	r2, r3
 800aea6:	68bb      	ldr	r3, [r7, #8]
 800aea8:	3304      	adds	r3, #4
 800aeaa:	4619      	mov	r1, r3
 800aeac:	4610      	mov	r0, r2
 800aeae:	f7fe fa2e 	bl	800930e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800aeb2:	68bb      	ldr	r3, [r7, #8]
 800aeb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aeb6:	4b1b      	ldr	r3, [pc, #108]	@ (800af24 <xTaskIncrementTick+0x170>)
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aebc:	429a      	cmp	r2, r3
 800aebe:	d3b4      	bcc.n	800ae2a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800aec0:	2301      	movs	r3, #1
 800aec2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aec4:	e7b1      	b.n	800ae2a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800aec6:	4b17      	ldr	r3, [pc, #92]	@ (800af24 <xTaskIncrementTick+0x170>)
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aecc:	4914      	ldr	r1, [pc, #80]	@ (800af20 <xTaskIncrementTick+0x16c>)
 800aece:	4613      	mov	r3, r2
 800aed0:	009b      	lsls	r3, r3, #2
 800aed2:	4413      	add	r3, r2
 800aed4:	009b      	lsls	r3, r3, #2
 800aed6:	440b      	add	r3, r1
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	2b01      	cmp	r3, #1
 800aedc:	d901      	bls.n	800aee2 <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800aede:	2301      	movs	r3, #1
 800aee0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800aee2:	4b11      	ldr	r3, [pc, #68]	@ (800af28 <xTaskIncrementTick+0x174>)
 800aee4:	681b      	ldr	r3, [r3, #0]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d007      	beq.n	800aefa <xTaskIncrementTick+0x146>
			{
				xSwitchRequired = pdTRUE;
 800aeea:	2301      	movs	r3, #1
 800aeec:	617b      	str	r3, [r7, #20]
 800aeee:	e004      	b.n	800aefa <xTaskIncrementTick+0x146>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800aef0:	4b0e      	ldr	r3, [pc, #56]	@ (800af2c <xTaskIncrementTick+0x178>)
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	3301      	adds	r3, #1
 800aef6:	4a0d      	ldr	r2, [pc, #52]	@ (800af2c <xTaskIncrementTick+0x178>)
 800aef8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800aefa:	697b      	ldr	r3, [r7, #20]
}
 800aefc:	4618      	mov	r0, r3
 800aefe:	3718      	adds	r7, #24
 800af00:	46bd      	mov	sp, r7
 800af02:	bd80      	pop	{r7, pc}
 800af04:	20001418 	.word	0x20001418
 800af08:	200013f4 	.word	0x200013f4
 800af0c:	200013a8 	.word	0x200013a8
 800af10:	200013ac 	.word	0x200013ac
 800af14:	20001408 	.word	0x20001408
 800af18:	20001410 	.word	0x20001410
 800af1c:	200013f8 	.word	0x200013f8
 800af20:	20000f20 	.word	0x20000f20
 800af24:	20000f1c 	.word	0x20000f1c
 800af28:	20001404 	.word	0x20001404
 800af2c:	20001400 	.word	0x20001400

0800af30 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b084      	sub	sp, #16
 800af34:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800af36:	4b40      	ldr	r3, [pc, #256]	@ (800b038 <vTaskSwitchContext+0x108>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d003      	beq.n	800af46 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800af3e:	4b3f      	ldr	r3, [pc, #252]	@ (800b03c <vTaskSwitchContext+0x10c>)
 800af40:	2201      	movs	r2, #1
 800af42:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800af44:	e073      	b.n	800b02e <vTaskSwitchContext+0xfe>
		xYieldPending = pdFALSE;
 800af46:	4b3d      	ldr	r3, [pc, #244]	@ (800b03c <vTaskSwitchContext+0x10c>)
 800af48:	2200      	movs	r2, #0
 800af4a:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800af4c:	f7f5 ff5d 	bl	8000e0a <getRunTimeCounterValue>
 800af50:	4603      	mov	r3, r0
 800af52:	4a3b      	ldr	r2, [pc, #236]	@ (800b040 <vTaskSwitchContext+0x110>)
 800af54:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800af56:	4b3a      	ldr	r3, [pc, #232]	@ (800b040 <vTaskSwitchContext+0x110>)
 800af58:	681a      	ldr	r2, [r3, #0]
 800af5a:	4b3a      	ldr	r3, [pc, #232]	@ (800b044 <vTaskSwitchContext+0x114>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	429a      	cmp	r2, r3
 800af60:	d909      	bls.n	800af76 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800af62:	4b39      	ldr	r3, [pc, #228]	@ (800b048 <vTaskSwitchContext+0x118>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800af68:	4a35      	ldr	r2, [pc, #212]	@ (800b040 <vTaskSwitchContext+0x110>)
 800af6a:	6810      	ldr	r0, [r2, #0]
 800af6c:	4a35      	ldr	r2, [pc, #212]	@ (800b044 <vTaskSwitchContext+0x114>)
 800af6e:	6812      	ldr	r2, [r2, #0]
 800af70:	1a82      	subs	r2, r0, r2
 800af72:	440a      	add	r2, r1
 800af74:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800af76:	4b32      	ldr	r3, [pc, #200]	@ (800b040 <vTaskSwitchContext+0x110>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	4a32      	ldr	r2, [pc, #200]	@ (800b044 <vTaskSwitchContext+0x114>)
 800af7c:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af7e:	4b33      	ldr	r3, [pc, #204]	@ (800b04c <vTaskSwitchContext+0x11c>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	60fb      	str	r3, [r7, #12]
 800af84:	e011      	b.n	800afaa <vTaskSwitchContext+0x7a>
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	2b00      	cmp	r3, #0
 800af8a:	d10b      	bne.n	800afa4 <vTaskSwitchContext+0x74>
	__asm volatile
 800af8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af90:	f383 8811 	msr	BASEPRI, r3
 800af94:	f3bf 8f6f 	isb	sy
 800af98:	f3bf 8f4f 	dsb	sy
 800af9c:	607b      	str	r3, [r7, #4]
}
 800af9e:	bf00      	nop
 800afa0:	bf00      	nop
 800afa2:	e7fd      	b.n	800afa0 <vTaskSwitchContext+0x70>
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	3b01      	subs	r3, #1
 800afa8:	60fb      	str	r3, [r7, #12]
 800afaa:	4929      	ldr	r1, [pc, #164]	@ (800b050 <vTaskSwitchContext+0x120>)
 800afac:	68fa      	ldr	r2, [r7, #12]
 800afae:	4613      	mov	r3, r2
 800afb0:	009b      	lsls	r3, r3, #2
 800afb2:	4413      	add	r3, r2
 800afb4:	009b      	lsls	r3, r3, #2
 800afb6:	440b      	add	r3, r1
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d0e3      	beq.n	800af86 <vTaskSwitchContext+0x56>
 800afbe:	68fa      	ldr	r2, [r7, #12]
 800afc0:	4613      	mov	r3, r2
 800afc2:	009b      	lsls	r3, r3, #2
 800afc4:	4413      	add	r3, r2
 800afc6:	009b      	lsls	r3, r3, #2
 800afc8:	4a21      	ldr	r2, [pc, #132]	@ (800b050 <vTaskSwitchContext+0x120>)
 800afca:	4413      	add	r3, r2
 800afcc:	60bb      	str	r3, [r7, #8]
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	685b      	ldr	r3, [r3, #4]
 800afd2:	685a      	ldr	r2, [r3, #4]
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	605a      	str	r2, [r3, #4]
 800afd8:	68bb      	ldr	r3, [r7, #8]
 800afda:	685a      	ldr	r2, [r3, #4]
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	3308      	adds	r3, #8
 800afe0:	429a      	cmp	r2, r3
 800afe2:	d104      	bne.n	800afee <vTaskSwitchContext+0xbe>
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	685b      	ldr	r3, [r3, #4]
 800afe8:	685a      	ldr	r2, [r3, #4]
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	605a      	str	r2, [r3, #4]
 800afee:	68bb      	ldr	r3, [r7, #8]
 800aff0:	685b      	ldr	r3, [r3, #4]
 800aff2:	68db      	ldr	r3, [r3, #12]
 800aff4:	4a14      	ldr	r2, [pc, #80]	@ (800b048 <vTaskSwitchContext+0x118>)
 800aff6:	6013      	str	r3, [r2, #0]
 800aff8:	4a14      	ldr	r2, [pc, #80]	@ (800b04c <vTaskSwitchContext+0x11c>)
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 800affe:	4b12      	ldr	r3, [pc, #72]	@ (800b048 <vTaskSwitchContext+0x118>)
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	3334      	adds	r3, #52	@ 0x34
 800b004:	2205      	movs	r2, #5
 800b006:	4913      	ldr	r1, [pc, #76]	@ (800b054 <vTaskSwitchContext+0x124>)
 800b008:	4618      	mov	r0, r3
 800b00a:	f008 ffb5 	bl	8013f78 <memcmp>
 800b00e:	4603      	mov	r3, r0
 800b010:	2b00      	cmp	r3, #0
 800b012:	d005      	beq.n	800b020 <vTaskSwitchContext+0xf0>
 800b014:	4b0c      	ldr	r3, [pc, #48]	@ (800b048 <vTaskSwitchContext+0x118>)
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	4618      	mov	r0, r3
 800b01a:	f002 ffb1 	bl	800df80 <SEGGER_SYSVIEW_OnTaskStartExec>
 800b01e:	e001      	b.n	800b024 <vTaskSwitchContext+0xf4>
 800b020:	f002 ff50 	bl	800dec4 <SEGGER_SYSVIEW_OnIdle>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b024:	4b08      	ldr	r3, [pc, #32]	@ (800b048 <vTaskSwitchContext+0x118>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	3358      	adds	r3, #88	@ 0x58
 800b02a:	4a0b      	ldr	r2, [pc, #44]	@ (800b058 <vTaskSwitchContext+0x128>)
 800b02c:	6013      	str	r3, [r2, #0]
}
 800b02e:	bf00      	nop
 800b030:	3710      	adds	r7, #16
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}
 800b036:	bf00      	nop
 800b038:	20001418 	.word	0x20001418
 800b03c:	20001404 	.word	0x20001404
 800b040:	20001420 	.word	0x20001420
 800b044:	2000141c 	.word	0x2000141c
 800b048:	20000f1c 	.word	0x20000f1c
 800b04c:	200013f8 	.word	0x200013f8
 800b050:	20000f20 	.word	0x20000f20
 800b054:	0801426c 	.word	0x0801426c
 800b058:	20000340 	.word	0x20000340

0800b05c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b05c:	b580      	push	{r7, lr}
 800b05e:	b084      	sub	sp, #16
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
 800b064:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d10b      	bne.n	800b084 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b06c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b070:	f383 8811 	msr	BASEPRI, r3
 800b074:	f3bf 8f6f 	isb	sy
 800b078:	f3bf 8f4f 	dsb	sy
 800b07c:	60fb      	str	r3, [r7, #12]
}
 800b07e:	bf00      	nop
 800b080:	bf00      	nop
 800b082:	e7fd      	b.n	800b080 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b084:	4b07      	ldr	r3, [pc, #28]	@ (800b0a4 <vTaskPlaceOnEventList+0x48>)
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	3318      	adds	r3, #24
 800b08a:	4619      	mov	r1, r3
 800b08c:	6878      	ldr	r0, [r7, #4]
 800b08e:	f7fe f962 	bl	8009356 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b092:	2101      	movs	r1, #1
 800b094:	6838      	ldr	r0, [r7, #0]
 800b096:	f000 fddf 	bl	800bc58 <prvAddCurrentTaskToDelayedList>
}
 800b09a:	bf00      	nop
 800b09c:	3710      	adds	r7, #16
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}
 800b0a2:	bf00      	nop
 800b0a4:	20000f1c 	.word	0x20000f1c

0800b0a8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b086      	sub	sp, #24
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	60f8      	str	r0, [r7, #12]
 800b0b0:	60b9      	str	r1, [r7, #8]
 800b0b2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	2b00      	cmp	r3, #0
 800b0b8:	d10b      	bne.n	800b0d2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b0ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0be:	f383 8811 	msr	BASEPRI, r3
 800b0c2:	f3bf 8f6f 	isb	sy
 800b0c6:	f3bf 8f4f 	dsb	sy
 800b0ca:	617b      	str	r3, [r7, #20]
}
 800b0cc:	bf00      	nop
 800b0ce:	bf00      	nop
 800b0d0:	e7fd      	b.n	800b0ce <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b0d2:	4b0a      	ldr	r3, [pc, #40]	@ (800b0fc <vTaskPlaceOnEventListRestricted+0x54>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	3318      	adds	r3, #24
 800b0d8:	4619      	mov	r1, r3
 800b0da:	68f8      	ldr	r0, [r7, #12]
 800b0dc:	f7fe f917 	bl	800930e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d002      	beq.n	800b0ec <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b0e6:	f04f 33ff 	mov.w	r3, #4294967295
 800b0ea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b0ec:	6879      	ldr	r1, [r7, #4]
 800b0ee:	68b8      	ldr	r0, [r7, #8]
 800b0f0:	f000 fdb2 	bl	800bc58 <prvAddCurrentTaskToDelayedList>
	}
 800b0f4:	bf00      	nop
 800b0f6:	3718      	adds	r7, #24
 800b0f8:	46bd      	mov	sp, r7
 800b0fa:	bd80      	pop	{r7, pc}
 800b0fc:	20000f1c 	.word	0x20000f1c

0800b100 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b086      	sub	sp, #24
 800b104:	af00      	add	r7, sp, #0
 800b106:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	68db      	ldr	r3, [r3, #12]
 800b10c:	68db      	ldr	r3, [r3, #12]
 800b10e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b110:	693b      	ldr	r3, [r7, #16]
 800b112:	2b00      	cmp	r3, #0
 800b114:	d10b      	bne.n	800b12e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b11a:	f383 8811 	msr	BASEPRI, r3
 800b11e:	f3bf 8f6f 	isb	sy
 800b122:	f3bf 8f4f 	dsb	sy
 800b126:	60fb      	str	r3, [r7, #12]
}
 800b128:	bf00      	nop
 800b12a:	bf00      	nop
 800b12c:	e7fd      	b.n	800b12a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b12e:	693b      	ldr	r3, [r7, #16]
 800b130:	3318      	adds	r3, #24
 800b132:	4618      	mov	r0, r3
 800b134:	f7fe f948 	bl	80093c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b138:	4b1f      	ldr	r3, [pc, #124]	@ (800b1b8 <xTaskRemoveFromEventList+0xb8>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d121      	bne.n	800b184 <xTaskRemoveFromEventList+0x84>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b140:	693b      	ldr	r3, [r7, #16]
 800b142:	3304      	adds	r3, #4
 800b144:	4618      	mov	r0, r3
 800b146:	f7fe f93f 	bl	80093c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b14a:	693b      	ldr	r3, [r7, #16]
 800b14c:	4618      	mov	r0, r3
 800b14e:	f002 ff59 	bl	800e004 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b152:	693b      	ldr	r3, [r7, #16]
 800b154:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b156:	4b19      	ldr	r3, [pc, #100]	@ (800b1bc <xTaskRemoveFromEventList+0xbc>)
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	429a      	cmp	r2, r3
 800b15c:	d903      	bls.n	800b166 <xTaskRemoveFromEventList+0x66>
 800b15e:	693b      	ldr	r3, [r7, #16]
 800b160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b162:	4a16      	ldr	r2, [pc, #88]	@ (800b1bc <xTaskRemoveFromEventList+0xbc>)
 800b164:	6013      	str	r3, [r2, #0]
 800b166:	693b      	ldr	r3, [r7, #16]
 800b168:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b16a:	4613      	mov	r3, r2
 800b16c:	009b      	lsls	r3, r3, #2
 800b16e:	4413      	add	r3, r2
 800b170:	009b      	lsls	r3, r3, #2
 800b172:	4a13      	ldr	r2, [pc, #76]	@ (800b1c0 <xTaskRemoveFromEventList+0xc0>)
 800b174:	441a      	add	r2, r3
 800b176:	693b      	ldr	r3, [r7, #16]
 800b178:	3304      	adds	r3, #4
 800b17a:	4619      	mov	r1, r3
 800b17c:	4610      	mov	r0, r2
 800b17e:	f7fe f8c6 	bl	800930e <vListInsertEnd>
 800b182:	e005      	b.n	800b190 <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	3318      	adds	r3, #24
 800b188:	4619      	mov	r1, r3
 800b18a:	480e      	ldr	r0, [pc, #56]	@ (800b1c4 <xTaskRemoveFromEventList+0xc4>)
 800b18c:	f7fe f8bf 	bl	800930e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b194:	4b0c      	ldr	r3, [pc, #48]	@ (800b1c8 <xTaskRemoveFromEventList+0xc8>)
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b19a:	429a      	cmp	r2, r3
 800b19c:	d905      	bls.n	800b1aa <xTaskRemoveFromEventList+0xaa>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b19e:	2301      	movs	r3, #1
 800b1a0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b1a2:	4b0a      	ldr	r3, [pc, #40]	@ (800b1cc <xTaskRemoveFromEventList+0xcc>)
 800b1a4:	2201      	movs	r2, #1
 800b1a6:	601a      	str	r2, [r3, #0]
 800b1a8:	e001      	b.n	800b1ae <xTaskRemoveFromEventList+0xae>
	}
	else
	{
		xReturn = pdFALSE;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b1ae:	697b      	ldr	r3, [r7, #20]
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3718      	adds	r7, #24
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bd80      	pop	{r7, pc}
 800b1b8:	20001418 	.word	0x20001418
 800b1bc:	200013f8 	.word	0x200013f8
 800b1c0:	20000f20 	.word	0x20000f20
 800b1c4:	200013b0 	.word	0x200013b0
 800b1c8:	20000f1c 	.word	0x20000f1c
 800b1cc:	20001404 	.word	0x20001404

0800b1d0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b083      	sub	sp, #12
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b1d8:	4b06      	ldr	r3, [pc, #24]	@ (800b1f4 <vTaskInternalSetTimeOutState+0x24>)
 800b1da:	681a      	ldr	r2, [r3, #0]
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b1e0:	4b05      	ldr	r3, [pc, #20]	@ (800b1f8 <vTaskInternalSetTimeOutState+0x28>)
 800b1e2:	681a      	ldr	r2, [r3, #0]
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	605a      	str	r2, [r3, #4]
}
 800b1e8:	bf00      	nop
 800b1ea:	370c      	adds	r7, #12
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f2:	4770      	bx	lr
 800b1f4:	20001408 	.word	0x20001408
 800b1f8:	200013f4 	.word	0x200013f4

0800b1fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b088      	sub	sp, #32
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
 800b204:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d10b      	bne.n	800b224 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b20c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b210:	f383 8811 	msr	BASEPRI, r3
 800b214:	f3bf 8f6f 	isb	sy
 800b218:	f3bf 8f4f 	dsb	sy
 800b21c:	613b      	str	r3, [r7, #16]
}
 800b21e:	bf00      	nop
 800b220:	bf00      	nop
 800b222:	e7fd      	b.n	800b220 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d10b      	bne.n	800b242 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b22a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b22e:	f383 8811 	msr	BASEPRI, r3
 800b232:	f3bf 8f6f 	isb	sy
 800b236:	f3bf 8f4f 	dsb	sy
 800b23a:	60fb      	str	r3, [r7, #12]
}
 800b23c:	bf00      	nop
 800b23e:	bf00      	nop
 800b240:	e7fd      	b.n	800b23e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b242:	f001 f9e9 	bl	800c618 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b246:	4b1d      	ldr	r3, [pc, #116]	@ (800b2bc <xTaskCheckForTimeOut+0xc0>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	685b      	ldr	r3, [r3, #4]
 800b250:	69ba      	ldr	r2, [r7, #24]
 800b252:	1ad3      	subs	r3, r2, r3
 800b254:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b25e:	d102      	bne.n	800b266 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b260:	2300      	movs	r3, #0
 800b262:	61fb      	str	r3, [r7, #28]
 800b264:	e023      	b.n	800b2ae <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	681a      	ldr	r2, [r3, #0]
 800b26a:	4b15      	ldr	r3, [pc, #84]	@ (800b2c0 <xTaskCheckForTimeOut+0xc4>)
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	429a      	cmp	r2, r3
 800b270:	d007      	beq.n	800b282 <xTaskCheckForTimeOut+0x86>
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	685b      	ldr	r3, [r3, #4]
 800b276:	69ba      	ldr	r2, [r7, #24]
 800b278:	429a      	cmp	r2, r3
 800b27a:	d302      	bcc.n	800b282 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b27c:	2301      	movs	r3, #1
 800b27e:	61fb      	str	r3, [r7, #28]
 800b280:	e015      	b.n	800b2ae <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	697a      	ldr	r2, [r7, #20]
 800b288:	429a      	cmp	r2, r3
 800b28a:	d20b      	bcs.n	800b2a4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	681a      	ldr	r2, [r3, #0]
 800b290:	697b      	ldr	r3, [r7, #20]
 800b292:	1ad2      	subs	r2, r2, r3
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f7ff ff99 	bl	800b1d0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b29e:	2300      	movs	r3, #0
 800b2a0:	61fb      	str	r3, [r7, #28]
 800b2a2:	e004      	b.n	800b2ae <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b2aa:	2301      	movs	r3, #1
 800b2ac:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b2ae:	f001 f9e5 	bl	800c67c <vPortExitCritical>

	return xReturn;
 800b2b2:	69fb      	ldr	r3, [r7, #28]
}
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	3720      	adds	r7, #32
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}
 800b2bc:	200013f4 	.word	0x200013f4
 800b2c0:	20001408 	.word	0x20001408

0800b2c4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b2c8:	4b03      	ldr	r3, [pc, #12]	@ (800b2d8 <vTaskMissedYield+0x14>)
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	601a      	str	r2, [r3, #0]
}
 800b2ce:	bf00      	nop
 800b2d0:	46bd      	mov	sp, r7
 800b2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d6:	4770      	bx	lr
 800b2d8:	20001404 	.word	0x20001404

0800b2dc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b082      	sub	sp, #8
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b2e4:	f000 f852 	bl	800b38c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b2e8:	4b06      	ldr	r3, [pc, #24]	@ (800b304 <prvIdleTask+0x28>)
 800b2ea:	681b      	ldr	r3, [r3, #0]
 800b2ec:	2b01      	cmp	r3, #1
 800b2ee:	d9f9      	bls.n	800b2e4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b2f0:	4b05      	ldr	r3, [pc, #20]	@ (800b308 <prvIdleTask+0x2c>)
 800b2f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b2f6:	601a      	str	r2, [r3, #0]
 800b2f8:	f3bf 8f4f 	dsb	sy
 800b2fc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b300:	e7f0      	b.n	800b2e4 <prvIdleTask+0x8>
 800b302:	bf00      	nop
 800b304:	20000f20 	.word	0x20000f20
 800b308:	e000ed04 	.word	0xe000ed04

0800b30c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b082      	sub	sp, #8
 800b310:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b312:	2300      	movs	r3, #0
 800b314:	607b      	str	r3, [r7, #4]
 800b316:	e00c      	b.n	800b332 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b318:	687a      	ldr	r2, [r7, #4]
 800b31a:	4613      	mov	r3, r2
 800b31c:	009b      	lsls	r3, r3, #2
 800b31e:	4413      	add	r3, r2
 800b320:	009b      	lsls	r3, r3, #2
 800b322:	4a12      	ldr	r2, [pc, #72]	@ (800b36c <prvInitialiseTaskLists+0x60>)
 800b324:	4413      	add	r3, r2
 800b326:	4618      	mov	r0, r3
 800b328:	f7fd ffc4 	bl	80092b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	3301      	adds	r3, #1
 800b330:	607b      	str	r3, [r7, #4]
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2b37      	cmp	r3, #55	@ 0x37
 800b336:	d9ef      	bls.n	800b318 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b338:	480d      	ldr	r0, [pc, #52]	@ (800b370 <prvInitialiseTaskLists+0x64>)
 800b33a:	f7fd ffbb 	bl	80092b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b33e:	480d      	ldr	r0, [pc, #52]	@ (800b374 <prvInitialiseTaskLists+0x68>)
 800b340:	f7fd ffb8 	bl	80092b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b344:	480c      	ldr	r0, [pc, #48]	@ (800b378 <prvInitialiseTaskLists+0x6c>)
 800b346:	f7fd ffb5 	bl	80092b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b34a:	480c      	ldr	r0, [pc, #48]	@ (800b37c <prvInitialiseTaskLists+0x70>)
 800b34c:	f7fd ffb2 	bl	80092b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b350:	480b      	ldr	r0, [pc, #44]	@ (800b380 <prvInitialiseTaskLists+0x74>)
 800b352:	f7fd ffaf 	bl	80092b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b356:	4b0b      	ldr	r3, [pc, #44]	@ (800b384 <prvInitialiseTaskLists+0x78>)
 800b358:	4a05      	ldr	r2, [pc, #20]	@ (800b370 <prvInitialiseTaskLists+0x64>)
 800b35a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b35c:	4b0a      	ldr	r3, [pc, #40]	@ (800b388 <prvInitialiseTaskLists+0x7c>)
 800b35e:	4a05      	ldr	r2, [pc, #20]	@ (800b374 <prvInitialiseTaskLists+0x68>)
 800b360:	601a      	str	r2, [r3, #0]
}
 800b362:	bf00      	nop
 800b364:	3708      	adds	r7, #8
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}
 800b36a:	bf00      	nop
 800b36c:	20000f20 	.word	0x20000f20
 800b370:	20001380 	.word	0x20001380
 800b374:	20001394 	.word	0x20001394
 800b378:	200013b0 	.word	0x200013b0
 800b37c:	200013c4 	.word	0x200013c4
 800b380:	200013dc 	.word	0x200013dc
 800b384:	200013a8 	.word	0x200013a8
 800b388:	200013ac 	.word	0x200013ac

0800b38c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b082      	sub	sp, #8
 800b390:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b392:	e019      	b.n	800b3c8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b394:	f001 f940 	bl	800c618 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b398:	4b10      	ldr	r3, [pc, #64]	@ (800b3dc <prvCheckTasksWaitingTermination+0x50>)
 800b39a:	68db      	ldr	r3, [r3, #12]
 800b39c:	68db      	ldr	r3, [r3, #12]
 800b39e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	3304      	adds	r3, #4
 800b3a4:	4618      	mov	r0, r3
 800b3a6:	f7fe f80f 	bl	80093c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b3aa:	4b0d      	ldr	r3, [pc, #52]	@ (800b3e0 <prvCheckTasksWaitingTermination+0x54>)
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	3b01      	subs	r3, #1
 800b3b0:	4a0b      	ldr	r2, [pc, #44]	@ (800b3e0 <prvCheckTasksWaitingTermination+0x54>)
 800b3b2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b3b4:	4b0b      	ldr	r3, [pc, #44]	@ (800b3e4 <prvCheckTasksWaitingTermination+0x58>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	3b01      	subs	r3, #1
 800b3ba:	4a0a      	ldr	r2, [pc, #40]	@ (800b3e4 <prvCheckTasksWaitingTermination+0x58>)
 800b3bc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b3be:	f001 f95d 	bl	800c67c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f000 f848 	bl	800b458 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b3c8:	4b06      	ldr	r3, [pc, #24]	@ (800b3e4 <prvCheckTasksWaitingTermination+0x58>)
 800b3ca:	681b      	ldr	r3, [r3, #0]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d1e1      	bne.n	800b394 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b3d0:	bf00      	nop
 800b3d2:	bf00      	nop
 800b3d4:	3708      	adds	r7, #8
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	bd80      	pop	{r7, pc}
 800b3da:	bf00      	nop
 800b3dc:	200013c4 	.word	0x200013c4
 800b3e0:	200013f0 	.word	0x200013f0
 800b3e4:	200013d8 	.word	0x200013d8

0800b3e8 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800b3e8:	b480      	push	{r7}
 800b3ea:	b085      	sub	sp, #20
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800b3f0:	2300      	movs	r3, #0
 800b3f2:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b3f4:	e005      	b.n	800b402 <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	3301      	adds	r3, #1
 800b3fa:	607b      	str	r3, [r7, #4]
			ulCount++;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	3301      	adds	r3, #1
 800b400:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	781b      	ldrb	r3, [r3, #0]
 800b406:	2ba5      	cmp	r3, #165	@ 0xa5
 800b408:	d0f5      	beq.n	800b3f6 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	089b      	lsrs	r3, r3, #2
 800b40e:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	b29b      	uxth	r3, r3
	}
 800b414:	4618      	mov	r0, r3
 800b416:	3714      	adds	r7, #20
 800b418:	46bd      	mov	sp, r7
 800b41a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b41e:	4770      	bx	lr

0800b420 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800b420:	b580      	push	{r7, lr}
 800b422:	b086      	sub	sp, #24
 800b424:	af00      	add	r7, sp, #0
 800b426:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2b00      	cmp	r3, #0
 800b42c:	d102      	bne.n	800b434 <uxTaskGetStackHighWaterMark+0x14>
 800b42e:	4b09      	ldr	r3, [pc, #36]	@ (800b454 <uxTaskGetStackHighWaterMark+0x34>)
 800b430:	681b      	ldr	r3, [r3, #0]
 800b432:	e000      	b.n	800b436 <uxTaskGetStackHighWaterMark+0x16>
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b43c:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800b43e:	6938      	ldr	r0, [r7, #16]
 800b440:	f7ff ffd2 	bl	800b3e8 <prvTaskCheckFreeStackSpace>
 800b444:	4603      	mov	r3, r0
 800b446:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800b448:	68fb      	ldr	r3, [r7, #12]
	}
 800b44a:	4618      	mov	r0, r3
 800b44c:	3718      	adds	r7, #24
 800b44e:	46bd      	mov	sp, r7
 800b450:	bd80      	pop	{r7, pc}
 800b452:	bf00      	nop
 800b454:	20000f1c 	.word	0x20000f1c

0800b458 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b458:	b580      	push	{r7, lr}
 800b45a:	b084      	sub	sp, #16
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	3358      	adds	r3, #88	@ 0x58
 800b464:	4618      	mov	r0, r3
 800b466:	f008 fd9f 	bl	8013fa8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800b470:	2b00      	cmp	r3, #0
 800b472:	d108      	bne.n	800b486 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b478:	4618      	mov	r0, r3
 800b47a:	f001 fabd 	bl	800c9f8 <vPortFree>
				vPortFree( pxTCB );
 800b47e:	6878      	ldr	r0, [r7, #4]
 800b480:	f001 faba 	bl	800c9f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b484:	e019      	b.n	800b4ba <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b486:	687b      	ldr	r3, [r7, #4]
 800b488:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800b48c:	2b01      	cmp	r3, #1
 800b48e:	d103      	bne.n	800b498 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b490:	6878      	ldr	r0, [r7, #4]
 800b492:	f001 fab1 	bl	800c9f8 <vPortFree>
	}
 800b496:	e010      	b.n	800b4ba <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800b49e:	2b02      	cmp	r3, #2
 800b4a0:	d00b      	beq.n	800b4ba <prvDeleteTCB+0x62>
	__asm volatile
 800b4a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4a6:	f383 8811 	msr	BASEPRI, r3
 800b4aa:	f3bf 8f6f 	isb	sy
 800b4ae:	f3bf 8f4f 	dsb	sy
 800b4b2:	60fb      	str	r3, [r7, #12]
}
 800b4b4:	bf00      	nop
 800b4b6:	bf00      	nop
 800b4b8:	e7fd      	b.n	800b4b6 <prvDeleteTCB+0x5e>
	}
 800b4ba:	bf00      	nop
 800b4bc:	3710      	adds	r7, #16
 800b4be:	46bd      	mov	sp, r7
 800b4c0:	bd80      	pop	{r7, pc}
	...

0800b4c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b4c4:	b480      	push	{r7}
 800b4c6:	b083      	sub	sp, #12
 800b4c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b4ca:	4b0c      	ldr	r3, [pc, #48]	@ (800b4fc <prvResetNextTaskUnblockTime+0x38>)
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	2b00      	cmp	r3, #0
 800b4d2:	d104      	bne.n	800b4de <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b4d4:	4b0a      	ldr	r3, [pc, #40]	@ (800b500 <prvResetNextTaskUnblockTime+0x3c>)
 800b4d6:	f04f 32ff 	mov.w	r2, #4294967295
 800b4da:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b4dc:	e008      	b.n	800b4f0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4de:	4b07      	ldr	r3, [pc, #28]	@ (800b4fc <prvResetNextTaskUnblockTime+0x38>)
 800b4e0:	681b      	ldr	r3, [r3, #0]
 800b4e2:	68db      	ldr	r3, [r3, #12]
 800b4e4:	68db      	ldr	r3, [r3, #12]
 800b4e6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	685b      	ldr	r3, [r3, #4]
 800b4ec:	4a04      	ldr	r2, [pc, #16]	@ (800b500 <prvResetNextTaskUnblockTime+0x3c>)
 800b4ee:	6013      	str	r3, [r2, #0]
}
 800b4f0:	bf00      	nop
 800b4f2:	370c      	adds	r7, #12
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fa:	4770      	bx	lr
 800b4fc:	200013a8 	.word	0x200013a8
 800b500:	20001410 	.word	0x20001410

0800b504 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b504:	b480      	push	{r7}
 800b506:	b083      	sub	sp, #12
 800b508:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b50a:	4b0b      	ldr	r3, [pc, #44]	@ (800b538 <xTaskGetSchedulerState+0x34>)
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d102      	bne.n	800b518 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b512:	2301      	movs	r3, #1
 800b514:	607b      	str	r3, [r7, #4]
 800b516:	e008      	b.n	800b52a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b518:	4b08      	ldr	r3, [pc, #32]	@ (800b53c <xTaskGetSchedulerState+0x38>)
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d102      	bne.n	800b526 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b520:	2302      	movs	r3, #2
 800b522:	607b      	str	r3, [r7, #4]
 800b524:	e001      	b.n	800b52a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b526:	2300      	movs	r3, #0
 800b528:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b52a:	687b      	ldr	r3, [r7, #4]
	}
 800b52c:	4618      	mov	r0, r3
 800b52e:	370c      	adds	r7, #12
 800b530:	46bd      	mov	sp, r7
 800b532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b536:	4770      	bx	lr
 800b538:	200013fc 	.word	0x200013fc
 800b53c:	20001418 	.word	0x20001418

0800b540 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b540:	b580      	push	{r7, lr}
 800b542:	b084      	sub	sp, #16
 800b544:	af00      	add	r7, sp, #0
 800b546:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b54c:	2300      	movs	r3, #0
 800b54e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d055      	beq.n	800b602 <xTaskPriorityInherit+0xc2>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b556:	68bb      	ldr	r3, [r7, #8]
 800b558:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b55a:	4b2c      	ldr	r3, [pc, #176]	@ (800b60c <xTaskPriorityInherit+0xcc>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b560:	429a      	cmp	r2, r3
 800b562:	d245      	bcs.n	800b5f0 <xTaskPriorityInherit+0xb0>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b564:	68bb      	ldr	r3, [r7, #8]
 800b566:	699b      	ldr	r3, [r3, #24]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	db06      	blt.n	800b57a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b56c:	4b27      	ldr	r3, [pc, #156]	@ (800b60c <xTaskPriorityInherit+0xcc>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b572:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b57a:	68bb      	ldr	r3, [r7, #8]
 800b57c:	6959      	ldr	r1, [r3, #20]
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b582:	4613      	mov	r3, r2
 800b584:	009b      	lsls	r3, r3, #2
 800b586:	4413      	add	r3, r2
 800b588:	009b      	lsls	r3, r3, #2
 800b58a:	4a21      	ldr	r2, [pc, #132]	@ (800b610 <xTaskPriorityInherit+0xd0>)
 800b58c:	4413      	add	r3, r2
 800b58e:	4299      	cmp	r1, r3
 800b590:	d126      	bne.n	800b5e0 <xTaskPriorityInherit+0xa0>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b592:	68bb      	ldr	r3, [r7, #8]
 800b594:	3304      	adds	r3, #4
 800b596:	4618      	mov	r0, r3
 800b598:	f7fd ff16 	bl	80093c8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b59c:	4b1b      	ldr	r3, [pc, #108]	@ (800b60c <xTaskPriorityInherit+0xcc>)
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b5a6:	68bb      	ldr	r3, [r7, #8]
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	f002 fd2b 	bl	800e004 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5b2:	4b18      	ldr	r3, [pc, #96]	@ (800b614 <xTaskPriorityInherit+0xd4>)
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	429a      	cmp	r2, r3
 800b5b8:	d903      	bls.n	800b5c2 <xTaskPriorityInherit+0x82>
 800b5ba:	68bb      	ldr	r3, [r7, #8]
 800b5bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5be:	4a15      	ldr	r2, [pc, #84]	@ (800b614 <xTaskPriorityInherit+0xd4>)
 800b5c0:	6013      	str	r3, [r2, #0]
 800b5c2:	68bb      	ldr	r3, [r7, #8]
 800b5c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5c6:	4613      	mov	r3, r2
 800b5c8:	009b      	lsls	r3, r3, #2
 800b5ca:	4413      	add	r3, r2
 800b5cc:	009b      	lsls	r3, r3, #2
 800b5ce:	4a10      	ldr	r2, [pc, #64]	@ (800b610 <xTaskPriorityInherit+0xd0>)
 800b5d0:	441a      	add	r2, r3
 800b5d2:	68bb      	ldr	r3, [r7, #8]
 800b5d4:	3304      	adds	r3, #4
 800b5d6:	4619      	mov	r1, r3
 800b5d8:	4610      	mov	r0, r2
 800b5da:	f7fd fe98 	bl	800930e <vListInsertEnd>
 800b5de:	e004      	b.n	800b5ea <xTaskPriorityInherit+0xaa>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b5e0:	4b0a      	ldr	r3, [pc, #40]	@ (800b60c <xTaskPriorityInherit+0xcc>)
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5e6:	68bb      	ldr	r3, [r7, #8]
 800b5e8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b5ea:	2301      	movs	r3, #1
 800b5ec:	60fb      	str	r3, [r7, #12]
 800b5ee:	e008      	b.n	800b602 <xTaskPriorityInherit+0xc2>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b5f0:	68bb      	ldr	r3, [r7, #8]
 800b5f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b5f4:	4b05      	ldr	r3, [pc, #20]	@ (800b60c <xTaskPriorityInherit+0xcc>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5fa:	429a      	cmp	r2, r3
 800b5fc:	d201      	bcs.n	800b602 <xTaskPriorityInherit+0xc2>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b5fe:	2301      	movs	r3, #1
 800b600:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b602:	68fb      	ldr	r3, [r7, #12]
	}
 800b604:	4618      	mov	r0, r3
 800b606:	3710      	adds	r7, #16
 800b608:	46bd      	mov	sp, r7
 800b60a:	bd80      	pop	{r7, pc}
 800b60c:	20000f1c 	.word	0x20000f1c
 800b610:	20000f20 	.word	0x20000f20
 800b614:	200013f8 	.word	0x200013f8

0800b618 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b086      	sub	sp, #24
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b624:	2300      	movs	r3, #0
 800b626:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d05c      	beq.n	800b6e8 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b62e:	4b31      	ldr	r3, [pc, #196]	@ (800b6f4 <xTaskPriorityDisinherit+0xdc>)
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	693a      	ldr	r2, [r7, #16]
 800b634:	429a      	cmp	r2, r3
 800b636:	d00b      	beq.n	800b650 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b63c:	f383 8811 	msr	BASEPRI, r3
 800b640:	f3bf 8f6f 	isb	sy
 800b644:	f3bf 8f4f 	dsb	sy
 800b648:	60fb      	str	r3, [r7, #12]
}
 800b64a:	bf00      	nop
 800b64c:	bf00      	nop
 800b64e:	e7fd      	b.n	800b64c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b650:	693b      	ldr	r3, [r7, #16]
 800b652:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b654:	2b00      	cmp	r3, #0
 800b656:	d10b      	bne.n	800b670 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b65c:	f383 8811 	msr	BASEPRI, r3
 800b660:	f3bf 8f6f 	isb	sy
 800b664:	f3bf 8f4f 	dsb	sy
 800b668:	60bb      	str	r3, [r7, #8]
}
 800b66a:	bf00      	nop
 800b66c:	bf00      	nop
 800b66e:	e7fd      	b.n	800b66c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b670:	693b      	ldr	r3, [r7, #16]
 800b672:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b674:	1e5a      	subs	r2, r3, #1
 800b676:	693b      	ldr	r3, [r7, #16]
 800b678:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b67a:	693b      	ldr	r3, [r7, #16]
 800b67c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b67e:	693b      	ldr	r3, [r7, #16]
 800b680:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b682:	429a      	cmp	r2, r3
 800b684:	d030      	beq.n	800b6e8 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b686:	693b      	ldr	r3, [r7, #16]
 800b688:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	d12c      	bne.n	800b6e8 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b68e:	693b      	ldr	r3, [r7, #16]
 800b690:	3304      	adds	r3, #4
 800b692:	4618      	mov	r0, r3
 800b694:	f7fd fe98 	bl	80093c8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b698:	693b      	ldr	r3, [r7, #16]
 800b69a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b69c:	693b      	ldr	r3, [r7, #16]
 800b69e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6a0:	693b      	ldr	r3, [r7, #16]
 800b6a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6a4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b6a8:	693b      	ldr	r3, [r7, #16]
 800b6aa:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b6ac:	693b      	ldr	r3, [r7, #16]
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f002 fca8 	bl	800e004 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b6b4:	693b      	ldr	r3, [r7, #16]
 800b6b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6b8:	4b0f      	ldr	r3, [pc, #60]	@ (800b6f8 <xTaskPriorityDisinherit+0xe0>)
 800b6ba:	681b      	ldr	r3, [r3, #0]
 800b6bc:	429a      	cmp	r2, r3
 800b6be:	d903      	bls.n	800b6c8 <xTaskPriorityDisinherit+0xb0>
 800b6c0:	693b      	ldr	r3, [r7, #16]
 800b6c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6c4:	4a0c      	ldr	r2, [pc, #48]	@ (800b6f8 <xTaskPriorityDisinherit+0xe0>)
 800b6c6:	6013      	str	r3, [r2, #0]
 800b6c8:	693b      	ldr	r3, [r7, #16]
 800b6ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6cc:	4613      	mov	r3, r2
 800b6ce:	009b      	lsls	r3, r3, #2
 800b6d0:	4413      	add	r3, r2
 800b6d2:	009b      	lsls	r3, r3, #2
 800b6d4:	4a09      	ldr	r2, [pc, #36]	@ (800b6fc <xTaskPriorityDisinherit+0xe4>)
 800b6d6:	441a      	add	r2, r3
 800b6d8:	693b      	ldr	r3, [r7, #16]
 800b6da:	3304      	adds	r3, #4
 800b6dc:	4619      	mov	r1, r3
 800b6de:	4610      	mov	r0, r2
 800b6e0:	f7fd fe15 	bl	800930e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b6e4:	2301      	movs	r3, #1
 800b6e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b6e8:	697b      	ldr	r3, [r7, #20]
	}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	3718      	adds	r7, #24
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd80      	pop	{r7, pc}
 800b6f2:	bf00      	nop
 800b6f4:	20000f1c 	.word	0x20000f1c
 800b6f8:	200013f8 	.word	0x200013f8
 800b6fc:	20000f20 	.word	0x20000f20

0800b700 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b700:	b580      	push	{r7, lr}
 800b702:	b088      	sub	sp, #32
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
 800b708:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b70e:	2301      	movs	r3, #1
 800b710:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	2b00      	cmp	r3, #0
 800b716:	d070      	beq.n	800b7fa <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b718:	69bb      	ldr	r3, [r7, #24]
 800b71a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d10b      	bne.n	800b738 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b724:	f383 8811 	msr	BASEPRI, r3
 800b728:	f3bf 8f6f 	isb	sy
 800b72c:	f3bf 8f4f 	dsb	sy
 800b730:	60fb      	str	r3, [r7, #12]
}
 800b732:	bf00      	nop
 800b734:	bf00      	nop
 800b736:	e7fd      	b.n	800b734 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b738:	69bb      	ldr	r3, [r7, #24]
 800b73a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b73c:	683a      	ldr	r2, [r7, #0]
 800b73e:	429a      	cmp	r2, r3
 800b740:	d902      	bls.n	800b748 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	61fb      	str	r3, [r7, #28]
 800b746:	e002      	b.n	800b74e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b748:	69bb      	ldr	r3, [r7, #24]
 800b74a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b74c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b74e:	69bb      	ldr	r3, [r7, #24]
 800b750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b752:	69fa      	ldr	r2, [r7, #28]
 800b754:	429a      	cmp	r2, r3
 800b756:	d050      	beq.n	800b7fa <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b758:	69bb      	ldr	r3, [r7, #24]
 800b75a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b75c:	697a      	ldr	r2, [r7, #20]
 800b75e:	429a      	cmp	r2, r3
 800b760:	d14b      	bne.n	800b7fa <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b762:	4b28      	ldr	r3, [pc, #160]	@ (800b804 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	69ba      	ldr	r2, [r7, #24]
 800b768:	429a      	cmp	r2, r3
 800b76a:	d10b      	bne.n	800b784 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b76c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b770:	f383 8811 	msr	BASEPRI, r3
 800b774:	f3bf 8f6f 	isb	sy
 800b778:	f3bf 8f4f 	dsb	sy
 800b77c:	60bb      	str	r3, [r7, #8]
}
 800b77e:	bf00      	nop
 800b780:	bf00      	nop
 800b782:	e7fd      	b.n	800b780 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b784:	69bb      	ldr	r3, [r7, #24]
 800b786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b788:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b78a:	69bb      	ldr	r3, [r7, #24]
 800b78c:	69fa      	ldr	r2, [r7, #28]
 800b78e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b790:	69bb      	ldr	r3, [r7, #24]
 800b792:	699b      	ldr	r3, [r3, #24]
 800b794:	2b00      	cmp	r3, #0
 800b796:	db04      	blt.n	800b7a2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b798:	69fb      	ldr	r3, [r7, #28]
 800b79a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b79e:	69bb      	ldr	r3, [r7, #24]
 800b7a0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b7a2:	69bb      	ldr	r3, [r7, #24]
 800b7a4:	6959      	ldr	r1, [r3, #20]
 800b7a6:	693a      	ldr	r2, [r7, #16]
 800b7a8:	4613      	mov	r3, r2
 800b7aa:	009b      	lsls	r3, r3, #2
 800b7ac:	4413      	add	r3, r2
 800b7ae:	009b      	lsls	r3, r3, #2
 800b7b0:	4a15      	ldr	r2, [pc, #84]	@ (800b808 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800b7b2:	4413      	add	r3, r2
 800b7b4:	4299      	cmp	r1, r3
 800b7b6:	d120      	bne.n	800b7fa <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b7b8:	69bb      	ldr	r3, [r7, #24]
 800b7ba:	3304      	adds	r3, #4
 800b7bc:	4618      	mov	r0, r3
 800b7be:	f7fd fe03 	bl	80093c8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b7c2:	69bb      	ldr	r3, [r7, #24]
 800b7c4:	4618      	mov	r0, r3
 800b7c6:	f002 fc1d 	bl	800e004 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b7ca:	69bb      	ldr	r3, [r7, #24]
 800b7cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7ce:	4b0f      	ldr	r3, [pc, #60]	@ (800b80c <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 800b7d0:	681b      	ldr	r3, [r3, #0]
 800b7d2:	429a      	cmp	r2, r3
 800b7d4:	d903      	bls.n	800b7de <vTaskPriorityDisinheritAfterTimeout+0xde>
 800b7d6:	69bb      	ldr	r3, [r7, #24]
 800b7d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7da:	4a0c      	ldr	r2, [pc, #48]	@ (800b80c <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 800b7dc:	6013      	str	r3, [r2, #0]
 800b7de:	69bb      	ldr	r3, [r7, #24]
 800b7e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7e2:	4613      	mov	r3, r2
 800b7e4:	009b      	lsls	r3, r3, #2
 800b7e6:	4413      	add	r3, r2
 800b7e8:	009b      	lsls	r3, r3, #2
 800b7ea:	4a07      	ldr	r2, [pc, #28]	@ (800b808 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800b7ec:	441a      	add	r2, r3
 800b7ee:	69bb      	ldr	r3, [r7, #24]
 800b7f0:	3304      	adds	r3, #4
 800b7f2:	4619      	mov	r1, r3
 800b7f4:	4610      	mov	r0, r2
 800b7f6:	f7fd fd8a 	bl	800930e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b7fa:	bf00      	nop
 800b7fc:	3720      	adds	r7, #32
 800b7fe:	46bd      	mov	sp, r7
 800b800:	bd80      	pop	{r7, pc}
 800b802:	bf00      	nop
 800b804:	20000f1c 	.word	0x20000f1c
 800b808:	20000f20 	.word	0x20000f20
 800b80c:	200013f8 	.word	0x200013f8

0800b810 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b810:	b480      	push	{r7}
 800b812:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b814:	4b07      	ldr	r3, [pc, #28]	@ (800b834 <pvTaskIncrementMutexHeldCount+0x24>)
 800b816:	681b      	ldr	r3, [r3, #0]
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d004      	beq.n	800b826 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b81c:	4b05      	ldr	r3, [pc, #20]	@ (800b834 <pvTaskIncrementMutexHeldCount+0x24>)
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b822:	3201      	adds	r2, #1
 800b824:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b826:	4b03      	ldr	r3, [pc, #12]	@ (800b834 <pvTaskIncrementMutexHeldCount+0x24>)
 800b828:	681b      	ldr	r3, [r3, #0]
	}
 800b82a:	4618      	mov	r0, r3
 800b82c:	46bd      	mov	sp, r7
 800b82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b832:	4770      	bx	lr
 800b834:	20000f1c 	.word	0x20000f1c

0800b838 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800b838:	b580      	push	{r7, lr}
 800b83a:	b086      	sub	sp, #24
 800b83c:	af00      	add	r7, sp, #0
 800b83e:	60f8      	str	r0, [r7, #12]
 800b840:	60b9      	str	r1, [r7, #8]
 800b842:	607a      	str	r2, [r7, #4]
 800b844:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800b846:	f000 fee7 	bl	800c618 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b84a:	4b29      	ldr	r3, [pc, #164]	@ (800b8f0 <xTaskNotifyWait+0xb8>)
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800b852:	b2db      	uxtb	r3, r3
 800b854:	2b02      	cmp	r3, #2
 800b856:	d01c      	beq.n	800b892 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800b858:	4b25      	ldr	r3, [pc, #148]	@ (800b8f0 <xTaskNotifyWait+0xb8>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 800b860:	68fa      	ldr	r2, [r7, #12]
 800b862:	43d2      	mvns	r2, r2
 800b864:	400a      	ands	r2, r1
 800b866:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b86a:	4b21      	ldr	r3, [pc, #132]	@ (800b8f0 <xTaskNotifyWait+0xb8>)
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	2201      	movs	r2, #1
 800b870:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

				if( xTicksToWait > ( TickType_t ) 0 )
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	2b00      	cmp	r3, #0
 800b878:	d00b      	beq.n	800b892 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b87a:	2101      	movs	r1, #1
 800b87c:	6838      	ldr	r0, [r7, #0]
 800b87e:	f000 f9eb 	bl	800bc58 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b882:	4b1c      	ldr	r3, [pc, #112]	@ (800b8f4 <xTaskNotifyWait+0xbc>)
 800b884:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b888:	601a      	str	r2, [r3, #0]
 800b88a:	f3bf 8f4f 	dsb	sy
 800b88e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b892:	f000 fef3 	bl	800c67c <vPortExitCritical>

		taskENTER_CRITICAL();
 800b896:	f000 febf 	bl	800c618 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d005      	beq.n	800b8ac <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800b8a0:	4b13      	ldr	r3, [pc, #76]	@ (800b8f0 <xTaskNotifyWait+0xb8>)
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b8ac:	4b10      	ldr	r3, [pc, #64]	@ (800b8f0 <xTaskNotifyWait+0xb8>)
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800b8b4:	b2db      	uxtb	r3, r3
 800b8b6:	2b02      	cmp	r3, #2
 800b8b8:	d002      	beq.n	800b8c0 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800b8ba:	2300      	movs	r3, #0
 800b8bc:	617b      	str	r3, [r7, #20]
 800b8be:	e00a      	b.n	800b8d6 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800b8c0:	4b0b      	ldr	r3, [pc, #44]	@ (800b8f0 <xTaskNotifyWait+0xb8>)
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 800b8c8:	68ba      	ldr	r2, [r7, #8]
 800b8ca:	43d2      	mvns	r2, r2
 800b8cc:	400a      	ands	r2, r1
 800b8ce:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
				xReturn = pdTRUE;
 800b8d2:	2301      	movs	r3, #1
 800b8d4:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b8d6:	4b06      	ldr	r3, [pc, #24]	@ (800b8f0 <xTaskNotifyWait+0xb8>)
 800b8d8:	681b      	ldr	r3, [r3, #0]
 800b8da:	2200      	movs	r2, #0
 800b8dc:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
		}
		taskEXIT_CRITICAL();
 800b8e0:	f000 fecc 	bl	800c67c <vPortExitCritical>

		return xReturn;
 800b8e4:	697b      	ldr	r3, [r7, #20]
	}
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	3718      	adds	r7, #24
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	bd80      	pop	{r7, pc}
 800b8ee:	bf00      	nop
 800b8f0:	20000f1c 	.word	0x20000f1c
 800b8f4:	e000ed04 	.word	0xe000ed04

0800b8f8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b08a      	sub	sp, #40	@ 0x28
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	60f8      	str	r0, [r7, #12]
 800b900:	60b9      	str	r1, [r7, #8]
 800b902:	603b      	str	r3, [r7, #0]
 800b904:	4613      	mov	r3, r2
 800b906:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800b908:	2301      	movs	r3, #1
 800b90a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d10b      	bne.n	800b92a <xTaskGenericNotify+0x32>
	__asm volatile
 800b912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b916:	f383 8811 	msr	BASEPRI, r3
 800b91a:	f3bf 8f6f 	isb	sy
 800b91e:	f3bf 8f4f 	dsb	sy
 800b922:	61bb      	str	r3, [r7, #24]
}
 800b924:	bf00      	nop
 800b926:	bf00      	nop
 800b928:	e7fd      	b.n	800b926 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800b92e:	f000 fe73 	bl	800c618 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	2b00      	cmp	r3, #0
 800b936:	d004      	beq.n	800b942 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b938:	6a3b      	ldr	r3, [r7, #32]
 800b93a:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800b93e:	683b      	ldr	r3, [r7, #0]
 800b940:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b942:	6a3b      	ldr	r3, [r7, #32]
 800b944:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800b948:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b94a:	6a3b      	ldr	r3, [r7, #32]
 800b94c:	2202      	movs	r2, #2
 800b94e:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

			switch( eAction )
 800b952:	79fb      	ldrb	r3, [r7, #7]
 800b954:	2b04      	cmp	r3, #4
 800b956:	d82e      	bhi.n	800b9b6 <xTaskGenericNotify+0xbe>
 800b958:	a201      	add	r2, pc, #4	@ (adr r2, 800b960 <xTaskGenericNotify+0x68>)
 800b95a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b95e:	bf00      	nop
 800b960:	0800b9db 	.word	0x0800b9db
 800b964:	0800b975 	.word	0x0800b975
 800b968:	0800b987 	.word	0x0800b987
 800b96c:	0800b997 	.word	0x0800b997
 800b970:	0800b9a1 	.word	0x0800b9a1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b974:	6a3b      	ldr	r3, [r7, #32]
 800b976:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800b97a:	68bb      	ldr	r3, [r7, #8]
 800b97c:	431a      	orrs	r2, r3
 800b97e:	6a3b      	ldr	r3, [r7, #32]
 800b980:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800b984:	e02c      	b.n	800b9e0 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b986:	6a3b      	ldr	r3, [r7, #32]
 800b988:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b98c:	1c5a      	adds	r2, r3, #1
 800b98e:	6a3b      	ldr	r3, [r7, #32]
 800b990:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800b994:	e024      	b.n	800b9e0 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b996:	6a3b      	ldr	r3, [r7, #32]
 800b998:	68ba      	ldr	r2, [r7, #8]
 800b99a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800b99e:	e01f      	b.n	800b9e0 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b9a0:	7ffb      	ldrb	r3, [r7, #31]
 800b9a2:	2b02      	cmp	r3, #2
 800b9a4:	d004      	beq.n	800b9b0 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b9a6:	6a3b      	ldr	r3, [r7, #32]
 800b9a8:	68ba      	ldr	r2, [r7, #8]
 800b9aa:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b9ae:	e017      	b.n	800b9e0 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800b9b0:	2300      	movs	r3, #0
 800b9b2:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800b9b4:	e014      	b.n	800b9e0 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b9b6:	6a3b      	ldr	r3, [r7, #32]
 800b9b8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800b9bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b9c0:	d00d      	beq.n	800b9de <xTaskGenericNotify+0xe6>
	__asm volatile
 800b9c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9c6:	f383 8811 	msr	BASEPRI, r3
 800b9ca:	f3bf 8f6f 	isb	sy
 800b9ce:	f3bf 8f4f 	dsb	sy
 800b9d2:	617b      	str	r3, [r7, #20]
}
 800b9d4:	bf00      	nop
 800b9d6:	bf00      	nop
 800b9d8:	e7fd      	b.n	800b9d6 <xTaskGenericNotify+0xde>
					break;
 800b9da:	bf00      	nop
 800b9dc:	e000      	b.n	800b9e0 <xTaskGenericNotify+0xe8>

					break;
 800b9de:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b9e0:	7ffb      	ldrb	r3, [r7, #31]
 800b9e2:	2b01      	cmp	r3, #1
 800b9e4:	d13f      	bne.n	800ba66 <xTaskGenericNotify+0x16e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b9e6:	6a3b      	ldr	r3, [r7, #32]
 800b9e8:	3304      	adds	r3, #4
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	f7fd fcec 	bl	80093c8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800b9f0:	6a3b      	ldr	r3, [r7, #32]
 800b9f2:	4618      	mov	r0, r3
 800b9f4:	f002 fb06 	bl	800e004 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b9f8:	6a3b      	ldr	r3, [r7, #32]
 800b9fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9fc:	4b1d      	ldr	r3, [pc, #116]	@ (800ba74 <xTaskGenericNotify+0x17c>)
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	429a      	cmp	r2, r3
 800ba02:	d903      	bls.n	800ba0c <xTaskGenericNotify+0x114>
 800ba04:	6a3b      	ldr	r3, [r7, #32]
 800ba06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba08:	4a1a      	ldr	r2, [pc, #104]	@ (800ba74 <xTaskGenericNotify+0x17c>)
 800ba0a:	6013      	str	r3, [r2, #0]
 800ba0c:	6a3b      	ldr	r3, [r7, #32]
 800ba0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba10:	4613      	mov	r3, r2
 800ba12:	009b      	lsls	r3, r3, #2
 800ba14:	4413      	add	r3, r2
 800ba16:	009b      	lsls	r3, r3, #2
 800ba18:	4a17      	ldr	r2, [pc, #92]	@ (800ba78 <xTaskGenericNotify+0x180>)
 800ba1a:	441a      	add	r2, r3
 800ba1c:	6a3b      	ldr	r3, [r7, #32]
 800ba1e:	3304      	adds	r3, #4
 800ba20:	4619      	mov	r1, r3
 800ba22:	4610      	mov	r0, r2
 800ba24:	f7fd fc73 	bl	800930e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800ba28:	6a3b      	ldr	r3, [r7, #32]
 800ba2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d00b      	beq.n	800ba48 <xTaskGenericNotify+0x150>
	__asm volatile
 800ba30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba34:	f383 8811 	msr	BASEPRI, r3
 800ba38:	f3bf 8f6f 	isb	sy
 800ba3c:	f3bf 8f4f 	dsb	sy
 800ba40:	613b      	str	r3, [r7, #16]
}
 800ba42:	bf00      	nop
 800ba44:	bf00      	nop
 800ba46:	e7fd      	b.n	800ba44 <xTaskGenericNotify+0x14c>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ba48:	6a3b      	ldr	r3, [r7, #32]
 800ba4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba4c:	4b0b      	ldr	r3, [pc, #44]	@ (800ba7c <xTaskGenericNotify+0x184>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba52:	429a      	cmp	r2, r3
 800ba54:	d907      	bls.n	800ba66 <xTaskGenericNotify+0x16e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800ba56:	4b0a      	ldr	r3, [pc, #40]	@ (800ba80 <xTaskGenericNotify+0x188>)
 800ba58:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba5c:	601a      	str	r2, [r3, #0]
 800ba5e:	f3bf 8f4f 	dsb	sy
 800ba62:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800ba66:	f000 fe09 	bl	800c67c <vPortExitCritical>

		return xReturn;
 800ba6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800ba6c:	4618      	mov	r0, r3
 800ba6e:	3728      	adds	r7, #40	@ 0x28
 800ba70:	46bd      	mov	sp, r7
 800ba72:	bd80      	pop	{r7, pc}
 800ba74:	200013f8 	.word	0x200013f8
 800ba78:	20000f20 	.word	0x20000f20
 800ba7c:	20000f1c 	.word	0x20000f1c
 800ba80:	e000ed04 	.word	0xe000ed04

0800ba84 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b08e      	sub	sp, #56	@ 0x38
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	60f8      	str	r0, [r7, #12]
 800ba8c:	60b9      	str	r1, [r7, #8]
 800ba8e:	603b      	str	r3, [r7, #0]
 800ba90:	4613      	mov	r3, r2
 800ba92:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800ba94:	2301      	movs	r3, #1
 800ba96:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d10b      	bne.n	800bab6 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800ba9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baa2:	f383 8811 	msr	BASEPRI, r3
 800baa6:	f3bf 8f6f 	isb	sy
 800baaa:	f3bf 8f4f 	dsb	sy
 800baae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bab0:	bf00      	nop
 800bab2:	bf00      	nop
 800bab4:	e7fd      	b.n	800bab2 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bab6:	f000 fe8f 	bl	800c7d8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800babe:	f3ef 8211 	mrs	r2, BASEPRI
 800bac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bac6:	f383 8811 	msr	BASEPRI, r3
 800baca:	f3bf 8f6f 	isb	sy
 800bace:	f3bf 8f4f 	dsb	sy
 800bad2:	623a      	str	r2, [r7, #32]
 800bad4:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800bad6:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bad8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800bada:	683b      	ldr	r3, [r7, #0]
 800badc:	2b00      	cmp	r3, #0
 800bade:	d004      	beq.n	800baea <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800bae0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bae2:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800baea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baec:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800baf0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800baf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baf6:	2202      	movs	r2, #2
 800baf8:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

			switch( eAction )
 800bafc:	79fb      	ldrb	r3, [r7, #7]
 800bafe:	2b04      	cmp	r3, #4
 800bb00:	d82e      	bhi.n	800bb60 <xTaskGenericNotifyFromISR+0xdc>
 800bb02:	a201      	add	r2, pc, #4	@ (adr r2, 800bb08 <xTaskGenericNotifyFromISR+0x84>)
 800bb04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb08:	0800bb85 	.word	0x0800bb85
 800bb0c:	0800bb1d 	.word	0x0800bb1d
 800bb10:	0800bb2f 	.word	0x0800bb2f
 800bb14:	0800bb3f 	.word	0x0800bb3f
 800bb18:	0800bb49 	.word	0x0800bb49
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800bb1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb1e:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	431a      	orrs	r2, r3
 800bb26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb28:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800bb2c:	e02d      	b.n	800bb8a <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800bb2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb30:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bb34:	1c5a      	adds	r2, r3, #1
 800bb36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb38:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800bb3c:	e025      	b.n	800bb8a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800bb3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb40:	68ba      	ldr	r2, [r7, #8]
 800bb42:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800bb46:	e020      	b.n	800bb8a <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800bb48:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bb4c:	2b02      	cmp	r3, #2
 800bb4e:	d004      	beq.n	800bb5a <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800bb50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb52:	68ba      	ldr	r2, [r7, #8]
 800bb54:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800bb58:	e017      	b.n	800bb8a <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800bb5e:	e014      	b.n	800bb8a <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800bb60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb62:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bb66:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb6a:	d00d      	beq.n	800bb88 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800bb6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb70:	f383 8811 	msr	BASEPRI, r3
 800bb74:	f3bf 8f6f 	isb	sy
 800bb78:	f3bf 8f4f 	dsb	sy
 800bb7c:	61bb      	str	r3, [r7, #24]
}
 800bb7e:	bf00      	nop
 800bb80:	bf00      	nop
 800bb82:	e7fd      	b.n	800bb80 <xTaskGenericNotifyFromISR+0xfc>
					break;
 800bb84:	bf00      	nop
 800bb86:	e000      	b.n	800bb8a <xTaskGenericNotifyFromISR+0x106>
					break;
 800bb88:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800bb8a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bb8e:	2b01      	cmp	r3, #1
 800bb90:	d14b      	bne.n	800bc2a <xTaskGenericNotifyFromISR+0x1a6>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800bb92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb96:	2b00      	cmp	r3, #0
 800bb98:	d00b      	beq.n	800bbb2 <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800bb9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb9e:	f383 8811 	msr	BASEPRI, r3
 800bba2:	f3bf 8f6f 	isb	sy
 800bba6:	f3bf 8f4f 	dsb	sy
 800bbaa:	617b      	str	r3, [r7, #20]
}
 800bbac:	bf00      	nop
 800bbae:	bf00      	nop
 800bbb0:	e7fd      	b.n	800bbae <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bbb2:	4b23      	ldr	r3, [pc, #140]	@ (800bc40 <xTaskGenericNotifyFromISR+0x1bc>)
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d121      	bne.n	800bbfe <xTaskGenericNotifyFromISR+0x17a>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bbba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbbc:	3304      	adds	r3, #4
 800bbbe:	4618      	mov	r0, r3
 800bbc0:	f7fd fc02 	bl	80093c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bbc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbc6:	4618      	mov	r0, r3
 800bbc8:	f002 fa1c 	bl	800e004 <SEGGER_SYSVIEW_OnTaskStartReady>
 800bbcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbd0:	4b1c      	ldr	r3, [pc, #112]	@ (800bc44 <xTaskGenericNotifyFromISR+0x1c0>)
 800bbd2:	681b      	ldr	r3, [r3, #0]
 800bbd4:	429a      	cmp	r2, r3
 800bbd6:	d903      	bls.n	800bbe0 <xTaskGenericNotifyFromISR+0x15c>
 800bbd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbdc:	4a19      	ldr	r2, [pc, #100]	@ (800bc44 <xTaskGenericNotifyFromISR+0x1c0>)
 800bbde:	6013      	str	r3, [r2, #0]
 800bbe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbe2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbe4:	4613      	mov	r3, r2
 800bbe6:	009b      	lsls	r3, r3, #2
 800bbe8:	4413      	add	r3, r2
 800bbea:	009b      	lsls	r3, r3, #2
 800bbec:	4a16      	ldr	r2, [pc, #88]	@ (800bc48 <xTaskGenericNotifyFromISR+0x1c4>)
 800bbee:	441a      	add	r2, r3
 800bbf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbf2:	3304      	adds	r3, #4
 800bbf4:	4619      	mov	r1, r3
 800bbf6:	4610      	mov	r0, r2
 800bbf8:	f7fd fb89 	bl	800930e <vListInsertEnd>
 800bbfc:	e005      	b.n	800bc0a <xTaskGenericNotifyFromISR+0x186>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800bbfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc00:	3318      	adds	r3, #24
 800bc02:	4619      	mov	r1, r3
 800bc04:	4811      	ldr	r0, [pc, #68]	@ (800bc4c <xTaskGenericNotifyFromISR+0x1c8>)
 800bc06:	f7fd fb82 	bl	800930e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bc0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bc0e:	4b10      	ldr	r3, [pc, #64]	@ (800bc50 <xTaskGenericNotifyFromISR+0x1cc>)
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc14:	429a      	cmp	r2, r3
 800bc16:	d908      	bls.n	800bc2a <xTaskGenericNotifyFromISR+0x1a6>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800bc18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d002      	beq.n	800bc24 <xTaskGenericNotifyFromISR+0x1a0>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800bc1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bc20:	2201      	movs	r2, #1
 800bc22:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800bc24:	4b0b      	ldr	r3, [pc, #44]	@ (800bc54 <xTaskGenericNotifyFromISR+0x1d0>)
 800bc26:	2201      	movs	r2, #1
 800bc28:	601a      	str	r2, [r3, #0]
 800bc2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc2c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800bc2e:	693b      	ldr	r3, [r7, #16]
 800bc30:	f383 8811 	msr	BASEPRI, r3
}
 800bc34:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800bc36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	3738      	adds	r7, #56	@ 0x38
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}
 800bc40:	20001418 	.word	0x20001418
 800bc44:	200013f8 	.word	0x200013f8
 800bc48:	20000f20 	.word	0x20000f20
 800bc4c:	200013b0 	.word	0x200013b0
 800bc50:	20000f1c 	.word	0x20000f1c
 800bc54:	20001404 	.word	0x20001404

0800bc58 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b084      	sub	sp, #16
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
 800bc60:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bc62:	4b21      	ldr	r3, [pc, #132]	@ (800bce8 <prvAddCurrentTaskToDelayedList+0x90>)
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bc68:	4b20      	ldr	r3, [pc, #128]	@ (800bcec <prvAddCurrentTaskToDelayedList+0x94>)
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	3304      	adds	r3, #4
 800bc6e:	4618      	mov	r0, r3
 800bc70:	f7fd fbaa 	bl	80093c8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bc7a:	d10a      	bne.n	800bc92 <prvAddCurrentTaskToDelayedList+0x3a>
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d007      	beq.n	800bc92 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bc82:	4b1a      	ldr	r3, [pc, #104]	@ (800bcec <prvAddCurrentTaskToDelayedList+0x94>)
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	3304      	adds	r3, #4
 800bc88:	4619      	mov	r1, r3
 800bc8a:	4819      	ldr	r0, [pc, #100]	@ (800bcf0 <prvAddCurrentTaskToDelayedList+0x98>)
 800bc8c:	f7fd fb3f 	bl	800930e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800bc90:	e026      	b.n	800bce0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800bc92:	68fa      	ldr	r2, [r7, #12]
 800bc94:	687b      	ldr	r3, [r7, #4]
 800bc96:	4413      	add	r3, r2
 800bc98:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800bc9a:	4b14      	ldr	r3, [pc, #80]	@ (800bcec <prvAddCurrentTaskToDelayedList+0x94>)
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	68ba      	ldr	r2, [r7, #8]
 800bca0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800bca2:	68ba      	ldr	r2, [r7, #8]
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	429a      	cmp	r2, r3
 800bca8:	d209      	bcs.n	800bcbe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bcaa:	4b12      	ldr	r3, [pc, #72]	@ (800bcf4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800bcac:	681a      	ldr	r2, [r3, #0]
 800bcae:	4b0f      	ldr	r3, [pc, #60]	@ (800bcec <prvAddCurrentTaskToDelayedList+0x94>)
 800bcb0:	681b      	ldr	r3, [r3, #0]
 800bcb2:	3304      	adds	r3, #4
 800bcb4:	4619      	mov	r1, r3
 800bcb6:	4610      	mov	r0, r2
 800bcb8:	f7fd fb4d 	bl	8009356 <vListInsert>
}
 800bcbc:	e010      	b.n	800bce0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bcbe:	4b0e      	ldr	r3, [pc, #56]	@ (800bcf8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800bcc0:	681a      	ldr	r2, [r3, #0]
 800bcc2:	4b0a      	ldr	r3, [pc, #40]	@ (800bcec <prvAddCurrentTaskToDelayedList+0x94>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	3304      	adds	r3, #4
 800bcc8:	4619      	mov	r1, r3
 800bcca:	4610      	mov	r0, r2
 800bccc:	f7fd fb43 	bl	8009356 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bcd0:	4b0a      	ldr	r3, [pc, #40]	@ (800bcfc <prvAddCurrentTaskToDelayedList+0xa4>)
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	68ba      	ldr	r2, [r7, #8]
 800bcd6:	429a      	cmp	r2, r3
 800bcd8:	d202      	bcs.n	800bce0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bcda:	4a08      	ldr	r2, [pc, #32]	@ (800bcfc <prvAddCurrentTaskToDelayedList+0xa4>)
 800bcdc:	68bb      	ldr	r3, [r7, #8]
 800bcde:	6013      	str	r3, [r2, #0]
}
 800bce0:	bf00      	nop
 800bce2:	3710      	adds	r7, #16
 800bce4:	46bd      	mov	sp, r7
 800bce6:	bd80      	pop	{r7, pc}
 800bce8:	200013f4 	.word	0x200013f4
 800bcec:	20000f1c 	.word	0x20000f1c
 800bcf0:	200013dc 	.word	0x200013dc
 800bcf4:	200013ac 	.word	0x200013ac
 800bcf8:	200013a8 	.word	0x200013a8
 800bcfc:	20001410 	.word	0x20001410

0800bd00 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b08a      	sub	sp, #40	@ 0x28
 800bd04:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bd06:	2300      	movs	r3, #0
 800bd08:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bd0a:	f000 fb13 	bl	800c334 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bd0e:	4b1d      	ldr	r3, [pc, #116]	@ (800bd84 <xTimerCreateTimerTask+0x84>)
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d021      	beq.n	800bd5a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bd16:	2300      	movs	r3, #0
 800bd18:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bd1e:	1d3a      	adds	r2, r7, #4
 800bd20:	f107 0108 	add.w	r1, r7, #8
 800bd24:	f107 030c 	add.w	r3, r7, #12
 800bd28:	4618      	mov	r0, r3
 800bd2a:	f7fd faa9 	bl	8009280 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bd2e:	6879      	ldr	r1, [r7, #4]
 800bd30:	68bb      	ldr	r3, [r7, #8]
 800bd32:	68fa      	ldr	r2, [r7, #12]
 800bd34:	9202      	str	r2, [sp, #8]
 800bd36:	9301      	str	r3, [sp, #4]
 800bd38:	2302      	movs	r3, #2
 800bd3a:	9300      	str	r3, [sp, #0]
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	460a      	mov	r2, r1
 800bd40:	4911      	ldr	r1, [pc, #68]	@ (800bd88 <xTimerCreateTimerTask+0x88>)
 800bd42:	4812      	ldr	r0, [pc, #72]	@ (800bd8c <xTimerCreateTimerTask+0x8c>)
 800bd44:	f7fe fbd4 	bl	800a4f0 <xTaskCreateStatic>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	4a11      	ldr	r2, [pc, #68]	@ (800bd90 <xTimerCreateTimerTask+0x90>)
 800bd4c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bd4e:	4b10      	ldr	r3, [pc, #64]	@ (800bd90 <xTimerCreateTimerTask+0x90>)
 800bd50:	681b      	ldr	r3, [r3, #0]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d001      	beq.n	800bd5a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bd56:	2301      	movs	r3, #1
 800bd58:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bd5a:	697b      	ldr	r3, [r7, #20]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d10b      	bne.n	800bd78 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800bd60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd64:	f383 8811 	msr	BASEPRI, r3
 800bd68:	f3bf 8f6f 	isb	sy
 800bd6c:	f3bf 8f4f 	dsb	sy
 800bd70:	613b      	str	r3, [r7, #16]
}
 800bd72:	bf00      	nop
 800bd74:	bf00      	nop
 800bd76:	e7fd      	b.n	800bd74 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bd78:	697b      	ldr	r3, [r7, #20]
}
 800bd7a:	4618      	mov	r0, r3
 800bd7c:	3718      	adds	r7, #24
 800bd7e:	46bd      	mov	sp, r7
 800bd80:	bd80      	pop	{r7, pc}
 800bd82:	bf00      	nop
 800bd84:	20001454 	.word	0x20001454
 800bd88:	0801429c 	.word	0x0801429c
 800bd8c:	0800becd 	.word	0x0800becd
 800bd90:	20001458 	.word	0x20001458

0800bd94 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b08a      	sub	sp, #40	@ 0x28
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	60f8      	str	r0, [r7, #12]
 800bd9c:	60b9      	str	r1, [r7, #8]
 800bd9e:	607a      	str	r2, [r7, #4]
 800bda0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bda2:	2300      	movs	r3, #0
 800bda4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d10b      	bne.n	800bdc4 <xTimerGenericCommand+0x30>
	__asm volatile
 800bdac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdb0:	f383 8811 	msr	BASEPRI, r3
 800bdb4:	f3bf 8f6f 	isb	sy
 800bdb8:	f3bf 8f4f 	dsb	sy
 800bdbc:	623b      	str	r3, [r7, #32]
}
 800bdbe:	bf00      	nop
 800bdc0:	bf00      	nop
 800bdc2:	e7fd      	b.n	800bdc0 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bdc4:	4b19      	ldr	r3, [pc, #100]	@ (800be2c <xTimerGenericCommand+0x98>)
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d02a      	beq.n	800be22 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bdcc:	68bb      	ldr	r3, [r7, #8]
 800bdce:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bdd8:	68bb      	ldr	r3, [r7, #8]
 800bdda:	2b05      	cmp	r3, #5
 800bddc:	dc18      	bgt.n	800be10 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bdde:	f7ff fb91 	bl	800b504 <xTaskGetSchedulerState>
 800bde2:	4603      	mov	r3, r0
 800bde4:	2b02      	cmp	r3, #2
 800bde6:	d109      	bne.n	800bdfc <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bde8:	4b10      	ldr	r3, [pc, #64]	@ (800be2c <xTimerGenericCommand+0x98>)
 800bdea:	6818      	ldr	r0, [r3, #0]
 800bdec:	f107 0110 	add.w	r1, r7, #16
 800bdf0:	2300      	movs	r3, #0
 800bdf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bdf4:	f7fd fcc6 	bl	8009784 <xQueueGenericSend>
 800bdf8:	6278      	str	r0, [r7, #36]	@ 0x24
 800bdfa:	e012      	b.n	800be22 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bdfc:	4b0b      	ldr	r3, [pc, #44]	@ (800be2c <xTimerGenericCommand+0x98>)
 800bdfe:	6818      	ldr	r0, [r3, #0]
 800be00:	f107 0110 	add.w	r1, r7, #16
 800be04:	2300      	movs	r3, #0
 800be06:	2200      	movs	r2, #0
 800be08:	f7fd fcbc 	bl	8009784 <xQueueGenericSend>
 800be0c:	6278      	str	r0, [r7, #36]	@ 0x24
 800be0e:	e008      	b.n	800be22 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800be10:	4b06      	ldr	r3, [pc, #24]	@ (800be2c <xTimerGenericCommand+0x98>)
 800be12:	6818      	ldr	r0, [r3, #0]
 800be14:	f107 0110 	add.w	r1, r7, #16
 800be18:	2300      	movs	r3, #0
 800be1a:	683a      	ldr	r2, [r7, #0]
 800be1c:	f7fd fdb4 	bl	8009988 <xQueueGenericSendFromISR>
 800be20:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800be22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800be24:	4618      	mov	r0, r3
 800be26:	3728      	adds	r7, #40	@ 0x28
 800be28:	46bd      	mov	sp, r7
 800be2a:	bd80      	pop	{r7, pc}
 800be2c:	20001454 	.word	0x20001454

0800be30 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b088      	sub	sp, #32
 800be34:	af02      	add	r7, sp, #8
 800be36:	6078      	str	r0, [r7, #4]
 800be38:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800be3a:	4b23      	ldr	r3, [pc, #140]	@ (800bec8 <prvProcessExpiredTimer+0x98>)
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	68db      	ldr	r3, [r3, #12]
 800be40:	68db      	ldr	r3, [r3, #12]
 800be42:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800be44:	697b      	ldr	r3, [r7, #20]
 800be46:	3304      	adds	r3, #4
 800be48:	4618      	mov	r0, r3
 800be4a:	f7fd fabd 	bl	80093c8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800be4e:	697b      	ldr	r3, [r7, #20]
 800be50:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800be54:	f003 0304 	and.w	r3, r3, #4
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d023      	beq.n	800bea4 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800be5c:	697b      	ldr	r3, [r7, #20]
 800be5e:	699a      	ldr	r2, [r3, #24]
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	18d1      	adds	r1, r2, r3
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	683a      	ldr	r2, [r7, #0]
 800be68:	6978      	ldr	r0, [r7, #20]
 800be6a:	f000 f8d5 	bl	800c018 <prvInsertTimerInActiveList>
 800be6e:	4603      	mov	r3, r0
 800be70:	2b00      	cmp	r3, #0
 800be72:	d020      	beq.n	800beb6 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800be74:	2300      	movs	r3, #0
 800be76:	9300      	str	r3, [sp, #0]
 800be78:	2300      	movs	r3, #0
 800be7a:	687a      	ldr	r2, [r7, #4]
 800be7c:	2100      	movs	r1, #0
 800be7e:	6978      	ldr	r0, [r7, #20]
 800be80:	f7ff ff88 	bl	800bd94 <xTimerGenericCommand>
 800be84:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800be86:	693b      	ldr	r3, [r7, #16]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d114      	bne.n	800beb6 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800be8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800be90:	f383 8811 	msr	BASEPRI, r3
 800be94:	f3bf 8f6f 	isb	sy
 800be98:	f3bf 8f4f 	dsb	sy
 800be9c:	60fb      	str	r3, [r7, #12]
}
 800be9e:	bf00      	nop
 800bea0:	bf00      	nop
 800bea2:	e7fd      	b.n	800bea0 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bea4:	697b      	ldr	r3, [r7, #20]
 800bea6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800beaa:	f023 0301 	bic.w	r3, r3, #1
 800beae:	b2da      	uxtb	r2, r3
 800beb0:	697b      	ldr	r3, [r7, #20]
 800beb2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800beb6:	697b      	ldr	r3, [r7, #20]
 800beb8:	6a1b      	ldr	r3, [r3, #32]
 800beba:	6978      	ldr	r0, [r7, #20]
 800bebc:	4798      	blx	r3
}
 800bebe:	bf00      	nop
 800bec0:	3718      	adds	r7, #24
 800bec2:	46bd      	mov	sp, r7
 800bec4:	bd80      	pop	{r7, pc}
 800bec6:	bf00      	nop
 800bec8:	2000144c 	.word	0x2000144c

0800becc <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b084      	sub	sp, #16
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bed4:	f107 0308 	add.w	r3, r7, #8
 800bed8:	4618      	mov	r0, r3
 800beda:	f000 f859 	bl	800bf90 <prvGetNextExpireTime>
 800bede:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bee0:	68bb      	ldr	r3, [r7, #8]
 800bee2:	4619      	mov	r1, r3
 800bee4:	68f8      	ldr	r0, [r7, #12]
 800bee6:	f000 f805 	bl	800bef4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800beea:	f000 f8d7 	bl	800c09c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800beee:	bf00      	nop
 800bef0:	e7f0      	b.n	800bed4 <prvTimerTask+0x8>
	...

0800bef4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b084      	sub	sp, #16
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
 800befc:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800befe:	f7fe fe87 	bl	800ac10 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bf02:	f107 0308 	add.w	r3, r7, #8
 800bf06:	4618      	mov	r0, r3
 800bf08:	f000 f866 	bl	800bfd8 <prvSampleTimeNow>
 800bf0c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bf0e:	68bb      	ldr	r3, [r7, #8]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d130      	bne.n	800bf76 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bf14:	683b      	ldr	r3, [r7, #0]
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d10a      	bne.n	800bf30 <prvProcessTimerOrBlockTask+0x3c>
 800bf1a:	687a      	ldr	r2, [r7, #4]
 800bf1c:	68fb      	ldr	r3, [r7, #12]
 800bf1e:	429a      	cmp	r2, r3
 800bf20:	d806      	bhi.n	800bf30 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bf22:	f7fe fe83 	bl	800ac2c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bf26:	68f9      	ldr	r1, [r7, #12]
 800bf28:	6878      	ldr	r0, [r7, #4]
 800bf2a:	f7ff ff81 	bl	800be30 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bf2e:	e024      	b.n	800bf7a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bf30:	683b      	ldr	r3, [r7, #0]
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d008      	beq.n	800bf48 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bf36:	4b13      	ldr	r3, [pc, #76]	@ (800bf84 <prvProcessTimerOrBlockTask+0x90>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	681b      	ldr	r3, [r3, #0]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d101      	bne.n	800bf44 <prvProcessTimerOrBlockTask+0x50>
 800bf40:	2301      	movs	r3, #1
 800bf42:	e000      	b.n	800bf46 <prvProcessTimerOrBlockTask+0x52>
 800bf44:	2300      	movs	r3, #0
 800bf46:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bf48:	4b0f      	ldr	r3, [pc, #60]	@ (800bf88 <prvProcessTimerOrBlockTask+0x94>)
 800bf4a:	6818      	ldr	r0, [r3, #0]
 800bf4c:	687a      	ldr	r2, [r7, #4]
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	1ad3      	subs	r3, r2, r3
 800bf52:	683a      	ldr	r2, [r7, #0]
 800bf54:	4619      	mov	r1, r3
 800bf56:	f7fe fa97 	bl	800a488 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bf5a:	f7fe fe67 	bl	800ac2c <xTaskResumeAll>
 800bf5e:	4603      	mov	r3, r0
 800bf60:	2b00      	cmp	r3, #0
 800bf62:	d10a      	bne.n	800bf7a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bf64:	4b09      	ldr	r3, [pc, #36]	@ (800bf8c <prvProcessTimerOrBlockTask+0x98>)
 800bf66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bf6a:	601a      	str	r2, [r3, #0]
 800bf6c:	f3bf 8f4f 	dsb	sy
 800bf70:	f3bf 8f6f 	isb	sy
}
 800bf74:	e001      	b.n	800bf7a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bf76:	f7fe fe59 	bl	800ac2c <xTaskResumeAll>
}
 800bf7a:	bf00      	nop
 800bf7c:	3710      	adds	r7, #16
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}
 800bf82:	bf00      	nop
 800bf84:	20001450 	.word	0x20001450
 800bf88:	20001454 	.word	0x20001454
 800bf8c:	e000ed04 	.word	0xe000ed04

0800bf90 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bf90:	b480      	push	{r7}
 800bf92:	b085      	sub	sp, #20
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bf98:	4b0e      	ldr	r3, [pc, #56]	@ (800bfd4 <prvGetNextExpireTime+0x44>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	d101      	bne.n	800bfa6 <prvGetNextExpireTime+0x16>
 800bfa2:	2201      	movs	r2, #1
 800bfa4:	e000      	b.n	800bfa8 <prvGetNextExpireTime+0x18>
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	681b      	ldr	r3, [r3, #0]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d105      	bne.n	800bfc0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bfb4:	4b07      	ldr	r3, [pc, #28]	@ (800bfd4 <prvGetNextExpireTime+0x44>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	68db      	ldr	r3, [r3, #12]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	60fb      	str	r3, [r7, #12]
 800bfbe:	e001      	b.n	800bfc4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bfc4:	68fb      	ldr	r3, [r7, #12]
}
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	3714      	adds	r7, #20
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd0:	4770      	bx	lr
 800bfd2:	bf00      	nop
 800bfd4:	2000144c 	.word	0x2000144c

0800bfd8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bfd8:	b580      	push	{r7, lr}
 800bfda:	b084      	sub	sp, #16
 800bfdc:	af00      	add	r7, sp, #0
 800bfde:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bfe0:	f7fe fec6 	bl	800ad70 <xTaskGetTickCount>
 800bfe4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bfe6:	4b0b      	ldr	r3, [pc, #44]	@ (800c014 <prvSampleTimeNow+0x3c>)
 800bfe8:	681b      	ldr	r3, [r3, #0]
 800bfea:	68fa      	ldr	r2, [r7, #12]
 800bfec:	429a      	cmp	r2, r3
 800bfee:	d205      	bcs.n	800bffc <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bff0:	f000 f93a 	bl	800c268 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	2201      	movs	r2, #1
 800bff8:	601a      	str	r2, [r3, #0]
 800bffa:	e002      	b.n	800c002 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2200      	movs	r2, #0
 800c000:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c002:	4a04      	ldr	r2, [pc, #16]	@ (800c014 <prvSampleTimeNow+0x3c>)
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c008:	68fb      	ldr	r3, [r7, #12]
}
 800c00a:	4618      	mov	r0, r3
 800c00c:	3710      	adds	r7, #16
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd80      	pop	{r7, pc}
 800c012:	bf00      	nop
 800c014:	2000145c 	.word	0x2000145c

0800c018 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b086      	sub	sp, #24
 800c01c:	af00      	add	r7, sp, #0
 800c01e:	60f8      	str	r0, [r7, #12]
 800c020:	60b9      	str	r1, [r7, #8]
 800c022:	607a      	str	r2, [r7, #4]
 800c024:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c026:	2300      	movs	r3, #0
 800c028:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	68ba      	ldr	r2, [r7, #8]
 800c02e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c030:	68fb      	ldr	r3, [r7, #12]
 800c032:	68fa      	ldr	r2, [r7, #12]
 800c034:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c036:	68ba      	ldr	r2, [r7, #8]
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	429a      	cmp	r2, r3
 800c03c:	d812      	bhi.n	800c064 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c03e:	687a      	ldr	r2, [r7, #4]
 800c040:	683b      	ldr	r3, [r7, #0]
 800c042:	1ad2      	subs	r2, r2, r3
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	699b      	ldr	r3, [r3, #24]
 800c048:	429a      	cmp	r2, r3
 800c04a:	d302      	bcc.n	800c052 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c04c:	2301      	movs	r3, #1
 800c04e:	617b      	str	r3, [r7, #20]
 800c050:	e01b      	b.n	800c08a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c052:	4b10      	ldr	r3, [pc, #64]	@ (800c094 <prvInsertTimerInActiveList+0x7c>)
 800c054:	681a      	ldr	r2, [r3, #0]
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	3304      	adds	r3, #4
 800c05a:	4619      	mov	r1, r3
 800c05c:	4610      	mov	r0, r2
 800c05e:	f7fd f97a 	bl	8009356 <vListInsert>
 800c062:	e012      	b.n	800c08a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c064:	687a      	ldr	r2, [r7, #4]
 800c066:	683b      	ldr	r3, [r7, #0]
 800c068:	429a      	cmp	r2, r3
 800c06a:	d206      	bcs.n	800c07a <prvInsertTimerInActiveList+0x62>
 800c06c:	68ba      	ldr	r2, [r7, #8]
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	429a      	cmp	r2, r3
 800c072:	d302      	bcc.n	800c07a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c074:	2301      	movs	r3, #1
 800c076:	617b      	str	r3, [r7, #20]
 800c078:	e007      	b.n	800c08a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c07a:	4b07      	ldr	r3, [pc, #28]	@ (800c098 <prvInsertTimerInActiveList+0x80>)
 800c07c:	681a      	ldr	r2, [r3, #0]
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	3304      	adds	r3, #4
 800c082:	4619      	mov	r1, r3
 800c084:	4610      	mov	r0, r2
 800c086:	f7fd f966 	bl	8009356 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c08a:	697b      	ldr	r3, [r7, #20]
}
 800c08c:	4618      	mov	r0, r3
 800c08e:	3718      	adds	r7, #24
 800c090:	46bd      	mov	sp, r7
 800c092:	bd80      	pop	{r7, pc}
 800c094:	20001450 	.word	0x20001450
 800c098:	2000144c 	.word	0x2000144c

0800c09c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b08e      	sub	sp, #56	@ 0x38
 800c0a0:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c0a2:	e0ce      	b.n	800c242 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	da19      	bge.n	800c0de <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c0aa:	1d3b      	adds	r3, r7, #4
 800c0ac:	3304      	adds	r3, #4
 800c0ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c0b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d10b      	bne.n	800c0ce <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c0b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0ba:	f383 8811 	msr	BASEPRI, r3
 800c0be:	f3bf 8f6f 	isb	sy
 800c0c2:	f3bf 8f4f 	dsb	sy
 800c0c6:	61fb      	str	r3, [r7, #28]
}
 800c0c8:	bf00      	nop
 800c0ca:	bf00      	nop
 800c0cc:	e7fd      	b.n	800c0ca <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c0ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c0d4:	6850      	ldr	r0, [r2, #4]
 800c0d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c0d8:	6892      	ldr	r2, [r2, #8]
 800c0da:	4611      	mov	r1, r2
 800c0dc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	f2c0 80ae 	blt.w	800c242 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c0ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0ec:	695b      	ldr	r3, [r3, #20]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d004      	beq.n	800c0fc <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c0f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c0f4:	3304      	adds	r3, #4
 800c0f6:	4618      	mov	r0, r3
 800c0f8:	f7fd f966 	bl	80093c8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c0fc:	463b      	mov	r3, r7
 800c0fe:	4618      	mov	r0, r3
 800c100:	f7ff ff6a 	bl	800bfd8 <prvSampleTimeNow>
 800c104:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	2b09      	cmp	r3, #9
 800c10a:	f200 8097 	bhi.w	800c23c <prvProcessReceivedCommands+0x1a0>
 800c10e:	a201      	add	r2, pc, #4	@ (adr r2, 800c114 <prvProcessReceivedCommands+0x78>)
 800c110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c114:	0800c13d 	.word	0x0800c13d
 800c118:	0800c13d 	.word	0x0800c13d
 800c11c:	0800c13d 	.word	0x0800c13d
 800c120:	0800c1b3 	.word	0x0800c1b3
 800c124:	0800c1c7 	.word	0x0800c1c7
 800c128:	0800c213 	.word	0x0800c213
 800c12c:	0800c13d 	.word	0x0800c13d
 800c130:	0800c13d 	.word	0x0800c13d
 800c134:	0800c1b3 	.word	0x0800c1b3
 800c138:	0800c1c7 	.word	0x0800c1c7
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c13c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c13e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c142:	f043 0301 	orr.w	r3, r3, #1
 800c146:	b2da      	uxtb	r2, r3
 800c148:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c14a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c14e:	68ba      	ldr	r2, [r7, #8]
 800c150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c152:	699b      	ldr	r3, [r3, #24]
 800c154:	18d1      	adds	r1, r2, r3
 800c156:	68bb      	ldr	r3, [r7, #8]
 800c158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c15a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c15c:	f7ff ff5c 	bl	800c018 <prvInsertTimerInActiveList>
 800c160:	4603      	mov	r3, r0
 800c162:	2b00      	cmp	r3, #0
 800c164:	d06c      	beq.n	800c240 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c168:	6a1b      	ldr	r3, [r3, #32]
 800c16a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c16c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c16e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c170:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c174:	f003 0304 	and.w	r3, r3, #4
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d061      	beq.n	800c240 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c17c:	68ba      	ldr	r2, [r7, #8]
 800c17e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c180:	699b      	ldr	r3, [r3, #24]
 800c182:	441a      	add	r2, r3
 800c184:	2300      	movs	r3, #0
 800c186:	9300      	str	r3, [sp, #0]
 800c188:	2300      	movs	r3, #0
 800c18a:	2100      	movs	r1, #0
 800c18c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c18e:	f7ff fe01 	bl	800bd94 <xTimerGenericCommand>
 800c192:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c194:	6a3b      	ldr	r3, [r7, #32]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d152      	bne.n	800c240 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c19a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c19e:	f383 8811 	msr	BASEPRI, r3
 800c1a2:	f3bf 8f6f 	isb	sy
 800c1a6:	f3bf 8f4f 	dsb	sy
 800c1aa:	61bb      	str	r3, [r7, #24]
}
 800c1ac:	bf00      	nop
 800c1ae:	bf00      	nop
 800c1b0:	e7fd      	b.n	800c1ae <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c1b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c1b8:	f023 0301 	bic.w	r3, r3, #1
 800c1bc:	b2da      	uxtb	r2, r3
 800c1be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c1c4:	e03d      	b.n	800c242 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c1c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c1cc:	f043 0301 	orr.w	r3, r3, #1
 800c1d0:	b2da      	uxtb	r2, r3
 800c1d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c1d8:	68ba      	ldr	r2, [r7, #8]
 800c1da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1dc:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c1de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1e0:	699b      	ldr	r3, [r3, #24]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d10b      	bne.n	800c1fe <prvProcessReceivedCommands+0x162>
	__asm volatile
 800c1e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c1ea:	f383 8811 	msr	BASEPRI, r3
 800c1ee:	f3bf 8f6f 	isb	sy
 800c1f2:	f3bf 8f4f 	dsb	sy
 800c1f6:	617b      	str	r3, [r7, #20]
}
 800c1f8:	bf00      	nop
 800c1fa:	bf00      	nop
 800c1fc:	e7fd      	b.n	800c1fa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c1fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c200:	699a      	ldr	r2, [r3, #24]
 800c202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c204:	18d1      	adds	r1, r2, r3
 800c206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c208:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c20a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c20c:	f7ff ff04 	bl	800c018 <prvInsertTimerInActiveList>
					break;
 800c210:	e017      	b.n	800c242 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c212:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c214:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c218:	f003 0302 	and.w	r3, r3, #2
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d103      	bne.n	800c228 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c220:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c222:	f000 fbe9 	bl	800c9f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c226:	e00c      	b.n	800c242 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c22a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c22e:	f023 0301 	bic.w	r3, r3, #1
 800c232:	b2da      	uxtb	r2, r3
 800c234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c236:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c23a:	e002      	b.n	800c242 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c23c:	bf00      	nop
 800c23e:	e000      	b.n	800c242 <prvProcessReceivedCommands+0x1a6>
					break;
 800c240:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c242:	4b08      	ldr	r3, [pc, #32]	@ (800c264 <prvProcessReceivedCommands+0x1c8>)
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	1d39      	adds	r1, r7, #4
 800c248:	2200      	movs	r2, #0
 800c24a:	4618      	mov	r0, r3
 800c24c:	f7fd fcca 	bl	8009be4 <xQueueReceive>
 800c250:	4603      	mov	r3, r0
 800c252:	2b00      	cmp	r3, #0
 800c254:	f47f af26 	bne.w	800c0a4 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c258:	bf00      	nop
 800c25a:	bf00      	nop
 800c25c:	3730      	adds	r7, #48	@ 0x30
 800c25e:	46bd      	mov	sp, r7
 800c260:	bd80      	pop	{r7, pc}
 800c262:	bf00      	nop
 800c264:	20001454 	.word	0x20001454

0800c268 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b088      	sub	sp, #32
 800c26c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c26e:	e049      	b.n	800c304 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c270:	4b2e      	ldr	r3, [pc, #184]	@ (800c32c <prvSwitchTimerLists+0xc4>)
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	68db      	ldr	r3, [r3, #12]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c27a:	4b2c      	ldr	r3, [pc, #176]	@ (800c32c <prvSwitchTimerLists+0xc4>)
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	68db      	ldr	r3, [r3, #12]
 800c280:	68db      	ldr	r3, [r3, #12]
 800c282:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	3304      	adds	r3, #4
 800c288:	4618      	mov	r0, r3
 800c28a:	f7fd f89d 	bl	80093c8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	6a1b      	ldr	r3, [r3, #32]
 800c292:	68f8      	ldr	r0, [r7, #12]
 800c294:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c29c:	f003 0304 	and.w	r3, r3, #4
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d02f      	beq.n	800c304 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c2a4:	68fb      	ldr	r3, [r7, #12]
 800c2a6:	699b      	ldr	r3, [r3, #24]
 800c2a8:	693a      	ldr	r2, [r7, #16]
 800c2aa:	4413      	add	r3, r2
 800c2ac:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c2ae:	68ba      	ldr	r2, [r7, #8]
 800c2b0:	693b      	ldr	r3, [r7, #16]
 800c2b2:	429a      	cmp	r2, r3
 800c2b4:	d90e      	bls.n	800c2d4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	68ba      	ldr	r2, [r7, #8]
 800c2ba:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	68fa      	ldr	r2, [r7, #12]
 800c2c0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c2c2:	4b1a      	ldr	r3, [pc, #104]	@ (800c32c <prvSwitchTimerLists+0xc4>)
 800c2c4:	681a      	ldr	r2, [r3, #0]
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	3304      	adds	r3, #4
 800c2ca:	4619      	mov	r1, r3
 800c2cc:	4610      	mov	r0, r2
 800c2ce:	f7fd f842 	bl	8009356 <vListInsert>
 800c2d2:	e017      	b.n	800c304 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	9300      	str	r3, [sp, #0]
 800c2d8:	2300      	movs	r3, #0
 800c2da:	693a      	ldr	r2, [r7, #16]
 800c2dc:	2100      	movs	r1, #0
 800c2de:	68f8      	ldr	r0, [r7, #12]
 800c2e0:	f7ff fd58 	bl	800bd94 <xTimerGenericCommand>
 800c2e4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	d10b      	bne.n	800c304 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c2ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2f0:	f383 8811 	msr	BASEPRI, r3
 800c2f4:	f3bf 8f6f 	isb	sy
 800c2f8:	f3bf 8f4f 	dsb	sy
 800c2fc:	603b      	str	r3, [r7, #0]
}
 800c2fe:	bf00      	nop
 800c300:	bf00      	nop
 800c302:	e7fd      	b.n	800c300 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c304:	4b09      	ldr	r3, [pc, #36]	@ (800c32c <prvSwitchTimerLists+0xc4>)
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d1b0      	bne.n	800c270 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c30e:	4b07      	ldr	r3, [pc, #28]	@ (800c32c <prvSwitchTimerLists+0xc4>)
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c314:	4b06      	ldr	r3, [pc, #24]	@ (800c330 <prvSwitchTimerLists+0xc8>)
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	4a04      	ldr	r2, [pc, #16]	@ (800c32c <prvSwitchTimerLists+0xc4>)
 800c31a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c31c:	4a04      	ldr	r2, [pc, #16]	@ (800c330 <prvSwitchTimerLists+0xc8>)
 800c31e:	697b      	ldr	r3, [r7, #20]
 800c320:	6013      	str	r3, [r2, #0]
}
 800c322:	bf00      	nop
 800c324:	3718      	adds	r7, #24
 800c326:	46bd      	mov	sp, r7
 800c328:	bd80      	pop	{r7, pc}
 800c32a:	bf00      	nop
 800c32c:	2000144c 	.word	0x2000144c
 800c330:	20001450 	.word	0x20001450

0800c334 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b082      	sub	sp, #8
 800c338:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c33a:	f000 f96d 	bl	800c618 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c33e:	4b15      	ldr	r3, [pc, #84]	@ (800c394 <prvCheckForValidListAndQueue+0x60>)
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	2b00      	cmp	r3, #0
 800c344:	d120      	bne.n	800c388 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c346:	4814      	ldr	r0, [pc, #80]	@ (800c398 <prvCheckForValidListAndQueue+0x64>)
 800c348:	f7fc ffb4 	bl	80092b4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c34c:	4813      	ldr	r0, [pc, #76]	@ (800c39c <prvCheckForValidListAndQueue+0x68>)
 800c34e:	f7fc ffb1 	bl	80092b4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c352:	4b13      	ldr	r3, [pc, #76]	@ (800c3a0 <prvCheckForValidListAndQueue+0x6c>)
 800c354:	4a10      	ldr	r2, [pc, #64]	@ (800c398 <prvCheckForValidListAndQueue+0x64>)
 800c356:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c358:	4b12      	ldr	r3, [pc, #72]	@ (800c3a4 <prvCheckForValidListAndQueue+0x70>)
 800c35a:	4a10      	ldr	r2, [pc, #64]	@ (800c39c <prvCheckForValidListAndQueue+0x68>)
 800c35c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c35e:	2300      	movs	r3, #0
 800c360:	9300      	str	r3, [sp, #0]
 800c362:	4b11      	ldr	r3, [pc, #68]	@ (800c3a8 <prvCheckForValidListAndQueue+0x74>)
 800c364:	4a11      	ldr	r2, [pc, #68]	@ (800c3ac <prvCheckForValidListAndQueue+0x78>)
 800c366:	2110      	movs	r1, #16
 800c368:	200a      	movs	r0, #10
 800c36a:	f7fd f8c1 	bl	80094f0 <xQueueGenericCreateStatic>
 800c36e:	4603      	mov	r3, r0
 800c370:	4a08      	ldr	r2, [pc, #32]	@ (800c394 <prvCheckForValidListAndQueue+0x60>)
 800c372:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c374:	4b07      	ldr	r3, [pc, #28]	@ (800c394 <prvCheckForValidListAndQueue+0x60>)
 800c376:	681b      	ldr	r3, [r3, #0]
 800c378:	2b00      	cmp	r3, #0
 800c37a:	d005      	beq.n	800c388 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c37c:	4b05      	ldr	r3, [pc, #20]	@ (800c394 <prvCheckForValidListAndQueue+0x60>)
 800c37e:	681b      	ldr	r3, [r3, #0]
 800c380:	490b      	ldr	r1, [pc, #44]	@ (800c3b0 <prvCheckForValidListAndQueue+0x7c>)
 800c382:	4618      	mov	r0, r3
 800c384:	f7fe f82c 	bl	800a3e0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c388:	f000 f978 	bl	800c67c <vPortExitCritical>
}
 800c38c:	bf00      	nop
 800c38e:	46bd      	mov	sp, r7
 800c390:	bd80      	pop	{r7, pc}
 800c392:	bf00      	nop
 800c394:	20001454 	.word	0x20001454
 800c398:	20001424 	.word	0x20001424
 800c39c:	20001438 	.word	0x20001438
 800c3a0:	2000144c 	.word	0x2000144c
 800c3a4:	20001450 	.word	0x20001450
 800c3a8:	20001500 	.word	0x20001500
 800c3ac:	20001460 	.word	0x20001460
 800c3b0:	080142a4 	.word	0x080142a4

0800c3b4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c3b4:	b480      	push	{r7}
 800c3b6:	b085      	sub	sp, #20
 800c3b8:	af00      	add	r7, sp, #0
 800c3ba:	60f8      	str	r0, [r7, #12]
 800c3bc:	60b9      	str	r1, [r7, #8]
 800c3be:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c3c0:	68fb      	ldr	r3, [r7, #12]
 800c3c2:	3b04      	subs	r3, #4
 800c3c4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c3cc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	3b04      	subs	r3, #4
 800c3d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	f023 0201 	bic.w	r2, r3, #1
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	3b04      	subs	r3, #4
 800c3e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c3e4:	4a0c      	ldr	r2, [pc, #48]	@ (800c418 <pxPortInitialiseStack+0x64>)
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	3b14      	subs	r3, #20
 800c3ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c3f0:	687a      	ldr	r2, [r7, #4]
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	3b04      	subs	r3, #4
 800c3fa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	f06f 0202 	mvn.w	r2, #2
 800c402:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c404:	68fb      	ldr	r3, [r7, #12]
 800c406:	3b20      	subs	r3, #32
 800c408:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c40a:	68fb      	ldr	r3, [r7, #12]
}
 800c40c:	4618      	mov	r0, r3
 800c40e:	3714      	adds	r7, #20
 800c410:	46bd      	mov	sp, r7
 800c412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c416:	4770      	bx	lr
 800c418:	0800c41d 	.word	0x0800c41d

0800c41c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c41c:	b480      	push	{r7}
 800c41e:	b085      	sub	sp, #20
 800c420:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c422:	2300      	movs	r3, #0
 800c424:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c426:	4b13      	ldr	r3, [pc, #76]	@ (800c474 <prvTaskExitError+0x58>)
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c42e:	d00b      	beq.n	800c448 <prvTaskExitError+0x2c>
	__asm volatile
 800c430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c434:	f383 8811 	msr	BASEPRI, r3
 800c438:	f3bf 8f6f 	isb	sy
 800c43c:	f3bf 8f4f 	dsb	sy
 800c440:	60fb      	str	r3, [r7, #12]
}
 800c442:	bf00      	nop
 800c444:	bf00      	nop
 800c446:	e7fd      	b.n	800c444 <prvTaskExitError+0x28>
	__asm volatile
 800c448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c44c:	f383 8811 	msr	BASEPRI, r3
 800c450:	f3bf 8f6f 	isb	sy
 800c454:	f3bf 8f4f 	dsb	sy
 800c458:	60bb      	str	r3, [r7, #8]
}
 800c45a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c45c:	bf00      	nop
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	2b00      	cmp	r3, #0
 800c462:	d0fc      	beq.n	800c45e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c464:	bf00      	nop
 800c466:	bf00      	nop
 800c468:	3714      	adds	r7, #20
 800c46a:	46bd      	mov	sp, r7
 800c46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c470:	4770      	bx	lr
 800c472:	bf00      	nop
 800c474:	20000058 	.word	0x20000058
	...

0800c480 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c480:	4b07      	ldr	r3, [pc, #28]	@ (800c4a0 <pxCurrentTCBConst2>)
 800c482:	6819      	ldr	r1, [r3, #0]
 800c484:	6808      	ldr	r0, [r1, #0]
 800c486:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c48a:	f380 8809 	msr	PSP, r0
 800c48e:	f3bf 8f6f 	isb	sy
 800c492:	f04f 0000 	mov.w	r0, #0
 800c496:	f380 8811 	msr	BASEPRI, r0
 800c49a:	4770      	bx	lr
 800c49c:	f3af 8000 	nop.w

0800c4a0 <pxCurrentTCBConst2>:
 800c4a0:	20000f1c 	.word	0x20000f1c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c4a4:	bf00      	nop
 800c4a6:	bf00      	nop

0800c4a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c4a8:	4808      	ldr	r0, [pc, #32]	@ (800c4cc <prvPortStartFirstTask+0x24>)
 800c4aa:	6800      	ldr	r0, [r0, #0]
 800c4ac:	6800      	ldr	r0, [r0, #0]
 800c4ae:	f380 8808 	msr	MSP, r0
 800c4b2:	f04f 0000 	mov.w	r0, #0
 800c4b6:	f380 8814 	msr	CONTROL, r0
 800c4ba:	b662      	cpsie	i
 800c4bc:	b661      	cpsie	f
 800c4be:	f3bf 8f4f 	dsb	sy
 800c4c2:	f3bf 8f6f 	isb	sy
 800c4c6:	df00      	svc	0
 800c4c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c4ca:	bf00      	nop
 800c4cc:	e000ed08 	.word	0xe000ed08

0800c4d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b086      	sub	sp, #24
 800c4d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c4d6:	4b47      	ldr	r3, [pc, #284]	@ (800c5f4 <xPortStartScheduler+0x124>)
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	4a47      	ldr	r2, [pc, #284]	@ (800c5f8 <xPortStartScheduler+0x128>)
 800c4dc:	4293      	cmp	r3, r2
 800c4de:	d10b      	bne.n	800c4f8 <xPortStartScheduler+0x28>
	__asm volatile
 800c4e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c4e4:	f383 8811 	msr	BASEPRI, r3
 800c4e8:	f3bf 8f6f 	isb	sy
 800c4ec:	f3bf 8f4f 	dsb	sy
 800c4f0:	60fb      	str	r3, [r7, #12]
}
 800c4f2:	bf00      	nop
 800c4f4:	bf00      	nop
 800c4f6:	e7fd      	b.n	800c4f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c4f8:	4b3e      	ldr	r3, [pc, #248]	@ (800c5f4 <xPortStartScheduler+0x124>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
 800c4fc:	4a3f      	ldr	r2, [pc, #252]	@ (800c5fc <xPortStartScheduler+0x12c>)
 800c4fe:	4293      	cmp	r3, r2
 800c500:	d10b      	bne.n	800c51a <xPortStartScheduler+0x4a>
	__asm volatile
 800c502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c506:	f383 8811 	msr	BASEPRI, r3
 800c50a:	f3bf 8f6f 	isb	sy
 800c50e:	f3bf 8f4f 	dsb	sy
 800c512:	613b      	str	r3, [r7, #16]
}
 800c514:	bf00      	nop
 800c516:	bf00      	nop
 800c518:	e7fd      	b.n	800c516 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c51a:	4b39      	ldr	r3, [pc, #228]	@ (800c600 <xPortStartScheduler+0x130>)
 800c51c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c51e:	697b      	ldr	r3, [r7, #20]
 800c520:	781b      	ldrb	r3, [r3, #0]
 800c522:	b2db      	uxtb	r3, r3
 800c524:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c526:	697b      	ldr	r3, [r7, #20]
 800c528:	22ff      	movs	r2, #255	@ 0xff
 800c52a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c52c:	697b      	ldr	r3, [r7, #20]
 800c52e:	781b      	ldrb	r3, [r3, #0]
 800c530:	b2db      	uxtb	r3, r3
 800c532:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c534:	78fb      	ldrb	r3, [r7, #3]
 800c536:	b2db      	uxtb	r3, r3
 800c538:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c53c:	b2da      	uxtb	r2, r3
 800c53e:	4b31      	ldr	r3, [pc, #196]	@ (800c604 <xPortStartScheduler+0x134>)
 800c540:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c542:	4b31      	ldr	r3, [pc, #196]	@ (800c608 <xPortStartScheduler+0x138>)
 800c544:	2207      	movs	r2, #7
 800c546:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c548:	e009      	b.n	800c55e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c54a:	4b2f      	ldr	r3, [pc, #188]	@ (800c608 <xPortStartScheduler+0x138>)
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	3b01      	subs	r3, #1
 800c550:	4a2d      	ldr	r2, [pc, #180]	@ (800c608 <xPortStartScheduler+0x138>)
 800c552:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c554:	78fb      	ldrb	r3, [r7, #3]
 800c556:	b2db      	uxtb	r3, r3
 800c558:	005b      	lsls	r3, r3, #1
 800c55a:	b2db      	uxtb	r3, r3
 800c55c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c55e:	78fb      	ldrb	r3, [r7, #3]
 800c560:	b2db      	uxtb	r3, r3
 800c562:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c566:	2b80      	cmp	r3, #128	@ 0x80
 800c568:	d0ef      	beq.n	800c54a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c56a:	4b27      	ldr	r3, [pc, #156]	@ (800c608 <xPortStartScheduler+0x138>)
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	f1c3 0307 	rsb	r3, r3, #7
 800c572:	2b04      	cmp	r3, #4
 800c574:	d00b      	beq.n	800c58e <xPortStartScheduler+0xbe>
	__asm volatile
 800c576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c57a:	f383 8811 	msr	BASEPRI, r3
 800c57e:	f3bf 8f6f 	isb	sy
 800c582:	f3bf 8f4f 	dsb	sy
 800c586:	60bb      	str	r3, [r7, #8]
}
 800c588:	bf00      	nop
 800c58a:	bf00      	nop
 800c58c:	e7fd      	b.n	800c58a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c58e:	4b1e      	ldr	r3, [pc, #120]	@ (800c608 <xPortStartScheduler+0x138>)
 800c590:	681b      	ldr	r3, [r3, #0]
 800c592:	021b      	lsls	r3, r3, #8
 800c594:	4a1c      	ldr	r2, [pc, #112]	@ (800c608 <xPortStartScheduler+0x138>)
 800c596:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c598:	4b1b      	ldr	r3, [pc, #108]	@ (800c608 <xPortStartScheduler+0x138>)
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c5a0:	4a19      	ldr	r2, [pc, #100]	@ (800c608 <xPortStartScheduler+0x138>)
 800c5a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	b2da      	uxtb	r2, r3
 800c5a8:	697b      	ldr	r3, [r7, #20]
 800c5aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c5ac:	4b17      	ldr	r3, [pc, #92]	@ (800c60c <xPortStartScheduler+0x13c>)
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	4a16      	ldr	r2, [pc, #88]	@ (800c60c <xPortStartScheduler+0x13c>)
 800c5b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c5b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c5b8:	4b14      	ldr	r3, [pc, #80]	@ (800c60c <xPortStartScheduler+0x13c>)
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	4a13      	ldr	r2, [pc, #76]	@ (800c60c <xPortStartScheduler+0x13c>)
 800c5be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c5c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c5c4:	f000 f8da 	bl	800c77c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c5c8:	4b11      	ldr	r3, [pc, #68]	@ (800c610 <xPortStartScheduler+0x140>)
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c5ce:	f000 f8f9 	bl	800c7c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c5d2:	4b10      	ldr	r3, [pc, #64]	@ (800c614 <xPortStartScheduler+0x144>)
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	4a0f      	ldr	r2, [pc, #60]	@ (800c614 <xPortStartScheduler+0x144>)
 800c5d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c5dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c5de:	f7ff ff63 	bl	800c4a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c5e2:	f7fe fca5 	bl	800af30 <vTaskSwitchContext>
	prvTaskExitError();
 800c5e6:	f7ff ff19 	bl	800c41c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c5ea:	2300      	movs	r3, #0
}
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	3718      	adds	r7, #24
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}
 800c5f4:	e000ed00 	.word	0xe000ed00
 800c5f8:	410fc271 	.word	0x410fc271
 800c5fc:	410fc270 	.word	0x410fc270
 800c600:	e000e400 	.word	0xe000e400
 800c604:	20001550 	.word	0x20001550
 800c608:	20001554 	.word	0x20001554
 800c60c:	e000ed20 	.word	0xe000ed20
 800c610:	20000058 	.word	0x20000058
 800c614:	e000ef34 	.word	0xe000ef34

0800c618 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c618:	b480      	push	{r7}
 800c61a:	b083      	sub	sp, #12
 800c61c:	af00      	add	r7, sp, #0
	__asm volatile
 800c61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c622:	f383 8811 	msr	BASEPRI, r3
 800c626:	f3bf 8f6f 	isb	sy
 800c62a:	f3bf 8f4f 	dsb	sy
 800c62e:	607b      	str	r3, [r7, #4]
}
 800c630:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c632:	4b10      	ldr	r3, [pc, #64]	@ (800c674 <vPortEnterCritical+0x5c>)
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	3301      	adds	r3, #1
 800c638:	4a0e      	ldr	r2, [pc, #56]	@ (800c674 <vPortEnterCritical+0x5c>)
 800c63a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c63c:	4b0d      	ldr	r3, [pc, #52]	@ (800c674 <vPortEnterCritical+0x5c>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	2b01      	cmp	r3, #1
 800c642:	d110      	bne.n	800c666 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c644:	4b0c      	ldr	r3, [pc, #48]	@ (800c678 <vPortEnterCritical+0x60>)
 800c646:	681b      	ldr	r3, [r3, #0]
 800c648:	b2db      	uxtb	r3, r3
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d00b      	beq.n	800c666 <vPortEnterCritical+0x4e>
	__asm volatile
 800c64e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c652:	f383 8811 	msr	BASEPRI, r3
 800c656:	f3bf 8f6f 	isb	sy
 800c65a:	f3bf 8f4f 	dsb	sy
 800c65e:	603b      	str	r3, [r7, #0]
}
 800c660:	bf00      	nop
 800c662:	bf00      	nop
 800c664:	e7fd      	b.n	800c662 <vPortEnterCritical+0x4a>
	}
}
 800c666:	bf00      	nop
 800c668:	370c      	adds	r7, #12
 800c66a:	46bd      	mov	sp, r7
 800c66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c670:	4770      	bx	lr
 800c672:	bf00      	nop
 800c674:	20000058 	.word	0x20000058
 800c678:	e000ed04 	.word	0xe000ed04

0800c67c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c67c:	b480      	push	{r7}
 800c67e:	b083      	sub	sp, #12
 800c680:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c682:	4b12      	ldr	r3, [pc, #72]	@ (800c6cc <vPortExitCritical+0x50>)
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	2b00      	cmp	r3, #0
 800c688:	d10b      	bne.n	800c6a2 <vPortExitCritical+0x26>
	__asm volatile
 800c68a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c68e:	f383 8811 	msr	BASEPRI, r3
 800c692:	f3bf 8f6f 	isb	sy
 800c696:	f3bf 8f4f 	dsb	sy
 800c69a:	607b      	str	r3, [r7, #4]
}
 800c69c:	bf00      	nop
 800c69e:	bf00      	nop
 800c6a0:	e7fd      	b.n	800c69e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c6a2:	4b0a      	ldr	r3, [pc, #40]	@ (800c6cc <vPortExitCritical+0x50>)
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	3b01      	subs	r3, #1
 800c6a8:	4a08      	ldr	r2, [pc, #32]	@ (800c6cc <vPortExitCritical+0x50>)
 800c6aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c6ac:	4b07      	ldr	r3, [pc, #28]	@ (800c6cc <vPortExitCritical+0x50>)
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d105      	bne.n	800c6c0 <vPortExitCritical+0x44>
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c6b8:	683b      	ldr	r3, [r7, #0]
 800c6ba:	f383 8811 	msr	BASEPRI, r3
}
 800c6be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c6c0:	bf00      	nop
 800c6c2:	370c      	adds	r7, #12
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ca:	4770      	bx	lr
 800c6cc:	20000058 	.word	0x20000058

0800c6d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c6d0:	f3ef 8009 	mrs	r0, PSP
 800c6d4:	f3bf 8f6f 	isb	sy
 800c6d8:	4b15      	ldr	r3, [pc, #84]	@ (800c730 <pxCurrentTCBConst>)
 800c6da:	681a      	ldr	r2, [r3, #0]
 800c6dc:	f01e 0f10 	tst.w	lr, #16
 800c6e0:	bf08      	it	eq
 800c6e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c6e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6ea:	6010      	str	r0, [r2, #0]
 800c6ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c6f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c6f4:	f380 8811 	msr	BASEPRI, r0
 800c6f8:	f3bf 8f4f 	dsb	sy
 800c6fc:	f3bf 8f6f 	isb	sy
 800c700:	f7fe fc16 	bl	800af30 <vTaskSwitchContext>
 800c704:	f04f 0000 	mov.w	r0, #0
 800c708:	f380 8811 	msr	BASEPRI, r0
 800c70c:	bc09      	pop	{r0, r3}
 800c70e:	6819      	ldr	r1, [r3, #0]
 800c710:	6808      	ldr	r0, [r1, #0]
 800c712:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c716:	f01e 0f10 	tst.w	lr, #16
 800c71a:	bf08      	it	eq
 800c71c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c720:	f380 8809 	msr	PSP, r0
 800c724:	f3bf 8f6f 	isb	sy
 800c728:	4770      	bx	lr
 800c72a:	bf00      	nop
 800c72c:	f3af 8000 	nop.w

0800c730 <pxCurrentTCBConst>:
 800c730:	20000f1c 	.word	0x20000f1c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c734:	bf00      	nop
 800c736:	bf00      	nop

0800c738 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c738:	b580      	push	{r7, lr}
 800c73a:	b082      	sub	sp, #8
 800c73c:	af00      	add	r7, sp, #0
	__asm volatile
 800c73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c742:	f383 8811 	msr	BASEPRI, r3
 800c746:	f3bf 8f6f 	isb	sy
 800c74a:	f3bf 8f4f 	dsb	sy
 800c74e:	607b      	str	r3, [r7, #4]
}
 800c750:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c752:	f7fe fb2f 	bl	800adb4 <xTaskIncrementTick>
 800c756:	4603      	mov	r3, r0
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d003      	beq.n	800c764 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c75c:	4b06      	ldr	r3, [pc, #24]	@ (800c778 <xPortSysTickHandler+0x40>)
 800c75e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c762:	601a      	str	r2, [r3, #0]
 800c764:	2300      	movs	r3, #0
 800c766:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	f383 8811 	msr	BASEPRI, r3
}
 800c76e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c770:	bf00      	nop
 800c772:	3708      	adds	r7, #8
 800c774:	46bd      	mov	sp, r7
 800c776:	bd80      	pop	{r7, pc}
 800c778:	e000ed04 	.word	0xe000ed04

0800c77c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c77c:	b480      	push	{r7}
 800c77e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c780:	4b0b      	ldr	r3, [pc, #44]	@ (800c7b0 <vPortSetupTimerInterrupt+0x34>)
 800c782:	2200      	movs	r2, #0
 800c784:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c786:	4b0b      	ldr	r3, [pc, #44]	@ (800c7b4 <vPortSetupTimerInterrupt+0x38>)
 800c788:	2200      	movs	r2, #0
 800c78a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c78c:	4b0a      	ldr	r3, [pc, #40]	@ (800c7b8 <vPortSetupTimerInterrupt+0x3c>)
 800c78e:	681b      	ldr	r3, [r3, #0]
 800c790:	4a0a      	ldr	r2, [pc, #40]	@ (800c7bc <vPortSetupTimerInterrupt+0x40>)
 800c792:	fba2 2303 	umull	r2, r3, r2, r3
 800c796:	099b      	lsrs	r3, r3, #6
 800c798:	4a09      	ldr	r2, [pc, #36]	@ (800c7c0 <vPortSetupTimerInterrupt+0x44>)
 800c79a:	3b01      	subs	r3, #1
 800c79c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c79e:	4b04      	ldr	r3, [pc, #16]	@ (800c7b0 <vPortSetupTimerInterrupt+0x34>)
 800c7a0:	2207      	movs	r2, #7
 800c7a2:	601a      	str	r2, [r3, #0]
}
 800c7a4:	bf00      	nop
 800c7a6:	46bd      	mov	sp, r7
 800c7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ac:	4770      	bx	lr
 800c7ae:	bf00      	nop
 800c7b0:	e000e010 	.word	0xe000e010
 800c7b4:	e000e018 	.word	0xe000e018
 800c7b8:	2000004c 	.word	0x2000004c
 800c7bc:	10624dd3 	.word	0x10624dd3
 800c7c0:	e000e014 	.word	0xe000e014

0800c7c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c7c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c7d4 <vPortEnableVFP+0x10>
 800c7c8:	6801      	ldr	r1, [r0, #0]
 800c7ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c7ce:	6001      	str	r1, [r0, #0]
 800c7d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c7d2:	bf00      	nop
 800c7d4:	e000ed88 	.word	0xe000ed88

0800c7d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c7d8:	b480      	push	{r7}
 800c7da:	b085      	sub	sp, #20
 800c7dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c7de:	f3ef 8305 	mrs	r3, IPSR
 800c7e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	2b0f      	cmp	r3, #15
 800c7e8:	d915      	bls.n	800c816 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c7ea:	4a18      	ldr	r2, [pc, #96]	@ (800c84c <vPortValidateInterruptPriority+0x74>)
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	4413      	add	r3, r2
 800c7f0:	781b      	ldrb	r3, [r3, #0]
 800c7f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c7f4:	4b16      	ldr	r3, [pc, #88]	@ (800c850 <vPortValidateInterruptPriority+0x78>)
 800c7f6:	781b      	ldrb	r3, [r3, #0]
 800c7f8:	7afa      	ldrb	r2, [r7, #11]
 800c7fa:	429a      	cmp	r2, r3
 800c7fc:	d20b      	bcs.n	800c816 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c7fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c802:	f383 8811 	msr	BASEPRI, r3
 800c806:	f3bf 8f6f 	isb	sy
 800c80a:	f3bf 8f4f 	dsb	sy
 800c80e:	607b      	str	r3, [r7, #4]
}
 800c810:	bf00      	nop
 800c812:	bf00      	nop
 800c814:	e7fd      	b.n	800c812 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c816:	4b0f      	ldr	r3, [pc, #60]	@ (800c854 <vPortValidateInterruptPriority+0x7c>)
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c81e:	4b0e      	ldr	r3, [pc, #56]	@ (800c858 <vPortValidateInterruptPriority+0x80>)
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	429a      	cmp	r2, r3
 800c824:	d90b      	bls.n	800c83e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c82a:	f383 8811 	msr	BASEPRI, r3
 800c82e:	f3bf 8f6f 	isb	sy
 800c832:	f3bf 8f4f 	dsb	sy
 800c836:	603b      	str	r3, [r7, #0]
}
 800c838:	bf00      	nop
 800c83a:	bf00      	nop
 800c83c:	e7fd      	b.n	800c83a <vPortValidateInterruptPriority+0x62>
	}
 800c83e:	bf00      	nop
 800c840:	3714      	adds	r7, #20
 800c842:	46bd      	mov	sp, r7
 800c844:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c848:	4770      	bx	lr
 800c84a:	bf00      	nop
 800c84c:	e000e3f0 	.word	0xe000e3f0
 800c850:	20001550 	.word	0x20001550
 800c854:	e000ed0c 	.word	0xe000ed0c
 800c858:	20001554 	.word	0x20001554

0800c85c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b08a      	sub	sp, #40	@ 0x28
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c864:	2300      	movs	r3, #0
 800c866:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c868:	f7fe f9d2 	bl	800ac10 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c86c:	4b5c      	ldr	r3, [pc, #368]	@ (800c9e0 <pvPortMalloc+0x184>)
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d101      	bne.n	800c878 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c874:	f000 f924 	bl	800cac0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c878:	4b5a      	ldr	r3, [pc, #360]	@ (800c9e4 <pvPortMalloc+0x188>)
 800c87a:	681a      	ldr	r2, [r3, #0]
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	4013      	ands	r3, r2
 800c880:	2b00      	cmp	r3, #0
 800c882:	f040 8095 	bne.w	800c9b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	2b00      	cmp	r3, #0
 800c88a:	d01e      	beq.n	800c8ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c88c:	2208      	movs	r2, #8
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	4413      	add	r3, r2
 800c892:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	f003 0307 	and.w	r3, r3, #7
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d015      	beq.n	800c8ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	f023 0307 	bic.w	r3, r3, #7
 800c8a4:	3308      	adds	r3, #8
 800c8a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f003 0307 	and.w	r3, r3, #7
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d00b      	beq.n	800c8ca <pvPortMalloc+0x6e>
	__asm volatile
 800c8b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8b6:	f383 8811 	msr	BASEPRI, r3
 800c8ba:	f3bf 8f6f 	isb	sy
 800c8be:	f3bf 8f4f 	dsb	sy
 800c8c2:	617b      	str	r3, [r7, #20]
}
 800c8c4:	bf00      	nop
 800c8c6:	bf00      	nop
 800c8c8:	e7fd      	b.n	800c8c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d06f      	beq.n	800c9b0 <pvPortMalloc+0x154>
 800c8d0:	4b45      	ldr	r3, [pc, #276]	@ (800c9e8 <pvPortMalloc+0x18c>)
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	687a      	ldr	r2, [r7, #4]
 800c8d6:	429a      	cmp	r2, r3
 800c8d8:	d86a      	bhi.n	800c9b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c8da:	4b44      	ldr	r3, [pc, #272]	@ (800c9ec <pvPortMalloc+0x190>)
 800c8dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c8de:	4b43      	ldr	r3, [pc, #268]	@ (800c9ec <pvPortMalloc+0x190>)
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c8e4:	e004      	b.n	800c8f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c8ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c8f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8f2:	685b      	ldr	r3, [r3, #4]
 800c8f4:	687a      	ldr	r2, [r7, #4]
 800c8f6:	429a      	cmp	r2, r3
 800c8f8:	d903      	bls.n	800c902 <pvPortMalloc+0xa6>
 800c8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d1f1      	bne.n	800c8e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c902:	4b37      	ldr	r3, [pc, #220]	@ (800c9e0 <pvPortMalloc+0x184>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c908:	429a      	cmp	r2, r3
 800c90a:	d051      	beq.n	800c9b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c90c:	6a3b      	ldr	r3, [r7, #32]
 800c90e:	681b      	ldr	r3, [r3, #0]
 800c910:	2208      	movs	r2, #8
 800c912:	4413      	add	r3, r2
 800c914:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c918:	681a      	ldr	r2, [r3, #0]
 800c91a:	6a3b      	ldr	r3, [r7, #32]
 800c91c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c91e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c920:	685a      	ldr	r2, [r3, #4]
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	1ad2      	subs	r2, r2, r3
 800c926:	2308      	movs	r3, #8
 800c928:	005b      	lsls	r3, r3, #1
 800c92a:	429a      	cmp	r2, r3
 800c92c:	d920      	bls.n	800c970 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c92e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	4413      	add	r3, r2
 800c934:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c936:	69bb      	ldr	r3, [r7, #24]
 800c938:	f003 0307 	and.w	r3, r3, #7
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d00b      	beq.n	800c958 <pvPortMalloc+0xfc>
	__asm volatile
 800c940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c944:	f383 8811 	msr	BASEPRI, r3
 800c948:	f3bf 8f6f 	isb	sy
 800c94c:	f3bf 8f4f 	dsb	sy
 800c950:	613b      	str	r3, [r7, #16]
}
 800c952:	bf00      	nop
 800c954:	bf00      	nop
 800c956:	e7fd      	b.n	800c954 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c95a:	685a      	ldr	r2, [r3, #4]
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	1ad2      	subs	r2, r2, r3
 800c960:	69bb      	ldr	r3, [r7, #24]
 800c962:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c966:	687a      	ldr	r2, [r7, #4]
 800c968:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c96a:	69b8      	ldr	r0, [r7, #24]
 800c96c:	f000 f90a 	bl	800cb84 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c970:	4b1d      	ldr	r3, [pc, #116]	@ (800c9e8 <pvPortMalloc+0x18c>)
 800c972:	681a      	ldr	r2, [r3, #0]
 800c974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c976:	685b      	ldr	r3, [r3, #4]
 800c978:	1ad3      	subs	r3, r2, r3
 800c97a:	4a1b      	ldr	r2, [pc, #108]	@ (800c9e8 <pvPortMalloc+0x18c>)
 800c97c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c97e:	4b1a      	ldr	r3, [pc, #104]	@ (800c9e8 <pvPortMalloc+0x18c>)
 800c980:	681a      	ldr	r2, [r3, #0]
 800c982:	4b1b      	ldr	r3, [pc, #108]	@ (800c9f0 <pvPortMalloc+0x194>)
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	429a      	cmp	r2, r3
 800c988:	d203      	bcs.n	800c992 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c98a:	4b17      	ldr	r3, [pc, #92]	@ (800c9e8 <pvPortMalloc+0x18c>)
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	4a18      	ldr	r2, [pc, #96]	@ (800c9f0 <pvPortMalloc+0x194>)
 800c990:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c994:	685a      	ldr	r2, [r3, #4]
 800c996:	4b13      	ldr	r3, [pc, #76]	@ (800c9e4 <pvPortMalloc+0x188>)
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	431a      	orrs	r2, r3
 800c99c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c99e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c9a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9a2:	2200      	movs	r2, #0
 800c9a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c9a6:	4b13      	ldr	r3, [pc, #76]	@ (800c9f4 <pvPortMalloc+0x198>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	3301      	adds	r3, #1
 800c9ac:	4a11      	ldr	r2, [pc, #68]	@ (800c9f4 <pvPortMalloc+0x198>)
 800c9ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c9b0:	f7fe f93c 	bl	800ac2c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c9b4:	69fb      	ldr	r3, [r7, #28]
 800c9b6:	f003 0307 	and.w	r3, r3, #7
 800c9ba:	2b00      	cmp	r3, #0
 800c9bc:	d00b      	beq.n	800c9d6 <pvPortMalloc+0x17a>
	__asm volatile
 800c9be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9c2:	f383 8811 	msr	BASEPRI, r3
 800c9c6:	f3bf 8f6f 	isb	sy
 800c9ca:	f3bf 8f4f 	dsb	sy
 800c9ce:	60fb      	str	r3, [r7, #12]
}
 800c9d0:	bf00      	nop
 800c9d2:	bf00      	nop
 800c9d4:	e7fd      	b.n	800c9d2 <pvPortMalloc+0x176>
	return pvReturn;
 800c9d6:	69fb      	ldr	r3, [r7, #28]
}
 800c9d8:	4618      	mov	r0, r3
 800c9da:	3728      	adds	r7, #40	@ 0x28
 800c9dc:	46bd      	mov	sp, r7
 800c9de:	bd80      	pop	{r7, pc}
 800c9e0:	20001560 	.word	0x20001560
 800c9e4:	20001574 	.word	0x20001574
 800c9e8:	20001564 	.word	0x20001564
 800c9ec:	20001558 	.word	0x20001558
 800c9f0:	20001568 	.word	0x20001568
 800c9f4:	2000156c 	.word	0x2000156c

0800c9f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b086      	sub	sp, #24
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	d04f      	beq.n	800caaa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800ca0a:	2308      	movs	r3, #8
 800ca0c:	425b      	negs	r3, r3
 800ca0e:	697a      	ldr	r2, [r7, #20]
 800ca10:	4413      	add	r3, r2
 800ca12:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800ca14:	697b      	ldr	r3, [r7, #20]
 800ca16:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ca18:	693b      	ldr	r3, [r7, #16]
 800ca1a:	685a      	ldr	r2, [r3, #4]
 800ca1c:	4b25      	ldr	r3, [pc, #148]	@ (800cab4 <vPortFree+0xbc>)
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	4013      	ands	r3, r2
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d10b      	bne.n	800ca3e <vPortFree+0x46>
	__asm volatile
 800ca26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca2a:	f383 8811 	msr	BASEPRI, r3
 800ca2e:	f3bf 8f6f 	isb	sy
 800ca32:	f3bf 8f4f 	dsb	sy
 800ca36:	60fb      	str	r3, [r7, #12]
}
 800ca38:	bf00      	nop
 800ca3a:	bf00      	nop
 800ca3c:	e7fd      	b.n	800ca3a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ca3e:	693b      	ldr	r3, [r7, #16]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d00b      	beq.n	800ca5e <vPortFree+0x66>
	__asm volatile
 800ca46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca4a:	f383 8811 	msr	BASEPRI, r3
 800ca4e:	f3bf 8f6f 	isb	sy
 800ca52:	f3bf 8f4f 	dsb	sy
 800ca56:	60bb      	str	r3, [r7, #8]
}
 800ca58:	bf00      	nop
 800ca5a:	bf00      	nop
 800ca5c:	e7fd      	b.n	800ca5a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ca5e:	693b      	ldr	r3, [r7, #16]
 800ca60:	685a      	ldr	r2, [r3, #4]
 800ca62:	4b14      	ldr	r3, [pc, #80]	@ (800cab4 <vPortFree+0xbc>)
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	4013      	ands	r3, r2
 800ca68:	2b00      	cmp	r3, #0
 800ca6a:	d01e      	beq.n	800caaa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ca6c:	693b      	ldr	r3, [r7, #16]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d11a      	bne.n	800caaa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ca74:	693b      	ldr	r3, [r7, #16]
 800ca76:	685a      	ldr	r2, [r3, #4]
 800ca78:	4b0e      	ldr	r3, [pc, #56]	@ (800cab4 <vPortFree+0xbc>)
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	43db      	mvns	r3, r3
 800ca7e:	401a      	ands	r2, r3
 800ca80:	693b      	ldr	r3, [r7, #16]
 800ca82:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ca84:	f7fe f8c4 	bl	800ac10 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ca88:	693b      	ldr	r3, [r7, #16]
 800ca8a:	685a      	ldr	r2, [r3, #4]
 800ca8c:	4b0a      	ldr	r3, [pc, #40]	@ (800cab8 <vPortFree+0xc0>)
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	4413      	add	r3, r2
 800ca92:	4a09      	ldr	r2, [pc, #36]	@ (800cab8 <vPortFree+0xc0>)
 800ca94:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ca96:	6938      	ldr	r0, [r7, #16]
 800ca98:	f000 f874 	bl	800cb84 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ca9c:	4b07      	ldr	r3, [pc, #28]	@ (800cabc <vPortFree+0xc4>)
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	3301      	adds	r3, #1
 800caa2:	4a06      	ldr	r2, [pc, #24]	@ (800cabc <vPortFree+0xc4>)
 800caa4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800caa6:	f7fe f8c1 	bl	800ac2c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800caaa:	bf00      	nop
 800caac:	3718      	adds	r7, #24
 800caae:	46bd      	mov	sp, r7
 800cab0:	bd80      	pop	{r7, pc}
 800cab2:	bf00      	nop
 800cab4:	20001574 	.word	0x20001574
 800cab8:	20001564 	.word	0x20001564
 800cabc:	20001570 	.word	0x20001570

0800cac0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cac0:	b480      	push	{r7}
 800cac2:	b085      	sub	sp, #20
 800cac4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cac6:	f642 23f8 	movw	r3, #11000	@ 0x2af8
 800caca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cacc:	4b27      	ldr	r3, [pc, #156]	@ (800cb6c <prvHeapInit+0xac>)
 800cace:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	f003 0307 	and.w	r3, r3, #7
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d00c      	beq.n	800caf4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	3307      	adds	r3, #7
 800cade:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	f023 0307 	bic.w	r3, r3, #7
 800cae6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cae8:	68ba      	ldr	r2, [r7, #8]
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	1ad3      	subs	r3, r2, r3
 800caee:	4a1f      	ldr	r2, [pc, #124]	@ (800cb6c <prvHeapInit+0xac>)
 800caf0:	4413      	add	r3, r2
 800caf2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800caf8:	4a1d      	ldr	r2, [pc, #116]	@ (800cb70 <prvHeapInit+0xb0>)
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cafe:	4b1c      	ldr	r3, [pc, #112]	@ (800cb70 <prvHeapInit+0xb0>)
 800cb00:	2200      	movs	r2, #0
 800cb02:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	68ba      	ldr	r2, [r7, #8]
 800cb08:	4413      	add	r3, r2
 800cb0a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cb0c:	2208      	movs	r2, #8
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	1a9b      	subs	r3, r3, r2
 800cb12:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	f023 0307 	bic.w	r3, r3, #7
 800cb1a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	4a15      	ldr	r2, [pc, #84]	@ (800cb74 <prvHeapInit+0xb4>)
 800cb20:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800cb22:	4b14      	ldr	r3, [pc, #80]	@ (800cb74 <prvHeapInit+0xb4>)
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	2200      	movs	r2, #0
 800cb28:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800cb2a:	4b12      	ldr	r3, [pc, #72]	@ (800cb74 <prvHeapInit+0xb4>)
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	2200      	movs	r2, #0
 800cb30:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	68fa      	ldr	r2, [r7, #12]
 800cb3a:	1ad2      	subs	r2, r2, r3
 800cb3c:	683b      	ldr	r3, [r7, #0]
 800cb3e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800cb40:	4b0c      	ldr	r3, [pc, #48]	@ (800cb74 <prvHeapInit+0xb4>)
 800cb42:	681a      	ldr	r2, [r3, #0]
 800cb44:	683b      	ldr	r3, [r7, #0]
 800cb46:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cb48:	683b      	ldr	r3, [r7, #0]
 800cb4a:	685b      	ldr	r3, [r3, #4]
 800cb4c:	4a0a      	ldr	r2, [pc, #40]	@ (800cb78 <prvHeapInit+0xb8>)
 800cb4e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cb50:	683b      	ldr	r3, [r7, #0]
 800cb52:	685b      	ldr	r3, [r3, #4]
 800cb54:	4a09      	ldr	r2, [pc, #36]	@ (800cb7c <prvHeapInit+0xbc>)
 800cb56:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cb58:	4b09      	ldr	r3, [pc, #36]	@ (800cb80 <prvHeapInit+0xc0>)
 800cb5a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800cb5e:	601a      	str	r2, [r3, #0]
}
 800cb60:	bf00      	nop
 800cb62:	3714      	adds	r7, #20
 800cb64:	46bd      	mov	sp, r7
 800cb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb6a:	4770      	bx	lr
 800cb6c:	10000000 	.word	0x10000000
 800cb70:	20001558 	.word	0x20001558
 800cb74:	20001560 	.word	0x20001560
 800cb78:	20001568 	.word	0x20001568
 800cb7c:	20001564 	.word	0x20001564
 800cb80:	20001574 	.word	0x20001574

0800cb84 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cb84:	b480      	push	{r7}
 800cb86:	b085      	sub	sp, #20
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cb8c:	4b28      	ldr	r3, [pc, #160]	@ (800cc30 <prvInsertBlockIntoFreeList+0xac>)
 800cb8e:	60fb      	str	r3, [r7, #12]
 800cb90:	e002      	b.n	800cb98 <prvInsertBlockIntoFreeList+0x14>
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	60fb      	str	r3, [r7, #12]
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	687a      	ldr	r2, [r7, #4]
 800cb9e:	429a      	cmp	r2, r3
 800cba0:	d8f7      	bhi.n	800cb92 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cba2:	68fb      	ldr	r3, [r7, #12]
 800cba4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	685b      	ldr	r3, [r3, #4]
 800cbaa:	68ba      	ldr	r2, [r7, #8]
 800cbac:	4413      	add	r3, r2
 800cbae:	687a      	ldr	r2, [r7, #4]
 800cbb0:	429a      	cmp	r2, r3
 800cbb2:	d108      	bne.n	800cbc6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	685a      	ldr	r2, [r3, #4]
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	685b      	ldr	r3, [r3, #4]
 800cbbc:	441a      	add	r2, r3
 800cbbe:	68fb      	ldr	r3, [r7, #12]
 800cbc0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	685b      	ldr	r3, [r3, #4]
 800cbce:	68ba      	ldr	r2, [r7, #8]
 800cbd0:	441a      	add	r2, r3
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	429a      	cmp	r2, r3
 800cbd8:	d118      	bne.n	800cc0c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	681a      	ldr	r2, [r3, #0]
 800cbde:	4b15      	ldr	r3, [pc, #84]	@ (800cc34 <prvInsertBlockIntoFreeList+0xb0>)
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	429a      	cmp	r2, r3
 800cbe4:	d00d      	beq.n	800cc02 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	685a      	ldr	r2, [r3, #4]
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	685b      	ldr	r3, [r3, #4]
 800cbf0:	441a      	add	r2, r3
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	681b      	ldr	r3, [r3, #0]
 800cbfa:	681a      	ldr	r2, [r3, #0]
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	601a      	str	r2, [r3, #0]
 800cc00:	e008      	b.n	800cc14 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cc02:	4b0c      	ldr	r3, [pc, #48]	@ (800cc34 <prvInsertBlockIntoFreeList+0xb0>)
 800cc04:	681a      	ldr	r2, [r3, #0]
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	601a      	str	r2, [r3, #0]
 800cc0a:	e003      	b.n	800cc14 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	681a      	ldr	r2, [r3, #0]
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cc14:	68fa      	ldr	r2, [r7, #12]
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	429a      	cmp	r2, r3
 800cc1a:	d002      	beq.n	800cc22 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	687a      	ldr	r2, [r7, #4]
 800cc20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cc22:	bf00      	nop
 800cc24:	3714      	adds	r7, #20
 800cc26:	46bd      	mov	sp, r7
 800cc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc2c:	4770      	bx	lr
 800cc2e:	bf00      	nop
 800cc30:	20001558 	.word	0x20001558
 800cc34:	20001560 	.word	0x20001560

0800cc38 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b082      	sub	sp, #8
 800cc3c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800cc3e:	4b26      	ldr	r3, [pc, #152]	@ (800ccd8 <_DoInit+0xa0>)
 800cc40:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800cc42:	22a8      	movs	r2, #168	@ 0xa8
 800cc44:	2100      	movs	r1, #0
 800cc46:	6838      	ldr	r0, [r7, #0]
 800cc48:	f007 f9a6 	bl	8013f98 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800cc4c:	683b      	ldr	r3, [r7, #0]
 800cc4e:	2203      	movs	r2, #3
 800cc50:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800cc52:	683b      	ldr	r3, [r7, #0]
 800cc54:	2203      	movs	r2, #3
 800cc56:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800cc58:	683b      	ldr	r3, [r7, #0]
 800cc5a:	4a20      	ldr	r2, [pc, #128]	@ (800ccdc <_DoInit+0xa4>)
 800cc5c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	4a1f      	ldr	r2, [pc, #124]	@ (800cce0 <_DoInit+0xa8>)
 800cc62:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cc6a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	2200      	movs	r2, #0
 800cc70:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 800cc72:	683b      	ldr	r3, [r7, #0]
 800cc74:	2200      	movs	r2, #0
 800cc76:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800cc7e:	683b      	ldr	r3, [r7, #0]
 800cc80:	4a16      	ldr	r2, [pc, #88]	@ (800ccdc <_DoInit+0xa4>)
 800cc82:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800cc84:	683b      	ldr	r3, [r7, #0]
 800cc86:	4a17      	ldr	r2, [pc, #92]	@ (800cce4 <_DoInit+0xac>)
 800cc88:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800cc8a:	683b      	ldr	r3, [r7, #0]
 800cc8c:	2210      	movs	r2, #16
 800cc8e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	2200      	movs	r2, #0
 800cc94:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	2200      	movs	r2, #0
 800cc9a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	2200      	movs	r2, #0
 800cca0:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800cca2:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800cca6:	2300      	movs	r3, #0
 800cca8:	607b      	str	r3, [r7, #4]
 800ccaa:	e00c      	b.n	800ccc6 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	f1c3 030f 	rsb	r3, r3, #15
 800ccb2:	4a0d      	ldr	r2, [pc, #52]	@ (800cce8 <_DoInit+0xb0>)
 800ccb4:	5cd1      	ldrb	r1, [r2, r3]
 800ccb6:	683a      	ldr	r2, [r7, #0]
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	4413      	add	r3, r2
 800ccbc:	460a      	mov	r2, r1
 800ccbe:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	3301      	adds	r3, #1
 800ccc4:	607b      	str	r3, [r7, #4]
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2b0f      	cmp	r3, #15
 800ccca:	d9ef      	bls.n	800ccac <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800cccc:	f3bf 8f5f 	dmb	sy
}
 800ccd0:	bf00      	nop
 800ccd2:	3708      	adds	r7, #8
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	bd80      	pop	{r7, pc}
 800ccd8:	20001578 	.word	0x20001578
 800ccdc:	080142ac 	.word	0x080142ac
 800cce0:	20001620 	.word	0x20001620
 800cce4:	20001a20 	.word	0x20001a20
 800cce8:	08014a5c 	.word	0x08014a5c

0800ccec <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800ccec:	b580      	push	{r7, lr}
 800ccee:	b08c      	sub	sp, #48	@ 0x30
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	60f8      	str	r0, [r7, #12]
 800ccf4:	60b9      	str	r1, [r7, #8]
 800ccf6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800ccf8:	4b3e      	ldr	r3, [pc, #248]	@ (800cdf4 <SEGGER_RTT_ReadNoLock+0x108>)
 800ccfa:	623b      	str	r3, [r7, #32]
 800ccfc:	6a3b      	ldr	r3, [r7, #32]
 800ccfe:	781b      	ldrb	r3, [r3, #0]
 800cd00:	b2db      	uxtb	r3, r3
 800cd02:	2b53      	cmp	r3, #83	@ 0x53
 800cd04:	d001      	beq.n	800cd0a <SEGGER_RTT_ReadNoLock+0x1e>
 800cd06:	f7ff ff97 	bl	800cc38 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800cd0a:	68fa      	ldr	r2, [r7, #12]
 800cd0c:	4613      	mov	r3, r2
 800cd0e:	005b      	lsls	r3, r3, #1
 800cd10:	4413      	add	r3, r2
 800cd12:	00db      	lsls	r3, r3, #3
 800cd14:	3360      	adds	r3, #96	@ 0x60
 800cd16:	4a37      	ldr	r2, [pc, #220]	@ (800cdf4 <SEGGER_RTT_ReadNoLock+0x108>)
 800cd18:	4413      	add	r3, r2
 800cd1a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800cd1c:	68bb      	ldr	r3, [r7, #8]
 800cd1e:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 800cd20:	69fb      	ldr	r3, [r7, #28]
 800cd22:	691b      	ldr	r3, [r3, #16]
 800cd24:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800cd26:	69fb      	ldr	r3, [r7, #28]
 800cd28:	68db      	ldr	r3, [r3, #12]
 800cd2a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800cd2c:	2300      	movs	r3, #0
 800cd2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800cd30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cd32:	69bb      	ldr	r3, [r7, #24]
 800cd34:	429a      	cmp	r2, r3
 800cd36:	d92b      	bls.n	800cd90 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800cd38:	69fb      	ldr	r3, [r7, #28]
 800cd3a:	689a      	ldr	r2, [r3, #8]
 800cd3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd3e:	1ad3      	subs	r3, r2, r3
 800cd40:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800cd42:	697a      	ldr	r2, [r7, #20]
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	4293      	cmp	r3, r2
 800cd48:	bf28      	it	cs
 800cd4a:	4613      	movcs	r3, r2
 800cd4c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800cd4e:	69fb      	ldr	r3, [r7, #28]
 800cd50:	685a      	ldr	r2, [r3, #4]
 800cd52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd54:	4413      	add	r3, r2
 800cd56:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800cd58:	697a      	ldr	r2, [r7, #20]
 800cd5a:	6939      	ldr	r1, [r7, #16]
 800cd5c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cd5e:	f007 f9af 	bl	80140c0 <memcpy>
    NumBytesRead += NumBytesRem;
 800cd62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cd64:	697b      	ldr	r3, [r7, #20]
 800cd66:	4413      	add	r3, r2
 800cd68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800cd6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cd6c:	697b      	ldr	r3, [r7, #20]
 800cd6e:	4413      	add	r3, r2
 800cd70:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800cd72:	687a      	ldr	r2, [r7, #4]
 800cd74:	697b      	ldr	r3, [r7, #20]
 800cd76:	1ad3      	subs	r3, r2, r3
 800cd78:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800cd7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cd7c:	697b      	ldr	r3, [r7, #20]
 800cd7e:	4413      	add	r3, r2
 800cd80:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800cd82:	69fb      	ldr	r3, [r7, #28]
 800cd84:	689b      	ldr	r3, [r3, #8]
 800cd86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cd88:	429a      	cmp	r2, r3
 800cd8a:	d101      	bne.n	800cd90 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800cd8c:	2300      	movs	r3, #0
 800cd8e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800cd90:	69ba      	ldr	r2, [r7, #24]
 800cd92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cd94:	1ad3      	subs	r3, r2, r3
 800cd96:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800cd98:	697a      	ldr	r2, [r7, #20]
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	4293      	cmp	r3, r2
 800cd9e:	bf28      	it	cs
 800cda0:	4613      	movcs	r3, r2
 800cda2:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800cda4:	697b      	ldr	r3, [r7, #20]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d019      	beq.n	800cdde <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800cdaa:	69fb      	ldr	r3, [r7, #28]
 800cdac:	685a      	ldr	r2, [r3, #4]
 800cdae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdb0:	4413      	add	r3, r2
 800cdb2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800cdb4:	697a      	ldr	r2, [r7, #20]
 800cdb6:	6939      	ldr	r1, [r7, #16]
 800cdb8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cdba:	f007 f981 	bl	80140c0 <memcpy>
    NumBytesRead += NumBytesRem;
 800cdbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cdc0:	697b      	ldr	r3, [r7, #20]
 800cdc2:	4413      	add	r3, r2
 800cdc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800cdc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cdc8:	697b      	ldr	r3, [r7, #20]
 800cdca:	4413      	add	r3, r2
 800cdcc:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800cdce:	687a      	ldr	r2, [r7, #4]
 800cdd0:	697b      	ldr	r3, [r7, #20]
 800cdd2:	1ad3      	subs	r3, r2, r3
 800cdd4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800cdd6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cdd8:	697b      	ldr	r3, [r7, #20]
 800cdda:	4413      	add	r3, r2
 800cddc:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800cdde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d002      	beq.n	800cdea <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800cde4:	69fb      	ldr	r3, [r7, #28]
 800cde6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cde8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800cdea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800cdec:	4618      	mov	r0, r3
 800cdee:	3730      	adds	r7, #48	@ 0x30
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	bd80      	pop	{r7, pc}
 800cdf4:	20001578 	.word	0x20001578

0800cdf8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800cdf8:	b580      	push	{r7, lr}
 800cdfa:	b088      	sub	sp, #32
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	60f8      	str	r0, [r7, #12]
 800ce00:	60b9      	str	r1, [r7, #8]
 800ce02:	607a      	str	r2, [r7, #4]
 800ce04:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800ce06:	4b3d      	ldr	r3, [pc, #244]	@ (800cefc <SEGGER_RTT_AllocUpBuffer+0x104>)
 800ce08:	61bb      	str	r3, [r7, #24]
 800ce0a:	69bb      	ldr	r3, [r7, #24]
 800ce0c:	781b      	ldrb	r3, [r3, #0]
 800ce0e:	b2db      	uxtb	r3, r3
 800ce10:	2b53      	cmp	r3, #83	@ 0x53
 800ce12:	d001      	beq.n	800ce18 <SEGGER_RTT_AllocUpBuffer+0x20>
 800ce14:	f7ff ff10 	bl	800cc38 <_DoInit>
  SEGGER_RTT_LOCK();
 800ce18:	f3ef 8311 	mrs	r3, BASEPRI
 800ce1c:	f04f 0120 	mov.w	r1, #32
 800ce20:	f381 8811 	msr	BASEPRI, r1
 800ce24:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800ce26:	4b35      	ldr	r3, [pc, #212]	@ (800cefc <SEGGER_RTT_AllocUpBuffer+0x104>)
 800ce28:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800ce2a:	2300      	movs	r3, #0
 800ce2c:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800ce2e:	6939      	ldr	r1, [r7, #16]
 800ce30:	69fb      	ldr	r3, [r7, #28]
 800ce32:	1c5a      	adds	r2, r3, #1
 800ce34:	4613      	mov	r3, r2
 800ce36:	005b      	lsls	r3, r3, #1
 800ce38:	4413      	add	r3, r2
 800ce3a:	00db      	lsls	r3, r3, #3
 800ce3c:	440b      	add	r3, r1
 800ce3e:	3304      	adds	r3, #4
 800ce40:	681b      	ldr	r3, [r3, #0]
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d008      	beq.n	800ce58 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800ce46:	69fb      	ldr	r3, [r7, #28]
 800ce48:	3301      	adds	r3, #1
 800ce4a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800ce4c:	693b      	ldr	r3, [r7, #16]
 800ce4e:	691b      	ldr	r3, [r3, #16]
 800ce50:	69fa      	ldr	r2, [r7, #28]
 800ce52:	429a      	cmp	r2, r3
 800ce54:	dbeb      	blt.n	800ce2e <SEGGER_RTT_AllocUpBuffer+0x36>
 800ce56:	e000      	b.n	800ce5a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800ce58:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800ce5a:	693b      	ldr	r3, [r7, #16]
 800ce5c:	691b      	ldr	r3, [r3, #16]
 800ce5e:	69fa      	ldr	r2, [r7, #28]
 800ce60:	429a      	cmp	r2, r3
 800ce62:	da3f      	bge.n	800cee4 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800ce64:	6939      	ldr	r1, [r7, #16]
 800ce66:	69fb      	ldr	r3, [r7, #28]
 800ce68:	1c5a      	adds	r2, r3, #1
 800ce6a:	4613      	mov	r3, r2
 800ce6c:	005b      	lsls	r3, r3, #1
 800ce6e:	4413      	add	r3, r2
 800ce70:	00db      	lsls	r3, r3, #3
 800ce72:	440b      	add	r3, r1
 800ce74:	68fa      	ldr	r2, [r7, #12]
 800ce76:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800ce78:	6939      	ldr	r1, [r7, #16]
 800ce7a:	69fb      	ldr	r3, [r7, #28]
 800ce7c:	1c5a      	adds	r2, r3, #1
 800ce7e:	4613      	mov	r3, r2
 800ce80:	005b      	lsls	r3, r3, #1
 800ce82:	4413      	add	r3, r2
 800ce84:	00db      	lsls	r3, r3, #3
 800ce86:	440b      	add	r3, r1
 800ce88:	3304      	adds	r3, #4
 800ce8a:	68ba      	ldr	r2, [r7, #8]
 800ce8c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800ce8e:	6939      	ldr	r1, [r7, #16]
 800ce90:	69fa      	ldr	r2, [r7, #28]
 800ce92:	4613      	mov	r3, r2
 800ce94:	005b      	lsls	r3, r3, #1
 800ce96:	4413      	add	r3, r2
 800ce98:	00db      	lsls	r3, r3, #3
 800ce9a:	440b      	add	r3, r1
 800ce9c:	3320      	adds	r3, #32
 800ce9e:	687a      	ldr	r2, [r7, #4]
 800cea0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800cea2:	6939      	ldr	r1, [r7, #16]
 800cea4:	69fa      	ldr	r2, [r7, #28]
 800cea6:	4613      	mov	r3, r2
 800cea8:	005b      	lsls	r3, r3, #1
 800ceaa:	4413      	add	r3, r2
 800ceac:	00db      	lsls	r3, r3, #3
 800ceae:	440b      	add	r3, r1
 800ceb0:	3328      	adds	r3, #40	@ 0x28
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800ceb6:	6939      	ldr	r1, [r7, #16]
 800ceb8:	69fa      	ldr	r2, [r7, #28]
 800ceba:	4613      	mov	r3, r2
 800cebc:	005b      	lsls	r3, r3, #1
 800cebe:	4413      	add	r3, r2
 800cec0:	00db      	lsls	r3, r3, #3
 800cec2:	440b      	add	r3, r1
 800cec4:	3324      	adds	r3, #36	@ 0x24
 800cec6:	2200      	movs	r2, #0
 800cec8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800ceca:	6939      	ldr	r1, [r7, #16]
 800cecc:	69fa      	ldr	r2, [r7, #28]
 800cece:	4613      	mov	r3, r2
 800ced0:	005b      	lsls	r3, r3, #1
 800ced2:	4413      	add	r3, r2
 800ced4:	00db      	lsls	r3, r3, #3
 800ced6:	440b      	add	r3, r1
 800ced8:	332c      	adds	r3, #44	@ 0x2c
 800ceda:	683a      	ldr	r2, [r7, #0]
 800cedc:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800cede:	f3bf 8f5f 	dmb	sy
 800cee2:	e002      	b.n	800ceea <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800cee4:	f04f 33ff 	mov.w	r3, #4294967295
 800cee8:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800ceea:	697b      	ldr	r3, [r7, #20]
 800ceec:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800cef0:	69fb      	ldr	r3, [r7, #28]
}
 800cef2:	4618      	mov	r0, r3
 800cef4:	3720      	adds	r7, #32
 800cef6:	46bd      	mov	sp, r7
 800cef8:	bd80      	pop	{r7, pc}
 800cefa:	bf00      	nop
 800cefc:	20001578 	.word	0x20001578

0800cf00 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800cf00:	b580      	push	{r7, lr}
 800cf02:	b08a      	sub	sp, #40	@ 0x28
 800cf04:	af00      	add	r7, sp, #0
 800cf06:	60f8      	str	r0, [r7, #12]
 800cf08:	60b9      	str	r1, [r7, #8]
 800cf0a:	607a      	str	r2, [r7, #4]
 800cf0c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800cf0e:	4b21      	ldr	r3, [pc, #132]	@ (800cf94 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800cf10:	623b      	str	r3, [r7, #32]
 800cf12:	6a3b      	ldr	r3, [r7, #32]
 800cf14:	781b      	ldrb	r3, [r3, #0]
 800cf16:	b2db      	uxtb	r3, r3
 800cf18:	2b53      	cmp	r3, #83	@ 0x53
 800cf1a:	d001      	beq.n	800cf20 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800cf1c:	f7ff fe8c 	bl	800cc38 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800cf20:	4b1c      	ldr	r3, [pc, #112]	@ (800cf94 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800cf22:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	2b02      	cmp	r3, #2
 800cf28:	d82c      	bhi.n	800cf84 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800cf2a:	f3ef 8311 	mrs	r3, BASEPRI
 800cf2e:	f04f 0120 	mov.w	r1, #32
 800cf32:	f381 8811 	msr	BASEPRI, r1
 800cf36:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800cf38:	68fa      	ldr	r2, [r7, #12]
 800cf3a:	4613      	mov	r3, r2
 800cf3c:	005b      	lsls	r3, r3, #1
 800cf3e:	4413      	add	r3, r2
 800cf40:	00db      	lsls	r3, r3, #3
 800cf42:	3360      	adds	r3, #96	@ 0x60
 800cf44:	69fa      	ldr	r2, [r7, #28]
 800cf46:	4413      	add	r3, r2
 800cf48:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d00e      	beq.n	800cf6e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800cf50:	697b      	ldr	r3, [r7, #20]
 800cf52:	68ba      	ldr	r2, [r7, #8]
 800cf54:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800cf56:	697b      	ldr	r3, [r7, #20]
 800cf58:	687a      	ldr	r2, [r7, #4]
 800cf5a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800cf5c:	697b      	ldr	r3, [r7, #20]
 800cf5e:	683a      	ldr	r2, [r7, #0]
 800cf60:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800cf62:	697b      	ldr	r3, [r7, #20]
 800cf64:	2200      	movs	r2, #0
 800cf66:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800cf6e:	697b      	ldr	r3, [r7, #20]
 800cf70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cf72:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800cf74:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800cf78:	69bb      	ldr	r3, [r7, #24]
 800cf7a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800cf7e:	2300      	movs	r3, #0
 800cf80:	627b      	str	r3, [r7, #36]	@ 0x24
 800cf82:	e002      	b.n	800cf8a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800cf84:	f04f 33ff 	mov.w	r3, #4294967295
 800cf88:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800cf8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	3728      	adds	r7, #40	@ 0x28
 800cf90:	46bd      	mov	sp, r7
 800cf92:	bd80      	pop	{r7, pc}
 800cf94:	20001578 	.word	0x20001578

0800cf98 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800cf98:	b480      	push	{r7}
 800cf9a:	b087      	sub	sp, #28
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	60f8      	str	r0, [r7, #12]
 800cfa0:	60b9      	str	r1, [r7, #8]
 800cfa2:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 800cfa4:	68bb      	ldr	r3, [r7, #8]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d105      	bne.n	800cfb6 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	1c5a      	adds	r2, r3, #1
 800cfae:	60fa      	str	r2, [r7, #12]
 800cfb0:	2200      	movs	r2, #0
 800cfb2:	701a      	strb	r2, [r3, #0]
 800cfb4:	e037      	b.n	800d026 <_EncodeStr+0x8e>
  } else {
    sStart = pText; // Remember start of string.
 800cfb6:	68bb      	ldr	r3, [r7, #8]
 800cfb8:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 800cfba:	68fb      	ldr	r3, [r7, #12]
 800cfbc:	1c5a      	adds	r2, r3, #1
 800cfbe:	60fa      	str	r2, [r7, #12]
 800cfc0:	613b      	str	r3, [r7, #16]
#if (SEGGER_SYSVIEW_MAX_STRING_LEN >= 255)  // Length always encodes in 3 bytes
    pPayload += 2;
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	3302      	adds	r3, #2
 800cfc6:	60fb      	str	r3, [r7, #12]
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cfce:	d90b      	bls.n	800cfe8 <_EncodeStr+0x50>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800cfd0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800cfd4:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 800cfd6:	e007      	b.n	800cfe8 <_EncodeStr+0x50>
      *pPayload++ = *pText++;
 800cfd8:	68ba      	ldr	r2, [r7, #8]
 800cfda:	1c53      	adds	r3, r2, #1
 800cfdc:	60bb      	str	r3, [r7, #8]
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	1c59      	adds	r1, r3, #1
 800cfe2:	60f9      	str	r1, [r7, #12]
 800cfe4:	7812      	ldrb	r2, [r2, #0]
 800cfe6:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 800cfe8:	687b      	ldr	r3, [r7, #4]
 800cfea:	1e5a      	subs	r2, r3, #1
 800cfec:	607a      	str	r2, [r7, #4]
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d003      	beq.n	800cffa <_EncodeStr+0x62>
 800cff2:	68bb      	ldr	r3, [r7, #8]
 800cff4:	781b      	ldrb	r3, [r3, #0]
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	d1ee      	bne.n	800cfd8 <_EncodeStr+0x40>
    }
    //
    // Save string length to buffer.
    //
#if (SEGGER_SYSVIEW_MAX_STRING_LEN >= 255)  // Length always encodes in 3 bytes
    Limit = (unsigned int)(pText - sStart);
 800cffa:	68ba      	ldr	r2, [r7, #8]
 800cffc:	697b      	ldr	r3, [r7, #20]
 800cffe:	1ad3      	subs	r3, r2, r3
 800d000:	607b      	str	r3, [r7, #4]
    *pLen++ = (U8)255;
 800d002:	693b      	ldr	r3, [r7, #16]
 800d004:	1c5a      	adds	r2, r3, #1
 800d006:	613a      	str	r2, [r7, #16]
 800d008:	22ff      	movs	r2, #255	@ 0xff
 800d00a:	701a      	strb	r2, [r3, #0]
    *pLen++ = (U8)((Limit >> 8) & 255);
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	0a19      	lsrs	r1, r3, #8
 800d010:	693b      	ldr	r3, [r7, #16]
 800d012:	1c5a      	adds	r2, r3, #1
 800d014:	613a      	str	r2, [r7, #16]
 800d016:	b2ca      	uxtb	r2, r1
 800d018:	701a      	strb	r2, [r3, #0]
    *pLen++ = (U8)(Limit & 255);
 800d01a:	693b      	ldr	r3, [r7, #16]
 800d01c:	1c5a      	adds	r2, r3, #1
 800d01e:	613a      	str	r2, [r7, #16]
 800d020:	687a      	ldr	r2, [r7, #4]
 800d022:	b2d2      	uxtb	r2, r2
 800d024:	701a      	strb	r2, [r3, #0]
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
#endif
  }
  //
  return pPayload;
 800d026:	68fb      	ldr	r3, [r7, #12]
}
 800d028:	4618      	mov	r0, r3
 800d02a:	371c      	adds	r7, #28
 800d02c:	46bd      	mov	sp, r7
 800d02e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d032:	4770      	bx	lr

0800d034 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800d034:	b480      	push	{r7}
 800d036:	b083      	sub	sp, #12
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	3307      	adds	r3, #7
}
 800d040:	4618      	mov	r0, r3
 800d042:	370c      	adds	r7, #12
 800d044:	46bd      	mov	sp, r7
 800d046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04a:	4770      	bx	lr

0800d04c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800d04c:	b580      	push	{r7, lr}
 800d04e:	b082      	sub	sp, #8
 800d050:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d052:	4b34      	ldr	r3, [pc, #208]	@ (800d124 <_HandleIncomingPacket+0xd8>)
 800d054:	7e1b      	ldrb	r3, [r3, #24]
 800d056:	4618      	mov	r0, r3
 800d058:	1cfb      	adds	r3, r7, #3
 800d05a:	2201      	movs	r2, #1
 800d05c:	4619      	mov	r1, r3
 800d05e:	f7ff fe45 	bl	800ccec <SEGGER_RTT_ReadNoLock>
 800d062:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d057      	beq.n	800d11a <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800d06a:	78fb      	ldrb	r3, [r7, #3]
 800d06c:	2b80      	cmp	r3, #128	@ 0x80
 800d06e:	d031      	beq.n	800d0d4 <_HandleIncomingPacket+0x88>
 800d070:	2b80      	cmp	r3, #128	@ 0x80
 800d072:	dc40      	bgt.n	800d0f6 <_HandleIncomingPacket+0xaa>
 800d074:	2b07      	cmp	r3, #7
 800d076:	dc15      	bgt.n	800d0a4 <_HandleIncomingPacket+0x58>
 800d078:	2b00      	cmp	r3, #0
 800d07a:	dd3c      	ble.n	800d0f6 <_HandleIncomingPacket+0xaa>
 800d07c:	3b01      	subs	r3, #1
 800d07e:	2b06      	cmp	r3, #6
 800d080:	d839      	bhi.n	800d0f6 <_HandleIncomingPacket+0xaa>
 800d082:	a201      	add	r2, pc, #4	@ (adr r2, 800d088 <_HandleIncomingPacket+0x3c>)
 800d084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d088:	0800d0ab 	.word	0x0800d0ab
 800d08c:	0800d0b1 	.word	0x0800d0b1
 800d090:	0800d0b7 	.word	0x0800d0b7
 800d094:	0800d0bd 	.word	0x0800d0bd
 800d098:	0800d0c3 	.word	0x0800d0c3
 800d09c:	0800d0c9 	.word	0x0800d0c9
 800d0a0:	0800d0cf 	.word	0x0800d0cf
 800d0a4:	2b7f      	cmp	r3, #127	@ 0x7f
 800d0a6:	d033      	beq.n	800d110 <_HandleIncomingPacket+0xc4>
 800d0a8:	e025      	b.n	800d0f6 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800d0aa:	f000 fbe5 	bl	800d878 <SEGGER_SYSVIEW_Start>
      break;
 800d0ae:	e034      	b.n	800d11a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800d0b0:	f000 fc9c 	bl	800d9ec <SEGGER_SYSVIEW_Stop>
      break;
 800d0b4:	e031      	b.n	800d11a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800d0b6:	f000 fe75 	bl	800dda4 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800d0ba:	e02e      	b.n	800d11a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800d0bc:	f000 fe3a 	bl	800dd34 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800d0c0:	e02b      	b.n	800d11a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800d0c2:	f000 fcb9 	bl	800da38 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800d0c6:	e028      	b.n	800d11a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800d0c8:	f001 f896 	bl	800e1f8 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800d0cc:	e025      	b.n	800d11a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800d0ce:	f001 f875 	bl	800e1bc <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800d0d2:	e022      	b.n	800d11a <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d0d4:	4b13      	ldr	r3, [pc, #76]	@ (800d124 <_HandleIncomingPacket+0xd8>)
 800d0d6:	7e1b      	ldrb	r3, [r3, #24]
 800d0d8:	4618      	mov	r0, r3
 800d0da:	1cfb      	adds	r3, r7, #3
 800d0dc:	2201      	movs	r2, #1
 800d0de:	4619      	mov	r1, r3
 800d0e0:	f7ff fe04 	bl	800ccec <SEGGER_RTT_ReadNoLock>
 800d0e4:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d013      	beq.n	800d114 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800d0ec:	78fb      	ldrb	r3, [r7, #3]
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	f000 ffda 	bl	800e0a8 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800d0f4:	e00e      	b.n	800d114 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800d0f6:	78fb      	ldrb	r3, [r7, #3]
 800d0f8:	b25b      	sxtb	r3, r3
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	da0c      	bge.n	800d118 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d0fe:	4b09      	ldr	r3, [pc, #36]	@ (800d124 <_HandleIncomingPacket+0xd8>)
 800d100:	7e1b      	ldrb	r3, [r3, #24]
 800d102:	4618      	mov	r0, r3
 800d104:	1cfb      	adds	r3, r7, #3
 800d106:	2201      	movs	r2, #1
 800d108:	4619      	mov	r1, r3
 800d10a:	f7ff fdef 	bl	800ccec <SEGGER_RTT_ReadNoLock>
      }
      break;
 800d10e:	e003      	b.n	800d118 <_HandleIncomingPacket+0xcc>
      break;
 800d110:	bf00      	nop
 800d112:	e002      	b.n	800d11a <_HandleIncomingPacket+0xce>
      break;
 800d114:	bf00      	nop
 800d116:	e000      	b.n	800d11a <_HandleIncomingPacket+0xce>
      break;
 800d118:	bf00      	nop
    }
  }
}
 800d11a:	bf00      	nop
 800d11c:	3708      	adds	r7, #8
 800d11e:	46bd      	mov	sp, r7
 800d120:	bd80      	pop	{r7, pc}
 800d122:	bf00      	nop
 800d124:	20002238 	.word	0x20002238

0800d128 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800d128:	b580      	push	{r7, lr}
 800d12a:	b08c      	sub	sp, #48	@ 0x30
 800d12c:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800d12e:	2301      	movs	r3, #1
 800d130:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800d132:	1d3b      	adds	r3, r7, #4
 800d134:	3301      	adds	r3, #1
 800d136:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800d138:	69fb      	ldr	r3, [r7, #28]
 800d13a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d13c:	4b31      	ldr	r3, [pc, #196]	@ (800d204 <_TrySendOverflowPacket+0xdc>)
 800d13e:	695b      	ldr	r3, [r3, #20]
 800d140:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d142:	e00b      	b.n	800d15c <_TrySendOverflowPacket+0x34>
 800d144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d146:	b2da      	uxtb	r2, r3
 800d148:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d14a:	1c59      	adds	r1, r3, #1
 800d14c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d14e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d152:	b2d2      	uxtb	r2, r2
 800d154:	701a      	strb	r2, [r3, #0]
 800d156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d158:	09db      	lsrs	r3, r3, #7
 800d15a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d15c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d15e:	2b7f      	cmp	r3, #127	@ 0x7f
 800d160:	d8f0      	bhi.n	800d144 <_TrySendOverflowPacket+0x1c>
 800d162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d164:	1c5a      	adds	r2, r3, #1
 800d166:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d168:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d16a:	b2d2      	uxtb	r2, r2
 800d16c:	701a      	strb	r2, [r3, #0]
 800d16e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d170:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d172:	4b25      	ldr	r3, [pc, #148]	@ (800d208 <_TrySendOverflowPacket+0xe0>)
 800d174:	681b      	ldr	r3, [r3, #0]
 800d176:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 800d178:	4b22      	ldr	r3, [pc, #136]	@ (800d204 <_TrySendOverflowPacket+0xdc>)
 800d17a:	68db      	ldr	r3, [r3, #12]
 800d17c:	69ba      	ldr	r2, [r7, #24]
 800d17e:	1ad3      	subs	r3, r2, r3
 800d180:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800d182:	69fb      	ldr	r3, [r7, #28]
 800d184:	627b      	str	r3, [r7, #36]	@ 0x24
 800d186:	697b      	ldr	r3, [r7, #20]
 800d188:	623b      	str	r3, [r7, #32]
 800d18a:	e00b      	b.n	800d1a4 <_TrySendOverflowPacket+0x7c>
 800d18c:	6a3b      	ldr	r3, [r7, #32]
 800d18e:	b2da      	uxtb	r2, r3
 800d190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d192:	1c59      	adds	r1, r3, #1
 800d194:	6279      	str	r1, [r7, #36]	@ 0x24
 800d196:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d19a:	b2d2      	uxtb	r2, r2
 800d19c:	701a      	strb	r2, [r3, #0]
 800d19e:	6a3b      	ldr	r3, [r7, #32]
 800d1a0:	09db      	lsrs	r3, r3, #7
 800d1a2:	623b      	str	r3, [r7, #32]
 800d1a4:	6a3b      	ldr	r3, [r7, #32]
 800d1a6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d1a8:	d8f0      	bhi.n	800d18c <_TrySendOverflowPacket+0x64>
 800d1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1ac:	1c5a      	adds	r2, r3, #1
 800d1ae:	627a      	str	r2, [r7, #36]	@ 0x24
 800d1b0:	6a3a      	ldr	r2, [r7, #32]
 800d1b2:	b2d2      	uxtb	r2, r2
 800d1b4:	701a      	strb	r2, [r3, #0]
 800d1b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1b8:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800d1ba:	4b12      	ldr	r3, [pc, #72]	@ (800d204 <_TrySendOverflowPacket+0xdc>)
 800d1bc:	785b      	ldrb	r3, [r3, #1]
 800d1be:	4618      	mov	r0, r3
 800d1c0:	1d3b      	adds	r3, r7, #4
 800d1c2:	69fa      	ldr	r2, [r7, #28]
 800d1c4:	1ad3      	subs	r3, r2, r3
 800d1c6:	461a      	mov	r2, r3
 800d1c8:	1d3b      	adds	r3, r7, #4
 800d1ca:	4619      	mov	r1, r3
 800d1cc:	f7f3 f818 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800d1d0:	4603      	mov	r3, r0
 800d1d2:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800d1d4:	693b      	ldr	r3, [r7, #16]
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d009      	beq.n	800d1ee <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800d1da:	4a0a      	ldr	r2, [pc, #40]	@ (800d204 <_TrySendOverflowPacket+0xdc>)
 800d1dc:	69bb      	ldr	r3, [r7, #24]
 800d1de:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800d1e0:	4b08      	ldr	r3, [pc, #32]	@ (800d204 <_TrySendOverflowPacket+0xdc>)
 800d1e2:	781b      	ldrb	r3, [r3, #0]
 800d1e4:	3b01      	subs	r3, #1
 800d1e6:	b2da      	uxtb	r2, r3
 800d1e8:	4b06      	ldr	r3, [pc, #24]	@ (800d204 <_TrySendOverflowPacket+0xdc>)
 800d1ea:	701a      	strb	r2, [r3, #0]
 800d1ec:	e004      	b.n	800d1f8 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800d1ee:	4b05      	ldr	r3, [pc, #20]	@ (800d204 <_TrySendOverflowPacket+0xdc>)
 800d1f0:	695b      	ldr	r3, [r3, #20]
 800d1f2:	3301      	adds	r3, #1
 800d1f4:	4a03      	ldr	r2, [pc, #12]	@ (800d204 <_TrySendOverflowPacket+0xdc>)
 800d1f6:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800d1f8:	693b      	ldr	r3, [r7, #16]
}
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	3730      	adds	r7, #48	@ 0x30
 800d1fe:	46bd      	mov	sp, r7
 800d200:	bd80      	pop	{r7, pc}
 800d202:	bf00      	nop
 800d204:	20002238 	.word	0x20002238
 800d208:	e0001004 	.word	0xe0001004

0800d20c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800d20c:	b580      	push	{r7, lr}
 800d20e:	b08a      	sub	sp, #40	@ 0x28
 800d210:	af00      	add	r7, sp, #0
 800d212:	60f8      	str	r0, [r7, #12]
 800d214:	60b9      	str	r1, [r7, #8]
 800d216:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800d218:	4b98      	ldr	r3, [pc, #608]	@ (800d47c <_SendPacket+0x270>)
 800d21a:	781b      	ldrb	r3, [r3, #0]
 800d21c:	2b01      	cmp	r3, #1
 800d21e:	d010      	beq.n	800d242 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800d220:	4b96      	ldr	r3, [pc, #600]	@ (800d47c <_SendPacket+0x270>)
 800d222:	781b      	ldrb	r3, [r3, #0]
 800d224:	2b00      	cmp	r3, #0
 800d226:	f000 812d 	beq.w	800d484 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800d22a:	4b94      	ldr	r3, [pc, #592]	@ (800d47c <_SendPacket+0x270>)
 800d22c:	781b      	ldrb	r3, [r3, #0]
 800d22e:	2b02      	cmp	r3, #2
 800d230:	d109      	bne.n	800d246 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800d232:	f7ff ff79 	bl	800d128 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800d236:	4b91      	ldr	r3, [pc, #580]	@ (800d47c <_SendPacket+0x270>)
 800d238:	781b      	ldrb	r3, [r3, #0]
 800d23a:	2b01      	cmp	r3, #1
 800d23c:	f040 8124 	bne.w	800d488 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800d240:	e001      	b.n	800d246 <_SendPacket+0x3a>
    goto Send;
 800d242:	bf00      	nop
 800d244:	e000      	b.n	800d248 <_SendPacket+0x3c>
Send:
 800d246:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	2b1f      	cmp	r3, #31
 800d24c:	d809      	bhi.n	800d262 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800d24e:	4b8b      	ldr	r3, [pc, #556]	@ (800d47c <_SendPacket+0x270>)
 800d250:	69da      	ldr	r2, [r3, #28]
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	fa22 f303 	lsr.w	r3, r2, r3
 800d258:	f003 0301 	and.w	r3, r3, #1
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	f040 8115 	bne.w	800d48c <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	2b17      	cmp	r3, #23
 800d266:	d807      	bhi.n	800d278 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	3b01      	subs	r3, #1
 800d26c:	60fb      	str	r3, [r7, #12]
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	b2da      	uxtb	r2, r3
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	701a      	strb	r2, [r3, #0]
 800d276:	e0c4      	b.n	800d402 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800d278:	68ba      	ldr	r2, [r7, #8]
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	1ad3      	subs	r3, r2, r3
 800d27e:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800d280:	69fb      	ldr	r3, [r7, #28]
 800d282:	2b7f      	cmp	r3, #127	@ 0x7f
 800d284:	d912      	bls.n	800d2ac <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800d286:	69fb      	ldr	r3, [r7, #28]
 800d288:	09da      	lsrs	r2, r3, #7
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	3b01      	subs	r3, #1
 800d28e:	60fb      	str	r3, [r7, #12]
 800d290:	b2d2      	uxtb	r2, r2
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800d296:	69fb      	ldr	r3, [r7, #28]
 800d298:	b2db      	uxtb	r3, r3
 800d29a:	68fa      	ldr	r2, [r7, #12]
 800d29c:	3a01      	subs	r2, #1
 800d29e:	60fa      	str	r2, [r7, #12]
 800d2a0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d2a4:	b2da      	uxtb	r2, r3
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	701a      	strb	r2, [r3, #0]
 800d2aa:	e006      	b.n	800d2ba <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	3b01      	subs	r3, #1
 800d2b0:	60fb      	str	r3, [r7, #12]
 800d2b2:	69fb      	ldr	r3, [r7, #28]
 800d2b4:	b2da      	uxtb	r2, r3
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	2b7e      	cmp	r3, #126	@ 0x7e
 800d2be:	d807      	bhi.n	800d2d0 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	3b01      	subs	r3, #1
 800d2c4:	60fb      	str	r3, [r7, #12]
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	b2da      	uxtb	r2, r3
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	701a      	strb	r2, [r3, #0]
 800d2ce:	e098      	b.n	800d402 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d2d6:	d212      	bcs.n	800d2fe <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	09da      	lsrs	r2, r3, #7
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	3b01      	subs	r3, #1
 800d2e0:	60fb      	str	r3, [r7, #12]
 800d2e2:	b2d2      	uxtb	r2, r2
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	b2db      	uxtb	r3, r3
 800d2ec:	68fa      	ldr	r2, [r7, #12]
 800d2ee:	3a01      	subs	r2, #1
 800d2f0:	60fa      	str	r2, [r7, #12]
 800d2f2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d2f6:	b2da      	uxtb	r2, r3
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	701a      	strb	r2, [r3, #0]
 800d2fc:	e081      	b.n	800d402 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d304:	d21d      	bcs.n	800d342 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	0b9a      	lsrs	r2, r3, #14
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	3b01      	subs	r3, #1
 800d30e:	60fb      	str	r3, [r7, #12]
 800d310:	b2d2      	uxtb	r2, r2
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	09db      	lsrs	r3, r3, #7
 800d31a:	b2db      	uxtb	r3, r3
 800d31c:	68fa      	ldr	r2, [r7, #12]
 800d31e:	3a01      	subs	r2, #1
 800d320:	60fa      	str	r2, [r7, #12]
 800d322:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d326:	b2da      	uxtb	r2, r3
 800d328:	68fb      	ldr	r3, [r7, #12]
 800d32a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	b2db      	uxtb	r3, r3
 800d330:	68fa      	ldr	r2, [r7, #12]
 800d332:	3a01      	subs	r2, #1
 800d334:	60fa      	str	r2, [r7, #12]
 800d336:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d33a:	b2da      	uxtb	r2, r3
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	701a      	strb	r2, [r3, #0]
 800d340:	e05f      	b.n	800d402 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d348:	d228      	bcs.n	800d39c <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	0d5a      	lsrs	r2, r3, #21
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	3b01      	subs	r3, #1
 800d352:	60fb      	str	r3, [r7, #12]
 800d354:	b2d2      	uxtb	r2, r2
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800d35a:	687b      	ldr	r3, [r7, #4]
 800d35c:	0b9b      	lsrs	r3, r3, #14
 800d35e:	b2db      	uxtb	r3, r3
 800d360:	68fa      	ldr	r2, [r7, #12]
 800d362:	3a01      	subs	r2, #1
 800d364:	60fa      	str	r2, [r7, #12]
 800d366:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d36a:	b2da      	uxtb	r2, r3
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	09db      	lsrs	r3, r3, #7
 800d374:	b2db      	uxtb	r3, r3
 800d376:	68fa      	ldr	r2, [r7, #12]
 800d378:	3a01      	subs	r2, #1
 800d37a:	60fa      	str	r2, [r7, #12]
 800d37c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d380:	b2da      	uxtb	r2, r3
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	b2db      	uxtb	r3, r3
 800d38a:	68fa      	ldr	r2, [r7, #12]
 800d38c:	3a01      	subs	r2, #1
 800d38e:	60fa      	str	r2, [r7, #12]
 800d390:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d394:	b2da      	uxtb	r2, r3
 800d396:	68fb      	ldr	r3, [r7, #12]
 800d398:	701a      	strb	r2, [r3, #0]
 800d39a:	e032      	b.n	800d402 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	0f1a      	lsrs	r2, r3, #28
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	3b01      	subs	r3, #1
 800d3a4:	60fb      	str	r3, [r7, #12]
 800d3a6:	b2d2      	uxtb	r2, r2
 800d3a8:	68fb      	ldr	r3, [r7, #12]
 800d3aa:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	0d5b      	lsrs	r3, r3, #21
 800d3b0:	b2db      	uxtb	r3, r3
 800d3b2:	68fa      	ldr	r2, [r7, #12]
 800d3b4:	3a01      	subs	r2, #1
 800d3b6:	60fa      	str	r2, [r7, #12]
 800d3b8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d3bc:	b2da      	uxtb	r2, r3
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	0b9b      	lsrs	r3, r3, #14
 800d3c6:	b2db      	uxtb	r3, r3
 800d3c8:	68fa      	ldr	r2, [r7, #12]
 800d3ca:	3a01      	subs	r2, #1
 800d3cc:	60fa      	str	r2, [r7, #12]
 800d3ce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d3d2:	b2da      	uxtb	r2, r3
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	09db      	lsrs	r3, r3, #7
 800d3dc:	b2db      	uxtb	r3, r3
 800d3de:	68fa      	ldr	r2, [r7, #12]
 800d3e0:	3a01      	subs	r2, #1
 800d3e2:	60fa      	str	r2, [r7, #12]
 800d3e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d3e8:	b2da      	uxtb	r2, r3
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	b2db      	uxtb	r3, r3
 800d3f2:	68fa      	ldr	r2, [r7, #12]
 800d3f4:	3a01      	subs	r2, #1
 800d3f6:	60fa      	str	r2, [r7, #12]
 800d3f8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d3fc:	b2da      	uxtb	r2, r3
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d402:	4b1f      	ldr	r3, [pc, #124]	@ (800d480 <_SendPacket+0x274>)
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800d408:	4b1c      	ldr	r3, [pc, #112]	@ (800d47c <_SendPacket+0x270>)
 800d40a:	68db      	ldr	r3, [r3, #12]
 800d40c:	69ba      	ldr	r2, [r7, #24]
 800d40e:	1ad3      	subs	r3, r2, r3
 800d410:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800d412:	68bb      	ldr	r3, [r7, #8]
 800d414:	627b      	str	r3, [r7, #36]	@ 0x24
 800d416:	697b      	ldr	r3, [r7, #20]
 800d418:	623b      	str	r3, [r7, #32]
 800d41a:	e00b      	b.n	800d434 <_SendPacket+0x228>
 800d41c:	6a3b      	ldr	r3, [r7, #32]
 800d41e:	b2da      	uxtb	r2, r3
 800d420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d422:	1c59      	adds	r1, r3, #1
 800d424:	6279      	str	r1, [r7, #36]	@ 0x24
 800d426:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d42a:	b2d2      	uxtb	r2, r2
 800d42c:	701a      	strb	r2, [r3, #0]
 800d42e:	6a3b      	ldr	r3, [r7, #32]
 800d430:	09db      	lsrs	r3, r3, #7
 800d432:	623b      	str	r3, [r7, #32]
 800d434:	6a3b      	ldr	r3, [r7, #32]
 800d436:	2b7f      	cmp	r3, #127	@ 0x7f
 800d438:	d8f0      	bhi.n	800d41c <_SendPacket+0x210>
 800d43a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d43c:	1c5a      	adds	r2, r3, #1
 800d43e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d440:	6a3a      	ldr	r2, [r7, #32]
 800d442:	b2d2      	uxtb	r2, r2
 800d444:	701a      	strb	r2, [r3, #0]
 800d446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d448:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800d44a:	4b0c      	ldr	r3, [pc, #48]	@ (800d47c <_SendPacket+0x270>)
 800d44c:	785b      	ldrb	r3, [r3, #1]
 800d44e:	4618      	mov	r0, r3
 800d450:	68ba      	ldr	r2, [r7, #8]
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	1ad3      	subs	r3, r2, r3
 800d456:	461a      	mov	r2, r3
 800d458:	68f9      	ldr	r1, [r7, #12]
 800d45a:	f7f2 fed1 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800d45e:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800d460:	693b      	ldr	r3, [r7, #16]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d003      	beq.n	800d46e <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800d466:	4a05      	ldr	r2, [pc, #20]	@ (800d47c <_SendPacket+0x270>)
 800d468:	69bb      	ldr	r3, [r7, #24]
 800d46a:	60d3      	str	r3, [r2, #12]
 800d46c:	e00f      	b.n	800d48e <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800d46e:	4b03      	ldr	r3, [pc, #12]	@ (800d47c <_SendPacket+0x270>)
 800d470:	781b      	ldrb	r3, [r3, #0]
 800d472:	3301      	adds	r3, #1
 800d474:	b2da      	uxtb	r2, r3
 800d476:	4b01      	ldr	r3, [pc, #4]	@ (800d47c <_SendPacket+0x270>)
 800d478:	701a      	strb	r2, [r3, #0]
 800d47a:	e008      	b.n	800d48e <_SendPacket+0x282>
 800d47c:	20002238 	.word	0x20002238
 800d480:	e0001004 	.word	0xe0001004
    goto SendDone;
 800d484:	bf00      	nop
 800d486:	e002      	b.n	800d48e <_SendPacket+0x282>
      goto SendDone;
 800d488:	bf00      	nop
 800d48a:	e000      	b.n	800d48e <_SendPacket+0x282>
      goto SendDone;
 800d48c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800d48e:	4b14      	ldr	r3, [pc, #80]	@ (800d4e0 <_SendPacket+0x2d4>)
 800d490:	7e1b      	ldrb	r3, [r3, #24]
 800d492:	4619      	mov	r1, r3
 800d494:	4a13      	ldr	r2, [pc, #76]	@ (800d4e4 <_SendPacket+0x2d8>)
 800d496:	460b      	mov	r3, r1
 800d498:	005b      	lsls	r3, r3, #1
 800d49a:	440b      	add	r3, r1
 800d49c:	00db      	lsls	r3, r3, #3
 800d49e:	4413      	add	r3, r2
 800d4a0:	336c      	adds	r3, #108	@ 0x6c
 800d4a2:	681a      	ldr	r2, [r3, #0]
 800d4a4:	4b0e      	ldr	r3, [pc, #56]	@ (800d4e0 <_SendPacket+0x2d4>)
 800d4a6:	7e1b      	ldrb	r3, [r3, #24]
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	490e      	ldr	r1, [pc, #56]	@ (800d4e4 <_SendPacket+0x2d8>)
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	005b      	lsls	r3, r3, #1
 800d4b0:	4403      	add	r3, r0
 800d4b2:	00db      	lsls	r3, r3, #3
 800d4b4:	440b      	add	r3, r1
 800d4b6:	3370      	adds	r3, #112	@ 0x70
 800d4b8:	681b      	ldr	r3, [r3, #0]
 800d4ba:	429a      	cmp	r2, r3
 800d4bc:	d00b      	beq.n	800d4d6 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800d4be:	4b08      	ldr	r3, [pc, #32]	@ (800d4e0 <_SendPacket+0x2d4>)
 800d4c0:	789b      	ldrb	r3, [r3, #2]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d107      	bne.n	800d4d6 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800d4c6:	4b06      	ldr	r3, [pc, #24]	@ (800d4e0 <_SendPacket+0x2d4>)
 800d4c8:	2201      	movs	r2, #1
 800d4ca:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800d4cc:	f7ff fdbe 	bl	800d04c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800d4d0:	4b03      	ldr	r3, [pc, #12]	@ (800d4e0 <_SendPacket+0x2d4>)
 800d4d2:	2200      	movs	r2, #0
 800d4d4:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800d4d6:	bf00      	nop
 800d4d8:	3728      	adds	r7, #40	@ 0x28
 800d4da:	46bd      	mov	sp, r7
 800d4dc:	bd80      	pop	{r7, pc}
 800d4de:	bf00      	nop
 800d4e0:	20002238 	.word	0x20002238
 800d4e4:	20001578 	.word	0x20001578

0800d4e8 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b0a2      	sub	sp, #136	@ 0x88
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	60f8      	str	r0, [r7, #12]
 800d4f0:	60b9      	str	r1, [r7, #8]
 800d4f2:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  NumArguments = 0;
 800d4f8:	2300      	movs	r3, #0
 800d4fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  for (;;) {
    c = *p++;
 800d4fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d500:	1c5a      	adds	r2, r3, #1
 800d502:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800d504:	781b      	ldrb	r3, [r3, #0]
 800d506:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (c == 0) {
 800d50a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d01d      	beq.n	800d54e <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 800d512:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d516:	2b25      	cmp	r3, #37	@ 0x25
 800d518:	d1f1      	bne.n	800d4fe <_VPrintHost+0x16>
      c = *p;
 800d51a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d51c:	781b      	ldrb	r3, [r3, #0]
 800d51e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	1d19      	adds	r1, r3, #4
 800d528:	687a      	ldr	r2, [r7, #4]
 800d52a:	6011      	str	r1, [r2, #0]
 800d52c:	6819      	ldr	r1, [r3, #0]
 800d52e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d532:	1c5a      	adds	r2, r3, #1
 800d534:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d538:	460a      	mov	r2, r1
 800d53a:	009b      	lsls	r3, r3, #2
 800d53c:	3388      	adds	r3, #136	@ 0x88
 800d53e:	443b      	add	r3, r7
 800d540:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 800d544:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d548:	2b10      	cmp	r3, #16
 800d54a:	d002      	beq.n	800d552 <_VPrintHost+0x6a>
    c = *p++;
 800d54c:	e7d7      	b.n	800d4fe <_VPrintHost+0x16>
      break;
 800d54e:	bf00      	nop
 800d550:	e000      	b.n	800d554 <_VPrintHost+0x6c>
        break;
 800d552:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 800d554:	f3ef 8311 	mrs	r3, BASEPRI
 800d558:	f04f 0120 	mov.w	r1, #32
 800d55c:	f381 8811 	msr	BASEPRI, r1
 800d560:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d562:	4840      	ldr	r0, [pc, #256]	@ (800d664 <_VPrintHost+0x17c>)
 800d564:	f7ff fd66 	bl	800d034 <_PreparePacket>
 800d568:	6578      	str	r0, [r7, #84]	@ 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d56a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d56e:	68f9      	ldr	r1, [r7, #12]
 800d570:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800d572:	f7ff fd11 	bl	800cf98 <_EncodeStr>
 800d576:	67b8      	str	r0, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, Options);
 800d578:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d57a:	677b      	str	r3, [r7, #116]	@ 0x74
 800d57c:	68bb      	ldr	r3, [r7, #8]
 800d57e:	673b      	str	r3, [r7, #112]	@ 0x70
 800d580:	e00b      	b.n	800d59a <_VPrintHost+0xb2>
 800d582:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d584:	b2da      	uxtb	r2, r3
 800d586:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d588:	1c59      	adds	r1, r3, #1
 800d58a:	6779      	str	r1, [r7, #116]	@ 0x74
 800d58c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d590:	b2d2      	uxtb	r2, r2
 800d592:	701a      	strb	r2, [r3, #0]
 800d594:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d596:	09db      	lsrs	r3, r3, #7
 800d598:	673b      	str	r3, [r7, #112]	@ 0x70
 800d59a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d59c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d59e:	d8f0      	bhi.n	800d582 <_VPrintHost+0x9a>
 800d5a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d5a2:	1c5a      	adds	r2, r3, #1
 800d5a4:	677a      	str	r2, [r7, #116]	@ 0x74
 800d5a6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d5a8:	b2d2      	uxtb	r2, r2
 800d5aa:	701a      	strb	r2, [r3, #0]
 800d5ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d5ae:	67bb      	str	r3, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, NumArguments);
 800d5b0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d5b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d5b4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d5b8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d5ba:	e00b      	b.n	800d5d4 <_VPrintHost+0xec>
 800d5bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d5be:	b2da      	uxtb	r2, r3
 800d5c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5c2:	1c59      	adds	r1, r3, #1
 800d5c4:	66f9      	str	r1, [r7, #108]	@ 0x6c
 800d5c6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d5ca:	b2d2      	uxtb	r2, r2
 800d5cc:	701a      	strb	r2, [r3, #0]
 800d5ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d5d0:	09db      	lsrs	r3, r3, #7
 800d5d2:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d5d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d5d6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d5d8:	d8f0      	bhi.n	800d5bc <_VPrintHost+0xd4>
 800d5da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5dc:	1c5a      	adds	r2, r3, #1
 800d5de:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d5e0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d5e2:	b2d2      	uxtb	r2, r2
 800d5e4:	701a      	strb	r2, [r3, #0]
 800d5e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d5e8:	67bb      	str	r3, [r7, #120]	@ 0x78
    pParas = aParas;
 800d5ea:	f107 0314 	add.w	r3, r7, #20
 800d5ee:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800d5f2:	e022      	b.n	800d63a <_VPrintHost+0x152>
      ENCODE_U32(pPayload, (*pParas));
 800d5f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d5f6:	667b      	str	r3, [r7, #100]	@ 0x64
 800d5f8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d5fc:	681b      	ldr	r3, [r3, #0]
 800d5fe:	663b      	str	r3, [r7, #96]	@ 0x60
 800d600:	e00b      	b.n	800d61a <_VPrintHost+0x132>
 800d602:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d604:	b2da      	uxtb	r2, r3
 800d606:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d608:	1c59      	adds	r1, r3, #1
 800d60a:	6679      	str	r1, [r7, #100]	@ 0x64
 800d60c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d610:	b2d2      	uxtb	r2, r2
 800d612:	701a      	strb	r2, [r3, #0]
 800d614:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d616:	09db      	lsrs	r3, r3, #7
 800d618:	663b      	str	r3, [r7, #96]	@ 0x60
 800d61a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d61c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d61e:	d8f0      	bhi.n	800d602 <_VPrintHost+0x11a>
 800d620:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d622:	1c5a      	adds	r2, r3, #1
 800d624:	667a      	str	r2, [r7, #100]	@ 0x64
 800d626:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d628:	b2d2      	uxtb	r2, r2
 800d62a:	701a      	strb	r2, [r3, #0]
 800d62c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d62e:	67bb      	str	r3, [r7, #120]	@ 0x78
      pParas++;
 800d630:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d634:	3304      	adds	r3, #4
 800d636:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800d63a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d63e:	1e5a      	subs	r2, r3, #1
 800d640:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d644:	2b00      	cmp	r3, #0
 800d646:	d1d5      	bne.n	800d5f4 <_VPrintHost+0x10c>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800d648:	221a      	movs	r2, #26
 800d64a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800d64c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800d64e:	f7ff fddd 	bl	800d20c <_SendPacket>
    RECORD_END();
 800d652:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d654:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 800d658:	2300      	movs	r3, #0
}
 800d65a:	4618      	mov	r0, r3
 800d65c:	3788      	adds	r7, #136	@ 0x88
 800d65e:	46bd      	mov	sp, r7
 800d660:	bd80      	pop	{r7, pc}
 800d662:	bf00      	nop
 800d664:	20002268 	.word	0x20002268

0800d668 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800d668:	b580      	push	{r7, lr}
 800d66a:	b086      	sub	sp, #24
 800d66c:	af02      	add	r7, sp, #8
 800d66e:	60f8      	str	r0, [r7, #12]
 800d670:	60b9      	str	r1, [r7, #8]
 800d672:	607a      	str	r2, [r7, #4]
 800d674:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800d676:	2300      	movs	r3, #0
 800d678:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d67c:	4917      	ldr	r1, [pc, #92]	@ (800d6dc <SEGGER_SYSVIEW_Init+0x74>)
 800d67e:	4818      	ldr	r0, [pc, #96]	@ (800d6e0 <SEGGER_SYSVIEW_Init+0x78>)
 800d680:	f7ff fbba 	bl	800cdf8 <SEGGER_RTT_AllocUpBuffer>
 800d684:	4603      	mov	r3, r0
 800d686:	b2da      	uxtb	r2, r3
 800d688:	4b16      	ldr	r3, [pc, #88]	@ (800d6e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d68a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800d68c:	4b15      	ldr	r3, [pc, #84]	@ (800d6e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d68e:	785a      	ldrb	r2, [r3, #1]
 800d690:	4b14      	ldr	r3, [pc, #80]	@ (800d6e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d692:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800d694:	4b13      	ldr	r3, [pc, #76]	@ (800d6e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d696:	7e1b      	ldrb	r3, [r3, #24]
 800d698:	4618      	mov	r0, r3
 800d69a:	2300      	movs	r3, #0
 800d69c:	9300      	str	r3, [sp, #0]
 800d69e:	2308      	movs	r3, #8
 800d6a0:	4a11      	ldr	r2, [pc, #68]	@ (800d6e8 <SEGGER_SYSVIEW_Init+0x80>)
 800d6a2:	490f      	ldr	r1, [pc, #60]	@ (800d6e0 <SEGGER_SYSVIEW_Init+0x78>)
 800d6a4:	f7ff fc2c 	bl	800cf00 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800d6a8:	4b0e      	ldr	r3, [pc, #56]	@ (800d6e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d6ae:	4b0f      	ldr	r3, [pc, #60]	@ (800d6ec <SEGGER_SYSVIEW_Init+0x84>)
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	4a0c      	ldr	r2, [pc, #48]	@ (800d6e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d6b4:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800d6b6:	4a0b      	ldr	r2, [pc, #44]	@ (800d6e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800d6bc:	4a09      	ldr	r2, [pc, #36]	@ (800d6e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800d6c2:	4a08      	ldr	r2, [pc, #32]	@ (800d6e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800d6c8:	4a06      	ldr	r2, [pc, #24]	@ (800d6e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d6ca:	683b      	ldr	r3, [r7, #0]
 800d6cc:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800d6ce:	4b05      	ldr	r3, [pc, #20]	@ (800d6e4 <SEGGER_SYSVIEW_Init+0x7c>)
 800d6d0:	2200      	movs	r2, #0
 800d6d2:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800d6d4:	bf00      	nop
 800d6d6:	3710      	adds	r7, #16
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	bd80      	pop	{r7, pc}
 800d6dc:	20001a30 	.word	0x20001a30
 800d6e0:	080142c0 	.word	0x080142c0
 800d6e4:	20002238 	.word	0x20002238
 800d6e8:	20002230 	.word	0x20002230
 800d6ec:	e0001004 	.word	0xe0001004

0800d6f0 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800d6f0:	b480      	push	{r7}
 800d6f2:	b083      	sub	sp, #12
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800d6f8:	4a04      	ldr	r2, [pc, #16]	@ (800d70c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800d6fa:	687b      	ldr	r3, [r7, #4]
 800d6fc:	6113      	str	r3, [r2, #16]
}
 800d6fe:	bf00      	nop
 800d700:	370c      	adds	r7, #12
 800d702:	46bd      	mov	sp, r7
 800d704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d708:	4770      	bx	lr
 800d70a:	bf00      	nop
 800d70c:	20002238 	.word	0x20002238

0800d710 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800d710:	b580      	push	{r7, lr}
 800d712:	b084      	sub	sp, #16
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d718:	f3ef 8311 	mrs	r3, BASEPRI
 800d71c:	f04f 0120 	mov.w	r1, #32
 800d720:	f381 8811 	msr	BASEPRI, r1
 800d724:	60fb      	str	r3, [r7, #12]
 800d726:	4808      	ldr	r0, [pc, #32]	@ (800d748 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800d728:	f7ff fc84 	bl	800d034 <_PreparePacket>
 800d72c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800d72e:	687a      	ldr	r2, [r7, #4]
 800d730:	68b9      	ldr	r1, [r7, #8]
 800d732:	68b8      	ldr	r0, [r7, #8]
 800d734:	f7ff fd6a 	bl	800d20c <_SendPacket>
  RECORD_END();
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	f383 8811 	msr	BASEPRI, r3
}
 800d73e:	bf00      	nop
 800d740:	3710      	adds	r7, #16
 800d742:	46bd      	mov	sp, r7
 800d744:	bd80      	pop	{r7, pc}
 800d746:	bf00      	nop
 800d748:	20002268 	.word	0x20002268

0800d74c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800d74c:	b580      	push	{r7, lr}
 800d74e:	b088      	sub	sp, #32
 800d750:	af00      	add	r7, sp, #0
 800d752:	6078      	str	r0, [r7, #4]
 800d754:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d756:	f3ef 8311 	mrs	r3, BASEPRI
 800d75a:	f04f 0120 	mov.w	r1, #32
 800d75e:	f381 8811 	msr	BASEPRI, r1
 800d762:	617b      	str	r3, [r7, #20]
 800d764:	4816      	ldr	r0, [pc, #88]	@ (800d7c0 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800d766:	f7ff fc65 	bl	800d034 <_PreparePacket>
 800d76a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d76c:	693b      	ldr	r3, [r7, #16]
 800d76e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	61fb      	str	r3, [r7, #28]
 800d774:	683b      	ldr	r3, [r7, #0]
 800d776:	61bb      	str	r3, [r7, #24]
 800d778:	e00b      	b.n	800d792 <SEGGER_SYSVIEW_RecordU32+0x46>
 800d77a:	69bb      	ldr	r3, [r7, #24]
 800d77c:	b2da      	uxtb	r2, r3
 800d77e:	69fb      	ldr	r3, [r7, #28]
 800d780:	1c59      	adds	r1, r3, #1
 800d782:	61f9      	str	r1, [r7, #28]
 800d784:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d788:	b2d2      	uxtb	r2, r2
 800d78a:	701a      	strb	r2, [r3, #0]
 800d78c:	69bb      	ldr	r3, [r7, #24]
 800d78e:	09db      	lsrs	r3, r3, #7
 800d790:	61bb      	str	r3, [r7, #24]
 800d792:	69bb      	ldr	r3, [r7, #24]
 800d794:	2b7f      	cmp	r3, #127	@ 0x7f
 800d796:	d8f0      	bhi.n	800d77a <SEGGER_SYSVIEW_RecordU32+0x2e>
 800d798:	69fb      	ldr	r3, [r7, #28]
 800d79a:	1c5a      	adds	r2, r3, #1
 800d79c:	61fa      	str	r2, [r7, #28]
 800d79e:	69ba      	ldr	r2, [r7, #24]
 800d7a0:	b2d2      	uxtb	r2, r2
 800d7a2:	701a      	strb	r2, [r3, #0]
 800d7a4:	69fb      	ldr	r3, [r7, #28]
 800d7a6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d7a8:	687a      	ldr	r2, [r7, #4]
 800d7aa:	68f9      	ldr	r1, [r7, #12]
 800d7ac:	6938      	ldr	r0, [r7, #16]
 800d7ae:	f7ff fd2d 	bl	800d20c <_SendPacket>
  RECORD_END();
 800d7b2:	697b      	ldr	r3, [r7, #20]
 800d7b4:	f383 8811 	msr	BASEPRI, r3
}
 800d7b8:	bf00      	nop
 800d7ba:	3720      	adds	r7, #32
 800d7bc:	46bd      	mov	sp, r7
 800d7be:	bd80      	pop	{r7, pc}
 800d7c0:	20002268 	.word	0x20002268

0800d7c4 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800d7c4:	b580      	push	{r7, lr}
 800d7c6:	b08c      	sub	sp, #48	@ 0x30
 800d7c8:	af00      	add	r7, sp, #0
 800d7ca:	60f8      	str	r0, [r7, #12]
 800d7cc:	60b9      	str	r1, [r7, #8]
 800d7ce:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800d7d0:	f3ef 8311 	mrs	r3, BASEPRI
 800d7d4:	f04f 0120 	mov.w	r1, #32
 800d7d8:	f381 8811 	msr	BASEPRI, r1
 800d7dc:	61fb      	str	r3, [r7, #28]
 800d7de:	4825      	ldr	r0, [pc, #148]	@ (800d874 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800d7e0:	f7ff fc28 	bl	800d034 <_PreparePacket>
 800d7e4:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d7e6:	69bb      	ldr	r3, [r7, #24]
 800d7e8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d7ea:	697b      	ldr	r3, [r7, #20]
 800d7ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d7ee:	68bb      	ldr	r3, [r7, #8]
 800d7f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d7f2:	e00b      	b.n	800d80c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800d7f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7f6:	b2da      	uxtb	r2, r3
 800d7f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7fa:	1c59      	adds	r1, r3, #1
 800d7fc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d7fe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d802:	b2d2      	uxtb	r2, r2
 800d804:	701a      	strb	r2, [r3, #0]
 800d806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d808:	09db      	lsrs	r3, r3, #7
 800d80a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d80c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d80e:	2b7f      	cmp	r3, #127	@ 0x7f
 800d810:	d8f0      	bhi.n	800d7f4 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800d812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d814:	1c5a      	adds	r2, r3, #1
 800d816:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d818:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d81a:	b2d2      	uxtb	r2, r2
 800d81c:	701a      	strb	r2, [r3, #0]
 800d81e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d820:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800d822:	697b      	ldr	r3, [r7, #20]
 800d824:	627b      	str	r3, [r7, #36]	@ 0x24
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	623b      	str	r3, [r7, #32]
 800d82a:	e00b      	b.n	800d844 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800d82c:	6a3b      	ldr	r3, [r7, #32]
 800d82e:	b2da      	uxtb	r2, r3
 800d830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d832:	1c59      	adds	r1, r3, #1
 800d834:	6279      	str	r1, [r7, #36]	@ 0x24
 800d836:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d83a:	b2d2      	uxtb	r2, r2
 800d83c:	701a      	strb	r2, [r3, #0]
 800d83e:	6a3b      	ldr	r3, [r7, #32]
 800d840:	09db      	lsrs	r3, r3, #7
 800d842:	623b      	str	r3, [r7, #32]
 800d844:	6a3b      	ldr	r3, [r7, #32]
 800d846:	2b7f      	cmp	r3, #127	@ 0x7f
 800d848:	d8f0      	bhi.n	800d82c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800d84a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d84c:	1c5a      	adds	r2, r3, #1
 800d84e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d850:	6a3a      	ldr	r2, [r7, #32]
 800d852:	b2d2      	uxtb	r2, r2
 800d854:	701a      	strb	r2, [r3, #0]
 800d856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d858:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d85a:	68fa      	ldr	r2, [r7, #12]
 800d85c:	6979      	ldr	r1, [r7, #20]
 800d85e:	69b8      	ldr	r0, [r7, #24]
 800d860:	f7ff fcd4 	bl	800d20c <_SendPacket>
  RECORD_END();
 800d864:	69fb      	ldr	r3, [r7, #28]
 800d866:	f383 8811 	msr	BASEPRI, r3
}
 800d86a:	bf00      	nop
 800d86c:	3730      	adds	r7, #48	@ 0x30
 800d86e:	46bd      	mov	sp, r7
 800d870:	bd80      	pop	{r7, pc}
 800d872:	bf00      	nop
 800d874:	20002268 	.word	0x20002268

0800d878 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800d878:	b580      	push	{r7, lr}
 800d87a:	b08c      	sub	sp, #48	@ 0x30
 800d87c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800d87e:	4b58      	ldr	r3, [pc, #352]	@ (800d9e0 <SEGGER_SYSVIEW_Start+0x168>)
 800d880:	2201      	movs	r2, #1
 800d882:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800d884:	f3ef 8311 	mrs	r3, BASEPRI
 800d888:	f04f 0120 	mov.w	r1, #32
 800d88c:	f381 8811 	msr	BASEPRI, r1
 800d890:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800d892:	4b53      	ldr	r3, [pc, #332]	@ (800d9e0 <SEGGER_SYSVIEW_Start+0x168>)
 800d894:	785b      	ldrb	r3, [r3, #1]
 800d896:	220a      	movs	r2, #10
 800d898:	4952      	ldr	r1, [pc, #328]	@ (800d9e4 <SEGGER_SYSVIEW_Start+0x16c>)
 800d89a:	4618      	mov	r0, r3
 800d89c:	f7f2 fcb0 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800d8a6:	200a      	movs	r0, #10
 800d8a8:	f7ff ff32 	bl	800d710 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800d8ac:	f3ef 8311 	mrs	r3, BASEPRI
 800d8b0:	f04f 0120 	mov.w	r1, #32
 800d8b4:	f381 8811 	msr	BASEPRI, r1
 800d8b8:	60bb      	str	r3, [r7, #8]
 800d8ba:	484b      	ldr	r0, [pc, #300]	@ (800d9e8 <SEGGER_SYSVIEW_Start+0x170>)
 800d8bc:	f7ff fbba 	bl	800d034 <_PreparePacket>
 800d8c0:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d8ca:	4b45      	ldr	r3, [pc, #276]	@ (800d9e0 <SEGGER_SYSVIEW_Start+0x168>)
 800d8cc:	685b      	ldr	r3, [r3, #4]
 800d8ce:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d8d0:	e00b      	b.n	800d8ea <SEGGER_SYSVIEW_Start+0x72>
 800d8d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8d4:	b2da      	uxtb	r2, r3
 800d8d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8d8:	1c59      	adds	r1, r3, #1
 800d8da:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d8dc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d8e0:	b2d2      	uxtb	r2, r2
 800d8e2:	701a      	strb	r2, [r3, #0]
 800d8e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8e6:	09db      	lsrs	r3, r3, #7
 800d8e8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d8ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8ec:	2b7f      	cmp	r3, #127	@ 0x7f
 800d8ee:	d8f0      	bhi.n	800d8d2 <SEGGER_SYSVIEW_Start+0x5a>
 800d8f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8f2:	1c5a      	adds	r2, r3, #1
 800d8f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d8f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d8f8:	b2d2      	uxtb	r2, r2
 800d8fa:	701a      	strb	r2, [r3, #0]
 800d8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8fe:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800d900:	683b      	ldr	r3, [r7, #0]
 800d902:	627b      	str	r3, [r7, #36]	@ 0x24
 800d904:	4b36      	ldr	r3, [pc, #216]	@ (800d9e0 <SEGGER_SYSVIEW_Start+0x168>)
 800d906:	689b      	ldr	r3, [r3, #8]
 800d908:	623b      	str	r3, [r7, #32]
 800d90a:	e00b      	b.n	800d924 <SEGGER_SYSVIEW_Start+0xac>
 800d90c:	6a3b      	ldr	r3, [r7, #32]
 800d90e:	b2da      	uxtb	r2, r3
 800d910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d912:	1c59      	adds	r1, r3, #1
 800d914:	6279      	str	r1, [r7, #36]	@ 0x24
 800d916:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d91a:	b2d2      	uxtb	r2, r2
 800d91c:	701a      	strb	r2, [r3, #0]
 800d91e:	6a3b      	ldr	r3, [r7, #32]
 800d920:	09db      	lsrs	r3, r3, #7
 800d922:	623b      	str	r3, [r7, #32]
 800d924:	6a3b      	ldr	r3, [r7, #32]
 800d926:	2b7f      	cmp	r3, #127	@ 0x7f
 800d928:	d8f0      	bhi.n	800d90c <SEGGER_SYSVIEW_Start+0x94>
 800d92a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d92c:	1c5a      	adds	r2, r3, #1
 800d92e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d930:	6a3a      	ldr	r2, [r7, #32]
 800d932:	b2d2      	uxtb	r2, r2
 800d934:	701a      	strb	r2, [r3, #0]
 800d936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d938:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800d93a:	683b      	ldr	r3, [r7, #0]
 800d93c:	61fb      	str	r3, [r7, #28]
 800d93e:	4b28      	ldr	r3, [pc, #160]	@ (800d9e0 <SEGGER_SYSVIEW_Start+0x168>)
 800d940:	691b      	ldr	r3, [r3, #16]
 800d942:	61bb      	str	r3, [r7, #24]
 800d944:	e00b      	b.n	800d95e <SEGGER_SYSVIEW_Start+0xe6>
 800d946:	69bb      	ldr	r3, [r7, #24]
 800d948:	b2da      	uxtb	r2, r3
 800d94a:	69fb      	ldr	r3, [r7, #28]
 800d94c:	1c59      	adds	r1, r3, #1
 800d94e:	61f9      	str	r1, [r7, #28]
 800d950:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d954:	b2d2      	uxtb	r2, r2
 800d956:	701a      	strb	r2, [r3, #0]
 800d958:	69bb      	ldr	r3, [r7, #24]
 800d95a:	09db      	lsrs	r3, r3, #7
 800d95c:	61bb      	str	r3, [r7, #24]
 800d95e:	69bb      	ldr	r3, [r7, #24]
 800d960:	2b7f      	cmp	r3, #127	@ 0x7f
 800d962:	d8f0      	bhi.n	800d946 <SEGGER_SYSVIEW_Start+0xce>
 800d964:	69fb      	ldr	r3, [r7, #28]
 800d966:	1c5a      	adds	r2, r3, #1
 800d968:	61fa      	str	r2, [r7, #28]
 800d96a:	69ba      	ldr	r2, [r7, #24]
 800d96c:	b2d2      	uxtb	r2, r2
 800d96e:	701a      	strb	r2, [r3, #0]
 800d970:	69fb      	ldr	r3, [r7, #28]
 800d972:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800d974:	683b      	ldr	r3, [r7, #0]
 800d976:	617b      	str	r3, [r7, #20]
 800d978:	2300      	movs	r3, #0
 800d97a:	613b      	str	r3, [r7, #16]
 800d97c:	e00b      	b.n	800d996 <SEGGER_SYSVIEW_Start+0x11e>
 800d97e:	693b      	ldr	r3, [r7, #16]
 800d980:	b2da      	uxtb	r2, r3
 800d982:	697b      	ldr	r3, [r7, #20]
 800d984:	1c59      	adds	r1, r3, #1
 800d986:	6179      	str	r1, [r7, #20]
 800d988:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d98c:	b2d2      	uxtb	r2, r2
 800d98e:	701a      	strb	r2, [r3, #0]
 800d990:	693b      	ldr	r3, [r7, #16]
 800d992:	09db      	lsrs	r3, r3, #7
 800d994:	613b      	str	r3, [r7, #16]
 800d996:	693b      	ldr	r3, [r7, #16]
 800d998:	2b7f      	cmp	r3, #127	@ 0x7f
 800d99a:	d8f0      	bhi.n	800d97e <SEGGER_SYSVIEW_Start+0x106>
 800d99c:	697b      	ldr	r3, [r7, #20]
 800d99e:	1c5a      	adds	r2, r3, #1
 800d9a0:	617a      	str	r2, [r7, #20]
 800d9a2:	693a      	ldr	r2, [r7, #16]
 800d9a4:	b2d2      	uxtb	r2, r2
 800d9a6:	701a      	strb	r2, [r3, #0]
 800d9a8:	697b      	ldr	r3, [r7, #20]
 800d9aa:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800d9ac:	2218      	movs	r2, #24
 800d9ae:	6839      	ldr	r1, [r7, #0]
 800d9b0:	6878      	ldr	r0, [r7, #4]
 800d9b2:	f7ff fc2b 	bl	800d20c <_SendPacket>
      RECORD_END();
 800d9b6:	68bb      	ldr	r3, [r7, #8]
 800d9b8:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800d9bc:	4b08      	ldr	r3, [pc, #32]	@ (800d9e0 <SEGGER_SYSVIEW_Start+0x168>)
 800d9be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d002      	beq.n	800d9ca <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800d9c4:	4b06      	ldr	r3, [pc, #24]	@ (800d9e0 <SEGGER_SYSVIEW_Start+0x168>)
 800d9c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9c8:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800d9ca:	f000 f9eb 	bl	800dda4 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800d9ce:	f000 f9b1 	bl	800dd34 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800d9d2:	f000 fc11 	bl	800e1f8 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800d9d6:	bf00      	nop
 800d9d8:	3730      	adds	r7, #48	@ 0x30
 800d9da:	46bd      	mov	sp, r7
 800d9dc:	bd80      	pop	{r7, pc}
 800d9de:	bf00      	nop
 800d9e0:	20002238 	.word	0x20002238
 800d9e4:	08014a70 	.word	0x08014a70
 800d9e8:	20002268 	.word	0x20002268

0800d9ec <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800d9ec:	b580      	push	{r7, lr}
 800d9ee:	b082      	sub	sp, #8
 800d9f0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d9f2:	f3ef 8311 	mrs	r3, BASEPRI
 800d9f6:	f04f 0120 	mov.w	r1, #32
 800d9fa:	f381 8811 	msr	BASEPRI, r1
 800d9fe:	607b      	str	r3, [r7, #4]
 800da00:	480b      	ldr	r0, [pc, #44]	@ (800da30 <SEGGER_SYSVIEW_Stop+0x44>)
 800da02:	f7ff fb17 	bl	800d034 <_PreparePacket>
 800da06:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800da08:	4b0a      	ldr	r3, [pc, #40]	@ (800da34 <SEGGER_SYSVIEW_Stop+0x48>)
 800da0a:	781b      	ldrb	r3, [r3, #0]
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d007      	beq.n	800da20 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800da10:	220b      	movs	r2, #11
 800da12:	6839      	ldr	r1, [r7, #0]
 800da14:	6838      	ldr	r0, [r7, #0]
 800da16:	f7ff fbf9 	bl	800d20c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800da1a:	4b06      	ldr	r3, [pc, #24]	@ (800da34 <SEGGER_SYSVIEW_Stop+0x48>)
 800da1c:	2200      	movs	r2, #0
 800da1e:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	f383 8811 	msr	BASEPRI, r3
}
 800da26:	bf00      	nop
 800da28:	3708      	adds	r7, #8
 800da2a:	46bd      	mov	sp, r7
 800da2c:	bd80      	pop	{r7, pc}
 800da2e:	bf00      	nop
 800da30:	20002268 	.word	0x20002268
 800da34:	20002238 	.word	0x20002238

0800da38 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800da38:	b580      	push	{r7, lr}
 800da3a:	b08c      	sub	sp, #48	@ 0x30
 800da3c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800da3e:	f3ef 8311 	mrs	r3, BASEPRI
 800da42:	f04f 0120 	mov.w	r1, #32
 800da46:	f381 8811 	msr	BASEPRI, r1
 800da4a:	60fb      	str	r3, [r7, #12]
 800da4c:	4845      	ldr	r0, [pc, #276]	@ (800db64 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800da4e:	f7ff faf1 	bl	800d034 <_PreparePacket>
 800da52:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800da54:	68bb      	ldr	r3, [r7, #8]
 800da56:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800da5c:	4b42      	ldr	r3, [pc, #264]	@ (800db68 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800da5e:	685b      	ldr	r3, [r3, #4]
 800da60:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da62:	e00b      	b.n	800da7c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800da64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da66:	b2da      	uxtb	r2, r3
 800da68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da6a:	1c59      	adds	r1, r3, #1
 800da6c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800da6e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800da72:	b2d2      	uxtb	r2, r2
 800da74:	701a      	strb	r2, [r3, #0]
 800da76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da78:	09db      	lsrs	r3, r3, #7
 800da7a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da7e:	2b7f      	cmp	r3, #127	@ 0x7f
 800da80:	d8f0      	bhi.n	800da64 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800da82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da84:	1c5a      	adds	r2, r3, #1
 800da86:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800da88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da8a:	b2d2      	uxtb	r2, r2
 800da8c:	701a      	strb	r2, [r3, #0]
 800da8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da90:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	627b      	str	r3, [r7, #36]	@ 0x24
 800da96:	4b34      	ldr	r3, [pc, #208]	@ (800db68 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800da98:	689b      	ldr	r3, [r3, #8]
 800da9a:	623b      	str	r3, [r7, #32]
 800da9c:	e00b      	b.n	800dab6 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800da9e:	6a3b      	ldr	r3, [r7, #32]
 800daa0:	b2da      	uxtb	r2, r3
 800daa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa4:	1c59      	adds	r1, r3, #1
 800daa6:	6279      	str	r1, [r7, #36]	@ 0x24
 800daa8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800daac:	b2d2      	uxtb	r2, r2
 800daae:	701a      	strb	r2, [r3, #0]
 800dab0:	6a3b      	ldr	r3, [r7, #32]
 800dab2:	09db      	lsrs	r3, r3, #7
 800dab4:	623b      	str	r3, [r7, #32]
 800dab6:	6a3b      	ldr	r3, [r7, #32]
 800dab8:	2b7f      	cmp	r3, #127	@ 0x7f
 800daba:	d8f0      	bhi.n	800da9e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800dabc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dabe:	1c5a      	adds	r2, r3, #1
 800dac0:	627a      	str	r2, [r7, #36]	@ 0x24
 800dac2:	6a3a      	ldr	r2, [r7, #32]
 800dac4:	b2d2      	uxtb	r2, r2
 800dac6:	701a      	strb	r2, [r3, #0]
 800dac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daca:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	61fb      	str	r3, [r7, #28]
 800dad0:	4b25      	ldr	r3, [pc, #148]	@ (800db68 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dad2:	691b      	ldr	r3, [r3, #16]
 800dad4:	61bb      	str	r3, [r7, #24]
 800dad6:	e00b      	b.n	800daf0 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800dad8:	69bb      	ldr	r3, [r7, #24]
 800dada:	b2da      	uxtb	r2, r3
 800dadc:	69fb      	ldr	r3, [r7, #28]
 800dade:	1c59      	adds	r1, r3, #1
 800dae0:	61f9      	str	r1, [r7, #28]
 800dae2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dae6:	b2d2      	uxtb	r2, r2
 800dae8:	701a      	strb	r2, [r3, #0]
 800daea:	69bb      	ldr	r3, [r7, #24]
 800daec:	09db      	lsrs	r3, r3, #7
 800daee:	61bb      	str	r3, [r7, #24]
 800daf0:	69bb      	ldr	r3, [r7, #24]
 800daf2:	2b7f      	cmp	r3, #127	@ 0x7f
 800daf4:	d8f0      	bhi.n	800dad8 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800daf6:	69fb      	ldr	r3, [r7, #28]
 800daf8:	1c5a      	adds	r2, r3, #1
 800dafa:	61fa      	str	r2, [r7, #28]
 800dafc:	69ba      	ldr	r2, [r7, #24]
 800dafe:	b2d2      	uxtb	r2, r2
 800db00:	701a      	strb	r2, [r3, #0]
 800db02:	69fb      	ldr	r3, [r7, #28]
 800db04:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	617b      	str	r3, [r7, #20]
 800db0a:	2300      	movs	r3, #0
 800db0c:	613b      	str	r3, [r7, #16]
 800db0e:	e00b      	b.n	800db28 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800db10:	693b      	ldr	r3, [r7, #16]
 800db12:	b2da      	uxtb	r2, r3
 800db14:	697b      	ldr	r3, [r7, #20]
 800db16:	1c59      	adds	r1, r3, #1
 800db18:	6179      	str	r1, [r7, #20]
 800db1a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800db1e:	b2d2      	uxtb	r2, r2
 800db20:	701a      	strb	r2, [r3, #0]
 800db22:	693b      	ldr	r3, [r7, #16]
 800db24:	09db      	lsrs	r3, r3, #7
 800db26:	613b      	str	r3, [r7, #16]
 800db28:	693b      	ldr	r3, [r7, #16]
 800db2a:	2b7f      	cmp	r3, #127	@ 0x7f
 800db2c:	d8f0      	bhi.n	800db10 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800db2e:	697b      	ldr	r3, [r7, #20]
 800db30:	1c5a      	adds	r2, r3, #1
 800db32:	617a      	str	r2, [r7, #20]
 800db34:	693a      	ldr	r2, [r7, #16]
 800db36:	b2d2      	uxtb	r2, r2
 800db38:	701a      	strb	r2, [r3, #0]
 800db3a:	697b      	ldr	r3, [r7, #20]
 800db3c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800db3e:	2218      	movs	r2, #24
 800db40:	6879      	ldr	r1, [r7, #4]
 800db42:	68b8      	ldr	r0, [r7, #8]
 800db44:	f7ff fb62 	bl	800d20c <_SendPacket>
  RECORD_END();
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800db4e:	4b06      	ldr	r3, [pc, #24]	@ (800db68 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800db50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db52:	2b00      	cmp	r3, #0
 800db54:	d002      	beq.n	800db5c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800db56:	4b04      	ldr	r3, [pc, #16]	@ (800db68 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800db58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db5a:	4798      	blx	r3
  }
}
 800db5c:	bf00      	nop
 800db5e:	3730      	adds	r7, #48	@ 0x30
 800db60:	46bd      	mov	sp, r7
 800db62:	bd80      	pop	{r7, pc}
 800db64:	20002268 	.word	0x20002268
 800db68:	20002238 	.word	0x20002238

0800db6c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800db6c:	b580      	push	{r7, lr}
 800db6e:	b092      	sub	sp, #72	@ 0x48
 800db70:	af00      	add	r7, sp, #0
 800db72:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800db74:	f3ef 8311 	mrs	r3, BASEPRI
 800db78:	f04f 0120 	mov.w	r1, #32
 800db7c:	f381 8811 	msr	BASEPRI, r1
 800db80:	617b      	str	r3, [r7, #20]
 800db82:	486a      	ldr	r0, [pc, #424]	@ (800dd2c <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800db84:	f7ff fa56 	bl	800d034 <_PreparePacket>
 800db88:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800db8a:	693b      	ldr	r3, [r7, #16]
 800db8c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	647b      	str	r3, [r7, #68]	@ 0x44
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	681a      	ldr	r2, [r3, #0]
 800db96:	4b66      	ldr	r3, [pc, #408]	@ (800dd30 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800db98:	691b      	ldr	r3, [r3, #16]
 800db9a:	1ad3      	subs	r3, r2, r3
 800db9c:	643b      	str	r3, [r7, #64]	@ 0x40
 800db9e:	e00b      	b.n	800dbb8 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800dba0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dba2:	b2da      	uxtb	r2, r3
 800dba4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dba6:	1c59      	adds	r1, r3, #1
 800dba8:	6479      	str	r1, [r7, #68]	@ 0x44
 800dbaa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dbae:	b2d2      	uxtb	r2, r2
 800dbb0:	701a      	strb	r2, [r3, #0]
 800dbb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dbb4:	09db      	lsrs	r3, r3, #7
 800dbb6:	643b      	str	r3, [r7, #64]	@ 0x40
 800dbb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dbba:	2b7f      	cmp	r3, #127	@ 0x7f
 800dbbc:	d8f0      	bhi.n	800dba0 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800dbbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dbc0:	1c5a      	adds	r2, r3, #1
 800dbc2:	647a      	str	r2, [r7, #68]	@ 0x44
 800dbc4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dbc6:	b2d2      	uxtb	r2, r2
 800dbc8:	701a      	strb	r2, [r3, #0]
 800dbca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dbcc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	689b      	ldr	r3, [r3, #8]
 800dbd6:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dbd8:	e00b      	b.n	800dbf2 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800dbda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbdc:	b2da      	uxtb	r2, r3
 800dbde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dbe0:	1c59      	adds	r1, r3, #1
 800dbe2:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800dbe4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dbe8:	b2d2      	uxtb	r2, r2
 800dbea:	701a      	strb	r2, [r3, #0]
 800dbec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbee:	09db      	lsrs	r3, r3, #7
 800dbf0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dbf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dbf4:	2b7f      	cmp	r3, #127	@ 0x7f
 800dbf6:	d8f0      	bhi.n	800dbda <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800dbf8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dbfa:	1c5a      	adds	r2, r3, #1
 800dbfc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800dbfe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dc00:	b2d2      	uxtb	r2, r2
 800dc02:	701a      	strb	r2, [r3, #0]
 800dc04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dc06:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	685b      	ldr	r3, [r3, #4]
 800dc0c:	2220      	movs	r2, #32
 800dc0e:	4619      	mov	r1, r3
 800dc10:	68f8      	ldr	r0, [r7, #12]
 800dc12:	f7ff f9c1 	bl	800cf98 <_EncodeStr>
 800dc16:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800dc18:	2209      	movs	r2, #9
 800dc1a:	68f9      	ldr	r1, [r7, #12]
 800dc1c:	6938      	ldr	r0, [r7, #16]
 800dc1e:	f7ff faf5 	bl	800d20c <_SendPacket>
  //
  pPayload = pPayloadStart;
 800dc22:	693b      	ldr	r3, [r7, #16]
 800dc24:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	637b      	str	r3, [r7, #52]	@ 0x34
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681a      	ldr	r2, [r3, #0]
 800dc2e:	4b40      	ldr	r3, [pc, #256]	@ (800dd30 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800dc30:	691b      	ldr	r3, [r3, #16]
 800dc32:	1ad3      	subs	r3, r2, r3
 800dc34:	633b      	str	r3, [r7, #48]	@ 0x30
 800dc36:	e00b      	b.n	800dc50 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800dc38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc3a:	b2da      	uxtb	r2, r3
 800dc3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc3e:	1c59      	adds	r1, r3, #1
 800dc40:	6379      	str	r1, [r7, #52]	@ 0x34
 800dc42:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dc46:	b2d2      	uxtb	r2, r2
 800dc48:	701a      	strb	r2, [r3, #0]
 800dc4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc4c:	09db      	lsrs	r3, r3, #7
 800dc4e:	633b      	str	r3, [r7, #48]	@ 0x30
 800dc50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc52:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc54:	d8f0      	bhi.n	800dc38 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800dc56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc58:	1c5a      	adds	r2, r3, #1
 800dc5a:	637a      	str	r2, [r7, #52]	@ 0x34
 800dc5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dc5e:	b2d2      	uxtb	r2, r2
 800dc60:	701a      	strb	r2, [r3, #0]
 800dc62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dc64:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	68db      	ldr	r3, [r3, #12]
 800dc6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dc70:	e00b      	b.n	800dc8a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800dc72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc74:	b2da      	uxtb	r2, r3
 800dc76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc78:	1c59      	adds	r1, r3, #1
 800dc7a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800dc7c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dc80:	b2d2      	uxtb	r2, r2
 800dc82:	701a      	strb	r2, [r3, #0]
 800dc84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc86:	09db      	lsrs	r3, r3, #7
 800dc88:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dc8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc8c:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc8e:	d8f0      	bhi.n	800dc72 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800dc90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc92:	1c5a      	adds	r2, r3, #1
 800dc94:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dc96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc98:	b2d2      	uxtb	r2, r2
 800dc9a:	701a      	strb	r2, [r3, #0]
 800dc9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc9e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800dca0:	68fb      	ldr	r3, [r7, #12]
 800dca2:	627b      	str	r3, [r7, #36]	@ 0x24
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	691b      	ldr	r3, [r3, #16]
 800dca8:	623b      	str	r3, [r7, #32]
 800dcaa:	e00b      	b.n	800dcc4 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800dcac:	6a3b      	ldr	r3, [r7, #32]
 800dcae:	b2da      	uxtb	r2, r3
 800dcb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcb2:	1c59      	adds	r1, r3, #1
 800dcb4:	6279      	str	r1, [r7, #36]	@ 0x24
 800dcb6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dcba:	b2d2      	uxtb	r2, r2
 800dcbc:	701a      	strb	r2, [r3, #0]
 800dcbe:	6a3b      	ldr	r3, [r7, #32]
 800dcc0:	09db      	lsrs	r3, r3, #7
 800dcc2:	623b      	str	r3, [r7, #32]
 800dcc4:	6a3b      	ldr	r3, [r7, #32]
 800dcc6:	2b7f      	cmp	r3, #127	@ 0x7f
 800dcc8:	d8f0      	bhi.n	800dcac <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800dcca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dccc:	1c5a      	adds	r2, r3, #1
 800dcce:	627a      	str	r2, [r7, #36]	@ 0x24
 800dcd0:	6a3a      	ldr	r2, [r7, #32]
 800dcd2:	b2d2      	uxtb	r2, r2
 800dcd4:	701a      	strb	r2, [r3, #0]
 800dcd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dcd8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 800dcda:	68fb      	ldr	r3, [r7, #12]
 800dcdc:	61fb      	str	r3, [r7, #28]
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	695b      	ldr	r3, [r3, #20]
 800dce2:	61bb      	str	r3, [r7, #24]
 800dce4:	e00b      	b.n	800dcfe <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 800dce6:	69bb      	ldr	r3, [r7, #24]
 800dce8:	b2da      	uxtb	r2, r3
 800dcea:	69fb      	ldr	r3, [r7, #28]
 800dcec:	1c59      	adds	r1, r3, #1
 800dcee:	61f9      	str	r1, [r7, #28]
 800dcf0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dcf4:	b2d2      	uxtb	r2, r2
 800dcf6:	701a      	strb	r2, [r3, #0]
 800dcf8:	69bb      	ldr	r3, [r7, #24]
 800dcfa:	09db      	lsrs	r3, r3, #7
 800dcfc:	61bb      	str	r3, [r7, #24]
 800dcfe:	69bb      	ldr	r3, [r7, #24]
 800dd00:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd02:	d8f0      	bhi.n	800dce6 <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 800dd04:	69fb      	ldr	r3, [r7, #28]
 800dd06:	1c5a      	adds	r2, r3, #1
 800dd08:	61fa      	str	r2, [r7, #28]
 800dd0a:	69ba      	ldr	r2, [r7, #24]
 800dd0c:	b2d2      	uxtb	r2, r2
 800dd0e:	701a      	strb	r2, [r3, #0]
 800dd10:	69fb      	ldr	r3, [r7, #28]
 800dd12:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800dd14:	2215      	movs	r2, #21
 800dd16:	68f9      	ldr	r1, [r7, #12]
 800dd18:	6938      	ldr	r0, [r7, #16]
 800dd1a:	f7ff fa77 	bl	800d20c <_SendPacket>
  RECORD_END();
 800dd1e:	697b      	ldr	r3, [r7, #20]
 800dd20:	f383 8811 	msr	BASEPRI, r3
}
 800dd24:	bf00      	nop
 800dd26:	3748      	adds	r7, #72	@ 0x48
 800dd28:	46bd      	mov	sp, r7
 800dd2a:	bd80      	pop	{r7, pc}
 800dd2c:	20002268 	.word	0x20002268
 800dd30:	20002238 	.word	0x20002238

0800dd34 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800dd34:	b580      	push	{r7, lr}
 800dd36:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800dd38:	4b07      	ldr	r3, [pc, #28]	@ (800dd58 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800dd3a:	6a1b      	ldr	r3, [r3, #32]
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	d008      	beq.n	800dd52 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800dd40:	4b05      	ldr	r3, [pc, #20]	@ (800dd58 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800dd42:	6a1b      	ldr	r3, [r3, #32]
 800dd44:	685b      	ldr	r3, [r3, #4]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d003      	beq.n	800dd52 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800dd4a:	4b03      	ldr	r3, [pc, #12]	@ (800dd58 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800dd4c:	6a1b      	ldr	r3, [r3, #32]
 800dd4e:	685b      	ldr	r3, [r3, #4]
 800dd50:	4798      	blx	r3
  }
}
 800dd52:	bf00      	nop
 800dd54:	bd80      	pop	{r7, pc}
 800dd56:	bf00      	nop
 800dd58:	20002238 	.word	0x20002238

0800dd5c <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800dd5c:	b580      	push	{r7, lr}
 800dd5e:	b086      	sub	sp, #24
 800dd60:	af00      	add	r7, sp, #0
 800dd62:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800dd64:	f3ef 8311 	mrs	r3, BASEPRI
 800dd68:	f04f 0120 	mov.w	r1, #32
 800dd6c:	f381 8811 	msr	BASEPRI, r1
 800dd70:	617b      	str	r3, [r7, #20]
 800dd72:	480b      	ldr	r0, [pc, #44]	@ (800dda0 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800dd74:	f7ff f95e 	bl	800d034 <_PreparePacket>
 800dd78:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800dd7a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800dd7e:	6879      	ldr	r1, [r7, #4]
 800dd80:	6938      	ldr	r0, [r7, #16]
 800dd82:	f7ff f909 	bl	800cf98 <_EncodeStr>
 800dd86:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800dd88:	220e      	movs	r2, #14
 800dd8a:	68f9      	ldr	r1, [r7, #12]
 800dd8c:	6938      	ldr	r0, [r7, #16]
 800dd8e:	f7ff fa3d 	bl	800d20c <_SendPacket>
  RECORD_END();
 800dd92:	697b      	ldr	r3, [r7, #20]
 800dd94:	f383 8811 	msr	BASEPRI, r3
}
 800dd98:	bf00      	nop
 800dd9a:	3718      	adds	r7, #24
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	bd80      	pop	{r7, pc}
 800dda0:	20002268 	.word	0x20002268

0800dda4 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800dda4:	b590      	push	{r4, r7, lr}
 800dda6:	b083      	sub	sp, #12
 800dda8:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800ddaa:	4b15      	ldr	r3, [pc, #84]	@ (800de00 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ddac:	6a1b      	ldr	r3, [r3, #32]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d01a      	beq.n	800dde8 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800ddb2:	4b13      	ldr	r3, [pc, #76]	@ (800de00 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ddb4:	6a1b      	ldr	r3, [r3, #32]
 800ddb6:	681b      	ldr	r3, [r3, #0]
 800ddb8:	2b00      	cmp	r3, #0
 800ddba:	d015      	beq.n	800dde8 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800ddbc:	4b10      	ldr	r3, [pc, #64]	@ (800de00 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800ddbe:	6a1b      	ldr	r3, [r3, #32]
 800ddc0:	681b      	ldr	r3, [r3, #0]
 800ddc2:	4798      	blx	r3
 800ddc4:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800ddc8:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800ddca:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ddce:	f04f 0200 	mov.w	r2, #0
 800ddd2:	f04f 0300 	mov.w	r3, #0
 800ddd6:	000a      	movs	r2, r1
 800ddd8:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800ddda:	4613      	mov	r3, r2
 800dddc:	461a      	mov	r2, r3
 800ddde:	4621      	mov	r1, r4
 800dde0:	200d      	movs	r0, #13
 800dde2:	f7ff fcef 	bl	800d7c4 <SEGGER_SYSVIEW_RecordU32x2>
 800dde6:	e006      	b.n	800ddf6 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800dde8:	4b06      	ldr	r3, [pc, #24]	@ (800de04 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800ddea:	681b      	ldr	r3, [r3, #0]
 800ddec:	4619      	mov	r1, r3
 800ddee:	200c      	movs	r0, #12
 800ddf0:	f7ff fcac 	bl	800d74c <SEGGER_SYSVIEW_RecordU32>
  }
}
 800ddf4:	bf00      	nop
 800ddf6:	bf00      	nop
 800ddf8:	370c      	adds	r7, #12
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	bd90      	pop	{r4, r7, pc}
 800ddfe:	bf00      	nop
 800de00:	20002238 	.word	0x20002238
 800de04:	e0001004 	.word	0xe0001004

0800de08 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800de08:	b580      	push	{r7, lr}
 800de0a:	b086      	sub	sp, #24
 800de0c:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800de0e:	f3ef 8311 	mrs	r3, BASEPRI
 800de12:	f04f 0120 	mov.w	r1, #32
 800de16:	f381 8811 	msr	BASEPRI, r1
 800de1a:	60fb      	str	r3, [r7, #12]
 800de1c:	4819      	ldr	r0, [pc, #100]	@ (800de84 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800de1e:	f7ff f909 	bl	800d034 <_PreparePacket>
 800de22:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800de24:	68bb      	ldr	r3, [r7, #8]
 800de26:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800de28:	4b17      	ldr	r3, [pc, #92]	@ (800de88 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de30:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	617b      	str	r3, [r7, #20]
 800de36:	683b      	ldr	r3, [r7, #0]
 800de38:	613b      	str	r3, [r7, #16]
 800de3a:	e00b      	b.n	800de54 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800de3c:	693b      	ldr	r3, [r7, #16]
 800de3e:	b2da      	uxtb	r2, r3
 800de40:	697b      	ldr	r3, [r7, #20]
 800de42:	1c59      	adds	r1, r3, #1
 800de44:	6179      	str	r1, [r7, #20]
 800de46:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de4a:	b2d2      	uxtb	r2, r2
 800de4c:	701a      	strb	r2, [r3, #0]
 800de4e:	693b      	ldr	r3, [r7, #16]
 800de50:	09db      	lsrs	r3, r3, #7
 800de52:	613b      	str	r3, [r7, #16]
 800de54:	693b      	ldr	r3, [r7, #16]
 800de56:	2b7f      	cmp	r3, #127	@ 0x7f
 800de58:	d8f0      	bhi.n	800de3c <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800de5a:	697b      	ldr	r3, [r7, #20]
 800de5c:	1c5a      	adds	r2, r3, #1
 800de5e:	617a      	str	r2, [r7, #20]
 800de60:	693a      	ldr	r2, [r7, #16]
 800de62:	b2d2      	uxtb	r2, r2
 800de64:	701a      	strb	r2, [r3, #0]
 800de66:	697b      	ldr	r3, [r7, #20]
 800de68:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800de6a:	2202      	movs	r2, #2
 800de6c:	6879      	ldr	r1, [r7, #4]
 800de6e:	68b8      	ldr	r0, [r7, #8]
 800de70:	f7ff f9cc 	bl	800d20c <_SendPacket>
  RECORD_END();
 800de74:	68fb      	ldr	r3, [r7, #12]
 800de76:	f383 8811 	msr	BASEPRI, r3
}
 800de7a:	bf00      	nop
 800de7c:	3718      	adds	r7, #24
 800de7e:	46bd      	mov	sp, r7
 800de80:	bd80      	pop	{r7, pc}
 800de82:	bf00      	nop
 800de84:	20002268 	.word	0x20002268
 800de88:	e000ed04 	.word	0xe000ed04

0800de8c <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800de8c:	b580      	push	{r7, lr}
 800de8e:	b082      	sub	sp, #8
 800de90:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800de92:	f3ef 8311 	mrs	r3, BASEPRI
 800de96:	f04f 0120 	mov.w	r1, #32
 800de9a:	f381 8811 	msr	BASEPRI, r1
 800de9e:	607b      	str	r3, [r7, #4]
 800dea0:	4807      	ldr	r0, [pc, #28]	@ (800dec0 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800dea2:	f7ff f8c7 	bl	800d034 <_PreparePacket>
 800dea6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800dea8:	2203      	movs	r2, #3
 800deaa:	6839      	ldr	r1, [r7, #0]
 800deac:	6838      	ldr	r0, [r7, #0]
 800deae:	f7ff f9ad 	bl	800d20c <_SendPacket>
  RECORD_END();
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	f383 8811 	msr	BASEPRI, r3
}
 800deb8:	bf00      	nop
 800deba:	3708      	adds	r7, #8
 800debc:	46bd      	mov	sp, r7
 800debe:	bd80      	pop	{r7, pc}
 800dec0:	20002268 	.word	0x20002268

0800dec4 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800dec4:	b580      	push	{r7, lr}
 800dec6:	b082      	sub	sp, #8
 800dec8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800deca:	f3ef 8311 	mrs	r3, BASEPRI
 800dece:	f04f 0120 	mov.w	r1, #32
 800ded2:	f381 8811 	msr	BASEPRI, r1
 800ded6:	607b      	str	r3, [r7, #4]
 800ded8:	4807      	ldr	r0, [pc, #28]	@ (800def8 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800deda:	f7ff f8ab 	bl	800d034 <_PreparePacket>
 800dede:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800dee0:	2211      	movs	r2, #17
 800dee2:	6839      	ldr	r1, [r7, #0]
 800dee4:	6838      	ldr	r0, [r7, #0]
 800dee6:	f7ff f991 	bl	800d20c <_SendPacket>
  RECORD_END();
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	f383 8811 	msr	BASEPRI, r3
}
 800def0:	bf00      	nop
 800def2:	3708      	adds	r7, #8
 800def4:	46bd      	mov	sp, r7
 800def6:	bd80      	pop	{r7, pc}
 800def8:	20002268 	.word	0x20002268

0800defc <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800defc:	b580      	push	{r7, lr}
 800defe:	b088      	sub	sp, #32
 800df00:	af00      	add	r7, sp, #0
 800df02:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800df04:	f3ef 8311 	mrs	r3, BASEPRI
 800df08:	f04f 0120 	mov.w	r1, #32
 800df0c:	f381 8811 	msr	BASEPRI, r1
 800df10:	617b      	str	r3, [r7, #20]
 800df12:	4819      	ldr	r0, [pc, #100]	@ (800df78 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800df14:	f7ff f88e 	bl	800d034 <_PreparePacket>
 800df18:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800df1a:	693b      	ldr	r3, [r7, #16]
 800df1c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800df1e:	4b17      	ldr	r3, [pc, #92]	@ (800df7c <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800df20:	691b      	ldr	r3, [r3, #16]
 800df22:	687a      	ldr	r2, [r7, #4]
 800df24:	1ad3      	subs	r3, r2, r3
 800df26:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	61fb      	str	r3, [r7, #28]
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	61bb      	str	r3, [r7, #24]
 800df30:	e00b      	b.n	800df4a <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800df32:	69bb      	ldr	r3, [r7, #24]
 800df34:	b2da      	uxtb	r2, r3
 800df36:	69fb      	ldr	r3, [r7, #28]
 800df38:	1c59      	adds	r1, r3, #1
 800df3a:	61f9      	str	r1, [r7, #28]
 800df3c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800df40:	b2d2      	uxtb	r2, r2
 800df42:	701a      	strb	r2, [r3, #0]
 800df44:	69bb      	ldr	r3, [r7, #24]
 800df46:	09db      	lsrs	r3, r3, #7
 800df48:	61bb      	str	r3, [r7, #24]
 800df4a:	69bb      	ldr	r3, [r7, #24]
 800df4c:	2b7f      	cmp	r3, #127	@ 0x7f
 800df4e:	d8f0      	bhi.n	800df32 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800df50:	69fb      	ldr	r3, [r7, #28]
 800df52:	1c5a      	adds	r2, r3, #1
 800df54:	61fa      	str	r2, [r7, #28]
 800df56:	69ba      	ldr	r2, [r7, #24]
 800df58:	b2d2      	uxtb	r2, r2
 800df5a:	701a      	strb	r2, [r3, #0]
 800df5c:	69fb      	ldr	r3, [r7, #28]
 800df5e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800df60:	2208      	movs	r2, #8
 800df62:	68f9      	ldr	r1, [r7, #12]
 800df64:	6938      	ldr	r0, [r7, #16]
 800df66:	f7ff f951 	bl	800d20c <_SendPacket>
  RECORD_END();
 800df6a:	697b      	ldr	r3, [r7, #20]
 800df6c:	f383 8811 	msr	BASEPRI, r3
}
 800df70:	bf00      	nop
 800df72:	3720      	adds	r7, #32
 800df74:	46bd      	mov	sp, r7
 800df76:	bd80      	pop	{r7, pc}
 800df78:	20002268 	.word	0x20002268
 800df7c:	20002238 	.word	0x20002238

0800df80 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800df80:	b580      	push	{r7, lr}
 800df82:	b088      	sub	sp, #32
 800df84:	af00      	add	r7, sp, #0
 800df86:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800df88:	f3ef 8311 	mrs	r3, BASEPRI
 800df8c:	f04f 0120 	mov.w	r1, #32
 800df90:	f381 8811 	msr	BASEPRI, r1
 800df94:	617b      	str	r3, [r7, #20]
 800df96:	4819      	ldr	r0, [pc, #100]	@ (800dffc <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800df98:	f7ff f84c 	bl	800d034 <_PreparePacket>
 800df9c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800df9e:	693b      	ldr	r3, [r7, #16]
 800dfa0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800dfa2:	4b17      	ldr	r3, [pc, #92]	@ (800e000 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800dfa4:	691b      	ldr	r3, [r3, #16]
 800dfa6:	687a      	ldr	r2, [r7, #4]
 800dfa8:	1ad3      	subs	r3, r2, r3
 800dfaa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800dfac:	68fb      	ldr	r3, [r7, #12]
 800dfae:	61fb      	str	r3, [r7, #28]
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	61bb      	str	r3, [r7, #24]
 800dfb4:	e00b      	b.n	800dfce <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800dfb6:	69bb      	ldr	r3, [r7, #24]
 800dfb8:	b2da      	uxtb	r2, r3
 800dfba:	69fb      	ldr	r3, [r7, #28]
 800dfbc:	1c59      	adds	r1, r3, #1
 800dfbe:	61f9      	str	r1, [r7, #28]
 800dfc0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dfc4:	b2d2      	uxtb	r2, r2
 800dfc6:	701a      	strb	r2, [r3, #0]
 800dfc8:	69bb      	ldr	r3, [r7, #24]
 800dfca:	09db      	lsrs	r3, r3, #7
 800dfcc:	61bb      	str	r3, [r7, #24]
 800dfce:	69bb      	ldr	r3, [r7, #24]
 800dfd0:	2b7f      	cmp	r3, #127	@ 0x7f
 800dfd2:	d8f0      	bhi.n	800dfb6 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800dfd4:	69fb      	ldr	r3, [r7, #28]
 800dfd6:	1c5a      	adds	r2, r3, #1
 800dfd8:	61fa      	str	r2, [r7, #28]
 800dfda:	69ba      	ldr	r2, [r7, #24]
 800dfdc:	b2d2      	uxtb	r2, r2
 800dfde:	701a      	strb	r2, [r3, #0]
 800dfe0:	69fb      	ldr	r3, [r7, #28]
 800dfe2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800dfe4:	2204      	movs	r2, #4
 800dfe6:	68f9      	ldr	r1, [r7, #12]
 800dfe8:	6938      	ldr	r0, [r7, #16]
 800dfea:	f7ff f90f 	bl	800d20c <_SendPacket>
  RECORD_END();
 800dfee:	697b      	ldr	r3, [r7, #20]
 800dff0:	f383 8811 	msr	BASEPRI, r3
}
 800dff4:	bf00      	nop
 800dff6:	3720      	adds	r7, #32
 800dff8:	46bd      	mov	sp, r7
 800dffa:	bd80      	pop	{r7, pc}
 800dffc:	20002268 	.word	0x20002268
 800e000:	20002238 	.word	0x20002238

0800e004 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800e004:	b580      	push	{r7, lr}
 800e006:	b088      	sub	sp, #32
 800e008:	af00      	add	r7, sp, #0
 800e00a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e00c:	f3ef 8311 	mrs	r3, BASEPRI
 800e010:	f04f 0120 	mov.w	r1, #32
 800e014:	f381 8811 	msr	BASEPRI, r1
 800e018:	617b      	str	r3, [r7, #20]
 800e01a:	4819      	ldr	r0, [pc, #100]	@ (800e080 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800e01c:	f7ff f80a 	bl	800d034 <_PreparePacket>
 800e020:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e022:	693b      	ldr	r3, [r7, #16]
 800e024:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e026:	4b17      	ldr	r3, [pc, #92]	@ (800e084 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800e028:	691b      	ldr	r3, [r3, #16]
 800e02a:	687a      	ldr	r2, [r7, #4]
 800e02c:	1ad3      	subs	r3, r2, r3
 800e02e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	61fb      	str	r3, [r7, #28]
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	61bb      	str	r3, [r7, #24]
 800e038:	e00b      	b.n	800e052 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800e03a:	69bb      	ldr	r3, [r7, #24]
 800e03c:	b2da      	uxtb	r2, r3
 800e03e:	69fb      	ldr	r3, [r7, #28]
 800e040:	1c59      	adds	r1, r3, #1
 800e042:	61f9      	str	r1, [r7, #28]
 800e044:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e048:	b2d2      	uxtb	r2, r2
 800e04a:	701a      	strb	r2, [r3, #0]
 800e04c:	69bb      	ldr	r3, [r7, #24]
 800e04e:	09db      	lsrs	r3, r3, #7
 800e050:	61bb      	str	r3, [r7, #24]
 800e052:	69bb      	ldr	r3, [r7, #24]
 800e054:	2b7f      	cmp	r3, #127	@ 0x7f
 800e056:	d8f0      	bhi.n	800e03a <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800e058:	69fb      	ldr	r3, [r7, #28]
 800e05a:	1c5a      	adds	r2, r3, #1
 800e05c:	61fa      	str	r2, [r7, #28]
 800e05e:	69ba      	ldr	r2, [r7, #24]
 800e060:	b2d2      	uxtb	r2, r2
 800e062:	701a      	strb	r2, [r3, #0]
 800e064:	69fb      	ldr	r3, [r7, #28]
 800e066:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800e068:	2206      	movs	r2, #6
 800e06a:	68f9      	ldr	r1, [r7, #12]
 800e06c:	6938      	ldr	r0, [r7, #16]
 800e06e:	f7ff f8cd 	bl	800d20c <_SendPacket>
  RECORD_END();
 800e072:	697b      	ldr	r3, [r7, #20]
 800e074:	f383 8811 	msr	BASEPRI, r3
}
 800e078:	bf00      	nop
 800e07a:	3720      	adds	r7, #32
 800e07c:	46bd      	mov	sp, r7
 800e07e:	bd80      	pop	{r7, pc}
 800e080:	20002268 	.word	0x20002268
 800e084:	20002238 	.word	0x20002238

0800e088 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800e088:	b480      	push	{r7}
 800e08a:	b083      	sub	sp, #12
 800e08c:	af00      	add	r7, sp, #0
 800e08e:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800e090:	4b04      	ldr	r3, [pc, #16]	@ (800e0a4 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800e092:	691b      	ldr	r3, [r3, #16]
 800e094:	687a      	ldr	r2, [r7, #4]
 800e096:	1ad3      	subs	r3, r2, r3
}
 800e098:	4618      	mov	r0, r3
 800e09a:	370c      	adds	r7, #12
 800e09c:	46bd      	mov	sp, r7
 800e09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a2:	4770      	bx	lr
 800e0a4:	20002238 	.word	0x20002238

0800e0a8 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b08c      	sub	sp, #48	@ 0x30
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	4603      	mov	r3, r0
 800e0b0:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800e0b2:	4b40      	ldr	r3, [pc, #256]	@ (800e1b4 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800e0b4:	681b      	ldr	r3, [r3, #0]
 800e0b6:	2b00      	cmp	r3, #0
 800e0b8:	d078      	beq.n	800e1ac <SEGGER_SYSVIEW_SendModule+0x104>
    pModule = _pFirstModule;
 800e0ba:	4b3e      	ldr	r3, [pc, #248]	@ (800e1b4 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800e0bc:	681b      	ldr	r3, [r3, #0]
 800e0be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800e0c0:	2300      	movs	r3, #0
 800e0c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e0c4:	e008      	b.n	800e0d8 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800e0c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0c8:	691b      	ldr	r3, [r3, #16]
 800e0ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800e0cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0ce:	2b00      	cmp	r3, #0
 800e0d0:	d007      	beq.n	800e0e2 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800e0d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0d4:	3301      	adds	r3, #1
 800e0d6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e0d8:	79fb      	ldrb	r3, [r7, #7]
 800e0da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e0dc:	429a      	cmp	r2, r3
 800e0de:	d3f2      	bcc.n	800e0c6 <SEGGER_SYSVIEW_SendModule+0x1e>
 800e0e0:	e000      	b.n	800e0e4 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800e0e2:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800e0e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d056      	beq.n	800e198 <SEGGER_SYSVIEW_SendModule+0xf0>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e0ea:	f3ef 8311 	mrs	r3, BASEPRI
 800e0ee:	f04f 0120 	mov.w	r1, #32
 800e0f2:	f381 8811 	msr	BASEPRI, r1
 800e0f6:	617b      	str	r3, [r7, #20]
 800e0f8:	482f      	ldr	r0, [pc, #188]	@ (800e1b8 <SEGGER_SYSVIEW_SendModule+0x110>)
 800e0fa:	f7fe ff9b 	bl	800d034 <_PreparePacket>
 800e0fe:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800e100:	693b      	ldr	r3, [r7, #16]
 800e102:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800e104:	68fb      	ldr	r3, [r7, #12]
 800e106:	627b      	str	r3, [r7, #36]	@ 0x24
 800e108:	79fb      	ldrb	r3, [r7, #7]
 800e10a:	623b      	str	r3, [r7, #32]
 800e10c:	e00b      	b.n	800e126 <SEGGER_SYSVIEW_SendModule+0x7e>
 800e10e:	6a3b      	ldr	r3, [r7, #32]
 800e110:	b2da      	uxtb	r2, r3
 800e112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e114:	1c59      	adds	r1, r3, #1
 800e116:	6279      	str	r1, [r7, #36]	@ 0x24
 800e118:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e11c:	b2d2      	uxtb	r2, r2
 800e11e:	701a      	strb	r2, [r3, #0]
 800e120:	6a3b      	ldr	r3, [r7, #32]
 800e122:	09db      	lsrs	r3, r3, #7
 800e124:	623b      	str	r3, [r7, #32]
 800e126:	6a3b      	ldr	r3, [r7, #32]
 800e128:	2b7f      	cmp	r3, #127	@ 0x7f
 800e12a:	d8f0      	bhi.n	800e10e <SEGGER_SYSVIEW_SendModule+0x66>
 800e12c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e12e:	1c5a      	adds	r2, r3, #1
 800e130:	627a      	str	r2, [r7, #36]	@ 0x24
 800e132:	6a3a      	ldr	r2, [r7, #32]
 800e134:	b2d2      	uxtb	r2, r2
 800e136:	701a      	strb	r2, [r3, #0]
 800e138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e13a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	61fb      	str	r3, [r7, #28]
 800e140:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e142:	689b      	ldr	r3, [r3, #8]
 800e144:	61bb      	str	r3, [r7, #24]
 800e146:	e00b      	b.n	800e160 <SEGGER_SYSVIEW_SendModule+0xb8>
 800e148:	69bb      	ldr	r3, [r7, #24]
 800e14a:	b2da      	uxtb	r2, r3
 800e14c:	69fb      	ldr	r3, [r7, #28]
 800e14e:	1c59      	adds	r1, r3, #1
 800e150:	61f9      	str	r1, [r7, #28]
 800e152:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e156:	b2d2      	uxtb	r2, r2
 800e158:	701a      	strb	r2, [r3, #0]
 800e15a:	69bb      	ldr	r3, [r7, #24]
 800e15c:	09db      	lsrs	r3, r3, #7
 800e15e:	61bb      	str	r3, [r7, #24]
 800e160:	69bb      	ldr	r3, [r7, #24]
 800e162:	2b7f      	cmp	r3, #127	@ 0x7f
 800e164:	d8f0      	bhi.n	800e148 <SEGGER_SYSVIEW_SendModule+0xa0>
 800e166:	69fb      	ldr	r3, [r7, #28]
 800e168:	1c5a      	adds	r2, r3, #1
 800e16a:	61fa      	str	r2, [r7, #28]
 800e16c:	69ba      	ldr	r2, [r7, #24]
 800e16e:	b2d2      	uxtb	r2, r2
 800e170:	701a      	strb	r2, [r3, #0]
 800e172:	69fb      	ldr	r3, [r7, #28]
 800e174:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e17e:	4619      	mov	r1, r3
 800e180:	68f8      	ldr	r0, [r7, #12]
 800e182:	f7fe ff09 	bl	800cf98 <_EncodeStr>
 800e186:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800e188:	2216      	movs	r2, #22
 800e18a:	68f9      	ldr	r1, [r7, #12]
 800e18c:	6938      	ldr	r0, [r7, #16]
 800e18e:	f7ff f83d 	bl	800d20c <_SendPacket>
      RECORD_END();
 800e192:	697b      	ldr	r3, [r7, #20]
 800e194:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800e198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d006      	beq.n	800e1ac <SEGGER_SYSVIEW_SendModule+0x104>
 800e19e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1a0:	68db      	ldr	r3, [r3, #12]
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d002      	beq.n	800e1ac <SEGGER_SYSVIEW_SendModule+0x104>
      pModule->pfSendModuleDesc();
 800e1a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e1a8:	68db      	ldr	r3, [r3, #12]
 800e1aa:	4798      	blx	r3
    }
  }
}
 800e1ac:	bf00      	nop
 800e1ae:	3730      	adds	r7, #48	@ 0x30
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bd80      	pop	{r7, pc}
 800e1b4:	20002260 	.word	0x20002260
 800e1b8:	20002268 	.word	0x20002268

0800e1bc <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800e1bc:	b580      	push	{r7, lr}
 800e1be:	b082      	sub	sp, #8
 800e1c0:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800e1c2:	4b0c      	ldr	r3, [pc, #48]	@ (800e1f4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800e1c4:	681b      	ldr	r3, [r3, #0]
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d00f      	beq.n	800e1ea <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800e1ca:	4b0a      	ldr	r3, [pc, #40]	@ (800e1f4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	68db      	ldr	r3, [r3, #12]
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d002      	beq.n	800e1de <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800e1d8:	687b      	ldr	r3, [r7, #4]
 800e1da:	68db      	ldr	r3, [r3, #12]
 800e1dc:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	691b      	ldr	r3, [r3, #16]
 800e1e2:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d1f2      	bne.n	800e1d0 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800e1ea:	bf00      	nop
 800e1ec:	3708      	adds	r7, #8
 800e1ee:	46bd      	mov	sp, r7
 800e1f0:	bd80      	pop	{r7, pc}
 800e1f2:	bf00      	nop
 800e1f4:	20002260 	.word	0x20002260

0800e1f8 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800e1f8:	b580      	push	{r7, lr}
 800e1fa:	b086      	sub	sp, #24
 800e1fc:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800e1fe:	f3ef 8311 	mrs	r3, BASEPRI
 800e202:	f04f 0120 	mov.w	r1, #32
 800e206:	f381 8811 	msr	BASEPRI, r1
 800e20a:	60fb      	str	r3, [r7, #12]
 800e20c:	4817      	ldr	r0, [pc, #92]	@ (800e26c <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800e20e:	f7fe ff11 	bl	800d034 <_PreparePacket>
 800e212:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800e214:	68bb      	ldr	r3, [r7, #8]
 800e216:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	617b      	str	r3, [r7, #20]
 800e21c:	4b14      	ldr	r3, [pc, #80]	@ (800e270 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800e21e:	781b      	ldrb	r3, [r3, #0]
 800e220:	613b      	str	r3, [r7, #16]
 800e222:	e00b      	b.n	800e23c <SEGGER_SYSVIEW_SendNumModules+0x44>
 800e224:	693b      	ldr	r3, [r7, #16]
 800e226:	b2da      	uxtb	r2, r3
 800e228:	697b      	ldr	r3, [r7, #20]
 800e22a:	1c59      	adds	r1, r3, #1
 800e22c:	6179      	str	r1, [r7, #20]
 800e22e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e232:	b2d2      	uxtb	r2, r2
 800e234:	701a      	strb	r2, [r3, #0]
 800e236:	693b      	ldr	r3, [r7, #16]
 800e238:	09db      	lsrs	r3, r3, #7
 800e23a:	613b      	str	r3, [r7, #16]
 800e23c:	693b      	ldr	r3, [r7, #16]
 800e23e:	2b7f      	cmp	r3, #127	@ 0x7f
 800e240:	d8f0      	bhi.n	800e224 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800e242:	697b      	ldr	r3, [r7, #20]
 800e244:	1c5a      	adds	r2, r3, #1
 800e246:	617a      	str	r2, [r7, #20]
 800e248:	693a      	ldr	r2, [r7, #16]
 800e24a:	b2d2      	uxtb	r2, r2
 800e24c:	701a      	strb	r2, [r3, #0]
 800e24e:	697b      	ldr	r3, [r7, #20]
 800e250:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800e252:	221b      	movs	r2, #27
 800e254:	6879      	ldr	r1, [r7, #4]
 800e256:	68b8      	ldr	r0, [r7, #8]
 800e258:	f7fe ffd8 	bl	800d20c <_SendPacket>
  RECORD_END();
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	f383 8811 	msr	BASEPRI, r3
}
 800e262:	bf00      	nop
 800e264:	3718      	adds	r7, #24
 800e266:	46bd      	mov	sp, r7
 800e268:	bd80      	pop	{r7, pc}
 800e26a:	bf00      	nop
 800e26c:	20002268 	.word	0x20002268
 800e270:	20002264 	.word	0x20002264

0800e274 <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 800e274:	b40f      	push	{r0, r1, r2, r3}
 800e276:	b580      	push	{r7, lr}
 800e278:	b082      	sub	sp, #8
 800e27a:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 800e27c:	f107 0314 	add.w	r3, r7, #20
 800e280:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800e282:	1d3b      	adds	r3, r7, #4
 800e284:	461a      	mov	r2, r3
 800e286:	2100      	movs	r1, #0
 800e288:	6938      	ldr	r0, [r7, #16]
 800e28a:	f7ff f92d 	bl	800d4e8 <_VPrintHost>
  va_end(ParamList);
#endif
}
 800e28e:	bf00      	nop
 800e290:	3708      	adds	r7, #8
 800e292:	46bd      	mov	sp, r7
 800e294:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e298:	b004      	add	sp, #16
 800e29a:	4770      	bx	lr

0800e29c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800e29c:	b580      	push	{r7, lr}
 800e29e:	b08a      	sub	sp, #40	@ 0x28
 800e2a0:	af00      	add	r7, sp, #0
 800e2a2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e2a4:	f3ef 8311 	mrs	r3, BASEPRI
 800e2a8:	f04f 0120 	mov.w	r1, #32
 800e2ac:	f381 8811 	msr	BASEPRI, r1
 800e2b0:	617b      	str	r3, [r7, #20]
 800e2b2:	4827      	ldr	r0, [pc, #156]	@ (800e350 <SEGGER_SYSVIEW_Warn+0xb4>)
 800e2b4:	f7fe febe 	bl	800d034 <_PreparePacket>
 800e2b8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e2ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e2be:	6879      	ldr	r1, [r7, #4]
 800e2c0:	6938      	ldr	r0, [r7, #16]
 800e2c2:	f7fe fe69 	bl	800cf98 <_EncodeStr>
 800e2c6:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800e2cc:	2301      	movs	r3, #1
 800e2ce:	623b      	str	r3, [r7, #32]
 800e2d0:	e00b      	b.n	800e2ea <SEGGER_SYSVIEW_Warn+0x4e>
 800e2d2:	6a3b      	ldr	r3, [r7, #32]
 800e2d4:	b2da      	uxtb	r2, r3
 800e2d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2d8:	1c59      	adds	r1, r3, #1
 800e2da:	6279      	str	r1, [r7, #36]	@ 0x24
 800e2dc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e2e0:	b2d2      	uxtb	r2, r2
 800e2e2:	701a      	strb	r2, [r3, #0]
 800e2e4:	6a3b      	ldr	r3, [r7, #32]
 800e2e6:	09db      	lsrs	r3, r3, #7
 800e2e8:	623b      	str	r3, [r7, #32]
 800e2ea:	6a3b      	ldr	r3, [r7, #32]
 800e2ec:	2b7f      	cmp	r3, #127	@ 0x7f
 800e2ee:	d8f0      	bhi.n	800e2d2 <SEGGER_SYSVIEW_Warn+0x36>
 800e2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2f2:	1c5a      	adds	r2, r3, #1
 800e2f4:	627a      	str	r2, [r7, #36]	@ 0x24
 800e2f6:	6a3a      	ldr	r2, [r7, #32]
 800e2f8:	b2d2      	uxtb	r2, r2
 800e2fa:	701a      	strb	r2, [r3, #0]
 800e2fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2fe:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	61fb      	str	r3, [r7, #28]
 800e304:	2300      	movs	r3, #0
 800e306:	61bb      	str	r3, [r7, #24]
 800e308:	e00b      	b.n	800e322 <SEGGER_SYSVIEW_Warn+0x86>
 800e30a:	69bb      	ldr	r3, [r7, #24]
 800e30c:	b2da      	uxtb	r2, r3
 800e30e:	69fb      	ldr	r3, [r7, #28]
 800e310:	1c59      	adds	r1, r3, #1
 800e312:	61f9      	str	r1, [r7, #28]
 800e314:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e318:	b2d2      	uxtb	r2, r2
 800e31a:	701a      	strb	r2, [r3, #0]
 800e31c:	69bb      	ldr	r3, [r7, #24]
 800e31e:	09db      	lsrs	r3, r3, #7
 800e320:	61bb      	str	r3, [r7, #24]
 800e322:	69bb      	ldr	r3, [r7, #24]
 800e324:	2b7f      	cmp	r3, #127	@ 0x7f
 800e326:	d8f0      	bhi.n	800e30a <SEGGER_SYSVIEW_Warn+0x6e>
 800e328:	69fb      	ldr	r3, [r7, #28]
 800e32a:	1c5a      	adds	r2, r3, #1
 800e32c:	61fa      	str	r2, [r7, #28]
 800e32e:	69ba      	ldr	r2, [r7, #24]
 800e330:	b2d2      	uxtb	r2, r2
 800e332:	701a      	strb	r2, [r3, #0]
 800e334:	69fb      	ldr	r3, [r7, #28]
 800e336:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800e338:	221a      	movs	r2, #26
 800e33a:	68f9      	ldr	r1, [r7, #12]
 800e33c:	6938      	ldr	r0, [r7, #16]
 800e33e:	f7fe ff65 	bl	800d20c <_SendPacket>
  RECORD_END();
 800e342:	697b      	ldr	r3, [r7, #20]
 800e344:	f383 8811 	msr	BASEPRI, r3
}
 800e348:	bf00      	nop
 800e34a:	3728      	adds	r7, #40	@ 0x28
 800e34c:	46bd      	mov	sp, r7
 800e34e:	bd80      	pop	{r7, pc}
 800e350:	20002268 	.word	0x20002268

0800e354 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800e354:	b580      	push	{r7, lr}
 800e356:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800e358:	4803      	ldr	r0, [pc, #12]	@ (800e368 <_cbSendSystemDesc+0x14>)
 800e35a:	f7ff fcff 	bl	800dd5c <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick, I#27=DMA_I2C2_RX, I#28=DMA_I2C2_TX, I#29=DMA_UART1_TX, I#30=DMA_UART_RX, I#39=EXTI9_5, I#49=I2C2_EV, I#53=UART1, I#56=EXTI15_10");
 800e35e:	4803      	ldr	r0, [pc, #12]	@ (800e36c <_cbSendSystemDesc+0x18>)
 800e360:	f7ff fcfc 	bl	800dd5c <SEGGER_SYSVIEW_SendSysDesc>
}
 800e364:	bf00      	nop
 800e366:	bd80      	pop	{r7, pc}
 800e368:	080142c8 	.word	0x080142c8
 800e36c:	080142fc 	.word	0x080142fc

0800e370 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800e370:	b580      	push	{r7, lr}
 800e372:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800e374:	4b06      	ldr	r3, [pc, #24]	@ (800e390 <SEGGER_SYSVIEW_Conf+0x20>)
 800e376:	6818      	ldr	r0, [r3, #0]
 800e378:	4b05      	ldr	r3, [pc, #20]	@ (800e390 <SEGGER_SYSVIEW_Conf+0x20>)
 800e37a:	6819      	ldr	r1, [r3, #0]
 800e37c:	4b05      	ldr	r3, [pc, #20]	@ (800e394 <SEGGER_SYSVIEW_Conf+0x24>)
 800e37e:	4a06      	ldr	r2, [pc, #24]	@ (800e398 <SEGGER_SYSVIEW_Conf+0x28>)
 800e380:	f7ff f972 	bl	800d668 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800e384:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800e388:	f7ff f9b2 	bl	800d6f0 <SEGGER_SYSVIEW_SetRAMBase>
}
 800e38c:	bf00      	nop
 800e38e:	bd80      	pop	{r7, pc}
 800e390:	2000004c 	.word	0x2000004c
 800e394:	0800e355 	.word	0x0800e355
 800e398:	08014a7c 	.word	0x08014a7c

0800e39c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800e39c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e39e:	b085      	sub	sp, #20
 800e3a0:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800e3a2:	2300      	movs	r3, #0
 800e3a4:	607b      	str	r3, [r7, #4]
 800e3a6:	e048      	b.n	800e43a <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 800e3a8:	4929      	ldr	r1, [pc, #164]	@ (800e450 <_cbSendTaskList+0xb4>)
 800e3aa:	687a      	ldr	r2, [r7, #4]
 800e3ac:	4613      	mov	r3, r2
 800e3ae:	009b      	lsls	r3, r3, #2
 800e3b0:	4413      	add	r3, r2
 800e3b2:	009b      	lsls	r3, r3, #2
 800e3b4:	440b      	add	r3, r1
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	4618      	mov	r0, r3
 800e3ba:	f7fd f831 	bl	800b420 <uxTaskGetStackHighWaterMark>
 800e3be:	4601      	mov	r1, r0
 800e3c0:	4823      	ldr	r0, [pc, #140]	@ (800e450 <_cbSendTaskList+0xb4>)
 800e3c2:	687a      	ldr	r2, [r7, #4]
 800e3c4:	4613      	mov	r3, r2
 800e3c6:	009b      	lsls	r3, r3, #2
 800e3c8:	4413      	add	r3, r2
 800e3ca:	009b      	lsls	r3, r3, #2
 800e3cc:	4403      	add	r3, r0
 800e3ce:	3310      	adds	r3, #16
 800e3d0:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800e3d2:	491f      	ldr	r1, [pc, #124]	@ (800e450 <_cbSendTaskList+0xb4>)
 800e3d4:	687a      	ldr	r2, [r7, #4]
 800e3d6:	4613      	mov	r3, r2
 800e3d8:	009b      	lsls	r3, r3, #2
 800e3da:	4413      	add	r3, r2
 800e3dc:	009b      	lsls	r3, r3, #2
 800e3de:	440b      	add	r3, r1
 800e3e0:	6818      	ldr	r0, [r3, #0]
 800e3e2:	491b      	ldr	r1, [pc, #108]	@ (800e450 <_cbSendTaskList+0xb4>)
 800e3e4:	687a      	ldr	r2, [r7, #4]
 800e3e6:	4613      	mov	r3, r2
 800e3e8:	009b      	lsls	r3, r3, #2
 800e3ea:	4413      	add	r3, r2
 800e3ec:	009b      	lsls	r3, r3, #2
 800e3ee:	440b      	add	r3, r1
 800e3f0:	3304      	adds	r3, #4
 800e3f2:	6819      	ldr	r1, [r3, #0]
 800e3f4:	4c16      	ldr	r4, [pc, #88]	@ (800e450 <_cbSendTaskList+0xb4>)
 800e3f6:	687a      	ldr	r2, [r7, #4]
 800e3f8:	4613      	mov	r3, r2
 800e3fa:	009b      	lsls	r3, r3, #2
 800e3fc:	4413      	add	r3, r2
 800e3fe:	009b      	lsls	r3, r3, #2
 800e400:	4423      	add	r3, r4
 800e402:	3308      	adds	r3, #8
 800e404:	681c      	ldr	r4, [r3, #0]
 800e406:	4d12      	ldr	r5, [pc, #72]	@ (800e450 <_cbSendTaskList+0xb4>)
 800e408:	687a      	ldr	r2, [r7, #4]
 800e40a:	4613      	mov	r3, r2
 800e40c:	009b      	lsls	r3, r3, #2
 800e40e:	4413      	add	r3, r2
 800e410:	009b      	lsls	r3, r3, #2
 800e412:	442b      	add	r3, r5
 800e414:	330c      	adds	r3, #12
 800e416:	681d      	ldr	r5, [r3, #0]
 800e418:	4e0d      	ldr	r6, [pc, #52]	@ (800e450 <_cbSendTaskList+0xb4>)
 800e41a:	687a      	ldr	r2, [r7, #4]
 800e41c:	4613      	mov	r3, r2
 800e41e:	009b      	lsls	r3, r3, #2
 800e420:	4413      	add	r3, r2
 800e422:	009b      	lsls	r3, r3, #2
 800e424:	4433      	add	r3, r6
 800e426:	3310      	adds	r3, #16
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	9300      	str	r3, [sp, #0]
 800e42c:	462b      	mov	r3, r5
 800e42e:	4622      	mov	r2, r4
 800e430:	f000 f97a 	bl	800e728 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	3301      	adds	r3, #1
 800e438:	607b      	str	r3, [r7, #4]
 800e43a:	4b06      	ldr	r3, [pc, #24]	@ (800e454 <_cbSendTaskList+0xb8>)
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	687a      	ldr	r2, [r7, #4]
 800e440:	429a      	cmp	r2, r3
 800e442:	d3b1      	bcc.n	800e3a8 <_cbSendTaskList+0xc>
  }
}
 800e444:	bf00      	nop
 800e446:	bf00      	nop
 800e448:	370c      	adds	r7, #12
 800e44a:	46bd      	mov	sp, r7
 800e44c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e44e:	bf00      	nop
 800e450:	200023cc 	.word	0x200023cc
 800e454:	2000246c 	.word	0x2000246c

0800e458 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800e458:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e45c:	b082      	sub	sp, #8
 800e45e:	af00      	add	r7, sp, #0
  U64 Time;

  Time = osKernelGetTickCount();// xTaskGetTickCountFromISR();
 800e460:	f7fa fbf6 	bl	8008c50 <osKernelGetTickCount>
 800e464:	4603      	mov	r3, r0
 800e466:	2200      	movs	r2, #0
 800e468:	469a      	mov	sl, r3
 800e46a:	4693      	mov	fp, r2
 800e46c:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800e470:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e474:	4602      	mov	r2, r0
 800e476:	460b      	mov	r3, r1
 800e478:	f04f 0a00 	mov.w	sl, #0
 800e47c:	f04f 0b00 	mov.w	fp, #0
 800e480:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800e484:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800e488:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800e48c:	4652      	mov	r2, sl
 800e48e:	465b      	mov	r3, fp
 800e490:	1a14      	subs	r4, r2, r0
 800e492:	eb63 0501 	sbc.w	r5, r3, r1
 800e496:	f04f 0200 	mov.w	r2, #0
 800e49a:	f04f 0300 	mov.w	r3, #0
 800e49e:	00ab      	lsls	r3, r5, #2
 800e4a0:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800e4a4:	00a2      	lsls	r2, r4, #2
 800e4a6:	4614      	mov	r4, r2
 800e4a8:	461d      	mov	r5, r3
 800e4aa:	eb14 0800 	adds.w	r8, r4, r0
 800e4ae:	eb45 0901 	adc.w	r9, r5, r1
 800e4b2:	f04f 0200 	mov.w	r2, #0
 800e4b6:	f04f 0300 	mov.w	r3, #0
 800e4ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e4be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e4c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e4c6:	4690      	mov	r8, r2
 800e4c8:	4699      	mov	r9, r3
 800e4ca:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800e4ce:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800e4d2:	4610      	mov	r0, r2
 800e4d4:	4619      	mov	r1, r3
 800e4d6:	3708      	adds	r7, #8
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800e4e0 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b086      	sub	sp, #24
 800e4e4:	af02      	add	r7, sp, #8
 800e4e6:	60f8      	str	r0, [r7, #12]
 800e4e8:	60b9      	str	r1, [r7, #8]
 800e4ea:	607a      	str	r2, [r7, #4]
 800e4ec:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800e4ee:	2205      	movs	r2, #5
 800e4f0:	492b      	ldr	r1, [pc, #172]	@ (800e5a0 <SYSVIEW_AddTask+0xc0>)
 800e4f2:	68b8      	ldr	r0, [r7, #8]
 800e4f4:	f005 fd40 	bl	8013f78 <memcmp>
 800e4f8:	4603      	mov	r3, r0
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d04b      	beq.n	800e596 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800e4fe:	4b29      	ldr	r3, [pc, #164]	@ (800e5a4 <SYSVIEW_AddTask+0xc4>)
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	2b07      	cmp	r3, #7
 800e504:	d903      	bls.n	800e50e <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800e506:	4828      	ldr	r0, [pc, #160]	@ (800e5a8 <SYSVIEW_AddTask+0xc8>)
 800e508:	f7ff fec8 	bl	800e29c <SEGGER_SYSVIEW_Warn>
    return;
 800e50c:	e044      	b.n	800e598 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800e50e:	4b25      	ldr	r3, [pc, #148]	@ (800e5a4 <SYSVIEW_AddTask+0xc4>)
 800e510:	681a      	ldr	r2, [r3, #0]
 800e512:	4926      	ldr	r1, [pc, #152]	@ (800e5ac <SYSVIEW_AddTask+0xcc>)
 800e514:	4613      	mov	r3, r2
 800e516:	009b      	lsls	r3, r3, #2
 800e518:	4413      	add	r3, r2
 800e51a:	009b      	lsls	r3, r3, #2
 800e51c:	440b      	add	r3, r1
 800e51e:	68fa      	ldr	r2, [r7, #12]
 800e520:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800e522:	4b20      	ldr	r3, [pc, #128]	@ (800e5a4 <SYSVIEW_AddTask+0xc4>)
 800e524:	681a      	ldr	r2, [r3, #0]
 800e526:	4921      	ldr	r1, [pc, #132]	@ (800e5ac <SYSVIEW_AddTask+0xcc>)
 800e528:	4613      	mov	r3, r2
 800e52a:	009b      	lsls	r3, r3, #2
 800e52c:	4413      	add	r3, r2
 800e52e:	009b      	lsls	r3, r3, #2
 800e530:	440b      	add	r3, r1
 800e532:	3304      	adds	r3, #4
 800e534:	68ba      	ldr	r2, [r7, #8]
 800e536:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800e538:	4b1a      	ldr	r3, [pc, #104]	@ (800e5a4 <SYSVIEW_AddTask+0xc4>)
 800e53a:	681a      	ldr	r2, [r3, #0]
 800e53c:	491b      	ldr	r1, [pc, #108]	@ (800e5ac <SYSVIEW_AddTask+0xcc>)
 800e53e:	4613      	mov	r3, r2
 800e540:	009b      	lsls	r3, r3, #2
 800e542:	4413      	add	r3, r2
 800e544:	009b      	lsls	r3, r3, #2
 800e546:	440b      	add	r3, r1
 800e548:	3308      	adds	r3, #8
 800e54a:	687a      	ldr	r2, [r7, #4]
 800e54c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800e54e:	4b15      	ldr	r3, [pc, #84]	@ (800e5a4 <SYSVIEW_AddTask+0xc4>)
 800e550:	681a      	ldr	r2, [r3, #0]
 800e552:	4916      	ldr	r1, [pc, #88]	@ (800e5ac <SYSVIEW_AddTask+0xcc>)
 800e554:	4613      	mov	r3, r2
 800e556:	009b      	lsls	r3, r3, #2
 800e558:	4413      	add	r3, r2
 800e55a:	009b      	lsls	r3, r3, #2
 800e55c:	440b      	add	r3, r1
 800e55e:	330c      	adds	r3, #12
 800e560:	683a      	ldr	r2, [r7, #0]
 800e562:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800e564:	4b0f      	ldr	r3, [pc, #60]	@ (800e5a4 <SYSVIEW_AddTask+0xc4>)
 800e566:	681a      	ldr	r2, [r3, #0]
 800e568:	4910      	ldr	r1, [pc, #64]	@ (800e5ac <SYSVIEW_AddTask+0xcc>)
 800e56a:	4613      	mov	r3, r2
 800e56c:	009b      	lsls	r3, r3, #2
 800e56e:	4413      	add	r3, r2
 800e570:	009b      	lsls	r3, r3, #2
 800e572:	440b      	add	r3, r1
 800e574:	3310      	adds	r3, #16
 800e576:	69ba      	ldr	r2, [r7, #24]
 800e578:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800e57a:	4b0a      	ldr	r3, [pc, #40]	@ (800e5a4 <SYSVIEW_AddTask+0xc4>)
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	3301      	adds	r3, #1
 800e580:	4a08      	ldr	r2, [pc, #32]	@ (800e5a4 <SYSVIEW_AddTask+0xc4>)
 800e582:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800e584:	69bb      	ldr	r3, [r7, #24]
 800e586:	9300      	str	r3, [sp, #0]
 800e588:	683b      	ldr	r3, [r7, #0]
 800e58a:	687a      	ldr	r2, [r7, #4]
 800e58c:	68b9      	ldr	r1, [r7, #8]
 800e58e:	68f8      	ldr	r0, [r7, #12]
 800e590:	f000 f8ca 	bl	800e728 <SYSVIEW_SendTaskInfo>
 800e594:	e000      	b.n	800e598 <SYSVIEW_AddTask+0xb8>
    return;
 800e596:	bf00      	nop

}
 800e598:	3710      	adds	r7, #16
 800e59a:	46bd      	mov	sp, r7
 800e59c:	bd80      	pop	{r7, pc}
 800e59e:	bf00      	nop
 800e5a0:	0801438c 	.word	0x0801438c
 800e5a4:	2000246c 	.word	0x2000246c
 800e5a8:	08014394 	.word	0x08014394
 800e5ac:	200023cc 	.word	0x200023cc

0800e5b0 <SYSVIEW_DeleteTask>:
*       SYSVIEW_DeleteTask()
*
*  Function description
*    Delete a task from the internal list.
*/
void SYSVIEW_DeleteTask(U32 xHandle) {
 800e5b0:	b580      	push	{r7, lr}
 800e5b2:	b084      	sub	sp, #16
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	6078      	str	r0, [r7, #4]
  unsigned n;
  
  if (_NumTasks == 0) {
 800e5b8:	4b59      	ldr	r3, [pc, #356]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	f000 80ab 	beq.w	800e718 <SYSVIEW_DeleteTask+0x168>
    return; // Early out
  }  
  for (n = 0; n < _NumTasks; n++) {
 800e5c2:	2300      	movs	r3, #0
 800e5c4:	60fb      	str	r3, [r7, #12]
 800e5c6:	e00d      	b.n	800e5e4 <SYSVIEW_DeleteTask+0x34>
    if (_aTasks[n].xHandle == xHandle) {
 800e5c8:	4956      	ldr	r1, [pc, #344]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e5ca:	68fa      	ldr	r2, [r7, #12]
 800e5cc:	4613      	mov	r3, r2
 800e5ce:	009b      	lsls	r3, r3, #2
 800e5d0:	4413      	add	r3, r2
 800e5d2:	009b      	lsls	r3, r3, #2
 800e5d4:	440b      	add	r3, r1
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	687a      	ldr	r2, [r7, #4]
 800e5da:	429a      	cmp	r2, r3
 800e5dc:	d008      	beq.n	800e5f0 <SYSVIEW_DeleteTask+0x40>
  for (n = 0; n < _NumTasks; n++) {
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	3301      	adds	r3, #1
 800e5e2:	60fb      	str	r3, [r7, #12]
 800e5e4:	4b4e      	ldr	r3, [pc, #312]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	68fa      	ldr	r2, [r7, #12]
 800e5ea:	429a      	cmp	r2, r3
 800e5ec:	d3ec      	bcc.n	800e5c8 <SYSVIEW_DeleteTask+0x18>
 800e5ee:	e000      	b.n	800e5f2 <SYSVIEW_DeleteTask+0x42>
      break;
 800e5f0:	bf00      	nop
    }
  }
  if (n == (_NumTasks - 1)) {  
 800e5f2:	4b4b      	ldr	r3, [pc, #300]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	3b01      	subs	r3, #1
 800e5f8:	68fa      	ldr	r2, [r7, #12]
 800e5fa:	429a      	cmp	r2, r3
 800e5fc:	d111      	bne.n	800e622 <SYSVIEW_DeleteTask+0x72>
    //
    // Task is last item in list.
    // Simply zero the item and decrement number of tasks.
    //
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 800e5fe:	68fa      	ldr	r2, [r7, #12]
 800e600:	4613      	mov	r3, r2
 800e602:	009b      	lsls	r3, r3, #2
 800e604:	4413      	add	r3, r2
 800e606:	009b      	lsls	r3, r3, #2
 800e608:	4a46      	ldr	r2, [pc, #280]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e60a:	4413      	add	r3, r2
 800e60c:	2214      	movs	r2, #20
 800e60e:	2100      	movs	r1, #0
 800e610:	4618      	mov	r0, r3
 800e612:	f005 fcc1 	bl	8013f98 <memset>
    _NumTasks--;
 800e616:	4b42      	ldr	r3, [pc, #264]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	3b01      	subs	r3, #1
 800e61c:	4a40      	ldr	r2, [pc, #256]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e61e:	6013      	str	r3, [r2, #0]
 800e620:	e07b      	b.n	800e71a <SYSVIEW_DeleteTask+0x16a>
  } else if (n < _NumTasks) {
 800e622:	4b3f      	ldr	r3, [pc, #252]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e624:	681b      	ldr	r3, [r3, #0]
 800e626:	68fa      	ldr	r2, [r7, #12]
 800e628:	429a      	cmp	r2, r3
 800e62a:	d276      	bcs.n	800e71a <SYSVIEW_DeleteTask+0x16a>
    //
    // Task is in the middle of the list.
    // Move last item to current position and decrement number of tasks.
    // Order of tasks does not really matter, so no need to move all following items.
    //
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 800e62c:	4b3c      	ldr	r3, [pc, #240]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	1e5a      	subs	r2, r3, #1
 800e632:	493c      	ldr	r1, [pc, #240]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e634:	4613      	mov	r3, r2
 800e636:	009b      	lsls	r3, r3, #2
 800e638:	4413      	add	r3, r2
 800e63a:	009b      	lsls	r3, r3, #2
 800e63c:	440b      	add	r3, r1
 800e63e:	6819      	ldr	r1, [r3, #0]
 800e640:	4838      	ldr	r0, [pc, #224]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e642:	68fa      	ldr	r2, [r7, #12]
 800e644:	4613      	mov	r3, r2
 800e646:	009b      	lsls	r3, r3, #2
 800e648:	4413      	add	r3, r2
 800e64a:	009b      	lsls	r3, r3, #2
 800e64c:	4403      	add	r3, r0
 800e64e:	6019      	str	r1, [r3, #0]
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 800e650:	4b33      	ldr	r3, [pc, #204]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	1e5a      	subs	r2, r3, #1
 800e656:	4933      	ldr	r1, [pc, #204]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e658:	4613      	mov	r3, r2
 800e65a:	009b      	lsls	r3, r3, #2
 800e65c:	4413      	add	r3, r2
 800e65e:	009b      	lsls	r3, r3, #2
 800e660:	440b      	add	r3, r1
 800e662:	3304      	adds	r3, #4
 800e664:	6819      	ldr	r1, [r3, #0]
 800e666:	482f      	ldr	r0, [pc, #188]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e668:	68fa      	ldr	r2, [r7, #12]
 800e66a:	4613      	mov	r3, r2
 800e66c:	009b      	lsls	r3, r3, #2
 800e66e:	4413      	add	r3, r2
 800e670:	009b      	lsls	r3, r3, #2
 800e672:	4403      	add	r3, r0
 800e674:	3304      	adds	r3, #4
 800e676:	6019      	str	r1, [r3, #0]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 800e678:	4b29      	ldr	r3, [pc, #164]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	1e5a      	subs	r2, r3, #1
 800e67e:	4929      	ldr	r1, [pc, #164]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e680:	4613      	mov	r3, r2
 800e682:	009b      	lsls	r3, r3, #2
 800e684:	4413      	add	r3, r2
 800e686:	009b      	lsls	r3, r3, #2
 800e688:	440b      	add	r3, r1
 800e68a:	3308      	adds	r3, #8
 800e68c:	6819      	ldr	r1, [r3, #0]
 800e68e:	4825      	ldr	r0, [pc, #148]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e690:	68fa      	ldr	r2, [r7, #12]
 800e692:	4613      	mov	r3, r2
 800e694:	009b      	lsls	r3, r3, #2
 800e696:	4413      	add	r3, r2
 800e698:	009b      	lsls	r3, r3, #2
 800e69a:	4403      	add	r3, r0
 800e69c:	3308      	adds	r3, #8
 800e69e:	6019      	str	r1, [r3, #0]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
 800e6a0:	4b1f      	ldr	r3, [pc, #124]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e6a2:	681b      	ldr	r3, [r3, #0]
 800e6a4:	1e5a      	subs	r2, r3, #1
 800e6a6:	491f      	ldr	r1, [pc, #124]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e6a8:	4613      	mov	r3, r2
 800e6aa:	009b      	lsls	r3, r3, #2
 800e6ac:	4413      	add	r3, r2
 800e6ae:	009b      	lsls	r3, r3, #2
 800e6b0:	440b      	add	r3, r1
 800e6b2:	330c      	adds	r3, #12
 800e6b4:	6819      	ldr	r1, [r3, #0]
 800e6b6:	481b      	ldr	r0, [pc, #108]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e6b8:	68fa      	ldr	r2, [r7, #12]
 800e6ba:	4613      	mov	r3, r2
 800e6bc:	009b      	lsls	r3, r3, #2
 800e6be:	4413      	add	r3, r2
 800e6c0:	009b      	lsls	r3, r3, #2
 800e6c2:	4403      	add	r3, r0
 800e6c4:	330c      	adds	r3, #12
 800e6c6:	6019      	str	r1, [r3, #0]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 800e6c8:	4b15      	ldr	r3, [pc, #84]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	1e5a      	subs	r2, r3, #1
 800e6ce:	4915      	ldr	r1, [pc, #84]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e6d0:	4613      	mov	r3, r2
 800e6d2:	009b      	lsls	r3, r3, #2
 800e6d4:	4413      	add	r3, r2
 800e6d6:	009b      	lsls	r3, r3, #2
 800e6d8:	440b      	add	r3, r1
 800e6da:	3310      	adds	r3, #16
 800e6dc:	6819      	ldr	r1, [r3, #0]
 800e6de:	4811      	ldr	r0, [pc, #68]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e6e0:	68fa      	ldr	r2, [r7, #12]
 800e6e2:	4613      	mov	r3, r2
 800e6e4:	009b      	lsls	r3, r3, #2
 800e6e6:	4413      	add	r3, r2
 800e6e8:	009b      	lsls	r3, r3, #2
 800e6ea:	4403      	add	r3, r0
 800e6ec:	3310      	adds	r3, #16
 800e6ee:	6019      	str	r1, [r3, #0]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 800e6f0:	4b0b      	ldr	r3, [pc, #44]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	1e5a      	subs	r2, r3, #1
 800e6f6:	4613      	mov	r3, r2
 800e6f8:	009b      	lsls	r3, r3, #2
 800e6fa:	4413      	add	r3, r2
 800e6fc:	009b      	lsls	r3, r3, #2
 800e6fe:	4a09      	ldr	r2, [pc, #36]	@ (800e724 <SYSVIEW_DeleteTask+0x174>)
 800e700:	4413      	add	r3, r2
 800e702:	2214      	movs	r2, #20
 800e704:	2100      	movs	r1, #0
 800e706:	4618      	mov	r0, r3
 800e708:	f005 fc46 	bl	8013f98 <memset>
    _NumTasks--;
 800e70c:	4b04      	ldr	r3, [pc, #16]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e70e:	681b      	ldr	r3, [r3, #0]
 800e710:	3b01      	subs	r3, #1
 800e712:	4a03      	ldr	r2, [pc, #12]	@ (800e720 <SYSVIEW_DeleteTask+0x170>)
 800e714:	6013      	str	r3, [r2, #0]
 800e716:	e000      	b.n	800e71a <SYSVIEW_DeleteTask+0x16a>
    return; // Early out
 800e718:	bf00      	nop
  }
}
 800e71a:	3710      	adds	r7, #16
 800e71c:	46bd      	mov	sp, r7
 800e71e:	bd80      	pop	{r7, pc}
 800e720:	2000246c 	.word	0x2000246c
 800e724:	200023cc 	.word	0x200023cc

0800e728 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800e728:	b580      	push	{r7, lr}
 800e72a:	b08a      	sub	sp, #40	@ 0x28
 800e72c:	af00      	add	r7, sp, #0
 800e72e:	60f8      	str	r0, [r7, #12]
 800e730:	60b9      	str	r1, [r7, #8]
 800e732:	607a      	str	r2, [r7, #4]
 800e734:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800e736:	f107 0310 	add.w	r3, r7, #16
 800e73a:	2218      	movs	r2, #24
 800e73c:	2100      	movs	r1, #0
 800e73e:	4618      	mov	r0, r3
 800e740:	f005 fc2a 	bl	8013f98 <memset>
  TaskInfo.TaskID     = TaskID;
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 800e748:	68bb      	ldr	r3, [r7, #8]
 800e74a:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 800e750:	683b      	ldr	r3, [r7, #0]
 800e752:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 800e754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e756:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800e758:	f107 0310 	add.w	r3, r7, #16
 800e75c:	4618      	mov	r0, r3
 800e75e:	f7ff fa05 	bl	800db6c <SEGGER_SYSVIEW_SendTaskInfo>
}
 800e762:	bf00      	nop
 800e764:	3728      	adds	r7, #40	@ 0x28
 800e766:	46bd      	mov	sp, r7
 800e768:	bd80      	pop	{r7, pc}
	...

0800e76c <LSM6DSL_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LSM6DSL
 */
HAL_StatusTypeDef LSM6DSL_initialize(void) {
 800e76c:	b580      	push	{r7, lr}
 800e76e:	b084      	sub	sp, #16
 800e770:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_WHO_AM_I,
 800e772:	2301      	movs	r3, #1
 800e774:	9301      	str	r3, [sp, #4]
 800e776:	1dbb      	adds	r3, r7, #6
 800e778:	9300      	str	r3, [sp, #0]
 800e77a:	2301      	movs	r3, #1
 800e77c:	220f      	movs	r2, #15
 800e77e:	21d4      	movs	r1, #212	@ 0xd4
 800e780:	4833      	ldr	r0, [pc, #204]	@ (800e850 <LSM6DSL_initialize+0xe4>)
 800e782:	f7f4 fd15 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800e786:	4603      	mov	r3, r0
 800e788:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e78a:	bf00      	nop
 800e78c:	4b30      	ldr	r3, [pc, #192]	@ (800e850 <LSM6DSL_initialize+0xe4>)
 800e78e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e792:	b2db      	uxtb	r3, r3
 800e794:	2b20      	cmp	r3, #32
 800e796:	d1f9      	bne.n	800e78c <LSM6DSL_initialize+0x20>
    ;
  if (buffer != LSM6DSL_WHO_AM_I_VALUE)
 800e798:	79bb      	ldrb	r3, [r7, #6]
 800e79a:	2b6a      	cmp	r3, #106	@ 0x6a
 800e79c:	d001      	beq.n	800e7a2 <LSM6DSL_initialize+0x36>
    return HAL_ERROR;
 800e79e:	2301      	movs	r3, #1
 800e7a0:	e051      	b.n	800e846 <LSM6DSL_initialize+0xda>

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800e7a2:	230a      	movs	r3, #10
 800e7a4:	9301      	str	r3, [sp, #4]
 800e7a6:	4b2b      	ldr	r3, [pc, #172]	@ (800e854 <LSM6DSL_initialize+0xe8>)
 800e7a8:	9300      	str	r3, [sp, #0]
 800e7aa:	2301      	movs	r3, #1
 800e7ac:	2210      	movs	r2, #16
 800e7ae:	21d4      	movs	r1, #212	@ 0xd4
 800e7b0:	4827      	ldr	r0, [pc, #156]	@ (800e850 <LSM6DSL_initialize+0xe4>)
 800e7b2:	f7f4 fc17 	bl	8002fe4 <HAL_I2C_Mem_Write_DMA>
 800e7b6:	4603      	mov	r3, r0
 800e7b8:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_CTRL1_XL, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_ctrl, sizeof(lsm6dsl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e7ba:	bf00      	nop
 800e7bc:	4b24      	ldr	r3, [pc, #144]	@ (800e850 <LSM6DSL_initialize+0xe4>)
 800e7be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e7c2:	b2db      	uxtb	r3, r3
 800e7c4:	2b20      	cmp	r3, #32
 800e7c6:	d1f9      	bne.n	800e7bc <LSM6DSL_initialize+0x50>
    ;

  /* read back the sensor configuration to do a basic check */
  memset(&lsm6dsl_ctrl, 0xFF, sizeof(lsm6dsl_ctrl));
 800e7c8:	220a      	movs	r2, #10
 800e7ca:	21ff      	movs	r1, #255	@ 0xff
 800e7cc:	4821      	ldr	r0, [pc, #132]	@ (800e854 <LSM6DSL_initialize+0xe8>)
 800e7ce:	f005 fbe3 	bl	8013f98 <memset>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e7d2:	230a      	movs	r3, #10
 800e7d4:	9301      	str	r3, [sp, #4]
 800e7d6:	4b1f      	ldr	r3, [pc, #124]	@ (800e854 <LSM6DSL_initialize+0xe8>)
 800e7d8:	9300      	str	r3, [sp, #0]
 800e7da:	2301      	movs	r3, #1
 800e7dc:	2210      	movs	r2, #16
 800e7de:	21d4      	movs	r1, #212	@ 0xd4
 800e7e0:	481b      	ldr	r0, [pc, #108]	@ (800e850 <LSM6DSL_initialize+0xe4>)
 800e7e2:	f7f4 fce5 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800e7e6:	4603      	mov	r3, r0
 800e7e8:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_CTRL1_XL, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_ctrl, sizeof(lsm6dsl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e7ea:	bf00      	nop
 800e7ec:	4b18      	ldr	r3, [pc, #96]	@ (800e850 <LSM6DSL_initialize+0xe4>)
 800e7ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e7f2:	b2db      	uxtb	r3, r3
 800e7f4:	2b20      	cmp	r3, #32
 800e7f6:	d1f9      	bne.n	800e7ec <LSM6DSL_initialize+0x80>
    ;

  /* set the interrupt behavior */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800e7f8:	2304      	movs	r3, #4
 800e7fa:	9301      	str	r3, [sp, #4]
 800e7fc:	4b16      	ldr	r3, [pc, #88]	@ (800e858 <LSM6DSL_initialize+0xec>)
 800e7fe:	9300      	str	r3, [sp, #0]
 800e800:	2301      	movs	r3, #1
 800e802:	220b      	movs	r2, #11
 800e804:	21d4      	movs	r1, #212	@ 0xd4
 800e806:	4812      	ldr	r0, [pc, #72]	@ (800e850 <LSM6DSL_initialize+0xe4>)
 800e808:	f7f4 fbec 	bl	8002fe4 <HAL_I2C_Mem_Write_DMA>
 800e80c:	4603      	mov	r3, r0
 800e80e:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_DRDY_PULSE_CFG_G, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_intcfg, sizeof(lsm6dsl_intcfg));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e810:	bf00      	nop
 800e812:	4b0f      	ldr	r3, [pc, #60]	@ (800e850 <LSM6DSL_initialize+0xe4>)
 800e814:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e818:	b2db      	uxtb	r3, r3
 800e81a:	2b20      	cmp	r3, #32
 800e81c:	d1f9      	bne.n	800e812 <LSM6DSL_initialize+0xa6>
    ;

  /* dummy read to make sure the DRDY signal is reset */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e81e:	230e      	movs	r3, #14
 800e820:	9301      	str	r3, [sp, #4]
 800e822:	4b0e      	ldr	r3, [pc, #56]	@ (800e85c <LSM6DSL_initialize+0xf0>)
 800e824:	9300      	str	r3, [sp, #0]
 800e826:	2301      	movs	r3, #1
 800e828:	2220      	movs	r2, #32
 800e82a:	21d4      	movs	r1, #212	@ 0xd4
 800e82c:	4808      	ldr	r0, [pc, #32]	@ (800e850 <LSM6DSL_initialize+0xe4>)
 800e82e:	f7f4 fcbf 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800e832:	4603      	mov	r3, r0
 800e834:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_OUT_TEMP_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_raw_values, sizeof(lsm6dsl_raw_values));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e836:	bf00      	nop
 800e838:	4b05      	ldr	r3, [pc, #20]	@ (800e850 <LSM6DSL_initialize+0xe4>)
 800e83a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e83e:	b2db      	uxtb	r3, r3
 800e840:	2b20      	cmp	r3, #32
 800e842:	d1f9      	bne.n	800e838 <LSM6DSL_initialize+0xcc>
    ;

  return HAL_status;
 800e844:	79fb      	ldrb	r3, [r7, #7]
}
 800e846:	4618      	mov	r0, r3
 800e848:	3708      	adds	r7, #8
 800e84a:	46bd      	mov	sp, r7
 800e84c:	bd80      	pop	{r7, pc}
 800e84e:	bf00      	nop
 800e850:	200003ac 	.word	0x200003ac
 800e854:	2000005c 	.word	0x2000005c
 800e858:	20000068 	.word	0x20000068
 800e85c:	20002470 	.word	0x20002470

0800e860 <LSM6DSL_data_ready>:
 * @brief  EXTI line detection callback.
 * @param  None
 * @retval None
 */
HAL_StatusTypeDef LSM6DSL_data_ready(void)
{
 800e860:	b580      	push	{r7, lr}
 800e862:	b084      	sub	sp, #16
 800e864:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;

  /* start reading the acc-gyro sensor value */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e866:	230e      	movs	r3, #14
 800e868:	9301      	str	r3, [sp, #4]
 800e86a:	4b6f      	ldr	r3, [pc, #444]	@ (800ea28 <LSM6DSL_data_ready+0x1c8>)
 800e86c:	9300      	str	r3, [sp, #0]
 800e86e:	2301      	movs	r3, #1
 800e870:	2220      	movs	r2, #32
 800e872:	21d4      	movs	r1, #212	@ 0xd4
 800e874:	486d      	ldr	r0, [pc, #436]	@ (800ea2c <LSM6DSL_data_ready+0x1cc>)
 800e876:	f7f4 fc9b 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800e87a:	4603      	mov	r3, r0
 800e87c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_OUT_TEMP_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_raw_values, (sizeof(lsm6dsl_raw_values)));

  if (HAL_status != HAL_OK)
 800e87e:	79fb      	ldrb	r3, [r7, #7]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d001      	beq.n	800e888 <LSM6DSL_data_ready+0x28>
  {
    return HAL_status;
 800e884:	79fb      	ldrb	r3, [r7, #7]
 800e886:	e0bc      	b.n	800ea02 <LSM6DSL_data_ready+0x1a2>
  }
  else
  {
	  while(hi2c2.State != HAL_I2C_STATE_READY);
 800e888:	bf00      	nop
 800e88a:	4b68      	ldr	r3, [pc, #416]	@ (800ea2c <LSM6DSL_data_ready+0x1cc>)
 800e88c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e890:	b2db      	uxtb	r3, r3
 800e892:	2b20      	cmp	r3, #32
 800e894:	d1f9      	bne.n	800e88a <LSM6DSL_data_ready+0x2a>
  }
  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800e896:	4b66      	ldr	r3, [pc, #408]	@ (800ea30 <LSM6DSL_data_ready+0x1d0>)
 800e898:	681b      	ldr	r3, [r3, #0]
 800e89a:	4618      	mov	r0, r3
 800e89c:	f7fa fc72 	bl	8009184 <osSemaphoreRelease>
  // todo magic numbers entfernen
  lsm6dsl_values.temperature =
      lsm6dsl_raw_values.raw_temperature / 256.0 + 25.0;
 800e8a0:	4b61      	ldr	r3, [pc, #388]	@ (800ea28 <LSM6DSL_data_ready+0x1c8>)
 800e8a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	f7f1 fe46 	bl	8000538 <__aeabi_i2d>
 800e8ac:	f04f 0200 	mov.w	r2, #0
 800e8b0:	4b60      	ldr	r3, [pc, #384]	@ (800ea34 <LSM6DSL_data_ready+0x1d4>)
 800e8b2:	f7f1 ffd5 	bl	8000860 <__aeabi_ddiv>
 800e8b6:	4602      	mov	r2, r0
 800e8b8:	460b      	mov	r3, r1
 800e8ba:	4610      	mov	r0, r2
 800e8bc:	4619      	mov	r1, r3
 800e8be:	f04f 0200 	mov.w	r2, #0
 800e8c2:	4b5d      	ldr	r3, [pc, #372]	@ (800ea38 <LSM6DSL_data_ready+0x1d8>)
 800e8c4:	f7f1 fcec 	bl	80002a0 <__adddf3>
 800e8c8:	4602      	mov	r2, r0
 800e8ca:	460b      	mov	r3, r1
 800e8cc:	4610      	mov	r0, r2
 800e8ce:	4619      	mov	r1, r3
 800e8d0:	f7f2 f8ae 	bl	8000a30 <__aeabi_d2f>
 800e8d4:	4603      	mov	r3, r0
  lsm6dsl_values.temperature =
 800e8d6:	4a59      	ldr	r2, [pc, #356]	@ (800ea3c <LSM6DSL_data_ready+0x1dc>)
 800e8d8:	6193      	str	r3, [r2, #24]
  lsm6dsl_values.acc_x =
      lsm6dsl_raw_values.raw_acc_x * (16.0 / USHRT_MAX) * GRAVITY;
 800e8da:	4b53      	ldr	r3, [pc, #332]	@ (800ea28 <LSM6DSL_data_ready+0x1c8>)
 800e8dc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800e8e0:	4618      	mov	r0, r3
 800e8e2:	f7f1 fe29 	bl	8000538 <__aeabi_i2d>
 800e8e6:	a34a      	add	r3, pc, #296	@ (adr r3, 800ea10 <LSM6DSL_data_ready+0x1b0>)
 800e8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8ec:	f7f1 fe8e 	bl	800060c <__aeabi_dmul>
 800e8f0:	4602      	mov	r2, r0
 800e8f2:	460b      	mov	r3, r1
 800e8f4:	4610      	mov	r0, r2
 800e8f6:	4619      	mov	r1, r3
 800e8f8:	a347      	add	r3, pc, #284	@ (adr r3, 800ea18 <LSM6DSL_data_ready+0x1b8>)
 800e8fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8fe:	f7f1 fe85 	bl	800060c <__aeabi_dmul>
 800e902:	4602      	mov	r2, r0
 800e904:	460b      	mov	r3, r1
 800e906:	4610      	mov	r0, r2
 800e908:	4619      	mov	r1, r3
 800e90a:	f7f2 f891 	bl	8000a30 <__aeabi_d2f>
 800e90e:	4603      	mov	r3, r0
  lsm6dsl_values.acc_x =
 800e910:	4a4a      	ldr	r2, [pc, #296]	@ (800ea3c <LSM6DSL_data_ready+0x1dc>)
 800e912:	6013      	str	r3, [r2, #0]
  lsm6dsl_values.acc_y =
      lsm6dsl_raw_values.raw_acc_y * (16.0 / USHRT_MAX) * GRAVITY;
 800e914:	4b44      	ldr	r3, [pc, #272]	@ (800ea28 <LSM6DSL_data_ready+0x1c8>)
 800e916:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800e91a:	4618      	mov	r0, r3
 800e91c:	f7f1 fe0c 	bl	8000538 <__aeabi_i2d>
 800e920:	a33b      	add	r3, pc, #236	@ (adr r3, 800ea10 <LSM6DSL_data_ready+0x1b0>)
 800e922:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e926:	f7f1 fe71 	bl	800060c <__aeabi_dmul>
 800e92a:	4602      	mov	r2, r0
 800e92c:	460b      	mov	r3, r1
 800e92e:	4610      	mov	r0, r2
 800e930:	4619      	mov	r1, r3
 800e932:	a339      	add	r3, pc, #228	@ (adr r3, 800ea18 <LSM6DSL_data_ready+0x1b8>)
 800e934:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e938:	f7f1 fe68 	bl	800060c <__aeabi_dmul>
 800e93c:	4602      	mov	r2, r0
 800e93e:	460b      	mov	r3, r1
 800e940:	4610      	mov	r0, r2
 800e942:	4619      	mov	r1, r3
 800e944:	f7f2 f874 	bl	8000a30 <__aeabi_d2f>
 800e948:	4603      	mov	r3, r0
  lsm6dsl_values.acc_y =
 800e94a:	4a3c      	ldr	r2, [pc, #240]	@ (800ea3c <LSM6DSL_data_ready+0x1dc>)
 800e94c:	6053      	str	r3, [r2, #4]
  lsm6dsl_values.acc_z =
      lsm6dsl_raw_values.raw_acc_z * (16.0 / USHRT_MAX) * GRAVITY;
 800e94e:	4b36      	ldr	r3, [pc, #216]	@ (800ea28 <LSM6DSL_data_ready+0x1c8>)
 800e950:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800e954:	4618      	mov	r0, r3
 800e956:	f7f1 fdef 	bl	8000538 <__aeabi_i2d>
 800e95a:	a32d      	add	r3, pc, #180	@ (adr r3, 800ea10 <LSM6DSL_data_ready+0x1b0>)
 800e95c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e960:	f7f1 fe54 	bl	800060c <__aeabi_dmul>
 800e964:	4602      	mov	r2, r0
 800e966:	460b      	mov	r3, r1
 800e968:	4610      	mov	r0, r2
 800e96a:	4619      	mov	r1, r3
 800e96c:	a32a      	add	r3, pc, #168	@ (adr r3, 800ea18 <LSM6DSL_data_ready+0x1b8>)
 800e96e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e972:	f7f1 fe4b 	bl	800060c <__aeabi_dmul>
 800e976:	4602      	mov	r2, r0
 800e978:	460b      	mov	r3, r1
 800e97a:	4610      	mov	r0, r2
 800e97c:	4619      	mov	r1, r3
 800e97e:	f7f2 f857 	bl	8000a30 <__aeabi_d2f>
 800e982:	4603      	mov	r3, r0
  lsm6dsl_values.acc_z =
 800e984:	4a2d      	ldr	r2, [pc, #180]	@ (800ea3c <LSM6DSL_data_ready+0x1dc>)
 800e986:	6093      	str	r3, [r2, #8]

  lsm6dsl_values.gyro_x = lsm6dsl_raw_values.raw_gyro_x * (2000.0 / USHRT_MAX);
 800e988:	4b27      	ldr	r3, [pc, #156]	@ (800ea28 <LSM6DSL_data_ready+0x1c8>)
 800e98a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800e98e:	4618      	mov	r0, r3
 800e990:	f7f1 fdd2 	bl	8000538 <__aeabi_i2d>
 800e994:	a322      	add	r3, pc, #136	@ (adr r3, 800ea20 <LSM6DSL_data_ready+0x1c0>)
 800e996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e99a:	f7f1 fe37 	bl	800060c <__aeabi_dmul>
 800e99e:	4602      	mov	r2, r0
 800e9a0:	460b      	mov	r3, r1
 800e9a2:	4610      	mov	r0, r2
 800e9a4:	4619      	mov	r1, r3
 800e9a6:	f7f2 f843 	bl	8000a30 <__aeabi_d2f>
 800e9aa:	4603      	mov	r3, r0
 800e9ac:	4a23      	ldr	r2, [pc, #140]	@ (800ea3c <LSM6DSL_data_ready+0x1dc>)
 800e9ae:	60d3      	str	r3, [r2, #12]
  lsm6dsl_values.gyro_y = lsm6dsl_raw_values.raw_gyro_y * (2000.0 / USHRT_MAX);
 800e9b0:	4b1d      	ldr	r3, [pc, #116]	@ (800ea28 <LSM6DSL_data_ready+0x1c8>)
 800e9b2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	f7f1 fdbe 	bl	8000538 <__aeabi_i2d>
 800e9bc:	a318      	add	r3, pc, #96	@ (adr r3, 800ea20 <LSM6DSL_data_ready+0x1c0>)
 800e9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9c2:	f7f1 fe23 	bl	800060c <__aeabi_dmul>
 800e9c6:	4602      	mov	r2, r0
 800e9c8:	460b      	mov	r3, r1
 800e9ca:	4610      	mov	r0, r2
 800e9cc:	4619      	mov	r1, r3
 800e9ce:	f7f2 f82f 	bl	8000a30 <__aeabi_d2f>
 800e9d2:	4603      	mov	r3, r0
 800e9d4:	4a19      	ldr	r2, [pc, #100]	@ (800ea3c <LSM6DSL_data_ready+0x1dc>)
 800e9d6:	6113      	str	r3, [r2, #16]
  lsm6dsl_values.gyro_z = lsm6dsl_raw_values.raw_gyro_z * (2000.0 / USHRT_MAX);
 800e9d8:	4b13      	ldr	r3, [pc, #76]	@ (800ea28 <LSM6DSL_data_ready+0x1c8>)
 800e9da:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800e9de:	4618      	mov	r0, r3
 800e9e0:	f7f1 fdaa 	bl	8000538 <__aeabi_i2d>
 800e9e4:	a30e      	add	r3, pc, #56	@ (adr r3, 800ea20 <LSM6DSL_data_ready+0x1c0>)
 800e9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9ea:	f7f1 fe0f 	bl	800060c <__aeabi_dmul>
 800e9ee:	4602      	mov	r2, r0
 800e9f0:	460b      	mov	r3, r1
 800e9f2:	4610      	mov	r0, r2
 800e9f4:	4619      	mov	r1, r3
 800e9f6:	f7f2 f81b 	bl	8000a30 <__aeabi_d2f>
 800e9fa:	4603      	mov	r3, r0
 800e9fc:	4a0f      	ldr	r2, [pc, #60]	@ (800ea3c <LSM6DSL_data_ready+0x1dc>)
 800e9fe:	6153      	str	r3, [r2, #20]

  return HAL_status;
 800ea00:	79fb      	ldrb	r3, [r7, #7]
}
 800ea02:	4618      	mov	r0, r3
 800ea04:	3708      	adds	r7, #8
 800ea06:	46bd      	mov	sp, r7
 800ea08:	bd80      	pop	{r7, pc}
 800ea0a:	bf00      	nop
 800ea0c:	f3af 8000 	nop.w
 800ea10:	00100010 	.word	0x00100010
 800ea14:	3f300010 	.word	0x3f300010
 800ea18:	51eb851f 	.word	0x51eb851f
 800ea1c:	40239eb8 	.word	0x40239eb8
 800ea20:	401f401f 	.word	0x401f401f
 800ea24:	3f9f401f 	.word	0x3f9f401f
 800ea28:	20002470 	.word	0x20002470
 800ea2c:	200003ac 	.word	0x200003ac
 800ea30:	20000638 	.word	0x20000638
 800ea34:	40700000 	.word	0x40700000
 800ea38:	40390000 	.word	0x40390000
 800ea3c:	20002480 	.word	0x20002480

0800ea40 <LPS22HB_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LPS22HB
 */
HAL_StatusTypeDef LPS22HB_initialize(void) {
 800ea40:	b580      	push	{r7, lr}
 800ea42:	b084      	sub	sp, #16
 800ea44:	af02      	add	r7, sp, #8
  volatile HAL_StatusTypeDef HAL_status;

  uint8_t buffer = 0;
 800ea46:	2300      	movs	r3, #0
 800ea48:	71bb      	strb	r3, [r7, #6]

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_WHO_AM_I,
 800ea4a:	2301      	movs	r3, #1
 800ea4c:	9301      	str	r3, [sp, #4]
 800ea4e:	1dbb      	adds	r3, r7, #6
 800ea50:	9300      	str	r3, [sp, #0]
 800ea52:	2301      	movs	r3, #1
 800ea54:	220f      	movs	r2, #15
 800ea56:	21ba      	movs	r1, #186	@ 0xba
 800ea58:	4831      	ldr	r0, [pc, #196]	@ (800eb20 <LPS22HB_initialize+0xe0>)
 800ea5a:	f7f4 fba9 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800ea5e:	4603      	mov	r3, r0
  HAL_status =
 800ea60:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ea62:	bf00      	nop
 800ea64:	4b2e      	ldr	r3, [pc, #184]	@ (800eb20 <LPS22HB_initialize+0xe0>)
 800ea66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ea6a:	b2db      	uxtb	r3, r3
 800ea6c:	2b20      	cmp	r3, #32
 800ea6e:	d1f9      	bne.n	800ea64 <LPS22HB_initialize+0x24>
  }
  if (buffer != LPS22HB_WHO_AM_I_VALUE) {
 800ea70:	79bb      	ldrb	r3, [r7, #6]
 800ea72:	2bb1      	cmp	r3, #177	@ 0xb1
 800ea74:	d001      	beq.n	800ea7a <LPS22HB_initialize+0x3a>
    return HAL_ERROR;
 800ea76:	2301      	movs	r3, #1
 800ea78:	e04d      	b.n	800eb16 <LPS22HB_initialize+0xd6>
  }

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800ea7a:	2301      	movs	r3, #1
 800ea7c:	9301      	str	r3, [sp, #4]
 800ea7e:	4b29      	ldr	r3, [pc, #164]	@ (800eb24 <LPS22HB_initialize+0xe4>)
 800ea80:	9300      	str	r3, [sp, #0]
 800ea82:	2301      	movs	r3, #1
 800ea84:	2211      	movs	r2, #17
 800ea86:	21ba      	movs	r1, #186	@ 0xba
 800ea88:	4825      	ldr	r0, [pc, #148]	@ (800eb20 <LPS22HB_initialize+0xe0>)
 800ea8a:	f7f4 faab 	bl	8002fe4 <HAL_I2C_Mem_Write_DMA>
 800ea8e:	4603      	mov	r3, r0
 800ea90:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_CTRL_REG2, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_ctrl.ctrl2, sizeof(uint8_t));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ea92:	bf00      	nop
 800ea94:	4b22      	ldr	r3, [pc, #136]	@ (800eb20 <LPS22HB_initialize+0xe0>)
 800ea96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ea9a:	b2db      	uxtb	r3, r3
 800ea9c:	2b20      	cmp	r3, #32
 800ea9e:	d1f9      	bne.n	800ea94 <LPS22HB_initialize+0x54>
  }
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800eaa0:	2304      	movs	r3, #4
 800eaa2:	9301      	str	r3, [sp, #4]
 800eaa4:	4b20      	ldr	r3, [pc, #128]	@ (800eb28 <LPS22HB_initialize+0xe8>)
 800eaa6:	9300      	str	r3, [sp, #0]
 800eaa8:	2301      	movs	r3, #1
 800eaaa:	2210      	movs	r2, #16
 800eaac:	21ba      	movs	r1, #186	@ 0xba
 800eaae:	481c      	ldr	r0, [pc, #112]	@ (800eb20 <LPS22HB_initialize+0xe0>)
 800eab0:	f7f4 fa98 	bl	8002fe4 <HAL_I2C_Mem_Write_DMA>
 800eab4:	4603      	mov	r3, r0
 800eab6:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_ctrl, sizeof(lps22hb_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800eab8:	bf00      	nop
 800eaba:	4b19      	ldr	r3, [pc, #100]	@ (800eb20 <LPS22HB_initialize+0xe0>)
 800eabc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800eac0:	b2db      	uxtb	r3, r3
 800eac2:	2b20      	cmp	r3, #32
 800eac4:	d1f9      	bne.n	800eaba <LPS22HB_initialize+0x7a>
  // LPS22HB_CTRL_REG1, 			I2C_MEMADD_SIZE_8BIT, (uint8_t
  // *)&lps22hb_ctrl, sizeof(lps22hb_ctrl)); 	while(hi2c2.State !=
  // HAL_I2C_STATE_READY);

  /* set the interrupt behavior */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800eac6:	2301      	movs	r3, #1
 800eac8:	9301      	str	r3, [sp, #4]
 800eaca:	4b18      	ldr	r3, [pc, #96]	@ (800eb2c <LPS22HB_initialize+0xec>)
 800eacc:	9300      	str	r3, [sp, #0]
 800eace:	2301      	movs	r3, #1
 800ead0:	220b      	movs	r2, #11
 800ead2:	21ba      	movs	r1, #186	@ 0xba
 800ead4:	4812      	ldr	r0, [pc, #72]	@ (800eb20 <LPS22HB_initialize+0xe0>)
 800ead6:	f7f4 fa85 	bl	8002fe4 <HAL_I2C_Mem_Write_DMA>
 800eada:	4603      	mov	r3, r0
 800eadc:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INTERRUPT_CFG,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&lps22hb_intcfg, sizeof(lps22hb_intcfg));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800eade:	bf00      	nop
 800eae0:	4b0f      	ldr	r3, [pc, #60]	@ (800eb20 <LPS22HB_initialize+0xe0>)
 800eae2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800eae6:	b2db      	uxtb	r3, r3
 800eae8:	2b20      	cmp	r3, #32
 800eaea:	d1f9      	bne.n	800eae0 <LPS22HB_initialize+0xa0>
  }

  /* dummy read to make sure the DRDY signal is reset */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800eaec:	2308      	movs	r3, #8
 800eaee:	9301      	str	r3, [sp, #4]
 800eaf0:	4b0f      	ldr	r3, [pc, #60]	@ (800eb30 <LPS22HB_initialize+0xf0>)
 800eaf2:	9300      	str	r3, [sp, #0]
 800eaf4:	2301      	movs	r3, #1
 800eaf6:	2225      	movs	r2, #37	@ 0x25
 800eaf8:	21ba      	movs	r1, #186	@ 0xba
 800eafa:	4809      	ldr	r0, [pc, #36]	@ (800eb20 <LPS22HB_initialize+0xe0>)
 800eafc:	f7f4 fb58 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800eb00:	4603      	mov	r3, r0
 800eb02:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INT_SOURCE, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_raw_values, sizeof(lps22hb_raw_values));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800eb04:	bf00      	nop
 800eb06:	4b06      	ldr	r3, [pc, #24]	@ (800eb20 <LPS22HB_initialize+0xe0>)
 800eb08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800eb0c:	b2db      	uxtb	r3, r3
 800eb0e:	2b20      	cmp	r3, #32
 800eb10:	d1f9      	bne.n	800eb06 <LPS22HB_initialize+0xc6>
  }

  return HAL_status;
 800eb12:	79fb      	ldrb	r3, [r7, #7]
 800eb14:	b2db      	uxtb	r3, r3
}
 800eb16:	4618      	mov	r0, r3
 800eb18:	3708      	adds	r7, #8
 800eb1a:	46bd      	mov	sp, r7
 800eb1c:	bd80      	pop	{r7, pc}
 800eb1e:	bf00      	nop
 800eb20:	200003ac 	.word	0x200003ac
 800eb24:	2000006d 	.word	0x2000006d
 800eb28:	2000006c 	.word	0x2000006c
 800eb2c:	20000070 	.word	0x20000070
 800eb30:	2000249c 	.word	0x2000249c

0800eb34 <LPS22HB_data_ready>:

HAL_StatusTypeDef LPS22HB_data_ready(void)
{
 800eb34:	b5b0      	push	{r4, r5, r7, lr}
 800eb36:	b084      	sub	sp, #16
 800eb38:	af02      	add	r7, sp, #8
  /* start reading the humidity sensor value */
  /* this needs to be done in a do-while loop because the sensor
   * is not responding anymore if previous data has not been read */
  do
  {
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800eb3a:	2308      	movs	r3, #8
 800eb3c:	9301      	str	r3, [sp, #4]
 800eb3e:	4b3e      	ldr	r3, [pc, #248]	@ (800ec38 <LPS22HB_data_ready+0x104>)
 800eb40:	9300      	str	r3, [sp, #0]
 800eb42:	2301      	movs	r3, #1
 800eb44:	2225      	movs	r2, #37	@ 0x25
 800eb46:	21ba      	movs	r1, #186	@ 0xba
 800eb48:	483c      	ldr	r0, [pc, #240]	@ (800ec3c <LPS22HB_data_ready+0x108>)
 800eb4a:	f7f4 fb31 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800eb4e:	4603      	mov	r3, r0
 800eb50:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INT_SOURCE, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_raw_values, sizeof(lps22hb_raw_values));
  } while(HAL_status != HAL_OK);
 800eb52:	79fb      	ldrb	r3, [r7, #7]
 800eb54:	2b00      	cmp	r3, #0
 800eb56:	d1f0      	bne.n	800eb3a <LPS22HB_data_ready+0x6>

  while(hi2c2.State != HAL_I2C_STATE_READY);
 800eb58:	bf00      	nop
 800eb5a:	4b38      	ldr	r3, [pc, #224]	@ (800ec3c <LPS22HB_data_ready+0x108>)
 800eb5c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800eb60:	b2db      	uxtb	r3, r3
 800eb62:	2b20      	cmp	r3, #32
 800eb64:	d1f9      	bne.n	800eb5a <LPS22HB_data_ready+0x26>


  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800eb66:	4b36      	ldr	r3, [pc, #216]	@ (800ec40 <LPS22HB_data_ready+0x10c>)
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	4618      	mov	r0, r3
 800eb6c:	f7fa fb0a 	bl	8009184 <osSemaphoreRelease>

  /* Convert raw pressure to hPa */
  if (lps22hb_raw_values.raw_p_t_data[2] > SCHAR_MAX) {
 800eb70:	4b31      	ldr	r3, [pc, #196]	@ (800ec38 <LPS22HB_data_ready+0x104>)
 800eb72:	795b      	ldrb	r3, [r3, #5]
 800eb74:	b25b      	sxtb	r3, r3
 800eb76:	2b00      	cmp	r3, #0
 800eb78:	da28      	bge.n	800ebcc <LPS22HB_data_ready+0x98>
    lps22hb_values.pressure =
        -1.0 *
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800eb7a:	4b2f      	ldr	r3, [pc, #188]	@ (800ec38 <LPS22HB_data_ready+0x104>)
 800eb7c:	78db      	ldrb	r3, [r3, #3]
 800eb7e:	461a      	mov	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800eb80:	4b2d      	ldr	r3, [pc, #180]	@ (800ec38 <LPS22HB_data_ready+0x104>)
 800eb82:	791b      	ldrb	r3, [r3, #4]
 800eb84:	021b      	lsls	r3, r3, #8
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800eb86:	431a      	orrs	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800eb88:	4b2b      	ldr	r3, [pc, #172]	@ (800ec38 <LPS22HB_data_ready+0x104>)
 800eb8a:	795b      	ldrb	r3, [r3, #5]
 800eb8c:	041b      	lsls	r3, r3, #16
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800eb8e:	4313      	orrs	r3, r2
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800eb90:	ee07 3a90 	vmov	s15, r3
 800eb94:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800eb98:	ee17 0a90 	vmov	r0, s15
 800eb9c:	f7f1 fcde 	bl	800055c <__aeabi_f2d>
 800eba0:	4602      	mov	r2, r0
 800eba2:	460b      	mov	r3, r1
        -1.0 *
 800eba4:	4614      	mov	r4, r2
 800eba6:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800ebaa:	f04f 0200 	mov.w	r2, #0
 800ebae:	4b25      	ldr	r3, [pc, #148]	@ (800ec44 <LPS22HB_data_ready+0x110>)
 800ebb0:	4620      	mov	r0, r4
 800ebb2:	4629      	mov	r1, r5
 800ebb4:	f7f1 fe54 	bl	8000860 <__aeabi_ddiv>
 800ebb8:	4602      	mov	r2, r0
 800ebba:	460b      	mov	r3, r1
 800ebbc:	4610      	mov	r0, r2
 800ebbe:	4619      	mov	r1, r3
 800ebc0:	f7f1 ff36 	bl	8000a30 <__aeabi_d2f>
 800ebc4:	4603      	mov	r3, r0
    lps22hb_values.pressure =
 800ebc6:	4a20      	ldr	r2, [pc, #128]	@ (800ec48 <LPS22HB_data_ready+0x114>)
 800ebc8:	6013      	str	r3, [r2, #0]
 800ebca:	e015      	b.n	800ebf8 <LPS22HB_data_ready+0xc4>
        4096;
  } else {
    lps22hb_values.pressure =
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800ebcc:	4b1a      	ldr	r3, [pc, #104]	@ (800ec38 <LPS22HB_data_ready+0x104>)
 800ebce:	78db      	ldrb	r3, [r3, #3]
 800ebd0:	461a      	mov	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800ebd2:	4b19      	ldr	r3, [pc, #100]	@ (800ec38 <LPS22HB_data_ready+0x104>)
 800ebd4:	791b      	ldrb	r3, [r3, #4]
 800ebd6:	021b      	lsls	r3, r3, #8
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800ebd8:	431a      	orrs	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800ebda:	4b17      	ldr	r3, [pc, #92]	@ (800ec38 <LPS22HB_data_ready+0x104>)
 800ebdc:	795b      	ldrb	r3, [r3, #5]
 800ebde:	041b      	lsls	r3, r3, #16
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800ebe0:	4313      	orrs	r3, r2
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800ebe2:	ee07 3a90 	vmov	s15, r3
 800ebe6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800ebea:	eddf 6a18 	vldr	s13, [pc, #96]	@ 800ec4c <LPS22HB_data_ready+0x118>
 800ebee:	eec7 7a26 	vdiv.f32	s15, s14, s13
    lps22hb_values.pressure =
 800ebf2:	4b15      	ldr	r3, [pc, #84]	@ (800ec48 <LPS22HB_data_ready+0x114>)
 800ebf4:	edc3 7a00 	vstr	s15, [r3]
        4096;
  }

  lps22hb_values.temperature =
      ((int16_t)((lps22hb_raw_values.raw_p_t_data[3]) |
 800ebf8:	4b0f      	ldr	r3, [pc, #60]	@ (800ec38 <LPS22HB_data_ready+0x104>)
 800ebfa:	799b      	ldrb	r3, [r3, #6]
 800ebfc:	b21a      	sxth	r2, r3
                 (lps22hb_raw_values.raw_p_t_data[4] << 8))) /
 800ebfe:	4b0e      	ldr	r3, [pc, #56]	@ (800ec38 <LPS22HB_data_ready+0x104>)
 800ec00:	79db      	ldrb	r3, [r3, #7]
      ((int16_t)((lps22hb_raw_values.raw_p_t_data[3]) |
 800ec02:	b21b      	sxth	r3, r3
 800ec04:	021b      	lsls	r3, r3, #8
 800ec06:	b21b      	sxth	r3, r3
 800ec08:	4313      	orrs	r3, r2
 800ec0a:	b21b      	sxth	r3, r3
                 (lps22hb_raw_values.raw_p_t_data[4] << 8))) /
 800ec0c:	4618      	mov	r0, r3
 800ec0e:	f7f1 fc93 	bl	8000538 <__aeabi_i2d>
 800ec12:	f04f 0200 	mov.w	r2, #0
 800ec16:	4b0e      	ldr	r3, [pc, #56]	@ (800ec50 <LPS22HB_data_ready+0x11c>)
 800ec18:	f7f1 fe22 	bl	8000860 <__aeabi_ddiv>
 800ec1c:	4602      	mov	r2, r0
 800ec1e:	460b      	mov	r3, r1
 800ec20:	4610      	mov	r0, r2
 800ec22:	4619      	mov	r1, r3
 800ec24:	f7f1 ff04 	bl	8000a30 <__aeabi_d2f>
 800ec28:	4603      	mov	r3, r0
  lps22hb_values.temperature =
 800ec2a:	4a07      	ldr	r2, [pc, #28]	@ (800ec48 <LPS22HB_data_ready+0x114>)
 800ec2c:	6053      	str	r3, [r2, #4]
      100.0;

  return HAL_status;
 800ec2e:	79fb      	ldrb	r3, [r7, #7]
}
 800ec30:	4618      	mov	r0, r3
 800ec32:	3708      	adds	r7, #8
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bdb0      	pop	{r4, r5, r7, pc}
 800ec38:	2000249c 	.word	0x2000249c
 800ec3c:	200003ac 	.word	0x200003ac
 800ec40:	20000638 	.word	0x20000638
 800ec44:	40b00000 	.word	0x40b00000
 800ec48:	200024a4 	.word	0x200024a4
 800ec4c:	45800000 	.word	0x45800000
 800ec50:	40590000 	.word	0x40590000

0800ec54 <HTS221_initialize>:
extern osSemaphoreId_t I2C2availableHandle;

/*
 * Initialize the HTS221
 */
HAL_StatusTypeDef HTS221_initialize(void) {
 800ec54:	b580      	push	{r7, lr}
 800ec56:	b084      	sub	sp, #16
 800ec58:	af02      	add	r7, sp, #8
  volatile HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_WHO_AM_I,
 800ec5a:	2301      	movs	r3, #1
 800ec5c:	9301      	str	r3, [sp, #4]
 800ec5e:	1dbb      	adds	r3, r7, #6
 800ec60:	9300      	str	r3, [sp, #0]
 800ec62:	2301      	movs	r3, #1
 800ec64:	228f      	movs	r2, #143	@ 0x8f
 800ec66:	21be      	movs	r1, #190	@ 0xbe
 800ec68:	482c      	ldr	r0, [pc, #176]	@ (800ed1c <HTS221_initialize+0xc8>)
 800ec6a:	f7f4 faa1 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800ec6e:	4603      	mov	r3, r0
  HAL_status =
 800ec70:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ec72:	bf00      	nop
 800ec74:	4b29      	ldr	r3, [pc, #164]	@ (800ed1c <HTS221_initialize+0xc8>)
 800ec76:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ec7a:	b2db      	uxtb	r3, r3
 800ec7c:	2b20      	cmp	r3, #32
 800ec7e:	d1f9      	bne.n	800ec74 <HTS221_initialize+0x20>
  }
  if (buffer != HTS221_WHO_AM_I_VALUE)
 800ec80:	79bb      	ldrb	r3, [r7, #6]
 800ec82:	2bbc      	cmp	r3, #188	@ 0xbc
 800ec84:	d001      	beq.n	800ec8a <HTS221_initialize+0x36>
    return HAL_ERROR;
 800ec86:	2301      	movs	r3, #1
 800ec88:	e044      	b.n	800ed14 <HTS221_initialize+0xc0>

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800ec8a:	2303      	movs	r3, #3
 800ec8c:	9301      	str	r3, [sp, #4]
 800ec8e:	4b24      	ldr	r3, [pc, #144]	@ (800ed20 <HTS221_initialize+0xcc>)
 800ec90:	9300      	str	r3, [sp, #0]
 800ec92:	2301      	movs	r3, #1
 800ec94:	22a0      	movs	r2, #160	@ 0xa0
 800ec96:	21be      	movs	r1, #190	@ 0xbe
 800ec98:	4820      	ldr	r0, [pc, #128]	@ (800ed1c <HTS221_initialize+0xc8>)
 800ec9a:	f7f4 f9a3 	bl	8002fe4 <HAL_I2C_Mem_Write_DMA>
 800ec9e:	4603      	mov	r3, r0
 800eca0:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&hts221_ctrl, sizeof(hts221_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800eca2:	bf00      	nop
 800eca4:	4b1d      	ldr	r3, [pc, #116]	@ (800ed1c <HTS221_initialize+0xc8>)
 800eca6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ecaa:	b2db      	uxtb	r3, r3
 800ecac:	2b20      	cmp	r3, #32
 800ecae:	d1f9      	bne.n	800eca4 <HTS221_initialize+0x50>
  }

  /* read back the sensor configuration to do a basic check */
  memset(&hts221_ctrl, 0xFF, sizeof(hts221_ctrl));
 800ecb0:	2203      	movs	r2, #3
 800ecb2:	21ff      	movs	r1, #255	@ 0xff
 800ecb4:	481a      	ldr	r0, [pc, #104]	@ (800ed20 <HTS221_initialize+0xcc>)
 800ecb6:	f005 f96f 	bl	8013f98 <memset>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800ecba:	2303      	movs	r3, #3
 800ecbc:	9301      	str	r3, [sp, #4]
 800ecbe:	4b18      	ldr	r3, [pc, #96]	@ (800ed20 <HTS221_initialize+0xcc>)
 800ecc0:	9300      	str	r3, [sp, #0]
 800ecc2:	2301      	movs	r3, #1
 800ecc4:	22a0      	movs	r2, #160	@ 0xa0
 800ecc6:	21be      	movs	r1, #190	@ 0xbe
 800ecc8:	4814      	ldr	r0, [pc, #80]	@ (800ed1c <HTS221_initialize+0xc8>)
 800ecca:	f7f4 fa71 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800ecce:	4603      	mov	r3, r0
 800ecd0:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&hts221_ctrl, sizeof(hts221_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ecd2:	bf00      	nop
 800ecd4:	4b11      	ldr	r3, [pc, #68]	@ (800ed1c <HTS221_initialize+0xc8>)
 800ecd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ecda:	b2db      	uxtb	r3, r3
 800ecdc:	2b20      	cmp	r3, #32
 800ecde:	d1f9      	bne.n	800ecd4 <HTS221_initialize+0x80>
  }

  HAL_status = HTS221_Get_Calibration_Values(&hts221_cal_values);
 800ece0:	4810      	ldr	r0, [pc, #64]	@ (800ed24 <HTS221_initialize+0xd0>)
 800ece2:	f000 f823 	bl	800ed2c <HTS221_Get_Calibration_Values>
 800ece6:	4603      	mov	r3, r0
 800ece8:	71fb      	strb	r3, [r7, #7]

  /* do a dummy read to reset the DRDY and Status signal */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800ecea:	2304      	movs	r3, #4
 800ecec:	9301      	str	r3, [sp, #4]
 800ecee:	4b0e      	ldr	r3, [pc, #56]	@ (800ed28 <HTS221_initialize+0xd4>)
 800ecf0:	9300      	str	r3, [sp, #0]
 800ecf2:	2301      	movs	r3, #1
 800ecf4:	22a8      	movs	r2, #168	@ 0xa8
 800ecf6:	21be      	movs	r1, #190	@ 0xbe
 800ecf8:	4808      	ldr	r0, [pc, #32]	@ (800ed1c <HTS221_initialize+0xc8>)
 800ecfa:	f7f4 fa59 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800ecfe:	4603      	mov	r3, r0
 800ed00:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_HUMIDITY_OUT_L,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&hts221_values, (2 * sizeof(uint16_t)));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ed02:	bf00      	nop
 800ed04:	4b05      	ldr	r3, [pc, #20]	@ (800ed1c <HTS221_initialize+0xc8>)
 800ed06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ed0a:	b2db      	uxtb	r3, r3
 800ed0c:	2b20      	cmp	r3, #32
 800ed0e:	d1f9      	bne.n	800ed04 <HTS221_initialize+0xb0>
  }
  return HAL_status;
 800ed10:	79fb      	ldrb	r3, [r7, #7]
 800ed12:	b2db      	uxtb	r3, r3
}
 800ed14:	4618      	mov	r0, r3
 800ed16:	3708      	adds	r7, #8
 800ed18:	46bd      	mov	sp, r7
 800ed1a:	bd80      	pop	{r7, pc}
 800ed1c:	200003ac 	.word	0x200003ac
 800ed20:	20000074 	.word	0x20000074
 800ed24:	200024ac 	.word	0x200024ac
 800ed28:	200024b8 	.word	0x200024b8

0800ed2c <HTS221_Get_Calibration_Values>:

/*
 * Read the HTS221 calibration values. These values are used for
 * calculating the relative humidity and temperature
 */
HAL_StatusTypeDef HTS221_Get_Calibration_Values(HTS221_CAL_VALUES *cal_values) {
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	b08a      	sub	sp, #40	@ 0x28
 800ed30:	af02      	add	r7, sp, #8
 800ed32:	6078      	str	r0, [r7, #4]
  uint8_t buffer[13];
  HAL_StatusTypeDef HAL_status;
  uint16_t temp;

  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_H0_rH_x2_REG,
 800ed34:	2304      	movs	r3, #4
 800ed36:	9301      	str	r3, [sp, #4]
 800ed38:	f107 030c 	add.w	r3, r7, #12
 800ed3c:	9300      	str	r3, [sp, #0]
 800ed3e:	2301      	movs	r3, #1
 800ed40:	22b0      	movs	r2, #176	@ 0xb0
 800ed42:	21be      	movs	r1, #190	@ 0xbe
 800ed44:	4844      	ldr	r0, [pc, #272]	@ (800ee58 <HTS221_Get_Calibration_Values+0x12c>)
 800ed46:	f7f4 fa33 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800ed4a:	4603      	mov	r3, r0
 800ed4c:	77fb      	strb	r3, [r7, #31]
                           I2C_MEMADD_SIZE_8BIT, buffer, 4);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ed4e:	bf00      	nop
 800ed50:	4b41      	ldr	r3, [pc, #260]	@ (800ee58 <HTS221_Get_Calibration_Values+0x12c>)
 800ed52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ed56:	b2db      	uxtb	r3, r3
 800ed58:	2b20      	cmp	r3, #32
 800ed5a:	d1f9      	bne.n	800ed50 <HTS221_Get_Calibration_Values+0x24>
  }
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_T1T0_msb_REG,
 800ed5c:	2303      	movs	r3, #3
 800ed5e:	9301      	str	r3, [sp, #4]
 800ed60:	f107 030c 	add.w	r3, r7, #12
 800ed64:	3304      	adds	r3, #4
 800ed66:	9300      	str	r3, [sp, #0]
 800ed68:	2301      	movs	r3, #1
 800ed6a:	22b5      	movs	r2, #181	@ 0xb5
 800ed6c:	21be      	movs	r1, #190	@ 0xbe
 800ed6e:	483a      	ldr	r0, [pc, #232]	@ (800ee58 <HTS221_Get_Calibration_Values+0x12c>)
 800ed70:	f7f4 fa1e 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800ed74:	4603      	mov	r3, r0
 800ed76:	77fb      	strb	r3, [r7, #31]
                           I2C_MEMADD_SIZE_8BIT, &buffer[4], 3);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ed78:	bf00      	nop
 800ed7a:	4b37      	ldr	r3, [pc, #220]	@ (800ee58 <HTS221_Get_Calibration_Values+0x12c>)
 800ed7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ed80:	b2db      	uxtb	r3, r3
 800ed82:	2b20      	cmp	r3, #32
 800ed84:	d1f9      	bne.n	800ed7a <HTS221_Get_Calibration_Values+0x4e>
  }
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_H1_T0_OUT_REG,
 800ed86:	2306      	movs	r3, #6
 800ed88:	9301      	str	r3, [sp, #4]
 800ed8a:	f107 030c 	add.w	r3, r7, #12
 800ed8e:	3307      	adds	r3, #7
 800ed90:	9300      	str	r3, [sp, #0]
 800ed92:	2301      	movs	r3, #1
 800ed94:	22ba      	movs	r2, #186	@ 0xba
 800ed96:	21be      	movs	r1, #190	@ 0xbe
 800ed98:	482f      	ldr	r0, [pc, #188]	@ (800ee58 <HTS221_Get_Calibration_Values+0x12c>)
 800ed9a:	f7f4 fa09 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800ed9e:	4603      	mov	r3, r0
 800eda0:	77fb      	strb	r3, [r7, #31]
                           I2C_MEMADD_SIZE_8BIT, &buffer[7], 6);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800eda2:	bf00      	nop
 800eda4:	4b2c      	ldr	r3, [pc, #176]	@ (800ee58 <HTS221_Get_Calibration_Values+0x12c>)
 800eda6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800edaa:	b2db      	uxtb	r3, r3
 800edac:	2b20      	cmp	r3, #32
 800edae:	d1f9      	bne.n	800eda4 <HTS221_Get_Calibration_Values+0x78>
  }
  cal_values->H0_rH = buffer[0] >> 1;
 800edb0:	7b3b      	ldrb	r3, [r7, #12]
 800edb2:	085b      	lsrs	r3, r3, #1
 800edb4:	b2da      	uxtb	r2, r3
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	701a      	strb	r2, [r3, #0]
  cal_values->H1_rH = buffer[1] >> 1;
 800edba:	7b7b      	ldrb	r3, [r7, #13]
 800edbc:	085b      	lsrs	r3, r3, #1
 800edbe:	b2da      	uxtb	r2, r3
 800edc0:	687b      	ldr	r3, [r7, #4]
 800edc2:	705a      	strb	r2, [r3, #1]
  cal_values->T0_degC = buffer[2];
 800edc4:	7bba      	ldrb	r2, [r7, #14]
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	719a      	strb	r2, [r3, #6]
  cal_values->T1_degC = buffer[3];
 800edca:	7bfa      	ldrb	r2, [r7, #15]
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	71da      	strb	r2, [r3, #7]
  temp = (cal_values->T0_degC) | ((buffer[4] & 0x03) << 8);
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	799b      	ldrb	r3, [r3, #6]
 800edd4:	b21a      	sxth	r2, r3
 800edd6:	7c3b      	ldrb	r3, [r7, #16]
 800edd8:	b21b      	sxth	r3, r3
 800edda:	021b      	lsls	r3, r3, #8
 800eddc:	b21b      	sxth	r3, r3
 800edde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ede2:	b21b      	sxth	r3, r3
 800ede4:	4313      	orrs	r3, r2
 800ede6:	b21b      	sxth	r3, r3
 800ede8:	83bb      	strh	r3, [r7, #28]
  cal_values->T0_degC = temp >> 3;
 800edea:	8bbb      	ldrh	r3, [r7, #28]
 800edec:	08db      	lsrs	r3, r3, #3
 800edee:	b29b      	uxth	r3, r3
 800edf0:	b2da      	uxtb	r2, r3
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	719a      	strb	r2, [r3, #6]
  temp = (cal_values->T1_degC) | ((buffer[4] & 0x0C) << 6);
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	79db      	ldrb	r3, [r3, #7]
 800edfa:	b21a      	sxth	r2, r3
 800edfc:	7c3b      	ldrb	r3, [r7, #16]
 800edfe:	b21b      	sxth	r3, r3
 800ee00:	019b      	lsls	r3, r3, #6
 800ee02:	b21b      	sxth	r3, r3
 800ee04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ee08:	b21b      	sxth	r3, r3
 800ee0a:	4313      	orrs	r3, r2
 800ee0c:	b21b      	sxth	r3, r3
 800ee0e:	83bb      	strh	r3, [r7, #28]
  cal_values->T1_degC = temp >> 3;
 800ee10:	8bbb      	ldrh	r3, [r7, #28]
 800ee12:	08db      	lsrs	r3, r3, #3
 800ee14:	b29b      	uxth	r3, r3
 800ee16:	b2da      	uxtb	r2, r3
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	71da      	strb	r2, [r3, #7]
  memcpy(&cal_values->H0_T0_OUT, &buffer[5], sizeof(int16_t));
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	3302      	adds	r3, #2
 800ee20:	f8b7 2011 	ldrh.w	r2, [r7, #17]
 800ee24:	b292      	uxth	r2, r2
 800ee26:	801a      	strh	r2, [r3, #0]
  memcpy(&cal_values->H1_T0_OUT, &buffer[7], sizeof(int16_t));
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	3304      	adds	r3, #4
 800ee2c:	f8b7 2013 	ldrh.w	r2, [r7, #19]
 800ee30:	b292      	uxth	r2, r2
 800ee32:	801a      	strh	r2, [r3, #0]
  memcpy(&cal_values->T0_OUT, &buffer[9], sizeof(int16_t));
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	3308      	adds	r3, #8
 800ee38:	f8b7 2015 	ldrh.w	r2, [r7, #21]
 800ee3c:	b292      	uxth	r2, r2
 800ee3e:	801a      	strh	r2, [r3, #0]
  memcpy(&cal_values->T1_OUT, &buffer[11], sizeof(int16_t));
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	330a      	adds	r3, #10
 800ee44:	f8b7 2017 	ldrh.w	r2, [r7, #23]
 800ee48:	b292      	uxth	r2, r2
 800ee4a:	801a      	strh	r2, [r3, #0]
  return HAL_status;
 800ee4c:	7ffb      	ldrb	r3, [r7, #31]
}
 800ee4e:	4618      	mov	r0, r3
 800ee50:	3720      	adds	r7, #32
 800ee52:	46bd      	mov	sp, r7
 800ee54:	bd80      	pop	{r7, pc}
 800ee56:	bf00      	nop
 800ee58:	200003ac 	.word	0x200003ac

0800ee5c <HTS221_Get_Humidity>:
/*
 * Read the HTS221 relative humidity raw sensor value and calculate
 * the relative humidity by using the calibration values stored in the
 * sensor
 */
float HTS221_Get_Humidity(void) {
 800ee5c:	b480      	push	{r7}
 800ee5e:	b083      	sub	sp, #12
 800ee60:	af00      	add	r7, sp, #0
  float value;
  int tmp;

  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 800ee62:	4b1e      	ldr	r3, [pc, #120]	@ (800eedc <HTS221_Get_Humidity+0x80>)
 800ee64:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ee68:	461a      	mov	r2, r3
                   (int32_t)hts221_cal_values.H0_T0_OUT)) *
 800ee6a:	4b1d      	ldr	r3, [pc, #116]	@ (800eee0 <HTS221_Get_Humidity+0x84>)
 800ee6c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 800ee70:	1ad3      	subs	r3, r2, r3
        ((int32_t)((int32_t)(hts221_cal_values.H1_rH -
 800ee72:	4a1b      	ldr	r2, [pc, #108]	@ (800eee0 <HTS221_Get_Humidity+0x84>)
 800ee74:	7852      	ldrb	r2, [r2, #1]
 800ee76:	4611      	mov	r1, r2
                             (int32_t)hts221_cal_values.H0_rH)));
 800ee78:	4a19      	ldr	r2, [pc, #100]	@ (800eee0 <HTS221_Get_Humidity+0x84>)
 800ee7a:	7812      	ldrb	r2, [r2, #0]
        ((int32_t)((int32_t)(hts221_cal_values.H1_rH -
 800ee7c:	1a8a      	subs	r2, r1, r2
  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 800ee7e:	fb02 f303 	mul.w	r3, r2, r3
 800ee82:	607b      	str	r3, [r7, #4]
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 800ee84:	4b16      	ldr	r3, [pc, #88]	@ (800eee0 <HTS221_Get_Humidity+0x84>)
 800ee86:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800ee8a:	461a      	mov	r2, r3
                  (int32_t)hts221_cal_values.H0_T0_OUT) +
 800ee8c:	4b14      	ldr	r3, [pc, #80]	@ (800eee0 <HTS221_Get_Humidity+0x84>)
 800ee8e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 800ee92:	4413      	add	r3, r2
 800ee94:	687a      	ldr	r2, [r7, #4]
 800ee96:	fb92 f3f3 	sdiv	r3, r2, r3
           ((int32_t)((int32_t)hts221_cal_values.H0_rH)));
 800ee9a:	4a11      	ldr	r2, [pc, #68]	@ (800eee0 <HTS221_Get_Humidity+0x84>)
 800ee9c:	7812      	ldrb	r2, [r2, #0]
                  (int32_t)hts221_cal_values.H0_T0_OUT) +
 800ee9e:	4413      	add	r3, r2
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 800eea0:	ee07 3a90 	vmov	s15, r3
 800eea4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800eea8:	edc7 7a00 	vstr	s15, [r7]

  if (value > 1000)
 800eeac:	edd7 7a00 	vldr	s15, [r7]
 800eeb0:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800eee4 <HTS221_Get_Humidity+0x88>
 800eeb4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800eeb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800eebc:	dd03      	ble.n	800eec6 <HTS221_Get_Humidity+0x6a>
    return value = 1000;
 800eebe:	4b0a      	ldr	r3, [pc, #40]	@ (800eee8 <HTS221_Get_Humidity+0x8c>)
 800eec0:	603b      	str	r3, [r7, #0]
 800eec2:	683b      	ldr	r3, [r7, #0]
 800eec4:	e000      	b.n	800eec8 <HTS221_Get_Humidity+0x6c>
  else
    return value;
 800eec6:	683b      	ldr	r3, [r7, #0]
}
 800eec8:	ee07 3a90 	vmov	s15, r3
 800eecc:	eeb0 0a67 	vmov.f32	s0, s15
 800eed0:	370c      	adds	r7, #12
 800eed2:	46bd      	mov	sp, r7
 800eed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed8:	4770      	bx	lr
 800eeda:	bf00      	nop
 800eedc:	200024b8 	.word	0x200024b8
 800eee0:	200024ac 	.word	0x200024ac
 800eee4:	447a0000 	.word	0x447a0000
 800eee8:	447a0000 	.word	0x447a0000

0800eeec <HTS221_Get_Temperature>:
/*
 * Read the HTS221 relative temperature raw sensor value and calculate
 * the temperature by using the calibration values stored in the
 * sensor
 */
float HTS221_Get_Temperature(void) {
 800eeec:	b480      	push	{r7}
 800eeee:	b083      	sub	sp, #12
 800eef0:	af00      	add	r7, sp, #0
  float value;

  /* Compute the temperature value by linear interpolation */
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 800eef2:	4b1d      	ldr	r3, [pc, #116]	@ (800ef68 <HTS221_Get_Temperature+0x7c>)
 800eef4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800eef8:	461a      	mov	r2, r3
 800eefa:	4b1c      	ldr	r3, [pc, #112]	@ (800ef6c <HTS221_Get_Temperature+0x80>)
 800eefc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ef00:	1ad3      	subs	r3, r2, r3
 800ef02:	ee07 3a90 	vmov	s15, r3
 800ef06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 800ef0a:	4b18      	ldr	r3, [pc, #96]	@ (800ef6c <HTS221_Get_Temperature+0x80>)
 800ef0c:	79db      	ldrb	r3, [r3, #7]
 800ef0e:	461a      	mov	r2, r3
 800ef10:	4b16      	ldr	r3, [pc, #88]	@ (800ef6c <HTS221_Get_Temperature+0x80>)
 800ef12:	799b      	ldrb	r3, [r3, #6]
 800ef14:	1ad3      	subs	r3, r2, r3
 800ef16:	ee07 3a90 	vmov	s15, r3
 800ef1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 800ef1e:	ee67 6a27 	vmul.f32	s13, s14, s15
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 800ef22:	4b12      	ldr	r3, [pc, #72]	@ (800ef6c <HTS221_Get_Temperature+0x80>)
 800ef24:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800ef28:	461a      	mov	r2, r3
 800ef2a:	4b10      	ldr	r3, [pc, #64]	@ (800ef6c <HTS221_Get_Temperature+0x80>)
 800ef2c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ef30:	1ad3      	subs	r3, r2, r3
 800ef32:	ee07 3a90 	vmov	s15, r3
 800ef36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 800ef3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
          hts221_cal_values.T0_degC;
 800ef3e:	4b0b      	ldr	r3, [pc, #44]	@ (800ef6c <HTS221_Get_Temperature+0x80>)
 800ef40:	799b      	ldrb	r3, [r3, #6]
 800ef42:	ee07 3a90 	vmov	s15, r3
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 800ef46:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 800ef4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ef4e:	edc7 7a01 	vstr	s15, [r7, #4]

  return value;
 800ef52:	687b      	ldr	r3, [r7, #4]
 800ef54:	ee07 3a90 	vmov	s15, r3
}
 800ef58:	eeb0 0a67 	vmov.f32	s0, s15
 800ef5c:	370c      	adds	r7, #12
 800ef5e:	46bd      	mov	sp, r7
 800ef60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef64:	4770      	bx	lr
 800ef66:	bf00      	nop
 800ef68:	200024b8 	.word	0x200024b8
 800ef6c:	200024ac 	.word	0x200024ac

0800ef70 <HTS221_data_ready>:

HAL_StatusTypeDef HTS221_data_ready(void)
{
 800ef70:	b580      	push	{r7, lr}
 800ef72:	b084      	sub	sp, #16
 800ef74:	af02      	add	r7, sp, #8
  /* start reading the humidity sensor value */
  /* this needs to be done in a do-while loop because the sensor
   * is not responding anymore if previous data has not been read */
  do
  {
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800ef76:	2304      	movs	r3, #4
 800ef78:	9301      	str	r3, [sp, #4]
 800ef7a:	4b16      	ldr	r3, [pc, #88]	@ (800efd4 <HTS221_data_ready+0x64>)
 800ef7c:	9300      	str	r3, [sp, #0]
 800ef7e:	2301      	movs	r3, #1
 800ef80:	22a8      	movs	r2, #168	@ 0xa8
 800ef82:	21be      	movs	r1, #190	@ 0xbe
 800ef84:	4814      	ldr	r0, [pc, #80]	@ (800efd8 <HTS221_data_ready+0x68>)
 800ef86:	f7f4 f913 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800ef8a:	4603      	mov	r3, r0
 800ef8c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_HUMIDITY_OUT_L,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&hts221_values, (2 * sizeof(int16_t)));
  }while(HAL_status != HAL_OK);
 800ef8e:	79fb      	ldrb	r3, [r7, #7]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d1f0      	bne.n	800ef76 <HTS221_data_ready+0x6>


  while(hi2c2.State != HAL_I2C_STATE_READY);
 800ef94:	bf00      	nop
 800ef96:	4b10      	ldr	r3, [pc, #64]	@ (800efd8 <HTS221_data_ready+0x68>)
 800ef98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ef9c:	b2db      	uxtb	r3, r3
 800ef9e:	2b20      	cmp	r3, #32
 800efa0:	d1f9      	bne.n	800ef96 <HTS221_data_ready+0x26>

  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800efa2:	4b0e      	ldr	r3, [pc, #56]	@ (800efdc <HTS221_data_ready+0x6c>)
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	4618      	mov	r0, r3
 800efa8:	f7fa f8ec 	bl	8009184 <osSemaphoreRelease>


  hts221_values.humidity = HTS221_Get_Humidity();
 800efac:	f7ff ff56 	bl	800ee5c <HTS221_Get_Humidity>
 800efb0:	eef0 7a40 	vmov.f32	s15, s0
 800efb4:	4b07      	ldr	r3, [pc, #28]	@ (800efd4 <HTS221_data_ready+0x64>)
 800efb6:	edc3 7a01 	vstr	s15, [r3, #4]
  hts221_values.temperature = HTS221_Get_Temperature();
 800efba:	f7ff ff97 	bl	800eeec <HTS221_Get_Temperature>
 800efbe:	eef0 7a40 	vmov.f32	s15, s0
 800efc2:	4b04      	ldr	r3, [pc, #16]	@ (800efd4 <HTS221_data_ready+0x64>)
 800efc4:	edc3 7a02 	vstr	s15, [r3, #8]

  return HAL_status;
 800efc8:	79fb      	ldrb	r3, [r7, #7]
}
 800efca:	4618      	mov	r0, r3
 800efcc:	3708      	adds	r7, #8
 800efce:	46bd      	mov	sp, r7
 800efd0:	bd80      	pop	{r7, pc}
 800efd2:	bf00      	nop
 800efd4:	200024b8 	.word	0x200024b8
 800efd8:	200003ac 	.word	0x200003ac
 800efdc:	20000638 	.word	0x20000638

0800efe0 <LIS3MDL_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LIS3MDL
 */
HAL_StatusTypeDef LIS3MDL_initialize(void) {
 800efe0:	b580      	push	{r7, lr}
 800efe2:	b084      	sub	sp, #16
 800efe4:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_WHO_AM_I,
 800efe6:	2301      	movs	r3, #1
 800efe8:	9301      	str	r3, [sp, #4]
 800efea:	1dbb      	adds	r3, r7, #6
 800efec:	9300      	str	r3, [sp, #0]
 800efee:	2301      	movs	r3, #1
 800eff0:	228f      	movs	r2, #143	@ 0x8f
 800eff2:	213c      	movs	r1, #60	@ 0x3c
 800eff4:	483c      	ldr	r0, [pc, #240]	@ (800f0e8 <LIS3MDL_initialize+0x108>)
 800eff6:	f7f4 f8db 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800effa:	4603      	mov	r3, r0
 800effc:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800effe:	bf00      	nop
 800f000:	4b39      	ldr	r3, [pc, #228]	@ (800f0e8 <LIS3MDL_initialize+0x108>)
 800f002:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f006:	b2db      	uxtb	r3, r3
 800f008:	2b20      	cmp	r3, #32
 800f00a:	d1f9      	bne.n	800f000 <LIS3MDL_initialize+0x20>
    ;
  if (buffer != LIS3MDL_WHO_AM_I_VALUE)
 800f00c:	79bb      	ldrb	r3, [r7, #6]
 800f00e:	2b3d      	cmp	r3, #61	@ 0x3d
 800f010:	d001      	beq.n	800f016 <LIS3MDL_initialize+0x36>
    return HAL_ERROR;
 800f012:	2301      	movs	r3, #1
 800f014:	e064      	b.n	800f0e0 <LIS3MDL_initialize+0x100>

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f016:	2305      	movs	r3, #5
 800f018:	9301      	str	r3, [sp, #4]
 800f01a:	4b34      	ldr	r3, [pc, #208]	@ (800f0ec <LIS3MDL_initialize+0x10c>)
 800f01c:	9300      	str	r3, [sp, #0]
 800f01e:	2301      	movs	r3, #1
 800f020:	22a0      	movs	r2, #160	@ 0xa0
 800f022:	213c      	movs	r1, #60	@ 0x3c
 800f024:	4830      	ldr	r0, [pc, #192]	@ (800f0e8 <LIS3MDL_initialize+0x108>)
 800f026:	f7f3 ffdd 	bl	8002fe4 <HAL_I2C_Mem_Write_DMA>
 800f02a:	4603      	mov	r3, r0
 800f02c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_ctrl, sizeof(lis3mdl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f02e:	bf00      	nop
 800f030:	4b2d      	ldr	r3, [pc, #180]	@ (800f0e8 <LIS3MDL_initialize+0x108>)
 800f032:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f036:	b2db      	uxtb	r3, r3
 800f038:	2b20      	cmp	r3, #32
 800f03a:	d1f9      	bne.n	800f030 <LIS3MDL_initialize+0x50>
    ;

  /* read back the sensor configuration to do a basic check */
  memset(&lis3mdl_ctrl, 0xFF, sizeof(lis3mdl_ctrl));
 800f03c:	2205      	movs	r2, #5
 800f03e:	21ff      	movs	r1, #255	@ 0xff
 800f040:	482a      	ldr	r0, [pc, #168]	@ (800f0ec <LIS3MDL_initialize+0x10c>)
 800f042:	f004 ffa9 	bl	8013f98 <memset>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f046:	2305      	movs	r3, #5
 800f048:	9301      	str	r3, [sp, #4]
 800f04a:	4b28      	ldr	r3, [pc, #160]	@ (800f0ec <LIS3MDL_initialize+0x10c>)
 800f04c:	9300      	str	r3, [sp, #0]
 800f04e:	2301      	movs	r3, #1
 800f050:	22a0      	movs	r2, #160	@ 0xa0
 800f052:	213c      	movs	r1, #60	@ 0x3c
 800f054:	4824      	ldr	r0, [pc, #144]	@ (800f0e8 <LIS3MDL_initialize+0x108>)
 800f056:	f7f4 f8ab 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800f05a:	4603      	mov	r3, r0
 800f05c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_ctrl, sizeof(lis3mdl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f05e:	bf00      	nop
 800f060:	4b21      	ldr	r3, [pc, #132]	@ (800f0e8 <LIS3MDL_initialize+0x108>)
 800f062:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f066:	b2db      	uxtb	r3, r3
 800f068:	2b20      	cmp	r3, #32
 800f06a:	d1f9      	bne.n	800f060 <LIS3MDL_initialize+0x80>
    ;

  /* set the interrupt behavior */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f06c:	2301      	movs	r3, #1
 800f06e:	9301      	str	r3, [sp, #4]
 800f070:	4b1f      	ldr	r3, [pc, #124]	@ (800f0f0 <LIS3MDL_initialize+0x110>)
 800f072:	9300      	str	r3, [sp, #0]
 800f074:	2301      	movs	r3, #1
 800f076:	22b0      	movs	r2, #176	@ 0xb0
 800f078:	213c      	movs	r1, #60	@ 0x3c
 800f07a:	481b      	ldr	r0, [pc, #108]	@ (800f0e8 <LIS3MDL_initialize+0x108>)
 800f07c:	f7f3 ffb2 	bl	8002fe4 <HAL_I2C_Mem_Write_DMA>
 800f080:	4603      	mov	r3, r0
 800f082:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_INT_CFG, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_intcfg.intcfg, sizeof(lis3mdl_intcfg.intcfg));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f084:	bf00      	nop
 800f086:	4b18      	ldr	r3, [pc, #96]	@ (800f0e8 <LIS3MDL_initialize+0x108>)
 800f088:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f08c:	b2db      	uxtb	r3, r3
 800f08e:	2b20      	cmp	r3, #32
 800f090:	d1f9      	bne.n	800f086 <LIS3MDL_initialize+0xa6>
    ;
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f092:	2302      	movs	r3, #2
 800f094:	9301      	str	r3, [sp, #4]
 800f096:	4b17      	ldr	r3, [pc, #92]	@ (800f0f4 <LIS3MDL_initialize+0x114>)
 800f098:	9300      	str	r3, [sp, #0]
 800f09a:	2301      	movs	r3, #1
 800f09c:	22b2      	movs	r2, #178	@ 0xb2
 800f09e:	213c      	movs	r1, #60	@ 0x3c
 800f0a0:	4811      	ldr	r0, [pc, #68]	@ (800f0e8 <LIS3MDL_initialize+0x108>)
 800f0a2:	f7f3 ff9f 	bl	8002fe4 <HAL_I2C_Mem_Write_DMA>
 800f0a6:	4603      	mov	r3, r0
 800f0a8:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_INT_THS_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_intcfg.intths, sizeof(lis3mdl_intcfg.intths));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f0aa:	bf00      	nop
 800f0ac:	4b0e      	ldr	r3, [pc, #56]	@ (800f0e8 <LIS3MDL_initialize+0x108>)
 800f0ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f0b2:	b2db      	uxtb	r3, r3
 800f0b4:	2b20      	cmp	r3, #32
 800f0b6:	d1f9      	bne.n	800f0ac <LIS3MDL_initialize+0xcc>
    ;

  /* dummy read to make sure the DRDY signal is reset */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f0b8:	2302      	movs	r3, #2
 800f0ba:	9301      	str	r3, [sp, #4]
 800f0bc:	4b0e      	ldr	r3, [pc, #56]	@ (800f0f8 <LIS3MDL_initialize+0x118>)
 800f0be:	9300      	str	r3, [sp, #0]
 800f0c0:	2301      	movs	r3, #1
 800f0c2:	22a8      	movs	r2, #168	@ 0xa8
 800f0c4:	213c      	movs	r1, #60	@ 0x3c
 800f0c6:	4808      	ldr	r0, [pc, #32]	@ (800f0e8 <LIS3MDL_initialize+0x108>)
 800f0c8:	f7f4 f872 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800f0cc:	4603      	mov	r3, r0
 800f0ce:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_OUT_X_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_x, sizeof(int16_t));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f0d0:	bf00      	nop
 800f0d2:	4b05      	ldr	r3, [pc, #20]	@ (800f0e8 <LIS3MDL_initialize+0x108>)
 800f0d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f0d8:	b2db      	uxtb	r3, r3
 800f0da:	2b20      	cmp	r3, #32
 800f0dc:	d1f9      	bne.n	800f0d2 <LIS3MDL_initialize+0xf2>
    ;

  return HAL_status;
 800f0de:	79fb      	ldrb	r3, [r7, #7]
}
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	3708      	adds	r7, #8
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bd80      	pop	{r7, pc}
 800f0e8:	200003ac 	.word	0x200003ac
 800f0ec:	20000078 	.word	0x20000078
 800f0f0:	20000080 	.word	0x20000080
 800f0f4:	20000082 	.word	0x20000082
 800f0f8:	200024c4 	.word	0x200024c4
 800f0fc:	00000000 	.word	0x00000000

0800f100 <LIS3MDL_data_ready>:

HAL_StatusTypeDef LIS3MDL_data_ready(void)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	b084      	sub	sp, #16
 800f104:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;

  /* start reading the magnetometer sensor value */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f106:	2306      	movs	r3, #6
 800f108:	9301      	str	r3, [sp, #4]
 800f10a:	4b4b      	ldr	r3, [pc, #300]	@ (800f238 <LIS3MDL_data_ready+0x138>)
 800f10c:	9300      	str	r3, [sp, #0]
 800f10e:	2301      	movs	r3, #1
 800f110:	22a8      	movs	r2, #168	@ 0xa8
 800f112:	213c      	movs	r1, #60	@ 0x3c
 800f114:	4849      	ldr	r0, [pc, #292]	@ (800f23c <LIS3MDL_data_ready+0x13c>)
 800f116:	f7f4 f84b 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800f11a:	4603      	mov	r3, r0
 800f11c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_OUT_X_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_x, (3 * sizeof(int16_t)));


  if (HAL_status != HAL_OK)
 800f11e:	79fb      	ldrb	r3, [r7, #7]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d001      	beq.n	800f128 <LIS3MDL_data_ready+0x28>
  {
    return HAL_status;
 800f124:	79fb      	ldrb	r3, [r7, #7]
 800f126:	e07d      	b.n	800f224 <LIS3MDL_data_ready+0x124>
  }
  else
  {
	  while(hi2c2.State != HAL_I2C_STATE_READY);
 800f128:	bf00      	nop
 800f12a:	4b44      	ldr	r3, [pc, #272]	@ (800f23c <LIS3MDL_data_ready+0x13c>)
 800f12c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f130:	b2db      	uxtb	r3, r3
 800f132:	2b20      	cmp	r3, #32
 800f134:	d1f9      	bne.n	800f12a <LIS3MDL_data_ready+0x2a>
  }

  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f136:	2302      	movs	r3, #2
 800f138:	9301      	str	r3, [sp, #4]
 800f13a:	4b41      	ldr	r3, [pc, #260]	@ (800f240 <LIS3MDL_data_ready+0x140>)
 800f13c:	9300      	str	r3, [sp, #0]
 800f13e:	2301      	movs	r3, #1
 800f140:	22ae      	movs	r2, #174	@ 0xae
 800f142:	213c      	movs	r1, #60	@ 0x3c
 800f144:	483d      	ldr	r0, [pc, #244]	@ (800f23c <LIS3MDL_data_ready+0x13c>)
 800f146:	f7f4 f833 	bl	80031b0 <HAL_I2C_Mem_Read_DMA>
 800f14a:	4603      	mov	r3, r0
 800f14c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_TEMP_OUT_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_temperature, sizeof(int16_t));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f14e:	bf00      	nop
 800f150:	4b3a      	ldr	r3, [pc, #232]	@ (800f23c <LIS3MDL_data_ready+0x13c>)
 800f152:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f156:	b2db      	uxtb	r3, r3
 800f158:	2b20      	cmp	r3, #32
 800f15a:	d1f9      	bne.n	800f150 <LIS3MDL_data_ready+0x50>
  }
  if (HAL_status != HAL_OK)
 800f15c:	79fb      	ldrb	r3, [r7, #7]
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d001      	beq.n	800f166 <LIS3MDL_data_ready+0x66>
  {
    return HAL_status;
 800f162:	79fb      	ldrb	r3, [r7, #7]
 800f164:	e05e      	b.n	800f224 <LIS3MDL_data_ready+0x124>
  }

  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800f166:	4b37      	ldr	r3, [pc, #220]	@ (800f244 <LIS3MDL_data_ready+0x144>)
 800f168:	681b      	ldr	r3, [r3, #0]
 800f16a:	4618      	mov	r0, r3
 800f16c:	f7fa f80a 	bl	8009184 <osSemaphoreRelease>

  /*Converting the raw sensor values into physical units (Gauss) correctly. */
  lis3mdl_values.temperature = lis3mdl_raw_values.raw_temperature / 8.0 + 25.0;
 800f170:	4b31      	ldr	r3, [pc, #196]	@ (800f238 <LIS3MDL_data_ready+0x138>)
 800f172:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800f176:	4618      	mov	r0, r3
 800f178:	f7f1 f9de 	bl	8000538 <__aeabi_i2d>
 800f17c:	f04f 0200 	mov.w	r2, #0
 800f180:	4b31      	ldr	r3, [pc, #196]	@ (800f248 <LIS3MDL_data_ready+0x148>)
 800f182:	f7f1 fb6d 	bl	8000860 <__aeabi_ddiv>
 800f186:	4602      	mov	r2, r0
 800f188:	460b      	mov	r3, r1
 800f18a:	4610      	mov	r0, r2
 800f18c:	4619      	mov	r1, r3
 800f18e:	f04f 0200 	mov.w	r2, #0
 800f192:	4b2e      	ldr	r3, [pc, #184]	@ (800f24c <LIS3MDL_data_ready+0x14c>)
 800f194:	f7f1 f884 	bl	80002a0 <__adddf3>
 800f198:	4602      	mov	r2, r0
 800f19a:	460b      	mov	r3, r1
 800f19c:	4610      	mov	r0, r2
 800f19e:	4619      	mov	r1, r3
 800f1a0:	f7f1 fc46 	bl	8000a30 <__aeabi_d2f>
 800f1a4:	4603      	mov	r3, r0
 800f1a6:	4a2a      	ldr	r2, [pc, #168]	@ (800f250 <LIS3MDL_data_ready+0x150>)
 800f1a8:	60d3      	str	r3, [r2, #12]
  lis3mdl_values.x = lis3mdl_raw_values.raw_x / 1711.0;
 800f1aa:	4b23      	ldr	r3, [pc, #140]	@ (800f238 <LIS3MDL_data_ready+0x138>)
 800f1ac:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	f7f1 f9c1 	bl	8000538 <__aeabi_i2d>
 800f1b6:	a31e      	add	r3, pc, #120	@ (adr r3, 800f230 <LIS3MDL_data_ready+0x130>)
 800f1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1bc:	f7f1 fb50 	bl	8000860 <__aeabi_ddiv>
 800f1c0:	4602      	mov	r2, r0
 800f1c2:	460b      	mov	r3, r1
 800f1c4:	4610      	mov	r0, r2
 800f1c6:	4619      	mov	r1, r3
 800f1c8:	f7f1 fc32 	bl	8000a30 <__aeabi_d2f>
 800f1cc:	4603      	mov	r3, r0
 800f1ce:	4a20      	ldr	r2, [pc, #128]	@ (800f250 <LIS3MDL_data_ready+0x150>)
 800f1d0:	6013      	str	r3, [r2, #0]
  lis3mdl_values.y = lis3mdl_raw_values.raw_y / 1711.0;
 800f1d2:	4b19      	ldr	r3, [pc, #100]	@ (800f238 <LIS3MDL_data_ready+0x138>)
 800f1d4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800f1d8:	4618      	mov	r0, r3
 800f1da:	f7f1 f9ad 	bl	8000538 <__aeabi_i2d>
 800f1de:	a314      	add	r3, pc, #80	@ (adr r3, 800f230 <LIS3MDL_data_ready+0x130>)
 800f1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1e4:	f7f1 fb3c 	bl	8000860 <__aeabi_ddiv>
 800f1e8:	4602      	mov	r2, r0
 800f1ea:	460b      	mov	r3, r1
 800f1ec:	4610      	mov	r0, r2
 800f1ee:	4619      	mov	r1, r3
 800f1f0:	f7f1 fc1e 	bl	8000a30 <__aeabi_d2f>
 800f1f4:	4603      	mov	r3, r0
 800f1f6:	4a16      	ldr	r2, [pc, #88]	@ (800f250 <LIS3MDL_data_ready+0x150>)
 800f1f8:	6053      	str	r3, [r2, #4]
  lis3mdl_values.z = lis3mdl_raw_values.raw_z / 1711.0;
 800f1fa:	4b0f      	ldr	r3, [pc, #60]	@ (800f238 <LIS3MDL_data_ready+0x138>)
 800f1fc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800f200:	4618      	mov	r0, r3
 800f202:	f7f1 f999 	bl	8000538 <__aeabi_i2d>
 800f206:	a30a      	add	r3, pc, #40	@ (adr r3, 800f230 <LIS3MDL_data_ready+0x130>)
 800f208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f20c:	f7f1 fb28 	bl	8000860 <__aeabi_ddiv>
 800f210:	4602      	mov	r2, r0
 800f212:	460b      	mov	r3, r1
 800f214:	4610      	mov	r0, r2
 800f216:	4619      	mov	r1, r3
 800f218:	f7f1 fc0a 	bl	8000a30 <__aeabi_d2f>
 800f21c:	4603      	mov	r3, r0
 800f21e:	4a0c      	ldr	r2, [pc, #48]	@ (800f250 <LIS3MDL_data_ready+0x150>)
 800f220:	6093      	str	r3, [r2, #8]

  return HAL_status;
 800f222:	79fb      	ldrb	r3, [r7, #7]
}
 800f224:	4618      	mov	r0, r3
 800f226:	3708      	adds	r7, #8
 800f228:	46bd      	mov	sp, r7
 800f22a:	bd80      	pop	{r7, pc}
 800f22c:	f3af 8000 	nop.w
 800f230:	00000000 	.word	0x00000000
 800f234:	409abc00 	.word	0x409abc00
 800f238:	200024c4 	.word	0x200024c4
 800f23c:	200003ac 	.word	0x200003ac
 800f240:	200024ca 	.word	0x200024ca
 800f244:	20000638 	.word	0x20000638
 800f248:	40200000 	.word	0x40200000
 800f24c:	40390000 	.word	0x40390000
 800f250:	200024cc 	.word	0x200024cc

0800f254 <VL53L0X_GetDeviceInfo>:

  return Status;
}

VL53L0X_Error VL53L0X_GetDeviceInfo(volatile VL53L0X_DEV Dev,
                                    VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 800f254:	b580      	push	{r7, lr}
 800f256:	b084      	sub	sp, #16
 800f258:	af00      	add	r7, sp, #0
 800f25a:	6078      	str	r0, [r7, #4]
 800f25c:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f25e:	2300      	movs	r3, #0
 800f260:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	6839      	ldr	r1, [r7, #0]
 800f266:	4618      	mov	r0, r3
 800f268:	f004 fb0e 	bl	8013888 <VL53L0X_get_device_info>
 800f26c:	4603      	mov	r3, r0
 800f26e:	73fb      	strb	r3, [r7, #15]

  return Status;
 800f270:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f274:	4618      	mov	r0, r3
 800f276:	3710      	adds	r7, #16
 800f278:	46bd      	mov	sp, r7
 800f27a:	bd80      	pop	{r7, pc}

0800f27c <VL53L0X_GetOffsetCalibrationDataMicroMeter>:

  return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(
    VL53L0X_DEV Dev, int32_t *pOffsetCalibrationDataMicroMeter) {
 800f27c:	b580      	push	{r7, lr}
 800f27e:	b084      	sub	sp, #16
 800f280:	af00      	add	r7, sp, #0
 800f282:	6078      	str	r0, [r7, #4]
 800f284:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f286:	2300      	movs	r3, #0
 800f288:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_get_offset_calibration_data_micro_meter(
 800f28a:	6839      	ldr	r1, [r7, #0]
 800f28c:	6878      	ldr	r0, [r7, #4]
 800f28e:	f001 fc27 	bl	8010ae0 <VL53L0X_get_offset_calibration_data_micro_meter>
 800f292:	4603      	mov	r3, r0
 800f294:	73fb      	strb	r3, [r7, #15]
      Dev, pOffsetCalibrationDataMicroMeter);

  return Status;
 800f296:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f29a:	4618      	mov	r0, r3
 800f29c:	3710      	adds	r7, #16
 800f29e:	46bd      	mov	sp, r7
 800f2a0:	bd80      	pop	{r7, pc}
	...

0800f2a4 <VL53L0X_DataInit>:
                          DeviceAddress / 2);

  return Status;
}

VL53L0X_Error VL53L0X_DataInit(volatile VL53L0X_DEV Dev) {
 800f2a4:	b5b0      	push	{r4, r5, r7, lr}
 800f2a6:	b094      	sub	sp, #80	@ 0x50
 800f2a8:	af00      	add	r7, sp, #0
 800f2aa:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f2ac:	2300      	movs	r3, #0
 800f2ae:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  Status = VL53L0X_UpdateByte(
      Dev, VL53L0X_REG_VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV, 0xFE, 0x01);
#endif

  /* Set I2C standard mode */
  if (Status == VL53L0X_ERROR_NONE)
 800f2b2:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d108      	bne.n	800f2cc <VL53L0X_DataInit+0x28>
    Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	2200      	movs	r2, #0
 800f2be:	2188      	movs	r1, #136	@ 0x88
 800f2c0:	4618      	mov	r0, r3
 800f2c2:	f004 fcaf 	bl	8013c24 <VL53L0X_WrByte>
 800f2c6:	4603      	mov	r3, r0
 800f2c8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	2200      	movs	r2, #0
 800f2d0:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  if (Status == VL53L0X_ERROR_NONE)
    Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

  /* Default value is 1000 for Linearity Corrective Gain */
  PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800f2da:	f8a3 214e 	strh.w	r2, [r3, #334]	@ 0x14e

  /* Dmax default Parameter */
  PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800f2e4:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
  PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	4a76      	ldr	r2, [pc, #472]	@ (800f4c4 <VL53L0X_DataInit+0x220>)
 800f2ec:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
                (FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

  /* Set Default static parameters
   *set first temporary values 9.44MHz * 65536 = 618660 */
  VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	4a75      	ldr	r2, [pc, #468]	@ (800f4c8 <VL53L0X_DataInit+0x224>)
 800f2f4:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

  /* Set Default XTalkCompensationRateMegaCps to 0  */
  VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	621a      	str	r2, [r3, #32]

  /* Get default parameters */
  Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	f107 0208 	add.w	r2, r7, #8
 800f304:	4611      	mov	r1, r2
 800f306:	4618      	mov	r0, r3
 800f308:	f000 fa66 	bl	800f7d8 <VL53L0X_GetDeviceParameters>
 800f30c:	4603      	mov	r3, r0
 800f30e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  if (Status == VL53L0X_ERROR_NONE) {
 800f312:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f316:	2b00      	cmp	r3, #0
 800f318:	d112      	bne.n	800f340 <VL53L0X_DataInit+0x9c>
    /* initialize PAL values */
    CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800f31a:	2300      	movs	r3, #0
 800f31c:	723b      	strb	r3, [r7, #8]
    CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800f31e:	2300      	movs	r3, #0
 800f320:	727b      	strb	r3, [r7, #9]
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	f103 0410 	add.w	r4, r3, #16
 800f328:	f107 0508 	add.w	r5, r7, #8
 800f32c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f32e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f330:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f332:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f334:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f336:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f338:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800f33c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  }

  /* Sigma estimator variable */
  PALDevDataSet(Dev, SigmaEstRefArray, 100);
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	2264      	movs	r2, #100	@ 0x64
 800f344:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
  PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800f34e:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
  PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800f358:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
  PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800f362:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a

  /* Use internal default settings */
  PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800f366:	687b      	ldr	r3, [r7, #4]
 800f368:	2201      	movs	r2, #1
 800f36a:	f883 214c 	strb.w	r2, [r3, #332]	@ 0x14c

  /* Enable all check */
  for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800f36e:	2300      	movs	r3, #0
 800f370:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f372:	e014      	b.n	800f39e <VL53L0X_DataInit+0xfa>
    if (Status == VL53L0X_ERROR_NONE)
 800f374:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d114      	bne.n	800f3a6 <VL53L0X_DataInit+0x102>
      Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f380:	b291      	uxth	r1, r2
 800f382:	2201      	movs	r2, #1
 800f384:	4618      	mov	r0, r3
 800f386:	f000 fd59 	bl	800fe3c <VL53L0X_SetLimitCheckEnable>
 800f38a:	4603      	mov	r3, r0
 800f38c:	461a      	mov	r2, r3
 800f38e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f392:	4313      	orrs	r3, r2
 800f394:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800f398:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f39a:	3301      	adds	r3, #1
 800f39c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f39e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f3a0:	2b05      	cmp	r3, #5
 800f3a2:	dde7      	ble.n	800f374 <VL53L0X_DataInit+0xd0>
 800f3a4:	e000      	b.n	800f3a8 <VL53L0X_DataInit+0x104>
    else
      break;
 800f3a6:	bf00      	nop
  }

  /* Disable the following checks */
  if (Status == VL53L0X_ERROR_NONE)
 800f3a8:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d108      	bne.n	800f3c2 <VL53L0X_DataInit+0x11e>
    Status = VL53L0X_SetLimitCheckEnable(
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	2200      	movs	r2, #0
 800f3b4:	2102      	movs	r1, #2
 800f3b6:	4618      	mov	r0, r3
 800f3b8:	f000 fd40 	bl	800fe3c <VL53L0X_SetLimitCheckEnable>
 800f3bc:	4603      	mov	r3, r0
 800f3be:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

  if (Status == VL53L0X_ERROR_NONE)
 800f3c2:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f3c6:	2b00      	cmp	r3, #0
 800f3c8:	d108      	bne.n	800f3dc <VL53L0X_DataInit+0x138>
    Status = VL53L0X_SetLimitCheckEnable(
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	2200      	movs	r2, #0
 800f3ce:	2103      	movs	r1, #3
 800f3d0:	4618      	mov	r0, r3
 800f3d2:	f000 fd33 	bl	800fe3c <VL53L0X_SetLimitCheckEnable>
 800f3d6:	4603      	mov	r3, r0
 800f3d8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

  if (Status == VL53L0X_ERROR_NONE)
 800f3dc:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f3e0:	2b00      	cmp	r3, #0
 800f3e2:	d108      	bne.n	800f3f6 <VL53L0X_DataInit+0x152>
    Status = VL53L0X_SetLimitCheckEnable(
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	2200      	movs	r2, #0
 800f3e8:	2104      	movs	r1, #4
 800f3ea:	4618      	mov	r0, r3
 800f3ec:	f000 fd26 	bl	800fe3c <VL53L0X_SetLimitCheckEnable>
 800f3f0:	4603      	mov	r3, r0
 800f3f2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

  if (Status == VL53L0X_ERROR_NONE)
 800f3f6:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d108      	bne.n	800f410 <VL53L0X_DataInit+0x16c>
    Status = VL53L0X_SetLimitCheckEnable(
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	2200      	movs	r2, #0
 800f402:	2105      	movs	r1, #5
 800f404:	4618      	mov	r0, r3
 800f406:	f000 fd19 	bl	800fe3c <VL53L0X_SetLimitCheckEnable>
 800f40a:	4603      	mov	r3, r0
 800f40c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

  /* Limit default values */
  if (Status == VL53L0X_ERROR_NONE) {
 800f410:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f414:	2b00      	cmp	r3, #0
 800f416:	d109      	bne.n	800f42c <VL53L0X_DataInit+0x188>
    Status =
        VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 800f41e:	2100      	movs	r1, #0
 800f420:	4618      	mov	r0, r3
 800f422:	f000 fdbb 	bl	800ff9c <VL53L0X_SetLimitCheckValue>
 800f426:	4603      	mov	r3, r0
 800f428:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                                   (FixPoint1616_t)(18 * 65536));
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800f42c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f430:	2b00      	cmp	r3, #0
 800f432:	d109      	bne.n	800f448 <VL53L0X_DataInit+0x1a4>
    Status = VL53L0X_SetLimitCheckValue(
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800f43a:	2101      	movs	r1, #1
 800f43c:	4618      	mov	r0, r3
 800f43e:	f000 fdad 	bl	800ff9c <VL53L0X_SetLimitCheckValue>
 800f442:	4603      	mov	r3, r0
 800f444:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
        (FixPoint1616_t)(25 * 65536 / 100));
    /* 0.25 * 65536 */
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f448:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f44c:	2b00      	cmp	r3, #0
 800f44e:	d109      	bne.n	800f464 <VL53L0X_DataInit+0x1c0>
    Status = VL53L0X_SetLimitCheckValue(
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 800f456:	2102      	movs	r1, #2
 800f458:	4618      	mov	r0, r3
 800f45a:	f000 fd9f 	bl	800ff9c <VL53L0X_SetLimitCheckValue>
 800f45e:	4603      	mov	r3, r0
 800f460:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, (FixPoint1616_t)(35 * 65536));
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f464:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f468:	2b00      	cmp	r3, #0
 800f46a:	d108      	bne.n	800f47e <VL53L0X_DataInit+0x1da>
    Status = VL53L0X_SetLimitCheckValue(
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	2200      	movs	r2, #0
 800f470:	2103      	movs	r1, #3
 800f472:	4618      	mov	r0, r3
 800f474:	f000 fd92 	bl	800ff9c <VL53L0X_SetLimitCheckValue>
 800f478:	4603      	mov	r3, r0
 800f47a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
        (FixPoint1616_t)(0 * 65536));
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f47e:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f482:	2b00      	cmp	r3, #0
 800f484:	d110      	bne.n	800f4a8 <VL53L0X_DataInit+0x204>

    PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	22ff      	movs	r2, #255	@ 0xff
 800f48a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xFF);
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	22ff      	movs	r2, #255	@ 0xff
 800f492:	2101      	movs	r1, #1
 800f494:	4618      	mov	r0, r3
 800f496:	f004 fbc5 	bl	8013c24 <VL53L0X_WrByte>
 800f49a:	4603      	mov	r3, r0
 800f49c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    /* Set PAL state to tell that we are waiting for call to
     * VL53L0X_StaticInit */
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	2201      	movs	r2, #1
 800f4a4:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  }

  if (Status == VL53L0X_ERROR_NONE)
 800f4a8:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d103      	bne.n	800f4b8 <VL53L0X_DataInit+0x214>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	2200      	movs	r2, #0
 800f4b4:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115

  return Status;
 800f4b8:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800f4bc:	4618      	mov	r0, r3
 800f4be:	3750      	adds	r7, #80	@ 0x50
 800f4c0:	46bd      	mov	sp, r7
 800f4c2:	bdb0      	pop	{r4, r5, r7, pc}
 800f4c4:	00016b85 	.word	0x00016b85
 800f4c8:	000970a4 	.word	0x000970a4

0800f4cc <VL53L0X_StaticInit>:
  *pUseInternalTuningSettings = PALDevDataGet(Dev, UseInternalTuningSettings);

  return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev) {
 800f4cc:	b5b0      	push	{r4, r5, r7, lr}
 800f4ce:	b09e      	sub	sp, #120	@ 0x78
 800f4d0:	af02      	add	r7, sp, #8
 800f4d2:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f4d4:	2300      	movs	r3, #0
 800f4d6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800f4da:	f107 031c 	add.w	r3, r7, #28
 800f4de:	2240      	movs	r2, #64	@ 0x40
 800f4e0:	2100      	movs	r1, #0
 800f4e2:	4618      	mov	r0, r3
 800f4e4:	f004 fd58 	bl	8013f98 <memset>
  uint8_t *pTuningSettingBuffer;
  uint16_t tempword = 0;
 800f4e8:	2300      	movs	r3, #0
 800f4ea:	837b      	strh	r3, [r7, #26]
  uint8_t tempbyte = 0;
 800f4ec:	2300      	movs	r3, #0
 800f4ee:	767b      	strb	r3, [r7, #25]
  uint8_t UseInternalTuningSettings = 0;
 800f4f0:	2300      	movs	r3, #0
 800f4f2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  uint32_t count = 0;
 800f4f6:	2300      	movs	r3, #0
 800f4f8:	663b      	str	r3, [r7, #96]	@ 0x60
  uint8_t isApertureSpads = 0;
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	763b      	strb	r3, [r7, #24]
  uint32_t refSpadCount = 0;
 800f4fe:	2300      	movs	r3, #0
 800f500:	617b      	str	r3, [r7, #20]
  uint8_t ApertureSpads = 0;
 800f502:	2300      	movs	r3, #0
 800f504:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint8_t vcselPulsePeriodPCLK = 14;
 800f508:	230e      	movs	r3, #14
 800f50a:	74fb      	strb	r3, [r7, #19]
  FixPoint1616_t seqTimeoutMilliSecs = 5;
 800f50c:	2305      	movs	r3, #5
 800f50e:	60fb      	str	r3, [r7, #12]

  Status = VL53L0X_get_info_from_device(Dev, 1);
 800f510:	2101      	movs	r1, #1
 800f512:	6878      	ldr	r0, [r7, #4]
 800f514:	f002 fa27 	bl	8011966 <VL53L0X_get_info_from_device>
 800f518:	4603      	mov	r3, r0
 800f51a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* set the ref spad from NVM */
  count = (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount);
 800f51e:	687b      	ldr	r3, [r7, #4]
 800f520:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800f524:	b2db      	uxtb	r3, r3
 800f526:	663b      	str	r3, [r7, #96]	@ 0x60
  ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType);
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800f52e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  /* NVM value invalid */
  if ((ApertureSpads > 1) || ((ApertureSpads == 1) && (count > 32)) ||
 800f532:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f536:	2b01      	cmp	r3, #1
 800f538:	d80d      	bhi.n	800f556 <VL53L0X_StaticInit+0x8a>
 800f53a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f53e:	2b01      	cmp	r3, #1
 800f540:	d102      	bne.n	800f548 <VL53L0X_StaticInit+0x7c>
 800f542:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f544:	2b20      	cmp	r3, #32
 800f546:	d806      	bhi.n	800f556 <VL53L0X_StaticInit+0x8a>
 800f548:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d10e      	bne.n	800f56e <VL53L0X_StaticInit+0xa2>
      ((ApertureSpads == 0) && (count > 12)))
 800f550:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f552:	2b0c      	cmp	r3, #12
 800f554:	d90b      	bls.n	800f56e <VL53L0X_StaticInit+0xa2>
    Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800f556:	f107 0218 	add.w	r2, r7, #24
 800f55a:	f107 0314 	add.w	r3, r7, #20
 800f55e:	4619      	mov	r1, r3
 800f560:	6878      	ldr	r0, [r7, #4]
 800f562:	f001 fcbb 	bl	8010edc <VL53L0X_perform_ref_spad_management>
 800f566:	4603      	mov	r3, r0
 800f568:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800f56c:	e009      	b.n	800f582 <VL53L0X_StaticInit+0xb6>
                                                 &isApertureSpads);
  else
    Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800f56e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f572:	461a      	mov	r2, r3
 800f574:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800f576:	6878      	ldr	r0, [r7, #4]
 800f578:	f001 febc 	bl	80112f4 <VL53L0X_set_reference_spads>
 800f57c:	4603      	mov	r3, r0
 800f57e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Initialize tuning settings buffer to prevent compiler warning. */
  pTuningSettingBuffer = DefaultTuningSettings;
 800f582:	4b94      	ldr	r3, [pc, #592]	@ (800f7d4 <VL53L0X_StaticInit+0x308>)
 800f584:	66bb      	str	r3, [r7, #104]	@ 0x68

  if (Status == VL53L0X_ERROR_NONE) {
 800f586:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d10f      	bne.n	800f5ae <VL53L0X_StaticInit+0xe2>
    UseInternalTuningSettings = PALDevDataGet(Dev, UseInternalTuningSettings);
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
 800f594:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    if (UseInternalTuningSettings == 0)
 800f598:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d104      	bne.n	800f5aa <VL53L0X_StaticInit+0xde>
      pTuningSettingBuffer = PALDevDataGet(Dev, pTuningSettingsPointer);
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800f5a6:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f5a8:	e001      	b.n	800f5ae <VL53L0X_StaticInit+0xe2>
    else
      pTuningSettingBuffer = DefaultTuningSettings;
 800f5aa:	4b8a      	ldr	r3, [pc, #552]	@ (800f7d4 <VL53L0X_StaticInit+0x308>)
 800f5ac:	66bb      	str	r3, [r7, #104]	@ 0x68
  }

  if (Status == VL53L0X_ERROR_NONE)
 800f5ae:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d106      	bne.n	800f5c4 <VL53L0X_StaticInit+0xf8>
    Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800f5b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f5b8:	6878      	ldr	r0, [r7, #4]
 800f5ba:	f003 faf1 	bl	8012ba0 <VL53L0X_load_tuning_settings>
 800f5be:	4603      	mov	r3, r0
 800f5c0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Set interrupt config to new sample ready */
  if (Status == VL53L0X_ERROR_NONE) {
 800f5c4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d10a      	bne.n	800f5e2 <VL53L0X_StaticInit+0x116>
    Status = VL53L0X_SetGpioConfig(
 800f5cc:	2300      	movs	r3, #0
 800f5ce:	9300      	str	r3, [sp, #0]
 800f5d0:	2304      	movs	r3, #4
 800f5d2:	2200      	movs	r2, #0
 800f5d4:	2100      	movs	r1, #0
 800f5d6:	6878      	ldr	r0, [r7, #4]
 800f5d8:	f001 f8ca 	bl	8010770 <VL53L0X_SetGpioConfig>
 800f5dc:	4603      	mov	r3, r0
 800f5de:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        Dev, 0, 0, VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
        VL53L0X_INTERRUPTPOLARITY_LOW);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f5e2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d121      	bne.n	800f62e <VL53L0X_StaticInit+0x162>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800f5ea:	2201      	movs	r2, #1
 800f5ec:	21ff      	movs	r1, #255	@ 0xff
 800f5ee:	6878      	ldr	r0, [r7, #4]
 800f5f0:	f004 fb18 	bl	8013c24 <VL53L0X_WrByte>
 800f5f4:	4603      	mov	r3, r0
 800f5f6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800f5fa:	f107 031a 	add.w	r3, r7, #26
 800f5fe:	461a      	mov	r2, r3
 800f600:	2184      	movs	r1, #132	@ 0x84
 800f602:	6878      	ldr	r0, [r7, #4]
 800f604:	f004 fa98 	bl	8013b38 <VL53L0X_RdWord>
 800f608:	4603      	mov	r3, r0
 800f60a:	461a      	mov	r2, r3
 800f60c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800f610:	4313      	orrs	r3, r2
 800f612:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800f616:	2200      	movs	r2, #0
 800f618:	21ff      	movs	r1, #255	@ 0xff
 800f61a:	6878      	ldr	r0, [r7, #4]
 800f61c:	f004 fb02 	bl	8013c24 <VL53L0X_WrByte>
 800f620:	4603      	mov	r3, r0
 800f622:	461a      	mov	r2, r3
 800f624:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800f628:	4313      	orrs	r3, r2
 800f62a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f62e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f632:	2b00      	cmp	r3, #0
 800f634:	d104      	bne.n	800f640 <VL53L0X_StaticInit+0x174>
    VL53L0X_SETDEVICESPECIFICPARAMETER(
 800f636:	8b7b      	ldrh	r3, [r7, #26]
 800f638:	011a      	lsls	r2, r3, #4
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Dev, OscFrequencyMHz, VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
  }

  /* After static init, some device parameters may be changed,
   * so update them */
  if (Status == VL53L0X_ERROR_NONE)
 800f640:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f644:	2b00      	cmp	r3, #0
 800f646:	d108      	bne.n	800f65a <VL53L0X_StaticInit+0x18e>
    Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800f648:	f107 031c 	add.w	r3, r7, #28
 800f64c:	4619      	mov	r1, r3
 800f64e:	6878      	ldr	r0, [r7, #4]
 800f650:	f000 f8c2 	bl	800f7d8 <VL53L0X_GetDeviceParameters>
 800f654:	4603      	mov	r3, r0
 800f656:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  if (Status == VL53L0X_ERROR_NONE) {
 800f65a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d110      	bne.n	800f684 <VL53L0X_StaticInit+0x1b8>
    Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800f662:	f107 0319 	add.w	r3, r7, #25
 800f666:	4619      	mov	r1, r3
 800f668:	6878      	ldr	r0, [r7, #4]
 800f66a:	f000 f985 	bl	800f978 <VL53L0X_GetFractionEnable>
 800f66e:	4603      	mov	r3, r0
 800f670:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (Status == VL53L0X_ERROR_NONE)
 800f674:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d103      	bne.n	800f684 <VL53L0X_StaticInit+0x1b8>
      PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800f67c:	7e7a      	ldrb	r2, [r7, #25]
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
  }

  if (Status == VL53L0X_ERROR_NONE)
 800f684:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d10e      	bne.n	800f6aa <VL53L0X_StaticInit+0x1de>
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	f103 0410 	add.w	r4, r3, #16
 800f692:	f107 051c 	add.w	r5, r7, #28
 800f696:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f698:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f69a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f69c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f69e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f6a0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f6a2:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800f6a6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  /* read the sequence config and save it */
  if (Status == VL53L0X_ERROR_NONE) {
 800f6aa:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f6ae:	2b00      	cmp	r3, #0
 800f6b0:	d111      	bne.n	800f6d6 <VL53L0X_StaticInit+0x20a>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
 800f6b2:	f107 0319 	add.w	r3, r7, #25
 800f6b6:	461a      	mov	r2, r3
 800f6b8:	2101      	movs	r1, #1
 800f6ba:	6878      	ldr	r0, [r7, #4]
 800f6bc:	f004 f9b1 	bl	8013a22 <VL53L0X_RdByte>
 800f6c0:	4603      	mov	r3, r0
 800f6c2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (Status == VL53L0X_ERROR_NONE)
 800f6c6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f6ca:	2b00      	cmp	r3, #0
 800f6cc:	d103      	bne.n	800f6d6 <VL53L0X_StaticInit+0x20a>
      PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800f6ce:	7e7a      	ldrb	r2, [r7, #25]
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  /* Disable MSRC and TCC by default */
  if (Status == VL53L0X_ERROR_NONE)
 800f6d6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d107      	bne.n	800f6ee <VL53L0X_StaticInit+0x222>
    Status = VL53L0X_SetSequenceStepEnable(Dev, VL53L0X_SEQUENCESTEP_TCC, 0);
 800f6de:	2200      	movs	r2, #0
 800f6e0:	2100      	movs	r1, #0
 800f6e2:	6878      	ldr	r0, [r7, #4]
 800f6e4:	f000 f9a4 	bl	800fa30 <VL53L0X_SetSequenceStepEnable>
 800f6e8:	4603      	mov	r3, r0
 800f6ea:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  if (Status == VL53L0X_ERROR_NONE)
 800f6ee:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d107      	bne.n	800f706 <VL53L0X_StaticInit+0x23a>
    Status = VL53L0X_SetSequenceStepEnable(Dev, VL53L0X_SEQUENCESTEP_MSRC, 0);
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	2102      	movs	r1, #2
 800f6fa:	6878      	ldr	r0, [r7, #4]
 800f6fc:	f000 f998 	bl	800fa30 <VL53L0X_SetSequenceStepEnable>
 800f700:	4603      	mov	r3, r0
 800f702:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Set PAL State to standby */
  if (Status == VL53L0X_ERROR_NONE)
 800f706:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d103      	bne.n	800f716 <VL53L0X_StaticInit+0x24a>
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	2203      	movs	r2, #3
 800f712:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132

  /* Store pre-range vcsel period */
  if (Status == VL53L0X_ERROR_NONE) {
 800f716:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d109      	bne.n	800f732 <VL53L0X_StaticInit+0x266>
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 800f71e:	f107 0313 	add.w	r3, r7, #19
 800f722:	461a      	mov	r2, r3
 800f724:	2100      	movs	r1, #0
 800f726:	6878      	ldr	r0, [r7, #4]
 800f728:	f000 f96b 	bl	800fa02 <VL53L0X_GetVcselPulsePeriod>
 800f72c:	4603      	mov	r3, r0
 800f72e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                                         &vcselPulsePeriodPCLK);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f732:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f736:	2b00      	cmp	r3, #0
 800f738:	d103      	bne.n	800f742 <VL53L0X_StaticInit+0x276>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeVcselPulsePeriod,
 800f73a:	7cfa      	ldrb	r2, [r7, #19]
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                                       vcselPulsePeriodPCLK);
  }

  /* Store final-range vcsel period */
  if (Status == VL53L0X_ERROR_NONE) {
 800f742:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f746:	2b00      	cmp	r3, #0
 800f748:	d109      	bne.n	800f75e <VL53L0X_StaticInit+0x292>
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
 800f74a:	f107 0313 	add.w	r3, r7, #19
 800f74e:	461a      	mov	r2, r3
 800f750:	2101      	movs	r1, #1
 800f752:	6878      	ldr	r0, [r7, #4]
 800f754:	f000 f955 	bl	800fa02 <VL53L0X_GetVcselPulsePeriod>
 800f758:	4603      	mov	r3, r0
 800f75a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                                         &vcselPulsePeriodPCLK);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f75e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f762:	2b00      	cmp	r3, #0
 800f764:	d103      	bne.n	800f76e <VL53L0X_StaticInit+0x2a2>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeVcselPulsePeriod,
 800f766:	7cfa      	ldrb	r2, [r7, #19]
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
                                       vcselPulsePeriodPCLK);
  }

  /* Store pre-range timeout */
  if (Status == VL53L0X_ERROR_NONE) {
 800f76e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f772:	2b00      	cmp	r3, #0
 800f774:	d109      	bne.n	800f78a <VL53L0X_StaticInit+0x2be>
    Status = VL53L0X_GetSequenceStepTimeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 800f776:	f107 030c 	add.w	r3, r7, #12
 800f77a:	461a      	mov	r2, r3
 800f77c:	2103      	movs	r1, #3
 800f77e:	6878      	ldr	r0, [r7, #4]
 800f780:	f000 faa0 	bl	800fcc4 <VL53L0X_GetSequenceStepTimeout>
 800f784:	4603      	mov	r3, r0
 800f786:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                                            &seqTimeoutMilliSecs);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f78a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f78e:	2b00      	cmp	r3, #0
 800f790:	d103      	bne.n	800f79a <VL53L0X_StaticInit+0x2ce>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs,
 800f792:	68fa      	ldr	r2, [r7, #12]
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
                                       seqTimeoutMilliSecs);
  }

  /* Store final-range timeout */
  if (Status == VL53L0X_ERROR_NONE) {
 800f79a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f79e:	2b00      	cmp	r3, #0
 800f7a0:	d109      	bne.n	800f7b6 <VL53L0X_StaticInit+0x2ea>
    Status = VL53L0X_GetSequenceStepTimeout(
 800f7a2:	f107 030c 	add.w	r3, r7, #12
 800f7a6:	461a      	mov	r2, r3
 800f7a8:	2104      	movs	r1, #4
 800f7aa:	6878      	ldr	r0, [r7, #4]
 800f7ac:	f000 fa8a 	bl	800fcc4 <VL53L0X_GetSequenceStepTimeout>
 800f7b0:	4603      	mov	r3, r0
 800f7b2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE, &seqTimeoutMilliSecs);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f7b6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d103      	bne.n	800f7c6 <VL53L0X_StaticInit+0x2fa>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs,
 800f7be:	68fa      	ldr	r2, [r7, #12]
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
                                       seqTimeoutMilliSecs);
  }

  return Status;
 800f7c6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 800f7ca:	4618      	mov	r0, r3
 800f7cc:	3770      	adds	r7, #112	@ 0x70
 800f7ce:	46bd      	mov	sp, r7
 800f7d0:	bdb0      	pop	{r4, r5, r7, pc}
 800f7d2:	bf00      	nop
 800f7d4:	2000023c 	.word	0x2000023c

0800f7d8 <VL53L0X_GetDeviceParameters>:
  return Status;
}

VL53L0X_Error
VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
                            VL53L0X_DeviceParameters_t *pDeviceParameters) {
 800f7d8:	b580      	push	{r7, lr}
 800f7da:	b084      	sub	sp, #16
 800f7dc:	af00      	add	r7, sp, #0
 800f7de:	6078      	str	r0, [r7, #4]
 800f7e0:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	73fb      	strb	r3, [r7, #15]
  int i;

  Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800f7e6:	683b      	ldr	r3, [r7, #0]
 800f7e8:	4619      	mov	r1, r3
 800f7ea:	6878      	ldr	r0, [r7, #4]
 800f7ec:	f000 f8b0 	bl	800f950 <VL53L0X_GetDeviceMode>
 800f7f0:	4603      	mov	r3, r0
 800f7f2:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 800f7f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f7f8:	2b00      	cmp	r3, #0
 800f7fa:	d107      	bne.n	800f80c <VL53L0X_GetDeviceParameters+0x34>
    Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(
 800f7fc:	683b      	ldr	r3, [r7, #0]
 800f7fe:	3308      	adds	r3, #8
 800f800:	4619      	mov	r1, r3
 800f802:	6878      	ldr	r0, [r7, #4]
 800f804:	f000 fa9e 	bl	800fd44 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 800f808:	4603      	mov	r3, r0
 800f80a:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->InterMeasurementPeriodMilliSeconds));

  if (Status == VL53L0X_ERROR_NONE)
 800f80c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d102      	bne.n	800f81a <VL53L0X_GetDeviceParameters+0x42>
    pDeviceParameters->XTalkCompensationEnable = 0;
 800f814:	683b      	ldr	r3, [r7, #0]
 800f816:	2200      	movs	r2, #0
 800f818:	731a      	strb	r2, [r3, #12]

  if (Status == VL53L0X_ERROR_NONE)
 800f81a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d107      	bne.n	800f832 <VL53L0X_GetDeviceParameters+0x5a>
    Status = VL53L0X_GetXTalkCompensationRateMegaCps(
 800f822:	683b      	ldr	r3, [r7, #0]
 800f824:	3310      	adds	r3, #16
 800f826:	4619      	mov	r1, r3
 800f828:	6878      	ldr	r0, [r7, #4]
 800f82a:	f000 fad4 	bl	800fdd6 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800f82e:	4603      	mov	r3, r0
 800f830:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->XTalkCompensationRateMegaCps));

  if (Status == VL53L0X_ERROR_NONE)
 800f832:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d107      	bne.n	800f84a <VL53L0X_GetDeviceParameters+0x72>
    Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(
 800f83a:	683b      	ldr	r3, [r7, #0]
 800f83c:	3314      	adds	r3, #20
 800f83e:	4619      	mov	r1, r3
 800f840:	6878      	ldr	r0, [r7, #4]
 800f842:	f7ff fd1b 	bl	800f27c <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800f846:	4603      	mov	r3, r0
 800f848:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->RangeOffsetMicroMeters));

  if (Status == VL53L0X_ERROR_NONE) {
 800f84a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d134      	bne.n	800f8bc <VL53L0X_GetDeviceParameters+0xe4>
    for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800f852:	2300      	movs	r3, #0
 800f854:	60bb      	str	r3, [r7, #8]
 800f856:	e02a      	b.n	800f8ae <VL53L0X_GetDeviceParameters+0xd6>
      /* get first the values, then the enables.
       * VL53L0X_GetLimitCheckValue will modify the enable
       * flags
       */
      if (Status == VL53L0X_ERROR_NONE) {
 800f858:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d12a      	bne.n	800f8b6 <VL53L0X_GetDeviceParameters+0xde>
        Status |= VL53L0X_GetLimitCheckValue(
 800f860:	68bb      	ldr	r3, [r7, #8]
 800f862:	b299      	uxth	r1, r3
 800f864:	68bb      	ldr	r3, [r7, #8]
 800f866:	3308      	adds	r3, #8
 800f868:	009b      	lsls	r3, r3, #2
 800f86a:	683a      	ldr	r2, [r7, #0]
 800f86c:	4413      	add	r3, r2
 800f86e:	3304      	adds	r3, #4
 800f870:	461a      	mov	r2, r3
 800f872:	6878      	ldr	r0, [r7, #4]
 800f874:	f000 fbf4 	bl	8010060 <VL53L0X_GetLimitCheckValue>
 800f878:	4603      	mov	r3, r0
 800f87a:	461a      	mov	r2, r3
 800f87c:	7bfb      	ldrb	r3, [r7, #15]
 800f87e:	4313      	orrs	r3, r2
 800f880:	73fb      	strb	r3, [r7, #15]
            Dev, i, &(pDeviceParameters->LimitChecksValue[i]));
      } else {
        break;
      }
      if (Status == VL53L0X_ERROR_NONE) {
 800f882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d117      	bne.n	800f8ba <VL53L0X_GetDeviceParameters+0xe2>
        Status |= VL53L0X_GetLimitCheckEnable(
 800f88a:	68bb      	ldr	r3, [r7, #8]
 800f88c:	b299      	uxth	r1, r3
 800f88e:	68bb      	ldr	r3, [r7, #8]
 800f890:	3318      	adds	r3, #24
 800f892:	683a      	ldr	r2, [r7, #0]
 800f894:	4413      	add	r3, r2
 800f896:	461a      	mov	r2, r3
 800f898:	6878      	ldr	r0, [r7, #4]
 800f89a:	f000 fb5b 	bl	800ff54 <VL53L0X_GetLimitCheckEnable>
 800f89e:	4603      	mov	r3, r0
 800f8a0:	461a      	mov	r2, r3
 800f8a2:	7bfb      	ldrb	r3, [r7, #15]
 800f8a4:	4313      	orrs	r3, r2
 800f8a6:	73fb      	strb	r3, [r7, #15]
    for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800f8a8:	68bb      	ldr	r3, [r7, #8]
 800f8aa:	3301      	adds	r3, #1
 800f8ac:	60bb      	str	r3, [r7, #8]
 800f8ae:	68bb      	ldr	r3, [r7, #8]
 800f8b0:	2b05      	cmp	r3, #5
 800f8b2:	ddd1      	ble.n	800f858 <VL53L0X_GetDeviceParameters+0x80>
 800f8b4:	e002      	b.n	800f8bc <VL53L0X_GetDeviceParameters+0xe4>
        break;
 800f8b6:	bf00      	nop
 800f8b8:	e000      	b.n	800f8bc <VL53L0X_GetDeviceParameters+0xe4>
            Dev, i, &(pDeviceParameters->LimitChecksEnable[i]));
      } else {
        break;
 800f8ba:	bf00      	nop
      }
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f8bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d107      	bne.n	800f8d4 <VL53L0X_GetDeviceParameters+0xfc>
    Status = VL53L0X_GetWrapAroundCheckEnable(
 800f8c4:	683b      	ldr	r3, [r7, #0]
 800f8c6:	333c      	adds	r3, #60	@ 0x3c
 800f8c8:	4619      	mov	r1, r3
 800f8ca:	6878      	ldr	r0, [r7, #4]
 800f8cc:	f000 fc56 	bl	801017c <VL53L0X_GetWrapAroundCheckEnable>
 800f8d0:	4603      	mov	r3, r0
 800f8d2:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->WrapAroundCheckEnable));
  }

  /* Need to be done at the end as it uses VCSELPulsePeriod */
  if (Status == VL53L0X_ERROR_NONE) {
 800f8d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d107      	bne.n	800f8ec <VL53L0X_GetDeviceParameters+0x114>
    Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(
 800f8dc:	683b      	ldr	r3, [r7, #0]
 800f8de:	3304      	adds	r3, #4
 800f8e0:	4619      	mov	r1, r3
 800f8e2:	6878      	ldr	r0, [r7, #4]
 800f8e4:	f000 f87a 	bl	800f9dc <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800f8e8:	4603      	mov	r3, r0
 800f8ea:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
  }

  return Status;
 800f8ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f8f0:	4618      	mov	r0, r3
 800f8f2:	3710      	adds	r7, #16
 800f8f4:	46bd      	mov	sp, r7
 800f8f6:	bd80      	pop	{r7, pc}

0800f8f8 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev,
                                    VL53L0X_DeviceModes DeviceMode) {
 800f8f8:	b480      	push	{r7}
 800f8fa:	b085      	sub	sp, #20
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	6078      	str	r0, [r7, #4]
 800f900:	460b      	mov	r3, r1
 800f902:	70fb      	strb	r3, [r7, #3]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f904:	2300      	movs	r3, #0
 800f906:	73fb      	strb	r3, [r7, #15]

  LOG_FUNCTION_START("%d", (int)DeviceMode);

  switch (DeviceMode) {
 800f908:	78fb      	ldrb	r3, [r7, #3]
 800f90a:	2b15      	cmp	r3, #21
 800f90c:	bf8c      	ite	hi
 800f90e:	2201      	movhi	r2, #1
 800f910:	2200      	movls	r2, #0
 800f912:	b2d2      	uxtb	r2, r2
 800f914:	2a00      	cmp	r2, #0
 800f916:	d10f      	bne.n	800f938 <VL53L0X_SetDeviceMode+0x40>
 800f918:	4a0c      	ldr	r2, [pc, #48]	@ (800f94c <VL53L0X_SetDeviceMode+0x54>)
 800f91a:	fa22 f303 	lsr.w	r3, r2, r3
 800f91e:	f003 0301 	and.w	r3, r3, #1
 800f922:	2b00      	cmp	r3, #0
 800f924:	bf14      	ite	ne
 800f926:	2301      	movne	r3, #1
 800f928:	2300      	moveq	r3, #0
 800f92a:	b2db      	uxtb	r3, r3
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d003      	beq.n	800f938 <VL53L0X_SetDeviceMode+0x40>
  case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
  case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
  case VL53L0X_DEVICEMODE_GPIO_DRIVE:
  case VL53L0X_DEVICEMODE_GPIO_OSC:
    /* Supported modes */
    VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800f930:	687b      	ldr	r3, [r7, #4]
 800f932:	78fa      	ldrb	r2, [r7, #3]
 800f934:	741a      	strb	r2, [r3, #16]
    break;
 800f936:	e001      	b.n	800f93c <VL53L0X_SetDeviceMode+0x44>
  default:
    /* Unsupported mode */
    Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800f938:	23f8      	movs	r3, #248	@ 0xf8
 800f93a:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 800f93c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f940:	4618      	mov	r0, r3
 800f942:	3714      	adds	r7, #20
 800f944:	46bd      	mov	sp, r7
 800f946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f94a:	4770      	bx	lr
 800f94c:	0030000b 	.word	0x0030000b

0800f950 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
                                    VL53L0X_DeviceModes *pDeviceMode) {
 800f950:	b480      	push	{r7}
 800f952:	b085      	sub	sp, #20
 800f954:	af00      	add	r7, sp, #0
 800f956:	6078      	str	r0, [r7, #4]
 800f958:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f95a:	2300      	movs	r3, #0
 800f95c:	73fb      	strb	r3, [r7, #15]

  VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	7c1b      	ldrb	r3, [r3, #16]
 800f962:	b2da      	uxtb	r2, r3
 800f964:	683b      	ldr	r3, [r7, #0]
 800f966:	701a      	strb	r2, [r3, #0]

  return Status;
 800f968:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f96c:	4618      	mov	r0, r3
 800f96e:	3714      	adds	r7, #20
 800f970:	46bd      	mov	sp, r7
 800f972:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f976:	4770      	bx	lr

0800f978 <VL53L0X_GetFractionEnable>:
    PALDevDataSet(Dev, RangeFractionalEnable, Enable);

  return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled) {
 800f978:	b580      	push	{r7, lr}
 800f97a:	b084      	sub	sp, #16
 800f97c:	af00      	add	r7, sp, #0
 800f97e:	6078      	str	r0, [r7, #4]
 800f980:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f982:	2300      	movs	r3, #0
 800f984:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800f986:	683a      	ldr	r2, [r7, #0]
 800f988:	2109      	movs	r1, #9
 800f98a:	6878      	ldr	r0, [r7, #4]
 800f98c:	f004 f849 	bl	8013a22 <VL53L0X_RdByte>
 800f990:	4603      	mov	r3, r0
 800f992:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 800f994:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d106      	bne.n	800f9aa <VL53L0X_GetFractionEnable+0x32>
    *pEnabled = (*pEnabled & 1);
 800f99c:	683b      	ldr	r3, [r7, #0]
 800f99e:	781b      	ldrb	r3, [r3, #0]
 800f9a0:	f003 0301 	and.w	r3, r3, #1
 800f9a4:	b2da      	uxtb	r2, r3
 800f9a6:	683b      	ldr	r3, [r7, #0]
 800f9a8:	701a      	strb	r2, [r3, #0]

  return Status;
 800f9aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	3710      	adds	r7, #16
 800f9b2:	46bd      	mov	sp, r7
 800f9b4:	bd80      	pop	{r7, pc}

0800f9b6 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:

  return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(
    VL53L0X_DEV Dev, uint32_t MeasurementTimingBudgetMicroSeconds) {
 800f9b6:	b580      	push	{r7, lr}
 800f9b8:	b084      	sub	sp, #16
 800f9ba:	af00      	add	r7, sp, #0
 800f9bc:	6078      	str	r0, [r7, #4]
 800f9be:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f9c0:	2300      	movs	r3, #0
 800f9c2:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_set_measurement_timing_budget_micro_seconds(
 800f9c4:	6839      	ldr	r1, [r7, #0]
 800f9c6:	6878      	ldr	r0, [r7, #4]
 800f9c8:	f002 ff59 	bl	801287e <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800f9cc:	4603      	mov	r3, r0
 800f9ce:	73fb      	strb	r3, [r7, #15]
      Dev, MeasurementTimingBudgetMicroSeconds);

  return Status;
 800f9d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f9d4:	4618      	mov	r0, r3
 800f9d6:	3710      	adds	r7, #16
 800f9d8:	46bd      	mov	sp, r7
 800f9da:	bd80      	pop	{r7, pc}

0800f9dc <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(
    VL53L0X_DEV Dev, uint32_t *pMeasurementTimingBudgetMicroSeconds) {
 800f9dc:	b580      	push	{r7, lr}
 800f9de:	b084      	sub	sp, #16
 800f9e0:	af00      	add	r7, sp, #0
 800f9e2:	6078      	str	r0, [r7, #4]
 800f9e4:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f9e6:	2300      	movs	r3, #0
 800f9e8:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_get_measurement_timing_budget_micro_seconds(
 800f9ea:	6839      	ldr	r1, [r7, #0]
 800f9ec:	6878      	ldr	r0, [r7, #4]
 800f9ee:	f003 f826 	bl	8012a3e <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800f9f2:	4603      	mov	r3, r0
 800f9f4:	73fb      	strb	r3, [r7, #15]
      Dev, pMeasurementTimingBudgetMicroSeconds);

  return Status;
 800f9f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	3710      	adds	r7, #16
 800f9fe:	46bd      	mov	sp, r7
 800fa00:	bd80      	pop	{r7, pc}

0800fa02 <VL53L0X_GetVcselPulsePeriod>:
  return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
                                          VL53L0X_VcselPeriod VcselPeriodType,
                                          uint8_t *pVCSELPulsePeriodPCLK) {
 800fa02:	b580      	push	{r7, lr}
 800fa04:	b086      	sub	sp, #24
 800fa06:	af00      	add	r7, sp, #0
 800fa08:	60f8      	str	r0, [r7, #12]
 800fa0a:	460b      	mov	r3, r1
 800fa0c:	607a      	str	r2, [r7, #4]
 800fa0e:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fa10:	2300      	movs	r3, #0
 800fa12:	75fb      	strb	r3, [r7, #23]

  Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800fa14:	7afb      	ldrb	r3, [r7, #11]
 800fa16:	687a      	ldr	r2, [r7, #4]
 800fa18:	4619      	mov	r1, r3
 800fa1a:	68f8      	ldr	r0, [r7, #12]
 800fa1c:	f002 fef8 	bl	8012810 <VL53L0X_get_vcsel_pulse_period>
 800fa20:	4603      	mov	r3, r0
 800fa22:	75fb      	strb	r3, [r7, #23]
                                          pVCSELPulsePeriodPCLK);

  return Status;
 800fa24:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fa28:	4618      	mov	r0, r3
 800fa2a:	3718      	adds	r7, #24
 800fa2c:	46bd      	mov	sp, r7
 800fa2e:	bd80      	pop	{r7, pc}

0800fa30 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error
VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
                              VL53L0X_SequenceStepId SequenceStepId,
                              uint8_t SequenceStepEnabled) {
 800fa30:	b580      	push	{r7, lr}
 800fa32:	b086      	sub	sp, #24
 800fa34:	af00      	add	r7, sp, #0
 800fa36:	6078      	str	r0, [r7, #4]
 800fa38:	460b      	mov	r3, r1
 800fa3a:	70fb      	strb	r3, [r7, #3]
 800fa3c:	4613      	mov	r3, r2
 800fa3e:	70bb      	strb	r3, [r7, #2]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fa40:	2300      	movs	r3, #0
 800fa42:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 800fa44:	2300      	movs	r3, #0
 800fa46:	73fb      	strb	r3, [r7, #15]
  uint8_t SequenceConfigNew = 0;
 800fa48:	2300      	movs	r3, #0
 800fa4a:	75bb      	strb	r3, [r7, #22]
  uint32_t MeasurementTimingBudgetMicroSeconds;

  Status =
      VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &SequenceConfig);
 800fa4c:	f107 030f 	add.w	r3, r7, #15
 800fa50:	461a      	mov	r2, r3
 800fa52:	2101      	movs	r1, #1
 800fa54:	6878      	ldr	r0, [r7, #4]
 800fa56:	f003 ffe4 	bl	8013a22 <VL53L0X_RdByte>
 800fa5a:	4603      	mov	r3, r0
 800fa5c:	75fb      	strb	r3, [r7, #23]

  SequenceConfigNew = SequenceConfig;
 800fa5e:	7bfb      	ldrb	r3, [r7, #15]
 800fa60:	75bb      	strb	r3, [r7, #22]

  if (Status == VL53L0X_ERROR_NONE) {
 800fa62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fa66:	2b00      	cmp	r3, #0
 800fa68:	d159      	bne.n	800fb1e <VL53L0X_SetSequenceStepEnable+0xee>
    if (SequenceStepEnabled == 1) {
 800fa6a:	78bb      	ldrb	r3, [r7, #2]
 800fa6c:	2b01      	cmp	r3, #1
 800fa6e:	d12b      	bne.n	800fac8 <VL53L0X_SetSequenceStepEnable+0x98>

      /* Enable requested sequence step
       */
      switch (SequenceStepId) {
 800fa70:	78fb      	ldrb	r3, [r7, #3]
 800fa72:	2b04      	cmp	r3, #4
 800fa74:	d825      	bhi.n	800fac2 <VL53L0X_SetSequenceStepEnable+0x92>
 800fa76:	a201      	add	r2, pc, #4	@ (adr r2, 800fa7c <VL53L0X_SetSequenceStepEnable+0x4c>)
 800fa78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa7c:	0800fa91 	.word	0x0800fa91
 800fa80:	0800fa9b 	.word	0x0800fa9b
 800fa84:	0800faa5 	.word	0x0800faa5
 800fa88:	0800faaf 	.word	0x0800faaf
 800fa8c:	0800fab9 	.word	0x0800fab9
      case VL53L0X_SEQUENCESTEP_TCC:
        SequenceConfigNew |= 0x10;
 800fa90:	7dbb      	ldrb	r3, [r7, #22]
 800fa92:	f043 0310 	orr.w	r3, r3, #16
 800fa96:	75bb      	strb	r3, [r7, #22]
        break;
 800fa98:	e041      	b.n	800fb1e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_DSS:
        SequenceConfigNew |= 0x28;
 800fa9a:	7dbb      	ldrb	r3, [r7, #22]
 800fa9c:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 800faa0:	75bb      	strb	r3, [r7, #22]
        break;
 800faa2:	e03c      	b.n	800fb1e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_MSRC:
        SequenceConfigNew |= 0x04;
 800faa4:	7dbb      	ldrb	r3, [r7, #22]
 800faa6:	f043 0304 	orr.w	r3, r3, #4
 800faaa:	75bb      	strb	r3, [r7, #22]
        break;
 800faac:	e037      	b.n	800fb1e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_PRE_RANGE:
        SequenceConfigNew |= 0x40;
 800faae:	7dbb      	ldrb	r3, [r7, #22]
 800fab0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fab4:	75bb      	strb	r3, [r7, #22]
        break;
 800fab6:	e032      	b.n	800fb1e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
        SequenceConfigNew |= 0x80;
 800fab8:	7dbb      	ldrb	r3, [r7, #22]
 800faba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800fabe:	75bb      	strb	r3, [r7, #22]
        break;
 800fac0:	e02d      	b.n	800fb1e <VL53L0X_SetSequenceStepEnable+0xee>
      default:
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fac2:	23fc      	movs	r3, #252	@ 0xfc
 800fac4:	75fb      	strb	r3, [r7, #23]
 800fac6:	e02a      	b.n	800fb1e <VL53L0X_SetSequenceStepEnable+0xee>
      }
    } else {
      /* Disable requested sequence step
       */
      switch (SequenceStepId) {
 800fac8:	78fb      	ldrb	r3, [r7, #3]
 800faca:	2b04      	cmp	r3, #4
 800facc:	d825      	bhi.n	800fb1a <VL53L0X_SetSequenceStepEnable+0xea>
 800face:	a201      	add	r2, pc, #4	@ (adr r2, 800fad4 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800fad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fad4:	0800fae9 	.word	0x0800fae9
 800fad8:	0800faf3 	.word	0x0800faf3
 800fadc:	0800fafd 	.word	0x0800fafd
 800fae0:	0800fb07 	.word	0x0800fb07
 800fae4:	0800fb11 	.word	0x0800fb11
      case VL53L0X_SEQUENCESTEP_TCC:
        SequenceConfigNew &= 0xef;
 800fae8:	7dbb      	ldrb	r3, [r7, #22]
 800faea:	f023 0310 	bic.w	r3, r3, #16
 800faee:	75bb      	strb	r3, [r7, #22]
        break;
 800faf0:	e015      	b.n	800fb1e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_DSS:
        SequenceConfigNew &= 0xd7;
 800faf2:	7dbb      	ldrb	r3, [r7, #22]
 800faf4:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800faf8:	75bb      	strb	r3, [r7, #22]
        break;
 800fafa:	e010      	b.n	800fb1e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_MSRC:
        SequenceConfigNew &= 0xfb;
 800fafc:	7dbb      	ldrb	r3, [r7, #22]
 800fafe:	f023 0304 	bic.w	r3, r3, #4
 800fb02:	75bb      	strb	r3, [r7, #22]
        break;
 800fb04:	e00b      	b.n	800fb1e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_PRE_RANGE:
        SequenceConfigNew &= 0xbf;
 800fb06:	7dbb      	ldrb	r3, [r7, #22]
 800fb08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fb0c:	75bb      	strb	r3, [r7, #22]
        break;
 800fb0e:	e006      	b.n	800fb1e <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
        SequenceConfigNew &= 0x7f;
 800fb10:	7dbb      	ldrb	r3, [r7, #22]
 800fb12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fb16:	75bb      	strb	r3, [r7, #22]
        break;
 800fb18:	e001      	b.n	800fb1e <VL53L0X_SetSequenceStepEnable+0xee>
      default:
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fb1a:	23fc      	movs	r3, #252	@ 0xfc
 800fb1c:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  if (SequenceConfigNew != SequenceConfig) {
 800fb1e:	7bfb      	ldrb	r3, [r7, #15]
 800fb20:	7dba      	ldrb	r2, [r7, #22]
 800fb22:	429a      	cmp	r2, r3
 800fb24:	d01e      	beq.n	800fb64 <VL53L0X_SetSequenceStepEnable+0x134>
    /* Apply New Setting */
    if (Status == VL53L0X_ERROR_NONE) {
 800fb26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d107      	bne.n	800fb3e <VL53L0X_SetSequenceStepEnable+0x10e>
      Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800fb2e:	7dbb      	ldrb	r3, [r7, #22]
 800fb30:	461a      	mov	r2, r3
 800fb32:	2101      	movs	r1, #1
 800fb34:	6878      	ldr	r0, [r7, #4]
 800fb36:	f004 f875 	bl	8013c24 <VL53L0X_WrByte>
 800fb3a:	4603      	mov	r3, r0
 800fb3c:	75fb      	strb	r3, [r7, #23]
                              SequenceConfigNew);
    }
    if (Status == VL53L0X_ERROR_NONE)
 800fb3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fb42:	2b00      	cmp	r3, #0
 800fb44:	d103      	bne.n	800fb4e <VL53L0X_SetSequenceStepEnable+0x11e>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800fb46:	687b      	ldr	r3, [r7, #4]
 800fb48:	7dba      	ldrb	r2, [r7, #22]
 800fb4a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

    /* Recalculate timing budget */
    if (Status == VL53L0X_ERROR_NONE) {
 800fb4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d106      	bne.n	800fb64 <VL53L0X_SetSequenceStepEnable+0x134>
      VL53L0X_GETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	695b      	ldr	r3, [r3, #20]
 800fb5a:	613b      	str	r3, [r7, #16]
                                MeasurementTimingBudgetMicroSeconds);

      VL53L0X_SetMeasurementTimingBudgetMicroSeconds(
 800fb5c:	6939      	ldr	r1, [r7, #16]
 800fb5e:	6878      	ldr	r0, [r7, #4]
 800fb60:	f7ff ff29 	bl	800f9b6 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
          Dev, MeasurementTimingBudgetMicroSeconds);
    }
  }

  return Status;
 800fb64:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fb68:	4618      	mov	r0, r3
 800fb6a:	3718      	adds	r7, #24
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	bd80      	pop	{r7, pc}

0800fb70 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
                                    VL53L0X_SequenceStepId SequenceStepId,
                                    uint8_t SequenceConfig,
                                    uint8_t *pSequenceStepEnabled) {
 800fb70:	b480      	push	{r7}
 800fb72:	b087      	sub	sp, #28
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	60f8      	str	r0, [r7, #12]
 800fb78:	607b      	str	r3, [r7, #4]
 800fb7a:	460b      	mov	r3, r1
 800fb7c:	72fb      	strb	r3, [r7, #11]
 800fb7e:	4613      	mov	r3, r2
 800fb80:	72bb      	strb	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb82:	2300      	movs	r3, #0
 800fb84:	75fb      	strb	r3, [r7, #23]
  *pSequenceStepEnabled = 0;
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	2200      	movs	r2, #0
 800fb8a:	701a      	strb	r2, [r3, #0]

  switch (SequenceStepId) {
 800fb8c:	7afb      	ldrb	r3, [r7, #11]
 800fb8e:	2b04      	cmp	r3, #4
 800fb90:	d836      	bhi.n	800fc00 <sequence_step_enabled+0x90>
 800fb92:	a201      	add	r2, pc, #4	@ (adr r2, 800fb98 <sequence_step_enabled+0x28>)
 800fb94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb98:	0800fbad 	.word	0x0800fbad
 800fb9c:	0800fbbf 	.word	0x0800fbbf
 800fba0:	0800fbd1 	.word	0x0800fbd1
 800fba4:	0800fbe3 	.word	0x0800fbe3
 800fba8:	0800fbf5 	.word	0x0800fbf5
  case VL53L0X_SEQUENCESTEP_TCC:
    *pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800fbac:	7abb      	ldrb	r3, [r7, #10]
 800fbae:	111b      	asrs	r3, r3, #4
 800fbb0:	b2db      	uxtb	r3, r3
 800fbb2:	f003 0301 	and.w	r3, r3, #1
 800fbb6:	b2da      	uxtb	r2, r3
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	701a      	strb	r2, [r3, #0]
    break;
 800fbbc:	e022      	b.n	800fc04 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_DSS:
    *pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800fbbe:	7abb      	ldrb	r3, [r7, #10]
 800fbc0:	10db      	asrs	r3, r3, #3
 800fbc2:	b2db      	uxtb	r3, r3
 800fbc4:	f003 0301 	and.w	r3, r3, #1
 800fbc8:	b2da      	uxtb	r2, r3
 800fbca:	687b      	ldr	r3, [r7, #4]
 800fbcc:	701a      	strb	r2, [r3, #0]
    break;
 800fbce:	e019      	b.n	800fc04 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_MSRC:
    *pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800fbd0:	7abb      	ldrb	r3, [r7, #10]
 800fbd2:	109b      	asrs	r3, r3, #2
 800fbd4:	b2db      	uxtb	r3, r3
 800fbd6:	f003 0301 	and.w	r3, r3, #1
 800fbda:	b2da      	uxtb	r2, r3
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	701a      	strb	r2, [r3, #0]
    break;
 800fbe0:	e010      	b.n	800fc04 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_PRE_RANGE:
    *pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800fbe2:	7abb      	ldrb	r3, [r7, #10]
 800fbe4:	119b      	asrs	r3, r3, #6
 800fbe6:	b2db      	uxtb	r3, r3
 800fbe8:	f003 0301 	and.w	r3, r3, #1
 800fbec:	b2da      	uxtb	r2, r3
 800fbee:	687b      	ldr	r3, [r7, #4]
 800fbf0:	701a      	strb	r2, [r3, #0]
    break;
 800fbf2:	e007      	b.n	800fc04 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
    *pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800fbf4:	7abb      	ldrb	r3, [r7, #10]
 800fbf6:	09db      	lsrs	r3, r3, #7
 800fbf8:	b2da      	uxtb	r2, r3
 800fbfa:	687b      	ldr	r3, [r7, #4]
 800fbfc:	701a      	strb	r2, [r3, #0]
    break;
 800fbfe:	e001      	b.n	800fc04 <sequence_step_enabled+0x94>
  default:
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fc00:	23fc      	movs	r3, #252	@ 0xfc
 800fc02:	75fb      	strb	r3, [r7, #23]
  }

  return Status;
 800fc04:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fc08:	4618      	mov	r0, r3
 800fc0a:	371c      	adds	r7, #28
 800fc0c:	46bd      	mov	sp, r7
 800fc0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc12:	4770      	bx	lr

0800fc14 <VL53L0X_GetSequenceStepEnables>:
  return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(
    VL53L0X_DEV Dev,
    VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps) {
 800fc14:	b580      	push	{r7, lr}
 800fc16:	b084      	sub	sp, #16
 800fc18:	af00      	add	r7, sp, #0
 800fc1a:	6078      	str	r0, [r7, #4]
 800fc1c:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fc1e:	2300      	movs	r3, #0
 800fc20:	73fb      	strb	r3, [r7, #15]
  uint8_t SequenceConfig = 0;
 800fc22:	2300      	movs	r3, #0
 800fc24:	73bb      	strb	r3, [r7, #14]

  Status =
      VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &SequenceConfig);
 800fc26:	f107 030e 	add.w	r3, r7, #14
 800fc2a:	461a      	mov	r2, r3
 800fc2c:	2101      	movs	r1, #1
 800fc2e:	6878      	ldr	r0, [r7, #4]
 800fc30:	f003 fef7 	bl	8013a22 <VL53L0X_RdByte>
 800fc34:	4603      	mov	r3, r0
 800fc36:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE) {
 800fc38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d107      	bne.n	800fc50 <VL53L0X_GetSequenceStepEnables+0x3c>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
 800fc40:	7bba      	ldrb	r2, [r7, #14]
 800fc42:	683b      	ldr	r3, [r7, #0]
 800fc44:	2100      	movs	r1, #0
 800fc46:	6878      	ldr	r0, [r7, #4]
 800fc48:	f7ff ff92 	bl	800fb70 <sequence_step_enabled>
 800fc4c:	4603      	mov	r3, r0
 800fc4e:	73fb      	strb	r3, [r7, #15]
                              &pSchedulerSequenceSteps->TccOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800fc50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	d108      	bne.n	800fc6a <VL53L0X_GetSequenceStepEnables+0x56>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
 800fc58:	7bba      	ldrb	r2, [r7, #14]
 800fc5a:	683b      	ldr	r3, [r7, #0]
 800fc5c:	3302      	adds	r3, #2
 800fc5e:	2101      	movs	r1, #1
 800fc60:	6878      	ldr	r0, [r7, #4]
 800fc62:	f7ff ff85 	bl	800fb70 <sequence_step_enabled>
 800fc66:	4603      	mov	r3, r0
 800fc68:	73fb      	strb	r3, [r7, #15]
                              &pSchedulerSequenceSteps->DssOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800fc6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d108      	bne.n	800fc84 <VL53L0X_GetSequenceStepEnables+0x70>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
 800fc72:	7bba      	ldrb	r2, [r7, #14]
 800fc74:	683b      	ldr	r3, [r7, #0]
 800fc76:	3301      	adds	r3, #1
 800fc78:	2102      	movs	r1, #2
 800fc7a:	6878      	ldr	r0, [r7, #4]
 800fc7c:	f7ff ff78 	bl	800fb70 <sequence_step_enabled>
 800fc80:	4603      	mov	r3, r0
 800fc82:	73fb      	strb	r3, [r7, #15]
                              &pSchedulerSequenceSteps->MsrcOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800fc84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d108      	bne.n	800fc9e <VL53L0X_GetSequenceStepEnables+0x8a>
    Status = sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 800fc8c:	7bba      	ldrb	r2, [r7, #14]
 800fc8e:	683b      	ldr	r3, [r7, #0]
 800fc90:	3303      	adds	r3, #3
 800fc92:	2103      	movs	r1, #3
 800fc94:	6878      	ldr	r0, [r7, #4]
 800fc96:	f7ff ff6b 	bl	800fb70 <sequence_step_enabled>
 800fc9a:	4603      	mov	r3, r0
 800fc9c:	73fb      	strb	r3, [r7, #15]
                                   SequenceConfig,
                                   &pSchedulerSequenceSteps->PreRangeOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800fc9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	d108      	bne.n	800fcb8 <VL53L0X_GetSequenceStepEnables+0xa4>
    Status = sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 800fca6:	7bba      	ldrb	r2, [r7, #14]
 800fca8:	683b      	ldr	r3, [r7, #0]
 800fcaa:	3304      	adds	r3, #4
 800fcac:	2104      	movs	r1, #4
 800fcae:	6878      	ldr	r0, [r7, #4]
 800fcb0:	f7ff ff5e 	bl	800fb70 <sequence_step_enabled>
 800fcb4:	4603      	mov	r3, r0
 800fcb6:	73fb      	strb	r3, [r7, #15]
                                   SequenceConfig,
                                   &pSchedulerSequenceSteps->FinalRangeOn);
  }

  return Status;
 800fcb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fcbc:	4618      	mov	r0, r3
 800fcbe:	3710      	adds	r7, #16
 800fcc0:	46bd      	mov	sp, r7
 800fcc2:	bd80      	pop	{r7, pc}

0800fcc4 <VL53L0X_GetSequenceStepTimeout>:
}

VL53L0X_Error
VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
                               VL53L0X_SequenceStepId SequenceStepId,
                               FixPoint1616_t *pTimeOutMilliSecs) {
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	b088      	sub	sp, #32
 800fcc8:	af00      	add	r7, sp, #0
 800fcca:	60f8      	str	r0, [r7, #12]
 800fccc:	460b      	mov	r3, r1
 800fcce:	607a      	str	r2, [r7, #4]
 800fcd0:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fcd2:	2300      	movs	r3, #0
 800fcd4:	77fb      	strb	r3, [r7, #31]
  uint32_t TimeoutMicroSeconds;
  uint32_t WholeNumber_ms = 0;
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	61bb      	str	r3, [r7, #24]
  uint32_t Fraction_ms = 0;
 800fcda:	2300      	movs	r3, #0
 800fcdc:	617b      	str	r3, [r7, #20]

  Status = get_sequence_step_timeout(Dev, SequenceStepId, &TimeoutMicroSeconds);
 800fcde:	f107 0210 	add.w	r2, r7, #16
 800fce2:	7afb      	ldrb	r3, [r7, #11]
 800fce4:	4619      	mov	r1, r3
 800fce6:	68f8      	ldr	r0, [r7, #12]
 800fce8:	f002 fbbe 	bl	8012468 <get_sequence_step_timeout>
 800fcec:	4603      	mov	r3, r0
 800fcee:	77fb      	strb	r3, [r7, #31]
  if (Status == VL53L0X_ERROR_NONE) {
 800fcf0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d11c      	bne.n	800fd32 <VL53L0X_GetSequenceStepTimeout+0x6e>
    WholeNumber_ms = TimeoutMicroSeconds / 1000;
 800fcf8:	693b      	ldr	r3, [r7, #16]
 800fcfa:	4a11      	ldr	r2, [pc, #68]	@ (800fd40 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 800fcfc:	fba2 2303 	umull	r2, r3, r2, r3
 800fd00:	099b      	lsrs	r3, r3, #6
 800fd02:	61bb      	str	r3, [r7, #24]
    Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
 800fd04:	693a      	ldr	r2, [r7, #16]
 800fd06:	69bb      	ldr	r3, [r7, #24]
 800fd08:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800fd0c:	fb01 f303 	mul.w	r3, r1, r3
 800fd10:	1ad3      	subs	r3, r2, r3
 800fd12:	617b      	str	r3, [r7, #20]
    *pTimeOutMilliSecs =
        (WholeNumber_ms << 16) + (((Fraction_ms * 0xffff) + 500) / 1000);
 800fd14:	69bb      	ldr	r3, [r7, #24]
 800fd16:	0419      	lsls	r1, r3, #16
 800fd18:	697a      	ldr	r2, [r7, #20]
 800fd1a:	4613      	mov	r3, r2
 800fd1c:	041b      	lsls	r3, r3, #16
 800fd1e:	1a9b      	subs	r3, r3, r2
 800fd20:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800fd24:	4a06      	ldr	r2, [pc, #24]	@ (800fd40 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 800fd26:	fba2 2303 	umull	r2, r3, r2, r3
 800fd2a:	099b      	lsrs	r3, r3, #6
 800fd2c:	18ca      	adds	r2, r1, r3
    *pTimeOutMilliSecs =
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	601a      	str	r2, [r3, #0]
  }

  return Status;
 800fd32:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800fd36:	4618      	mov	r0, r3
 800fd38:	3720      	adds	r7, #32
 800fd3a:	46bd      	mov	sp, r7
 800fd3c:	bd80      	pop	{r7, pc}
 800fd3e:	bf00      	nop
 800fd40:	10624dd3 	.word	0x10624dd3

0800fd44 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:

  return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(
    VL53L0X_DEV Dev, uint32_t *pInterMeasurementPeriodMilliSeconds) {
 800fd44:	b580      	push	{r7, lr}
 800fd46:	b084      	sub	sp, #16
 800fd48:	af00      	add	r7, sp, #0
 800fd4a:	6078      	str	r0, [r7, #4]
 800fd4c:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fd4e:	2300      	movs	r3, #0
 800fd50:	73fb      	strb	r3, [r7, #15]
  uint16_t osc_calibrate_val;
  uint32_t IMPeriodMilliSeconds;

  Status =
      VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL, &osc_calibrate_val);
 800fd52:	f107 030c 	add.w	r3, r7, #12
 800fd56:	461a      	mov	r2, r3
 800fd58:	21f8      	movs	r1, #248	@ 0xf8
 800fd5a:	6878      	ldr	r0, [r7, #4]
 800fd5c:	f003 feec 	bl	8013b38 <VL53L0X_RdWord>
 800fd60:	4603      	mov	r3, r0
 800fd62:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE) {
 800fd64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d108      	bne.n	800fd7e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
    Status = VL53L0X_RdDWord(Dev, VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
 800fd6c:	f107 0308 	add.w	r3, r7, #8
 800fd70:	461a      	mov	r2, r3
 800fd72:	2104      	movs	r1, #4
 800fd74:	6878      	ldr	r0, [r7, #4]
 800fd76:	f003 ff17 	bl	8013ba8 <VL53L0X_RdDWord>
 800fd7a:	4603      	mov	r3, r0
 800fd7c:	73fb      	strb	r3, [r7, #15]
                             &IMPeriodMilliSeconds);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800fd7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d10c      	bne.n	800fda0 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
    if (osc_calibrate_val != 0) {
 800fd86:	89bb      	ldrh	r3, [r7, #12]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d005      	beq.n	800fd98 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
      *pInterMeasurementPeriodMilliSeconds =
          IMPeriodMilliSeconds / osc_calibrate_val;
 800fd8c:	68bb      	ldr	r3, [r7, #8]
 800fd8e:	89ba      	ldrh	r2, [r7, #12]
 800fd90:	fbb3 f2f2 	udiv	r2, r3, r2
      *pInterMeasurementPeriodMilliSeconds =
 800fd94:	683b      	ldr	r3, [r7, #0]
 800fd96:	601a      	str	r2, [r3, #0]
    }
    VL53L0X_SETPARAMETERFIELD(Dev, InterMeasurementPeriodMilliSeconds,
 800fd98:	683b      	ldr	r3, [r7, #0]
 800fd9a:	681a      	ldr	r2, [r3, #0]
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	619a      	str	r2, [r3, #24]
                              *pInterMeasurementPeriodMilliSeconds);
  }

  return Status;
 800fda0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fda4:	4618      	mov	r0, r3
 800fda6:	3710      	adds	r7, #16
 800fda8:	46bd      	mov	sp, r7
 800fdaa:	bd80      	pop	{r7, pc}

0800fdac <VL53L0X_GetXTalkCompensationEnable>:
  return Status;
}

VL53L0X_Error
VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
                                   uint8_t *pXTalkCompensationEnable) {
 800fdac:	b480      	push	{r7}
 800fdae:	b085      	sub	sp, #20
 800fdb0:	af00      	add	r7, sp, #0
 800fdb2:	6078      	str	r0, [r7, #4]
 800fdb4:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fdb6:	2300      	movs	r3, #0
 800fdb8:	73fb      	strb	r3, [r7, #15]
  uint8_t Temp8;

  VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	7f1b      	ldrb	r3, [r3, #28]
 800fdbe:	73bb      	strb	r3, [r7, #14]
  *pXTalkCompensationEnable = Temp8;
 800fdc0:	683b      	ldr	r3, [r7, #0]
 800fdc2:	7bba      	ldrb	r2, [r7, #14]
 800fdc4:	701a      	strb	r2, [r3, #0]

  return Status;
 800fdc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fdca:	4618      	mov	r0, r3
 800fdcc:	3714      	adds	r7, #20
 800fdce:	46bd      	mov	sp, r7
 800fdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdd4:	4770      	bx	lr

0800fdd6 <VL53L0X_GetXTalkCompensationRateMegaCps>:

  return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(
    VL53L0X_DEV Dev, FixPoint1616_t *pXTalkCompensationRateMegaCps) {
 800fdd6:	b580      	push	{r7, lr}
 800fdd8:	b086      	sub	sp, #24
 800fdda:	af00      	add	r7, sp, #0
 800fddc:	6078      	str	r0, [r7, #4]
 800fdde:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fde0:	2300      	movs	r3, #0
 800fde2:	75fb      	strb	r3, [r7, #23]
  uint16_t Value;
  FixPoint1616_t TempFix1616;

  Status =
      VL53L0X_RdWord(Dev, VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS,
 800fde4:	f107 030e 	add.w	r3, r7, #14
 800fde8:	461a      	mov	r2, r3
 800fdea:	2120      	movs	r1, #32
 800fdec:	6878      	ldr	r0, [r7, #4]
 800fdee:	f003 fea3 	bl	8013b38 <VL53L0X_RdWord>
 800fdf2:	4603      	mov	r3, r0
 800fdf4:	75fb      	strb	r3, [r7, #23]
                     (uint16_t *)&Value);
  if (Status == VL53L0X_ERROR_NONE) {
 800fdf6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fdfa:	2b00      	cmp	r3, #0
 800fdfc:	d118      	bne.n	800fe30 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
    if (Value == 0) {
 800fdfe:	89fb      	ldrh	r3, [r7, #14]
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d109      	bne.n	800fe18 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
      /* the Xtalk is disabled return value from memory */
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, TempFix1616);
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	6a1b      	ldr	r3, [r3, #32]
 800fe08:	613b      	str	r3, [r7, #16]
      *pXTalkCompensationRateMegaCps = TempFix1616;
 800fe0a:	683b      	ldr	r3, [r7, #0]
 800fe0c:	693a      	ldr	r2, [r7, #16]
 800fe0e:	601a      	str	r2, [r3, #0]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable, 0);
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	2200      	movs	r2, #0
 800fe14:	771a      	strb	r2, [r3, #28]
 800fe16:	e00b      	b.n	800fe30 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
    } else {
      TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800fe18:	89fb      	ldrh	r3, [r7, #14]
 800fe1a:	00db      	lsls	r3, r3, #3
 800fe1c:	613b      	str	r3, [r7, #16]
      *pXTalkCompensationRateMegaCps = TempFix1616;
 800fe1e:	683b      	ldr	r3, [r7, #0]
 800fe20:	693a      	ldr	r2, [r7, #16]
 800fe22:	601a      	str	r2, [r3, #0]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, TempFix1616);
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	693a      	ldr	r2, [r7, #16]
 800fe28:	621a      	str	r2, [r3, #32]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable, 1);
 800fe2a:	687b      	ldr	r3, [r7, #4]
 800fe2c:	2201      	movs	r2, #1
 800fe2e:	771a      	strb	r2, [r3, #28]
    }
  }

  return Status;
 800fe30:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fe34:	4618      	mov	r0, r3
 800fe36:	3718      	adds	r7, #24
 800fe38:	46bd      	mov	sp, r7
 800fe3a:	bd80      	pop	{r7, pc}

0800fe3c <VL53L0X_SetLimitCheckEnable>:
  return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev,
                                          uint16_t LimitCheckId,
                                          uint8_t LimitCheckEnable) {
 800fe3c:	b580      	push	{r7, lr}
 800fe3e:	b086      	sub	sp, #24
 800fe40:	af00      	add	r7, sp, #0
 800fe42:	6078      	str	r0, [r7, #4]
 800fe44:	460b      	mov	r3, r1
 800fe46:	807b      	strh	r3, [r7, #2]
 800fe48:	4613      	mov	r3, r2
 800fe4a:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fe4c:	2300      	movs	r3, #0
 800fe4e:	75fb      	strb	r3, [r7, #23]
  FixPoint1616_t TempFix1616 = 0;
 800fe50:	2300      	movs	r3, #0
 800fe52:	613b      	str	r3, [r7, #16]
  uint8_t LimitCheckEnableInt = 0;
 800fe54:	2300      	movs	r3, #0
 800fe56:	73fb      	strb	r3, [r7, #15]
  uint8_t LimitCheckDisable = 0;
 800fe58:	2300      	movs	r3, #0
 800fe5a:	73bb      	strb	r3, [r7, #14]
  uint8_t Temp8;

  if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800fe5c:	887b      	ldrh	r3, [r7, #2]
 800fe5e:	2b05      	cmp	r3, #5
 800fe60:	d902      	bls.n	800fe68 <VL53L0X_SetLimitCheckEnable+0x2c>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fe62:	23fc      	movs	r3, #252	@ 0xfc
 800fe64:	75fb      	strb	r3, [r7, #23]
 800fe66:	e05b      	b.n	800ff20 <VL53L0X_SetLimitCheckEnable+0xe4>
  } else {
    if (LimitCheckEnable == 0) {
 800fe68:	787b      	ldrb	r3, [r7, #1]
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d106      	bne.n	800fe7c <VL53L0X_SetLimitCheckEnable+0x40>
      TempFix1616 = 0;
 800fe6e:	2300      	movs	r3, #0
 800fe70:	613b      	str	r3, [r7, #16]
      LimitCheckEnableInt = 0;
 800fe72:	2300      	movs	r3, #0
 800fe74:	73fb      	strb	r3, [r7, #15]
      LimitCheckDisable = 1;
 800fe76:	2301      	movs	r3, #1
 800fe78:	73bb      	strb	r3, [r7, #14]
 800fe7a:	e00a      	b.n	800fe92 <VL53L0X_SetLimitCheckEnable+0x56>

    } else {
      VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 800fe7c:	887b      	ldrh	r3, [r7, #2]
 800fe7e:	687a      	ldr	r2, [r7, #4]
 800fe80:	330c      	adds	r3, #12
 800fe82:	009b      	lsls	r3, r3, #2
 800fe84:	4413      	add	r3, r2
 800fe86:	685b      	ldr	r3, [r3, #4]
 800fe88:	613b      	str	r3, [r7, #16]
                                     TempFix1616);
      LimitCheckDisable = 0;
 800fe8a:	2300      	movs	r3, #0
 800fe8c:	73bb      	strb	r3, [r7, #14]
      /* this to be sure to have either 0 or 1 */
      LimitCheckEnableInt = 1;
 800fe8e:	2301      	movs	r3, #1
 800fe90:	73fb      	strb	r3, [r7, #15]
    }

    switch (LimitCheckId) {
 800fe92:	887b      	ldrh	r3, [r7, #2]
 800fe94:	2b05      	cmp	r3, #5
 800fe96:	d841      	bhi.n	800ff1c <VL53L0X_SetLimitCheckEnable+0xe0>
 800fe98:	a201      	add	r2, pc, #4	@ (adr r2, 800fea0 <VL53L0X_SetLimitCheckEnable+0x64>)
 800fe9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe9e:	bf00      	nop
 800fea0:	0800feb9 	.word	0x0800feb9
 800fea4:	0800fec3 	.word	0x0800fec3
 800fea8:	0800fed9 	.word	0x0800fed9
 800feac:	0800fee3 	.word	0x0800fee3
 800feb0:	0800feed 	.word	0x0800feed
 800feb4:	0800ff05 	.word	0x0800ff05

    case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	7bfa      	ldrb	r2, [r7, #15]
 800febc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                                     VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
                                     LimitCheckEnableInt);

      break;
 800fec0:	e02e      	b.n	800ff20 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

      Status = VL53L0X_WrWord(
          Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
          VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800fec2:	693b      	ldr	r3, [r7, #16]
 800fec4:	0a5b      	lsrs	r3, r3, #9
      Status = VL53L0X_WrWord(
 800fec6:	b29b      	uxth	r3, r3
 800fec8:	461a      	mov	r2, r3
 800feca:	2144      	movs	r1, #68	@ 0x44
 800fecc:	6878      	ldr	r0, [r7, #4]
 800fece:	f003 fecd 	bl	8013c6c <VL53L0X_WrWord>
 800fed2:	4603      	mov	r3, r0
 800fed4:	75fb      	strb	r3, [r7, #23]

      break;
 800fed6:	e023      	b.n	800ff20 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	7bfa      	ldrb	r2, [r7, #15]
 800fedc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
                                     VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                     LimitCheckEnableInt);

      break;
 800fee0:	e01e      	b.n	800ff20 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	7bfa      	ldrb	r2, [r7, #15]
 800fee6:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
                                     VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                     LimitCheckEnableInt);

      break;
 800feea:	e019      	b.n	800ff20 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

      Temp8 = (uint8_t)(LimitCheckDisable << 1);
 800feec:	7bbb      	ldrb	r3, [r7, #14]
 800feee:	005b      	lsls	r3, r3, #1
 800fef0:	737b      	strb	r3, [r7, #13]
      Status =
          VL53L0X_UpdateByte(Dev, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0xFE, Temp8);
 800fef2:	7b7b      	ldrb	r3, [r7, #13]
 800fef4:	22fe      	movs	r2, #254	@ 0xfe
 800fef6:	2160      	movs	r1, #96	@ 0x60
 800fef8:	6878      	ldr	r0, [r7, #4]
 800fefa:	f003 fee3 	bl	8013cc4 <VL53L0X_UpdateByte>
 800fefe:	4603      	mov	r3, r0
 800ff00:	75fb      	strb	r3, [r7, #23]

      break;
 800ff02:	e00d      	b.n	800ff20 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

      Temp8 = (uint8_t)(LimitCheckDisable << 4);
 800ff04:	7bbb      	ldrb	r3, [r7, #14]
 800ff06:	011b      	lsls	r3, r3, #4
 800ff08:	737b      	strb	r3, [r7, #13]
      Status =
          VL53L0X_UpdateByte(Dev, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0xEF, Temp8);
 800ff0a:	7b7b      	ldrb	r3, [r7, #13]
 800ff0c:	22ef      	movs	r2, #239	@ 0xef
 800ff0e:	2160      	movs	r1, #96	@ 0x60
 800ff10:	6878      	ldr	r0, [r7, #4]
 800ff12:	f003 fed7 	bl	8013cc4 <VL53L0X_UpdateByte>
 800ff16:	4603      	mov	r3, r0
 800ff18:	75fb      	strb	r3, [r7, #23]

      break;
 800ff1a:	e001      	b.n	800ff20 <VL53L0X_SetLimitCheckEnable+0xe4>

    default:
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ff1c:	23fc      	movs	r3, #252	@ 0xfc
 800ff1e:	75fb      	strb	r3, [r7, #23]
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800ff20:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d10f      	bne.n	800ff48 <VL53L0X_SetLimitCheckEnable+0x10c>
    if (LimitCheckEnable == 0) {
 800ff28:	787b      	ldrb	r3, [r7, #1]
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d106      	bne.n	800ff3c <VL53L0X_SetLimitCheckEnable+0x100>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 800ff2e:	887b      	ldrh	r3, [r7, #2]
 800ff30:	687a      	ldr	r2, [r7, #4]
 800ff32:	4413      	add	r3, r2
 800ff34:	2200      	movs	r2, #0
 800ff36:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800ff3a:	e005      	b.n	800ff48 <VL53L0X_SetLimitCheckEnable+0x10c>
    } else {
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
 800ff3c:	887b      	ldrh	r3, [r7, #2]
 800ff3e:	687a      	ldr	r2, [r7, #4]
 800ff40:	4413      	add	r3, r2
 800ff42:	2201      	movs	r2, #1
 800ff44:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    }
  }

  return Status;
 800ff48:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ff4c:	4618      	mov	r0, r3
 800ff4e:	3718      	adds	r7, #24
 800ff50:	46bd      	mov	sp, r7
 800ff52:	bd80      	pop	{r7, pc}

0800ff54 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev,
                                          uint16_t LimitCheckId,
                                          uint8_t *pLimitCheckEnable) {
 800ff54:	b480      	push	{r7}
 800ff56:	b087      	sub	sp, #28
 800ff58:	af00      	add	r7, sp, #0
 800ff5a:	60f8      	str	r0, [r7, #12]
 800ff5c:	460b      	mov	r3, r1
 800ff5e:	607a      	str	r2, [r7, #4]
 800ff60:	817b      	strh	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ff62:	2300      	movs	r3, #0
 800ff64:	75fb      	strb	r3, [r7, #23]
  uint8_t Temp8;

  if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800ff66:	897b      	ldrh	r3, [r7, #10]
 800ff68:	2b05      	cmp	r3, #5
 800ff6a:	d905      	bls.n	800ff78 <VL53L0X_GetLimitCheckEnable+0x24>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ff6c:	23fc      	movs	r3, #252	@ 0xfc
 800ff6e:	75fb      	strb	r3, [r7, #23]
    *pLimitCheckEnable = 0;
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	2200      	movs	r2, #0
 800ff74:	701a      	strb	r2, [r3, #0]
 800ff76:	e008      	b.n	800ff8a <VL53L0X_GetLimitCheckEnable+0x36>
  } else {
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 800ff78:	897b      	ldrh	r3, [r7, #10]
 800ff7a:	68fa      	ldr	r2, [r7, #12]
 800ff7c:	4413      	add	r3, r2
 800ff7e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ff82:	75bb      	strb	r3, [r7, #22]
    *pLimitCheckEnable = Temp8;
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	7dba      	ldrb	r2, [r7, #22]
 800ff88:	701a      	strb	r2, [r3, #0]
  }

  return Status;
 800ff8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ff8e:	4618      	mov	r0, r3
 800ff90:	371c      	adds	r7, #28
 800ff92:	46bd      	mov	sp, r7
 800ff94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff98:	4770      	bx	lr
	...

0800ff9c <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
                                         FixPoint1616_t LimitCheckValue) {
 800ff9c:	b580      	push	{r7, lr}
 800ff9e:	b086      	sub	sp, #24
 800ffa0:	af00      	add	r7, sp, #0
 800ffa2:	60f8      	str	r0, [r7, #12]
 800ffa4:	460b      	mov	r3, r1
 800ffa6:	607a      	str	r2, [r7, #4]
 800ffa8:	817b      	strh	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ffaa:	2300      	movs	r3, #0
 800ffac:	75fb      	strb	r3, [r7, #23]
  uint8_t Temp8;

  VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 800ffae:	897b      	ldrh	r3, [r7, #10]
 800ffb0:	68fa      	ldr	r2, [r7, #12]
 800ffb2:	4413      	add	r3, r2
 800ffb4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800ffb8:	75bb      	strb	r3, [r7, #22]

  if (Temp8 == 0) { /* disabled write only internal value */
 800ffba:	7dbb      	ldrb	r3, [r7, #22]
 800ffbc:	2b00      	cmp	r3, #0
 800ffbe:	d107      	bne.n	800ffd0 <VL53L0X_SetLimitCheckValue+0x34>
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 800ffc0:	897b      	ldrh	r3, [r7, #10]
 800ffc2:	68fa      	ldr	r2, [r7, #12]
 800ffc4:	330c      	adds	r3, #12
 800ffc6:	009b      	lsls	r3, r3, #2
 800ffc8:	4413      	add	r3, r2
 800ffca:	687a      	ldr	r2, [r7, #4]
 800ffcc:	605a      	str	r2, [r3, #4]
 800ffce:	e040      	b.n	8010052 <VL53L0X_SetLimitCheckValue+0xb6>
                                   LimitCheckValue);
  } else {

    switch (LimitCheckId) {
 800ffd0:	897b      	ldrh	r3, [r7, #10]
 800ffd2:	2b05      	cmp	r3, #5
 800ffd4:	d830      	bhi.n	8010038 <VL53L0X_SetLimitCheckValue+0x9c>
 800ffd6:	a201      	add	r2, pc, #4	@ (adr r2, 800ffdc <VL53L0X_SetLimitCheckValue+0x40>)
 800ffd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffdc:	0800fff5 	.word	0x0800fff5
 800ffe0:	0800fffd 	.word	0x0800fffd
 800ffe4:	08010013 	.word	0x08010013
 800ffe8:	0801001b 	.word	0x0801001b
 800ffec:	08010023 	.word	0x08010023
 800fff0:	08010023 	.word	0x08010023

    case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	687a      	ldr	r2, [r7, #4]
 800fff8:	635a      	str	r2, [r3, #52]	@ 0x34
                                     VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
                                     LimitCheckValue);
      break;
 800fffa:	e01f      	b.n	801003c <VL53L0X_SetLimitCheckValue+0xa0>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

      Status = VL53L0X_WrWord(
          Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
          VL53L0X_FIXPOINT1616TOFIXPOINT97(LimitCheckValue));
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	0a5b      	lsrs	r3, r3, #9
      Status = VL53L0X_WrWord(
 8010000:	b29b      	uxth	r3, r3
 8010002:	461a      	mov	r2, r3
 8010004:	2144      	movs	r1, #68	@ 0x44
 8010006:	68f8      	ldr	r0, [r7, #12]
 8010008:	f003 fe30 	bl	8013c6c <VL53L0X_WrWord>
 801000c:	4603      	mov	r3, r0
 801000e:	75fb      	strb	r3, [r7, #23]

      break;
 8010010:	e014      	b.n	801003c <VL53L0X_SetLimitCheckValue+0xa0>

    case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	687a      	ldr	r2, [r7, #4]
 8010016:	63da      	str	r2, [r3, #60]	@ 0x3c
                                     VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                     LimitCheckValue);

      break;
 8010018:	e010      	b.n	801003c <VL53L0X_SetLimitCheckValue+0xa0>

    case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801001a:	68fb      	ldr	r3, [r7, #12]
 801001c:	687a      	ldr	r2, [r7, #4]
 801001e:	641a      	str	r2, [r3, #64]	@ 0x40
                                     VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                     LimitCheckValue);

      break;
 8010020:	e00c      	b.n	801003c <VL53L0X_SetLimitCheckValue+0xa0>
    case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
    case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

      Status =
          VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
                         VL53L0X_FIXPOINT1616TOFIXPOINT97(LimitCheckValue));
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	0a5b      	lsrs	r3, r3, #9
          VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
 8010026:	b29b      	uxth	r3, r3
 8010028:	461a      	mov	r2, r3
 801002a:	2164      	movs	r1, #100	@ 0x64
 801002c:	68f8      	ldr	r0, [r7, #12]
 801002e:	f003 fe1d 	bl	8013c6c <VL53L0X_WrWord>
 8010032:	4603      	mov	r3, r0
 8010034:	75fb      	strb	r3, [r7, #23]

      break;
 8010036:	e001      	b.n	801003c <VL53L0X_SetLimitCheckValue+0xa0>

    default:
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 8010038:	23fc      	movs	r3, #252	@ 0xfc
 801003a:	75fb      	strb	r3, [r7, #23]
    }

    if (Status == VL53L0X_ERROR_NONE) {
 801003c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010040:	2b00      	cmp	r3, #0
 8010042:	d106      	bne.n	8010052 <VL53L0X_SetLimitCheckValue+0xb6>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 8010044:	897b      	ldrh	r3, [r7, #10]
 8010046:	68fa      	ldr	r2, [r7, #12]
 8010048:	330c      	adds	r3, #12
 801004a:	009b      	lsls	r3, r3, #2
 801004c:	4413      	add	r3, r2
 801004e:	687a      	ldr	r2, [r7, #4]
 8010050:	605a      	str	r2, [r3, #4]
                                     LimitCheckValue);
    }
  }

  return Status;
 8010052:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010056:	4618      	mov	r0, r3
 8010058:	3718      	adds	r7, #24
 801005a:	46bd      	mov	sp, r7
 801005c:	bd80      	pop	{r7, pc}
 801005e:	bf00      	nop

08010060 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
                                         FixPoint1616_t *pLimitCheckValue) {
 8010060:	b580      	push	{r7, lr}
 8010062:	b088      	sub	sp, #32
 8010064:	af00      	add	r7, sp, #0
 8010066:	60f8      	str	r0, [r7, #12]
 8010068:	460b      	mov	r3, r1
 801006a:	607a      	str	r2, [r7, #4]
 801006c:	817b      	strh	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801006e:	2300      	movs	r3, #0
 8010070:	77fb      	strb	r3, [r7, #31]
  uint8_t EnableZeroValue = 0;
 8010072:	2300      	movs	r3, #0
 8010074:	77bb      	strb	r3, [r7, #30]
  uint16_t Temp16;
  FixPoint1616_t TempFix1616;

  switch (LimitCheckId) {
 8010076:	897b      	ldrh	r3, [r7, #10]
 8010078:	2b05      	cmp	r3, #5
 801007a:	d847      	bhi.n	801010c <VL53L0X_GetLimitCheckValue+0xac>
 801007c:	a201      	add	r2, pc, #4	@ (adr r2, 8010084 <VL53L0X_GetLimitCheckValue+0x24>)
 801007e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010082:	bf00      	nop
 8010084:	0801009d 	.word	0x0801009d
 8010088:	080100a9 	.word	0x080100a9
 801008c:	080100cf 	.word	0x080100cf
 8010090:	080100db 	.word	0x080100db
 8010094:	080100e7 	.word	0x080100e7
 8010098:	080100e7 	.word	0x080100e7

  case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
    /* internal computation: */
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801009c:	68fb      	ldr	r3, [r7, #12]
 801009e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80100a0:	61bb      	str	r3, [r7, #24]
                                   VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
                                   TempFix1616);
    EnableZeroValue = 0;
 80100a2:	2300      	movs	r3, #0
 80100a4:	77bb      	strb	r3, [r7, #30]
    break;
 80100a6:	e033      	b.n	8010110 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
    Status = VL53L0X_RdWord(
 80100a8:	f107 0316 	add.w	r3, r7, #22
 80100ac:	461a      	mov	r2, r3
 80100ae:	2144      	movs	r1, #68	@ 0x44
 80100b0:	68f8      	ldr	r0, [r7, #12]
 80100b2:	f003 fd41 	bl	8013b38 <VL53L0X_RdWord>
 80100b6:	4603      	mov	r3, r0
 80100b8:	77fb      	strb	r3, [r7, #31]
        Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, &Temp16);
    if (Status == VL53L0X_ERROR_NONE)
 80100ba:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d102      	bne.n	80100c8 <VL53L0X_GetLimitCheckValue+0x68>
      TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80100c2:	8afb      	ldrh	r3, [r7, #22]
 80100c4:	025b      	lsls	r3, r3, #9
 80100c6:	61bb      	str	r3, [r7, #24]

    EnableZeroValue = 1;
 80100c8:	2301      	movs	r3, #1
 80100ca:	77bb      	strb	r3, [r7, #30]
    break;
 80100cc:	e020      	b.n	8010110 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
    /* internal computation: */
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100d2:	61bb      	str	r3, [r7, #24]
                                   VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                   TempFix1616);
    EnableZeroValue = 0;
 80100d4:	2300      	movs	r3, #0
 80100d6:	77bb      	strb	r3, [r7, #30]
    break;
 80100d8:	e01a      	b.n	8010110 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
    /* internal computation: */
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80100da:	68fb      	ldr	r3, [r7, #12]
 80100dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100de:	61bb      	str	r3, [r7, #24]
                                   VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                   TempFix1616);
    EnableZeroValue = 0;
 80100e0:	2300      	movs	r3, #0
 80100e2:	77bb      	strb	r3, [r7, #30]
    break;
 80100e4:	e014      	b.n	8010110 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
  case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
    Status = VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
 80100e6:	f107 0316 	add.w	r3, r7, #22
 80100ea:	461a      	mov	r2, r3
 80100ec:	2164      	movs	r1, #100	@ 0x64
 80100ee:	68f8      	ldr	r0, [r7, #12]
 80100f0:	f003 fd22 	bl	8013b38 <VL53L0X_RdWord>
 80100f4:	4603      	mov	r3, r0
 80100f6:	77fb      	strb	r3, [r7, #31]
                            &Temp16);
    if (Status == VL53L0X_ERROR_NONE)
 80100f8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d102      	bne.n	8010106 <VL53L0X_GetLimitCheckValue+0xa6>
      TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8010100:	8afb      	ldrh	r3, [r7, #22]
 8010102:	025b      	lsls	r3, r3, #9
 8010104:	61bb      	str	r3, [r7, #24]

    EnableZeroValue = 0;
 8010106:	2300      	movs	r3, #0
 8010108:	77bb      	strb	r3, [r7, #30]
    break;
 801010a:	e001      	b.n	8010110 <VL53L0X_GetLimitCheckValue+0xb0>

  default:
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 801010c:	23fc      	movs	r3, #252	@ 0xfc
 801010e:	77fb      	strb	r3, [r7, #31]
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8010110:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010114:	2b00      	cmp	r3, #0
 8010116:	d12a      	bne.n	801016e <VL53L0X_GetLimitCheckValue+0x10e>

    if (EnableZeroValue == 1) {
 8010118:	7fbb      	ldrb	r3, [r7, #30]
 801011a:	2b01      	cmp	r3, #1
 801011c:	d124      	bne.n	8010168 <VL53L0X_GetLimitCheckValue+0x108>

      if (TempFix1616 == 0) {
 801011e:	69bb      	ldr	r3, [r7, #24]
 8010120:	2b00      	cmp	r3, #0
 8010122:	d110      	bne.n	8010146 <VL53L0X_GetLimitCheckValue+0xe6>
        /* disabled: return value from memory */
        VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 8010124:	897b      	ldrh	r3, [r7, #10]
 8010126:	68fa      	ldr	r2, [r7, #12]
 8010128:	330c      	adds	r3, #12
 801012a:	009b      	lsls	r3, r3, #2
 801012c:	4413      	add	r3, r2
 801012e:	685b      	ldr	r3, [r3, #4]
 8010130:	61bb      	str	r3, [r7, #24]
                                       TempFix1616);
        *pLimitCheckValue = TempFix1616;
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	69ba      	ldr	r2, [r7, #24]
 8010136:	601a      	str	r2, [r3, #0]
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 8010138:	897b      	ldrh	r3, [r7, #10]
 801013a:	68fa      	ldr	r2, [r7, #12]
 801013c:	4413      	add	r3, r2
 801013e:	2200      	movs	r2, #0
 8010140:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8010144:	e013      	b.n	801016e <VL53L0X_GetLimitCheckValue+0x10e>
      } else {
        *pLimitCheckValue = TempFix1616;
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	69ba      	ldr	r2, [r7, #24]
 801014a:	601a      	str	r2, [r3, #0]
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 801014c:	897b      	ldrh	r3, [r7, #10]
 801014e:	68fa      	ldr	r2, [r7, #12]
 8010150:	330c      	adds	r3, #12
 8010152:	009b      	lsls	r3, r3, #2
 8010154:	4413      	add	r3, r2
 8010156:	69ba      	ldr	r2, [r7, #24]
 8010158:	605a      	str	r2, [r3, #4]
                                       TempFix1616);
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
 801015a:	897b      	ldrh	r3, [r7, #10]
 801015c:	68fa      	ldr	r2, [r7, #12]
 801015e:	4413      	add	r3, r2
 8010160:	2201      	movs	r2, #1
 8010162:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8010166:	e002      	b.n	801016e <VL53L0X_GetLimitCheckValue+0x10e>
      }
    } else {
      *pLimitCheckValue = TempFix1616;
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	69ba      	ldr	r2, [r7, #24]
 801016c:	601a      	str	r2, [r3, #0]
    }
  }

  return Status;
 801016e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010172:	4618      	mov	r0, r3
 8010174:	3720      	adds	r7, #32
 8010176:	46bd      	mov	sp, r7
 8010178:	bd80      	pop	{r7, pc}
 801017a:	bf00      	nop

0801017c <VL53L0X_GetWrapAroundCheckEnable>:
  return Status;
}

VL53L0X_Error
VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
                                 uint8_t *pWrapAroundCheckEnable) {
 801017c:	b580      	push	{r7, lr}
 801017e:	b084      	sub	sp, #16
 8010180:	af00      	add	r7, sp, #0
 8010182:	6078      	str	r0, [r7, #4]
 8010184:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010186:	2300      	movs	r3, #0
 8010188:	73fb      	strb	r3, [r7, #15]
  uint8_t data;

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 801018a:	f107 030e 	add.w	r3, r7, #14
 801018e:	461a      	mov	r2, r3
 8010190:	2101      	movs	r1, #1
 8010192:	6878      	ldr	r0, [r7, #4]
 8010194:	f003 fc45 	bl	8013a22 <VL53L0X_RdByte>
 8010198:	4603      	mov	r3, r0
 801019a:	73fb      	strb	r3, [r7, #15]
  if (Status == VL53L0X_ERROR_NONE) {
 801019c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d10e      	bne.n	80101c2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
    PALDevDataSet(Dev, SequenceConfig, data);
 80101a4:	7bba      	ldrb	r2, [r7, #14]
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    if (data & (0x01 << 7))
 80101ac:	7bbb      	ldrb	r3, [r7, #14]
 80101ae:	b25b      	sxtb	r3, r3
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	da03      	bge.n	80101bc <VL53L0X_GetWrapAroundCheckEnable+0x40>
      *pWrapAroundCheckEnable = 0x01;
 80101b4:	683b      	ldr	r3, [r7, #0]
 80101b6:	2201      	movs	r2, #1
 80101b8:	701a      	strb	r2, [r3, #0]
 80101ba:	e002      	b.n	80101c2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
    else
      *pWrapAroundCheckEnable = 0x00;
 80101bc:	683b      	ldr	r3, [r7, #0]
 80101be:	2200      	movs	r2, #0
 80101c0:	701a      	strb	r2, [r3, #0]
  }
  if (Status == VL53L0X_ERROR_NONE) {
 80101c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	d104      	bne.n	80101d4 <VL53L0X_GetWrapAroundCheckEnable+0x58>
    VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 80101ca:	683b      	ldr	r3, [r7, #0]
 80101cc:	781a      	ldrb	r2, [r3, #0]
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                              *pWrapAroundCheckEnable);
  }

  return Status;
 80101d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80101d8:	4618      	mov	r0, r3
 80101da:	3710      	adds	r7, #16
 80101dc:	46bd      	mov	sp, r7
 80101de:	bd80      	pop	{r7, pc}

080101e0 <VL53L0X_PerformSingleMeasurement>:
}

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev) {
 80101e0:	b580      	push	{r7, lr}
 80101e2:	b084      	sub	sp, #16
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80101e8:	2300      	movs	r3, #0
 80101ea:	73fb      	strb	r3, [r7, #15]
  VL53L0X_DeviceModes DeviceMode;

  /* Get Current DeviceMode */
  Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80101ec:	f107 030e 	add.w	r3, r7, #14
 80101f0:	4619      	mov	r1, r3
 80101f2:	6878      	ldr	r0, [r7, #4]
 80101f4:	f7ff fbac 	bl	800f950 <VL53L0X_GetDeviceMode>
 80101f8:	4603      	mov	r3, r0
 80101fa:	73fb      	strb	r3, [r7, #15]

  /* Start immediately to run a single ranging measurement in case of
   * single ranging or single histogram */
  if (Status == VL53L0X_ERROR_NONE &&
 80101fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010200:	2b00      	cmp	r3, #0
 8010202:	d107      	bne.n	8010214 <VL53L0X_PerformSingleMeasurement+0x34>
      DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8010204:	7bbb      	ldrb	r3, [r7, #14]
  if (Status == VL53L0X_ERROR_NONE &&
 8010206:	2b00      	cmp	r3, #0
 8010208:	d104      	bne.n	8010214 <VL53L0X_PerformSingleMeasurement+0x34>
    Status = VL53L0X_StartMeasurement(Dev);
 801020a:	6878      	ldr	r0, [r7, #4]
 801020c:	f000 f898 	bl	8010340 <VL53L0X_StartMeasurement>
 8010210:	4603      	mov	r3, r0
 8010212:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 8010214:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d104      	bne.n	8010226 <VL53L0X_PerformSingleMeasurement+0x46>
    Status = VL53L0X_measurement_poll_for_completion(Dev);
 801021c:	6878      	ldr	r0, [r7, #4]
 801021e:	f001 faeb 	bl	80117f8 <VL53L0X_measurement_poll_for_completion>
 8010222:	4603      	mov	r3, r0
 8010224:	73fb      	strb	r3, [r7, #15]

  /* Change PAL State in case of single ranging or single histogram */
  if (Status == VL53L0X_ERROR_NONE &&
 8010226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801022a:	2b00      	cmp	r3, #0
 801022c:	d106      	bne.n	801023c <VL53L0X_PerformSingleMeasurement+0x5c>
      DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 801022e:	7bbb      	ldrb	r3, [r7, #14]
  if (Status == VL53L0X_ERROR_NONE &&
 8010230:	2b00      	cmp	r3, #0
 8010232:	d103      	bne.n	801023c <VL53L0X_PerformSingleMeasurement+0x5c>
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8010234:	687b      	ldr	r3, [r7, #4]
 8010236:	2203      	movs	r2, #3
 8010238:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132

  return Status;
 801023c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010240:	4618      	mov	r0, r3
 8010242:	3710      	adds	r7, #16
 8010244:	46bd      	mov	sp, r7
 8010246:	bd80      	pop	{r7, pc}

08010248 <VL53L0X_PerformRefCalibration>:
  return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev,
                                            uint8_t *pVhvSettings,
                                            uint8_t *pPhaseCal) {
 8010248:	b580      	push	{r7, lr}
 801024a:	b086      	sub	sp, #24
 801024c:	af00      	add	r7, sp, #0
 801024e:	60f8      	str	r0, [r7, #12]
 8010250:	60b9      	str	r1, [r7, #8]
 8010252:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010254:	2300      	movs	r3, #0
 8010256:	75fb      	strb	r3, [r7, #23]

  Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings, pPhaseCal, 1);
 8010258:	2301      	movs	r3, #1
 801025a:	687a      	ldr	r2, [r7, #4]
 801025c:	68b9      	ldr	r1, [r7, #8]
 801025e:	68f8      	ldr	r0, [r7, #12]
 8010260:	f001 fa8d 	bl	801177e <VL53L0X_perform_ref_calibration>
 8010264:	4603      	mov	r3, r0
 8010266:	75fb      	strb	r3, [r7, #23]

  return Status;
 8010268:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801026c:	4618      	mov	r0, r3
 801026e:	3718      	adds	r7, #24
 8010270:	46bd      	mov	sp, r7
 8010272:	bd80      	pop	{r7, pc}

08010274 <VL53L0X_CheckAndLoadInterruptSettings>:

  return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
                                                    uint8_t StartNotStopFlag) {
 8010274:	b580      	push	{r7, lr}
 8010276:	b086      	sub	sp, #24
 8010278:	af00      	add	r7, sp, #0
 801027a:	6078      	str	r0, [r7, #4]
 801027c:	460b      	mov	r3, r1
 801027e:	70fb      	strb	r3, [r7, #3]
  uint8_t InterruptConfig;
  FixPoint1616_t ThresholdLow;
  FixPoint1616_t ThresholdHigh;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010280:	2300      	movs	r3, #0
 8010282:	75fb      	strb	r3, [r7, #23]

  InterruptConfig =
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 801028a:	75bb      	strb	r3, [r7, #22]
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality);

  if ((InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 801028c:	7dbb      	ldrb	r3, [r7, #22]
 801028e:	2b01      	cmp	r3, #1
 8010290:	d005      	beq.n	801029e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
 8010292:	7dbb      	ldrb	r3, [r7, #22]
 8010294:	2b02      	cmp	r3, #2
 8010296:	d002      	beq.n	801029e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
      (InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8010298:	7dbb      	ldrb	r3, [r7, #22]
 801029a:	2b03      	cmp	r3, #3
 801029c:	d147      	bne.n	801032e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
      (InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

    Status = VL53L0X_GetInterruptThresholds(
 801029e:	f107 030c 	add.w	r3, r7, #12
 80102a2:	f107 0210 	add.w	r2, r7, #16
 80102a6:	2101      	movs	r1, #1
 80102a8:	6878      	ldr	r0, [r7, #4]
 80102aa:	f000 fb83 	bl	80109b4 <VL53L0X_GetInterruptThresholds>
 80102ae:	4603      	mov	r3, r0
 80102b0:	75fb      	strb	r3, [r7, #23]
        Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING, &ThresholdLow,
        &ThresholdHigh);

    if (((ThresholdLow > 255 * 65536) || (ThresholdHigh > 255 * 65536)) &&
 80102b2:	693b      	ldr	r3, [r7, #16]
 80102b4:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 80102b8:	d803      	bhi.n	80102c2 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 80102c0:	d935      	bls.n	801032e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
 80102c2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d131      	bne.n	801032e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
        (Status == VL53L0X_ERROR_NONE)) {

      if (StartNotStopFlag != 0) {
 80102ca:	78fb      	ldrb	r3, [r7, #3]
 80102cc:	2b00      	cmp	r3, #0
 80102ce:	d006      	beq.n	80102de <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
        Status = VL53L0X_load_tuning_settings(Dev, InterruptThresholdSettings);
 80102d0:	491a      	ldr	r1, [pc, #104]	@ (801033c <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 80102d2:	6878      	ldr	r0, [r7, #4]
 80102d4:	f002 fc64 	bl	8012ba0 <VL53L0X_load_tuning_settings>
 80102d8:	4603      	mov	r3, r0
 80102da:	75fb      	strb	r3, [r7, #23]
 80102dc:	e027      	b.n	801032e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
      } else {
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 80102de:	2204      	movs	r2, #4
 80102e0:	21ff      	movs	r1, #255	@ 0xff
 80102e2:	6878      	ldr	r0, [r7, #4]
 80102e4:	f003 fc9e 	bl	8013c24 <VL53L0X_WrByte>
 80102e8:	4603      	mov	r3, r0
 80102ea:	461a      	mov	r2, r3
 80102ec:	7dfb      	ldrb	r3, [r7, #23]
 80102ee:	4313      	orrs	r3, r2
 80102f0:	75fb      	strb	r3, [r7, #23]
        Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 80102f2:	2200      	movs	r2, #0
 80102f4:	2170      	movs	r1, #112	@ 0x70
 80102f6:	6878      	ldr	r0, [r7, #4]
 80102f8:	f003 fc94 	bl	8013c24 <VL53L0X_WrByte>
 80102fc:	4603      	mov	r3, r0
 80102fe:	461a      	mov	r2, r3
 8010300:	7dfb      	ldrb	r3, [r7, #23]
 8010302:	4313      	orrs	r3, r2
 8010304:	75fb      	strb	r3, [r7, #23]
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8010306:	2200      	movs	r2, #0
 8010308:	21ff      	movs	r1, #255	@ 0xff
 801030a:	6878      	ldr	r0, [r7, #4]
 801030c:	f003 fc8a 	bl	8013c24 <VL53L0X_WrByte>
 8010310:	4603      	mov	r3, r0
 8010312:	461a      	mov	r2, r3
 8010314:	7dfb      	ldrb	r3, [r7, #23]
 8010316:	4313      	orrs	r3, r2
 8010318:	75fb      	strb	r3, [r7, #23]
        Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 801031a:	2200      	movs	r2, #0
 801031c:	2180      	movs	r1, #128	@ 0x80
 801031e:	6878      	ldr	r0, [r7, #4]
 8010320:	f003 fc80 	bl	8013c24 <VL53L0X_WrByte>
 8010324:	4603      	mov	r3, r0
 8010326:	461a      	mov	r2, r3
 8010328:	7dfb      	ldrb	r3, [r7, #23]
 801032a:	4313      	orrs	r3, r2
 801032c:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  return Status;
 801032e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010332:	4618      	mov	r0, r3
 8010334:	3718      	adds	r7, #24
 8010336:	46bd      	mov	sp, r7
 8010338:	bd80      	pop	{r7, pc}
 801033a:	bf00      	nop
 801033c:	20000084 	.word	0x20000084

08010340 <VL53L0X_StartMeasurement>:

VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev) {
 8010340:	b580      	push	{r7, lr}
 8010342:	b086      	sub	sp, #24
 8010344:	af00      	add	r7, sp, #0
 8010346:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010348:	2300      	movs	r3, #0
 801034a:	75fb      	strb	r3, [r7, #23]
  VL53L0X_DeviceModes DeviceMode;
  uint8_t Byte;
  uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 801034c:	2301      	movs	r3, #1
 801034e:	73fb      	strb	r3, [r7, #15]
  uint32_t LoopNb;

  /* Get Current DeviceMode */
  VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8010350:	f107 030e 	add.w	r3, r7, #14
 8010354:	4619      	mov	r1, r3
 8010356:	6878      	ldr	r0, [r7, #4]
 8010358:	f7ff fafa 	bl	800f950 <VL53L0X_GetDeviceMode>

  switch (DeviceMode) {
 801035c:	7bbb      	ldrb	r3, [r7, #14]
 801035e:	2b03      	cmp	r3, #3
 8010360:	d052      	beq.n	8010408 <VL53L0X_StartMeasurement+0xc8>
 8010362:	2b03      	cmp	r3, #3
 8010364:	dc6a      	bgt.n	801043c <VL53L0X_StartMeasurement+0xfc>
 8010366:	2b00      	cmp	r3, #0
 8010368:	d002      	beq.n	8010370 <VL53L0X_StartMeasurement+0x30>
 801036a:	2b01      	cmp	r3, #1
 801036c:	d032      	beq.n	80103d4 <VL53L0X_StartMeasurement+0x94>
 801036e:	e065      	b.n	801043c <VL53L0X_StartMeasurement+0xfc>
  case VL53L0X_DEVICEMODE_SINGLE_RANGING:
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8010370:	2201      	movs	r2, #1
 8010372:	2100      	movs	r1, #0
 8010374:	6878      	ldr	r0, [r7, #4]
 8010376:	f003 fc55 	bl	8013c24 <VL53L0X_WrByte>
 801037a:	4603      	mov	r3, r0
 801037c:	75fb      	strb	r3, [r7, #23]

    Byte = StartStopByte;
 801037e:	7bfb      	ldrb	r3, [r7, #15]
 8010380:	737b      	strb	r3, [r7, #13]
    if (Status == VL53L0X_ERROR_NONE) {
 8010382:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010386:	2b00      	cmp	r3, #0
 8010388:	d15b      	bne.n	8010442 <VL53L0X_StartMeasurement+0x102>
      /* Wait until start bit has been cleared */
      LoopNb = 0;
 801038a:	2300      	movs	r3, #0
 801038c:	613b      	str	r3, [r7, #16]
      do {
        if (LoopNb > 0)
 801038e:	693b      	ldr	r3, [r7, #16]
 8010390:	2b00      	cmp	r3, #0
 8010392:	d008      	beq.n	80103a6 <VL53L0X_StartMeasurement+0x66>
          Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSRANGE_START, &Byte);
 8010394:	f107 030d 	add.w	r3, r7, #13
 8010398:	461a      	mov	r2, r3
 801039a:	2100      	movs	r1, #0
 801039c:	6878      	ldr	r0, [r7, #4]
 801039e:	f003 fb40 	bl	8013a22 <VL53L0X_RdByte>
 80103a2:	4603      	mov	r3, r0
 80103a4:	75fb      	strb	r3, [r7, #23]
        LoopNb = LoopNb + 1;
 80103a6:	693b      	ldr	r3, [r7, #16]
 80103a8:	3301      	adds	r3, #1
 80103aa:	613b      	str	r3, [r7, #16]
      } while (((Byte & StartStopByte) == StartStopByte) &&
 80103ac:	7b7a      	ldrb	r2, [r7, #13]
 80103ae:	7bfb      	ldrb	r3, [r7, #15]
 80103b0:	4013      	ands	r3, r2
 80103b2:	b2db      	uxtb	r3, r3
               (Status == VL53L0X_ERROR_NONE) &&
 80103b4:	7bfa      	ldrb	r2, [r7, #15]
 80103b6:	429a      	cmp	r2, r3
 80103b8:	d106      	bne.n	80103c8 <VL53L0X_StartMeasurement+0x88>
      } while (((Byte & StartStopByte) == StartStopByte) &&
 80103ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d102      	bne.n	80103c8 <VL53L0X_StartMeasurement+0x88>
               (Status == VL53L0X_ERROR_NONE) &&
 80103c2:	693b      	ldr	r3, [r7, #16]
 80103c4:	2bc7      	cmp	r3, #199	@ 0xc7
 80103c6:	d9e2      	bls.n	801038e <VL53L0X_StartMeasurement+0x4e>
               (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));

      if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 80103c8:	693b      	ldr	r3, [r7, #16]
 80103ca:	2bc7      	cmp	r3, #199	@ 0xc7
 80103cc:	d939      	bls.n	8010442 <VL53L0X_StartMeasurement+0x102>
        Status = VL53L0X_ERROR_TIME_OUT;
 80103ce:	23f9      	movs	r3, #249	@ 0xf9
 80103d0:	75fb      	strb	r3, [r7, #23]
    }

    break;
 80103d2:	e036      	b.n	8010442 <VL53L0X_StartMeasurement+0x102>
  case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
    /* Back-to-back mode */

    /* Check if need to apply interrupt settings */
    if (Status == VL53L0X_ERROR_NONE)
 80103d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80103d8:	2b00      	cmp	r3, #0
 80103da:	d105      	bne.n	80103e8 <VL53L0X_StartMeasurement+0xa8>
      Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80103dc:	2101      	movs	r1, #1
 80103de:	6878      	ldr	r0, [r7, #4]
 80103e0:	f7ff ff48 	bl	8010274 <VL53L0X_CheckAndLoadInterruptSettings>
 80103e4:	4603      	mov	r3, r0
 80103e6:	75fb      	strb	r3, [r7, #23]

    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80103e8:	2202      	movs	r2, #2
 80103ea:	2100      	movs	r1, #0
 80103ec:	6878      	ldr	r0, [r7, #4]
 80103ee:	f003 fc19 	bl	8013c24 <VL53L0X_WrByte>
 80103f2:	4603      	mov	r3, r0
 80103f4:	75fb      	strb	r3, [r7, #23]
                            VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
    if (Status == VL53L0X_ERROR_NONE) {
 80103f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d123      	bne.n	8010446 <VL53L0X_StartMeasurement+0x106>
      /* Set PAL State to Running */
      PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	2204      	movs	r2, #4
 8010402:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    }
    break;
 8010406:	e01e      	b.n	8010446 <VL53L0X_StartMeasurement+0x106>
  case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
    /* Continuous mode */
    /* Check if need to apply interrupt settings */
    if (Status == VL53L0X_ERROR_NONE)
 8010408:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801040c:	2b00      	cmp	r3, #0
 801040e:	d105      	bne.n	801041c <VL53L0X_StartMeasurement+0xdc>
      Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8010410:	2101      	movs	r1, #1
 8010412:	6878      	ldr	r0, [r7, #4]
 8010414:	f7ff ff2e 	bl	8010274 <VL53L0X_CheckAndLoadInterruptSettings>
 8010418:	4603      	mov	r3, r0
 801041a:	75fb      	strb	r3, [r7, #23]

    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 801041c:	2204      	movs	r2, #4
 801041e:	2100      	movs	r1, #0
 8010420:	6878      	ldr	r0, [r7, #4]
 8010422:	f003 fbff 	bl	8013c24 <VL53L0X_WrByte>
 8010426:	4603      	mov	r3, r0
 8010428:	75fb      	strb	r3, [r7, #23]
                            VL53L0X_REG_SYSRANGE_MODE_TIMED);

    if (Status == VL53L0X_ERROR_NONE) {
 801042a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801042e:	2b00      	cmp	r3, #0
 8010430:	d10b      	bne.n	801044a <VL53L0X_StartMeasurement+0x10a>
      /* Set PAL State to Running */
      PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	2204      	movs	r2, #4
 8010436:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    }
    break;
 801043a:	e006      	b.n	801044a <VL53L0X_StartMeasurement+0x10a>
  default:
    /* Selected mode not supported */
    Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 801043c:	23f8      	movs	r3, #248	@ 0xf8
 801043e:	75fb      	strb	r3, [r7, #23]
 8010440:	e004      	b.n	801044c <VL53L0X_StartMeasurement+0x10c>
    break;
 8010442:	bf00      	nop
 8010444:	e002      	b.n	801044c <VL53L0X_StartMeasurement+0x10c>
    break;
 8010446:	bf00      	nop
 8010448:	e000      	b.n	801044c <VL53L0X_StartMeasurement+0x10c>
    break;
 801044a:	bf00      	nop
  }

  return Status;
 801044c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010450:	4618      	mov	r0, r3
 8010452:	3718      	adds	r7, #24
 8010454:	46bd      	mov	sp, r7
 8010456:	bd80      	pop	{r7, pc}

08010458 <VL53L0X_GetMeasurementDataReady>:

  return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
                                              uint8_t *pMeasurementDataReady) {
 8010458:	b580      	push	{r7, lr}
 801045a:	b084      	sub	sp, #16
 801045c:	af00      	add	r7, sp, #0
 801045e:	6078      	str	r0, [r7, #4]
 8010460:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010462:	2300      	movs	r3, #0
 8010464:	73fb      	strb	r3, [r7, #15]
  uint8_t SysRangeStatusRegister;
  uint8_t InterruptConfig;
  uint32_t InterruptMask;

  InterruptConfig =
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 801046c:	73bb      	strb	r3, [r7, #14]
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality);

  if (InterruptConfig == VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
 801046e:	7bbb      	ldrb	r3, [r7, #14]
 8010470:	2b04      	cmp	r3, #4
 8010472:	d112      	bne.n	801049a <VL53L0X_GetMeasurementDataReady+0x42>
    Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8010474:	f107 0308 	add.w	r3, r7, #8
 8010478:	4619      	mov	r1, r3
 801047a:	6878      	ldr	r0, [r7, #4]
 801047c:	f000 fb0e 	bl	8010a9c <VL53L0X_GetInterruptMaskStatus>
 8010480:	4603      	mov	r3, r0
 8010482:	73fb      	strb	r3, [r7, #15]
    if (InterruptMask == VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
 8010484:	68bb      	ldr	r3, [r7, #8]
 8010486:	2b04      	cmp	r3, #4
 8010488:	d103      	bne.n	8010492 <VL53L0X_GetMeasurementDataReady+0x3a>
      *pMeasurementDataReady = 1;
 801048a:	683b      	ldr	r3, [r7, #0]
 801048c:	2201      	movs	r2, #1
 801048e:	701a      	strb	r2, [r3, #0]
 8010490:	e01c      	b.n	80104cc <VL53L0X_GetMeasurementDataReady+0x74>
    else
      *pMeasurementDataReady = 0;
 8010492:	683b      	ldr	r3, [r7, #0]
 8010494:	2200      	movs	r2, #0
 8010496:	701a      	strb	r2, [r3, #0]
 8010498:	e018      	b.n	80104cc <VL53L0X_GetMeasurementDataReady+0x74>
  } else {
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 801049a:	f107 030d 	add.w	r3, r7, #13
 801049e:	461a      	mov	r2, r3
 80104a0:	2114      	movs	r1, #20
 80104a2:	6878      	ldr	r0, [r7, #4]
 80104a4:	f003 fabd 	bl	8013a22 <VL53L0X_RdByte>
 80104a8:	4603      	mov	r3, r0
 80104aa:	73fb      	strb	r3, [r7, #15]
                            &SysRangeStatusRegister);
    if (Status == VL53L0X_ERROR_NONE) {
 80104ac:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d10b      	bne.n	80104cc <VL53L0X_GetMeasurementDataReady+0x74>
      if (SysRangeStatusRegister & 0x01)
 80104b4:	7b7b      	ldrb	r3, [r7, #13]
 80104b6:	f003 0301 	and.w	r3, r3, #1
 80104ba:	2b00      	cmp	r3, #0
 80104bc:	d003      	beq.n	80104c6 <VL53L0X_GetMeasurementDataReady+0x6e>
        *pMeasurementDataReady = 1;
 80104be:	683b      	ldr	r3, [r7, #0]
 80104c0:	2201      	movs	r2, #1
 80104c2:	701a      	strb	r2, [r3, #0]
 80104c4:	e002      	b.n	80104cc <VL53L0X_GetMeasurementDataReady+0x74>
      else
        *pMeasurementDataReady = 0;
 80104c6:	683b      	ldr	r3, [r7, #0]
 80104c8:	2200      	movs	r2, #0
 80104ca:	701a      	strb	r2, [r3, #0]
    }
  }

  return Status;
 80104cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80104d0:	4618      	mov	r0, r3
 80104d2:	3710      	adds	r7, #16
 80104d4:	46bd      	mov	sp, r7
 80104d6:	bd80      	pop	{r7, pc}

080104d8 <VL53L0X_GetRangingMeasurementData>:
  return Status;
}

VL53L0X_Error VL53L0X_GetRangingMeasurementData(
    VL53L0X_DEV Dev,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 80104d8:	b5b0      	push	{r4, r5, r7, lr}
 80104da:	b096      	sub	sp, #88	@ 0x58
 80104dc:	af02      	add	r7, sp, #8
 80104de:	6078      	str	r0, [r7, #4]
 80104e0:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80104e2:	2300      	movs	r3, #0
 80104e4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
   * use multi read even if some registers are not useful, result will
   * be more efficient
   * start reading at 0x14 dec20
   * end reading at 0x21 dec33 total 14 bytes to read
   */
  Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 80104e8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80104ec:	230c      	movs	r3, #12
 80104ee:	2114      	movs	r1, #20
 80104f0:	6878      	ldr	r0, [r7, #4]
 80104f2:	f003 faf3 	bl	8013adc <VL53L0X_ReadMulti>
 80104f6:	4603      	mov	r3, r0
 80104f8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (Status == VL53L0X_ERROR_NONE) {
 80104fc:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8010500:	2b00      	cmp	r3, #0
 8010502:	f040 80c8 	bne.w	8010696 <VL53L0X_GetRangingMeasurementData+0x1be>

    pRangingMeasurementData->ZoneId = 0;    /* Only one zone */
 8010506:	683b      	ldr	r3, [r7, #0]
 8010508:	2200      	movs	r2, #0
 801050a:	759a      	strb	r2, [r3, #22]
    pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 801050c:	683b      	ldr	r3, [r7, #0]
 801050e:	2200      	movs	r2, #0
 8010510:	601a      	str	r2, [r3, #0]

    tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8010512:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8010516:	021b      	lsls	r3, r3, #8
 8010518:	b29b      	uxth	r3, r3
 801051a:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 801051e:	4413      	add	r3, r2
 8010520:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    /* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
     *(format 11.2) else no fractional
     */

    pRangingMeasurementData->MeasurementTimeUsec = 0;
 8010524:	683b      	ldr	r3, [r7, #0]
 8010526:	2200      	movs	r2, #0
 8010528:	605a      	str	r2, [r3, #4]

    SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 801052a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801052e:	021b      	lsls	r3, r3, #8
 8010530:	b29b      	uxth	r3, r3
 8010532:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8010536:	4413      	add	r3, r2
 8010538:	b29b      	uxth	r3, r3
 801053a:	025b      	lsls	r3, r3, #9
 801053c:	647b      	str	r3, [r7, #68]	@ 0x44
        VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
    /* peak_signal_count_rate_rtn_mcps */
    pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 801053e:	683b      	ldr	r3, [r7, #0]
 8010540:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010542:	60da      	str	r2, [r3, #12]

    AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8010544:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8010548:	021b      	lsls	r3, r3, #8
 801054a:	b29b      	uxth	r3, r3
 801054c:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8010550:	4413      	add	r3, r2
 8010552:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    pRangingMeasurementData->AmbientRateRtnMegaCps =
        VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8010556:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801055a:	025a      	lsls	r2, r3, #9
    pRangingMeasurementData->AmbientRateRtnMegaCps =
 801055c:	683b      	ldr	r3, [r7, #0]
 801055e:	611a      	str	r2, [r3, #16]

    EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3], localBuffer[2]);
 8010560:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010564:	021b      	lsls	r3, r3, #8
 8010566:	b29b      	uxth	r3, r3
 8010568:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 801056c:	4413      	add	r3, r2
 801056e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* EffectiveSpadRtnCount is 8.8 format */
    pRangingMeasurementData->EffectiveSpadRtnCount = EffectiveSpadRtnCount;
 8010572:	683b      	ldr	r3, [r7, #0]
 8010574:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8010578:	829a      	strh	r2, [r3, #20]

    DeviceRangeStatus = localBuffer[0];
 801057a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801057e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* Get Linearity Corrective Gain */
    LinearityCorrectiveGain = PALDevDataGet(Dev, LinearityCorrectiveGain);
 8010582:	687b      	ldr	r3, [r7, #4]
 8010584:	f8b3 314e 	ldrh.w	r3, [r3, #334]	@ 0x14e
 8010588:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* Get ranging configuration */
    RangeFractionalEnable = PALDevDataGet(Dev, RangeFractionalEnable);
 801058a:	687b      	ldr	r3, [r7, #4]
 801058c:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8010590:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    if (LinearityCorrectiveGain != 1000) {
 8010594:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010596:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801059a:	d046      	beq.n	801062a <VL53L0X_GetRangingMeasurementData+0x152>

      tmpuint16 =
          (uint16_t)((LinearityCorrectiveGain * tmpuint16 + 500) / 1000);
 801059c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801059e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80105a2:	fb02 f303 	mul.w	r3, r2, r3
 80105a6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80105aa:	4a58      	ldr	r2, [pc, #352]	@ (801070c <VL53L0X_GetRangingMeasurementData+0x234>)
 80105ac:	fb82 1203 	smull	r1, r2, r2, r3
 80105b0:	1192      	asrs	r2, r2, #6
 80105b2:	17db      	asrs	r3, r3, #31
 80105b4:	1ad3      	subs	r3, r2, r3
      tmpuint16 =
 80105b6:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      /* Implement Xtalk */
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	6a1b      	ldr	r3, [r3, #32]
 80105be:	873b      	strh	r3, [r7, #56]	@ 0x38
                                XTalkCompensationRateMegaCps);
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	7f1b      	ldrb	r3, [r3, #28]
 80105c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                                XTalkCompensationEnable);

      if (XTalkCompensationEnable) {
 80105c8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80105cc:	2b00      	cmp	r3, #0
 80105ce:	d02c      	beq.n	801062a <VL53L0X_GetRangingMeasurementData+0x152>

        if ((SignalRate -
             ((XTalkCompensationRateMegaCps * EffectiveSpadRtnCount) >> 8)) <=
 80105d0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80105d2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80105d6:	fb02 f303 	mul.w	r3, r2, r3
 80105da:	121a      	asrs	r2, r3, #8
 80105dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
        if ((SignalRate -
 80105de:	429a      	cmp	r2, r3
 80105e0:	d10d      	bne.n	80105fe <VL53L0X_GetRangingMeasurementData+0x126>
            0) {
          if (RangeFractionalEnable)
 80105e2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d004      	beq.n	80105f4 <VL53L0X_GetRangingMeasurementData+0x11c>
            XtalkRangeMilliMeter = 8888;
 80105ea:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 80105ee:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80105f2:	e016      	b.n	8010622 <VL53L0X_GetRangingMeasurementData+0x14a>
          else
            XtalkRangeMilliMeter = 8888 << 2;
 80105f4:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 80105f8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80105fc:	e011      	b.n	8010622 <VL53L0X_GetRangingMeasurementData+0x14a>
        } else {
          XtalkRangeMilliMeter =
              (tmpuint16 * SignalRate) /
 80105fe:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8010602:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010604:	fb03 f202 	mul.w	r2, r3, r2
              (SignalRate -
               ((XTalkCompensationRateMegaCps * EffectiveSpadRtnCount) >> 8));
 8010608:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801060a:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 801060e:	fb01 f303 	mul.w	r3, r1, r3
 8010612:	121b      	asrs	r3, r3, #8
 8010614:	4619      	mov	r1, r3
              (SignalRate -
 8010616:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010618:	1a5b      	subs	r3, r3, r1
              (tmpuint16 * SignalRate) /
 801061a:	fbb2 f3f3 	udiv	r3, r2, r3
          XtalkRangeMilliMeter =
 801061e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
        }

        tmpuint16 = XtalkRangeMilliMeter;
 8010622:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8010626:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
      }
    }

    if (RangeFractionalEnable) {
 801062a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 801062e:	2b00      	cmp	r3, #0
 8010630:	d00d      	beq.n	801064e <VL53L0X_GetRangingMeasurementData+0x176>
      pRangingMeasurementData->RangeMilliMeter = (uint16_t)((tmpuint16) >> 2);
 8010632:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8010636:	089b      	lsrs	r3, r3, #2
 8010638:	b29a      	uxth	r2, r3
 801063a:	683b      	ldr	r3, [r7, #0]
 801063c:	811a      	strh	r2, [r3, #8]
      pRangingMeasurementData->RangeFractionalPart =
          (uint8_t)((tmpuint16 & 0x03) << 6);
 801063e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8010642:	b2db      	uxtb	r3, r3
 8010644:	019b      	lsls	r3, r3, #6
 8010646:	b2da      	uxtb	r2, r3
      pRangingMeasurementData->RangeFractionalPart =
 8010648:	683b      	ldr	r3, [r7, #0]
 801064a:	75da      	strb	r2, [r3, #23]
 801064c:	e006      	b.n	801065c <VL53L0X_GetRangingMeasurementData+0x184>
    } else {
      pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 801064e:	683b      	ldr	r3, [r7, #0]
 8010650:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8010654:	811a      	strh	r2, [r3, #8]
      pRangingMeasurementData->RangeFractionalPart = 0;
 8010656:	683b      	ldr	r3, [r7, #0]
 8010658:	2200      	movs	r2, #0
 801065a:	75da      	strb	r2, [r3, #23]
     * For a standard definition of RangeStatus, this should
     * return 0 in case of good result after a ranging
     * The range status depends on the device so call a device
     * specific function to obtain the right Status.
     */
    Status |= VL53L0X_get_pal_range_status(
 801065c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8010660:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8010664:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 8010668:	9301      	str	r3, [sp, #4]
 801066a:	683b      	ldr	r3, [r7, #0]
 801066c:	9300      	str	r3, [sp, #0]
 801066e:	4613      	mov	r3, r2
 8010670:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010672:	6878      	ldr	r0, [r7, #4]
 8010674:	f002 fef6 	bl	8013464 <VL53L0X_get_pal_range_status>
 8010678:	4603      	mov	r3, r0
 801067a:	461a      	mov	r2, r3
 801067c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010680:	4313      	orrs	r3, r2
 8010682:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, DeviceRangeStatus, SignalRate, EffectiveSpadRtnCount,
        pRangingMeasurementData, &PalRangeStatus);

    if (Status == VL53L0X_ERROR_NONE)
 8010686:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 801068a:	2b00      	cmp	r3, #0
 801068c:	d103      	bne.n	8010696 <VL53L0X_GetRangingMeasurementData+0x1be>
      pRangingMeasurementData->RangeStatus = PalRangeStatus;
 801068e:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8010692:	683b      	ldr	r3, [r7, #0]
 8010694:	761a      	strb	r2, [r3, #24]
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8010696:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 801069a:	2b00      	cmp	r3, #0
 801069c:	d12f      	bne.n	80106fe <VL53L0X_GetRangingMeasurementData+0x226>
    /* Copy last read data into Dev buffer */
    LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	f107 040c 	add.w	r4, r7, #12
 80106a4:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 80106a8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80106aa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80106ac:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80106b0:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    LastRangeDataBuffer.RangeMilliMeter =
        pRangingMeasurementData->RangeMilliMeter;
 80106b4:	683b      	ldr	r3, [r7, #0]
 80106b6:	891b      	ldrh	r3, [r3, #8]
    LastRangeDataBuffer.RangeMilliMeter =
 80106b8:	82bb      	strh	r3, [r7, #20]
    LastRangeDataBuffer.RangeFractionalPart =
        pRangingMeasurementData->RangeFractionalPart;
 80106ba:	683b      	ldr	r3, [r7, #0]
 80106bc:	7ddb      	ldrb	r3, [r3, #23]
    LastRangeDataBuffer.RangeFractionalPart =
 80106be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    LastRangeDataBuffer.RangeDMaxMilliMeter =
        pRangingMeasurementData->RangeDMaxMilliMeter;
 80106c2:	683b      	ldr	r3, [r7, #0]
 80106c4:	895b      	ldrh	r3, [r3, #10]
    LastRangeDataBuffer.RangeDMaxMilliMeter =
 80106c6:	82fb      	strh	r3, [r7, #22]
    LastRangeDataBuffer.MeasurementTimeUsec =
        pRangingMeasurementData->MeasurementTimeUsec;
 80106c8:	683b      	ldr	r3, [r7, #0]
 80106ca:	685b      	ldr	r3, [r3, #4]
    LastRangeDataBuffer.MeasurementTimeUsec =
 80106cc:	613b      	str	r3, [r7, #16]
    LastRangeDataBuffer.SignalRateRtnMegaCps =
        pRangingMeasurementData->SignalRateRtnMegaCps;
 80106ce:	683b      	ldr	r3, [r7, #0]
 80106d0:	68db      	ldr	r3, [r3, #12]
    LastRangeDataBuffer.SignalRateRtnMegaCps =
 80106d2:	61bb      	str	r3, [r7, #24]
    LastRangeDataBuffer.AmbientRateRtnMegaCps =
        pRangingMeasurementData->AmbientRateRtnMegaCps;
 80106d4:	683b      	ldr	r3, [r7, #0]
 80106d6:	691b      	ldr	r3, [r3, #16]
    LastRangeDataBuffer.AmbientRateRtnMegaCps =
 80106d8:	61fb      	str	r3, [r7, #28]
    LastRangeDataBuffer.EffectiveSpadRtnCount =
        pRangingMeasurementData->EffectiveSpadRtnCount;
 80106da:	683b      	ldr	r3, [r7, #0]
 80106dc:	8a9b      	ldrh	r3, [r3, #20]
    LastRangeDataBuffer.EffectiveSpadRtnCount =
 80106de:	843b      	strh	r3, [r7, #32]
    LastRangeDataBuffer.RangeStatus = pRangingMeasurementData->RangeStatus;
 80106e0:	683b      	ldr	r3, [r7, #0]
 80106e2:	7e1b      	ldrb	r3, [r3, #24]
 80106e4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 80106ee:	f107 050c 	add.w	r5, r7, #12
 80106f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80106f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80106f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80106fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  }

  return Status;
 80106fe:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 8010702:	4618      	mov	r0, r3
 8010704:	3750      	adds	r7, #80	@ 0x50
 8010706:	46bd      	mov	sp, r7
 8010708:	bdb0      	pop	{r4, r5, r7, pc}
 801070a:	bf00      	nop
 801070c:	10624dd3 	.word	0x10624dd3

08010710 <VL53L0X_PerformSingleRangingMeasurement>:
  return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(
    VL53L0X_DEV Dev,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 8010710:	b580      	push	{r7, lr}
 8010712:	b084      	sub	sp, #16
 8010714:	af00      	add	r7, sp, #0
 8010716:	6078      	str	r0, [r7, #4]
 8010718:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801071a:	2300      	movs	r3, #0
 801071c:	73fb      	strb	r3, [r7, #15]

  /* This function will do a complete single ranging
   * Here we fix the mode! */
  Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 801071e:	2100      	movs	r1, #0
 8010720:	6878      	ldr	r0, [r7, #4]
 8010722:	f7ff f8e9 	bl	800f8f8 <VL53L0X_SetDeviceMode>
 8010726:	4603      	mov	r3, r0
 8010728:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 801072a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801072e:	2b00      	cmp	r3, #0
 8010730:	d104      	bne.n	801073c <VL53L0X_PerformSingleRangingMeasurement+0x2c>
    Status = VL53L0X_PerformSingleMeasurement(Dev);
 8010732:	6878      	ldr	r0, [r7, #4]
 8010734:	f7ff fd54 	bl	80101e0 <VL53L0X_PerformSingleMeasurement>
 8010738:	4603      	mov	r3, r0
 801073a:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 801073c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010740:	2b00      	cmp	r3, #0
 8010742:	d105      	bne.n	8010750 <VL53L0X_PerformSingleRangingMeasurement+0x40>
    Status = VL53L0X_GetRangingMeasurementData(Dev, pRangingMeasurementData);
 8010744:	6839      	ldr	r1, [r7, #0]
 8010746:	6878      	ldr	r0, [r7, #4]
 8010748:	f7ff fec6 	bl	80104d8 <VL53L0X_GetRangingMeasurementData>
 801074c:	4603      	mov	r3, r0
 801074e:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 8010750:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010754:	2b00      	cmp	r3, #0
 8010756:	d105      	bne.n	8010764 <VL53L0X_PerformSingleRangingMeasurement+0x54>
    Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8010758:	2100      	movs	r1, #0
 801075a:	6878      	ldr	r0, [r7, #4]
 801075c:	f000 f95e 	bl	8010a1c <VL53L0X_ClearInterruptMask>
 8010760:	4603      	mov	r3, r0
 8010762:	73fb      	strb	r3, [r7, #15]

  return Status;
 8010764:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010768:	4618      	mov	r0, r3
 801076a:	3710      	adds	r7, #16
 801076c:	46bd      	mov	sp, r7
 801076e:	bd80      	pop	{r7, pc}

08010770 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
                                    VL53L0X_DeviceModes DeviceMode,
                                    VL53L0X_GpioFunctionality Functionality,
                                    VL53L0X_InterruptPolarity Polarity) {
 8010770:	b580      	push	{r7, lr}
 8010772:	b084      	sub	sp, #16
 8010774:	af00      	add	r7, sp, #0
 8010776:	6078      	str	r0, [r7, #4]
 8010778:	4608      	mov	r0, r1
 801077a:	4611      	mov	r1, r2
 801077c:	461a      	mov	r2, r3
 801077e:	4603      	mov	r3, r0
 8010780:	70fb      	strb	r3, [r7, #3]
 8010782:	460b      	mov	r3, r1
 8010784:	70bb      	strb	r3, [r7, #2]
 8010786:	4613      	mov	r3, r2
 8010788:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801078a:	2300      	movs	r3, #0
 801078c:	73fb      	strb	r3, [r7, #15]
  uint8_t data;

  if (Pin != 0) {
 801078e:	78fb      	ldrb	r3, [r7, #3]
 8010790:	2b00      	cmp	r3, #0
 8010792:	d002      	beq.n	801079a <VL53L0X_SetGpioConfig+0x2a>
    Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8010794:	23f6      	movs	r3, #246	@ 0xf6
 8010796:	73fb      	strb	r3, [r7, #15]
 8010798:	e105      	b.n	80109a6 <VL53L0X_SetGpioConfig+0x236>
  } else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 801079a:	78bb      	ldrb	r3, [r7, #2]
 801079c:	2b14      	cmp	r3, #20
 801079e:	d110      	bne.n	80107c2 <VL53L0X_SetGpioConfig+0x52>
    if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 80107a0:	7e3b      	ldrb	r3, [r7, #24]
 80107a2:	2b00      	cmp	r3, #0
 80107a4:	d102      	bne.n	80107ac <VL53L0X_SetGpioConfig+0x3c>
      data = 0x10;
 80107a6:	2310      	movs	r3, #16
 80107a8:	73bb      	strb	r3, [r7, #14]
 80107aa:	e001      	b.n	80107b0 <VL53L0X_SetGpioConfig+0x40>
    else
      data = 1;
 80107ac:	2301      	movs	r3, #1
 80107ae:	73bb      	strb	r3, [r7, #14]

    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);
 80107b0:	7bbb      	ldrb	r3, [r7, #14]
 80107b2:	461a      	mov	r2, r3
 80107b4:	2184      	movs	r1, #132	@ 0x84
 80107b6:	6878      	ldr	r0, [r7, #4]
 80107b8:	f003 fa34 	bl	8013c24 <VL53L0X_WrByte>
 80107bc:	4603      	mov	r3, r0
 80107be:	73fb      	strb	r3, [r7, #15]
 80107c0:	e0f1      	b.n	80109a6 <VL53L0X_SetGpioConfig+0x236>

  } else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 80107c2:	78bb      	ldrb	r3, [r7, #2]
 80107c4:	2b15      	cmp	r3, #21
 80107c6:	f040 8097 	bne.w	80108f8 <VL53L0X_SetGpioConfig+0x188>

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80107ca:	2201      	movs	r2, #1
 80107cc:	21ff      	movs	r1, #255	@ 0xff
 80107ce:	6878      	ldr	r0, [r7, #4]
 80107d0:	f003 fa28 	bl	8013c24 <VL53L0X_WrByte>
 80107d4:	4603      	mov	r3, r0
 80107d6:	461a      	mov	r2, r3
 80107d8:	7bfb      	ldrb	r3, [r7, #15]
 80107da:	4313      	orrs	r3, r2
 80107dc:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80107de:	2200      	movs	r2, #0
 80107e0:	2100      	movs	r1, #0
 80107e2:	6878      	ldr	r0, [r7, #4]
 80107e4:	f003 fa1e 	bl	8013c24 <VL53L0X_WrByte>
 80107e8:	4603      	mov	r3, r0
 80107ea:	461a      	mov	r2, r3
 80107ec:	7bfb      	ldrb	r3, [r7, #15]
 80107ee:	4313      	orrs	r3, r2
 80107f0:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80107f2:	2200      	movs	r2, #0
 80107f4:	21ff      	movs	r1, #255	@ 0xff
 80107f6:	6878      	ldr	r0, [r7, #4]
 80107f8:	f003 fa14 	bl	8013c24 <VL53L0X_WrByte>
 80107fc:	4603      	mov	r3, r0
 80107fe:	461a      	mov	r2, r3
 8010800:	7bfb      	ldrb	r3, [r7, #15]
 8010802:	4313      	orrs	r3, r2
 8010804:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8010806:	2201      	movs	r2, #1
 8010808:	2180      	movs	r1, #128	@ 0x80
 801080a:	6878      	ldr	r0, [r7, #4]
 801080c:	f003 fa0a 	bl	8013c24 <VL53L0X_WrByte>
 8010810:	4603      	mov	r3, r0
 8010812:	461a      	mov	r2, r3
 8010814:	7bfb      	ldrb	r3, [r7, #15]
 8010816:	4313      	orrs	r3, r2
 8010818:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 801081a:	2202      	movs	r2, #2
 801081c:	2185      	movs	r1, #133	@ 0x85
 801081e:	6878      	ldr	r0, [r7, #4]
 8010820:	f003 fa00 	bl	8013c24 <VL53L0X_WrByte>
 8010824:	4603      	mov	r3, r0
 8010826:	461a      	mov	r2, r3
 8010828:	7bfb      	ldrb	r3, [r7, #15]
 801082a:	4313      	orrs	r3, r2
 801082c:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 801082e:	2204      	movs	r2, #4
 8010830:	21ff      	movs	r1, #255	@ 0xff
 8010832:	6878      	ldr	r0, [r7, #4]
 8010834:	f003 f9f6 	bl	8013c24 <VL53L0X_WrByte>
 8010838:	4603      	mov	r3, r0
 801083a:	461a      	mov	r2, r3
 801083c:	7bfb      	ldrb	r3, [r7, #15]
 801083e:	4313      	orrs	r3, r2
 8010840:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8010842:	2200      	movs	r2, #0
 8010844:	21cd      	movs	r1, #205	@ 0xcd
 8010846:	6878      	ldr	r0, [r7, #4]
 8010848:	f003 f9ec 	bl	8013c24 <VL53L0X_WrByte>
 801084c:	4603      	mov	r3, r0
 801084e:	461a      	mov	r2, r3
 8010850:	7bfb      	ldrb	r3, [r7, #15]
 8010852:	4313      	orrs	r3, r2
 8010854:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8010856:	2211      	movs	r2, #17
 8010858:	21cc      	movs	r1, #204	@ 0xcc
 801085a:	6878      	ldr	r0, [r7, #4]
 801085c:	f003 f9e2 	bl	8013c24 <VL53L0X_WrByte>
 8010860:	4603      	mov	r3, r0
 8010862:	461a      	mov	r2, r3
 8010864:	7bfb      	ldrb	r3, [r7, #15]
 8010866:	4313      	orrs	r3, r2
 8010868:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 801086a:	2207      	movs	r2, #7
 801086c:	21ff      	movs	r1, #255	@ 0xff
 801086e:	6878      	ldr	r0, [r7, #4]
 8010870:	f003 f9d8 	bl	8013c24 <VL53L0X_WrByte>
 8010874:	4603      	mov	r3, r0
 8010876:	461a      	mov	r2, r3
 8010878:	7bfb      	ldrb	r3, [r7, #15]
 801087a:	4313      	orrs	r3, r2
 801087c:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 801087e:	2200      	movs	r2, #0
 8010880:	21be      	movs	r1, #190	@ 0xbe
 8010882:	6878      	ldr	r0, [r7, #4]
 8010884:	f003 f9ce 	bl	8013c24 <VL53L0X_WrByte>
 8010888:	4603      	mov	r3, r0
 801088a:	461a      	mov	r2, r3
 801088c:	7bfb      	ldrb	r3, [r7, #15]
 801088e:	4313      	orrs	r3, r2
 8010890:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8010892:	2206      	movs	r2, #6
 8010894:	21ff      	movs	r1, #255	@ 0xff
 8010896:	6878      	ldr	r0, [r7, #4]
 8010898:	f003 f9c4 	bl	8013c24 <VL53L0X_WrByte>
 801089c:	4603      	mov	r3, r0
 801089e:	461a      	mov	r2, r3
 80108a0:	7bfb      	ldrb	r3, [r7, #15]
 80108a2:	4313      	orrs	r3, r2
 80108a4:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 80108a6:	2209      	movs	r2, #9
 80108a8:	21cc      	movs	r1, #204	@ 0xcc
 80108aa:	6878      	ldr	r0, [r7, #4]
 80108ac:	f003 f9ba 	bl	8013c24 <VL53L0X_WrByte>
 80108b0:	4603      	mov	r3, r0
 80108b2:	461a      	mov	r2, r3
 80108b4:	7bfb      	ldrb	r3, [r7, #15]
 80108b6:	4313      	orrs	r3, r2
 80108b8:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80108ba:	2200      	movs	r2, #0
 80108bc:	21ff      	movs	r1, #255	@ 0xff
 80108be:	6878      	ldr	r0, [r7, #4]
 80108c0:	f003 f9b0 	bl	8013c24 <VL53L0X_WrByte>
 80108c4:	4603      	mov	r3, r0
 80108c6:	461a      	mov	r2, r3
 80108c8:	7bfb      	ldrb	r3, [r7, #15]
 80108ca:	4313      	orrs	r3, r2
 80108cc:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80108ce:	2201      	movs	r2, #1
 80108d0:	21ff      	movs	r1, #255	@ 0xff
 80108d2:	6878      	ldr	r0, [r7, #4]
 80108d4:	f003 f9a6 	bl	8013c24 <VL53L0X_WrByte>
 80108d8:	4603      	mov	r3, r0
 80108da:	461a      	mov	r2, r3
 80108dc:	7bfb      	ldrb	r3, [r7, #15]
 80108de:	4313      	orrs	r3, r2
 80108e0:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80108e2:	2200      	movs	r2, #0
 80108e4:	2100      	movs	r1, #0
 80108e6:	6878      	ldr	r0, [r7, #4]
 80108e8:	f003 f99c 	bl	8013c24 <VL53L0X_WrByte>
 80108ec:	4603      	mov	r3, r0
 80108ee:	461a      	mov	r2, r3
 80108f0:	7bfb      	ldrb	r3, [r7, #15]
 80108f2:	4313      	orrs	r3, r2
 80108f4:	73fb      	strb	r3, [r7, #15]
 80108f6:	e056      	b.n	80109a6 <VL53L0X_SetGpioConfig+0x236>

  } else {

    if (Status == VL53L0X_ERROR_NONE) {
 80108f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d120      	bne.n	8010942 <VL53L0X_SetGpioConfig+0x1d2>
      switch (Functionality) {
 8010900:	787b      	ldrb	r3, [r7, #1]
 8010902:	2b04      	cmp	r3, #4
 8010904:	d81b      	bhi.n	801093e <VL53L0X_SetGpioConfig+0x1ce>
 8010906:	a201      	add	r2, pc, #4	@ (adr r2, 801090c <VL53L0X_SetGpioConfig+0x19c>)
 8010908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801090c:	08010921 	.word	0x08010921
 8010910:	08010927 	.word	0x08010927
 8010914:	0801092d 	.word	0x0801092d
 8010918:	08010933 	.word	0x08010933
 801091c:	08010939 	.word	0x08010939
      case VL53L0X_GPIOFUNCTIONALITY_OFF:
        data = 0x00;
 8010920:	2300      	movs	r3, #0
 8010922:	73bb      	strb	r3, [r7, #14]
        break;
 8010924:	e00d      	b.n	8010942 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
        data = 0x01;
 8010926:	2301      	movs	r3, #1
 8010928:	73bb      	strb	r3, [r7, #14]
        break;
 801092a:	e00a      	b.n	8010942 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
        data = 0x02;
 801092c:	2302      	movs	r3, #2
 801092e:	73bb      	strb	r3, [r7, #14]
        break;
 8010930:	e007      	b.n	8010942 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
        data = 0x03;
 8010932:	2303      	movs	r3, #3
 8010934:	73bb      	strb	r3, [r7, #14]
        break;
 8010936:	e004      	b.n	8010942 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
        data = 0x04;
 8010938:	2304      	movs	r3, #4
 801093a:	73bb      	strb	r3, [r7, #14]
        break;
 801093c:	e001      	b.n	8010942 <VL53L0X_SetGpioConfig+0x1d2>
      default:
        Status = VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
 801093e:	23f5      	movs	r3, #245	@ 0xf5
 8010940:	73fb      	strb	r3, [r7, #15]
      }
    }

    if (Status == VL53L0X_ERROR_NONE)
 8010942:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010946:	2b00      	cmp	r3, #0
 8010948:	d107      	bne.n	801095a <VL53L0X_SetGpioConfig+0x1ea>
      Status =
          VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);
 801094a:	7bbb      	ldrb	r3, [r7, #14]
 801094c:	461a      	mov	r2, r3
 801094e:	210a      	movs	r1, #10
 8010950:	6878      	ldr	r0, [r7, #4]
 8010952:	f003 f967 	bl	8013c24 <VL53L0X_WrByte>
 8010956:	4603      	mov	r3, r0
 8010958:	73fb      	strb	r3, [r7, #15]

    if (Status == VL53L0X_ERROR_NONE) {
 801095a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801095e:	2b00      	cmp	r3, #0
 8010960:	d10f      	bne.n	8010982 <VL53L0X_SetGpioConfig+0x212>
      if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8010962:	7e3b      	ldrb	r3, [r7, #24]
 8010964:	2b00      	cmp	r3, #0
 8010966:	d102      	bne.n	801096e <VL53L0X_SetGpioConfig+0x1fe>
        data = 0;
 8010968:	2300      	movs	r3, #0
 801096a:	73bb      	strb	r3, [r7, #14]
 801096c:	e001      	b.n	8010972 <VL53L0X_SetGpioConfig+0x202>
      else
        data = (uint8_t)(1 << 4);
 801096e:	2310      	movs	r3, #16
 8010970:	73bb      	strb	r3, [r7, #14]

      Status = VL53L0X_UpdateByte(Dev, VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH,
 8010972:	7bbb      	ldrb	r3, [r7, #14]
 8010974:	22ef      	movs	r2, #239	@ 0xef
 8010976:	2184      	movs	r1, #132	@ 0x84
 8010978:	6878      	ldr	r0, [r7, #4]
 801097a:	f003 f9a3 	bl	8013cc4 <VL53L0X_UpdateByte>
 801097e:	4603      	mov	r3, r0
 8010980:	73fb      	strb	r3, [r7, #15]
                                  0xEF, data);
    }

    if (Status == VL53L0X_ERROR_NONE)
 8010982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010986:	2b00      	cmp	r3, #0
 8010988:	d103      	bne.n	8010992 <VL53L0X_SetGpioConfig+0x222>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality,
 801098a:	687b      	ldr	r3, [r7, #4]
 801098c:	787a      	ldrb	r2, [r7, #1]
 801098e:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
                                         Functionality);

    if (Status == VL53L0X_ERROR_NONE)
 8010992:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010996:	2b00      	cmp	r3, #0
 8010998:	d105      	bne.n	80109a6 <VL53L0X_SetGpioConfig+0x236>
      Status = VL53L0X_ClearInterruptMask(Dev, 0);
 801099a:	2100      	movs	r1, #0
 801099c:	6878      	ldr	r0, [r7, #4]
 801099e:	f000 f83d 	bl	8010a1c <VL53L0X_ClearInterruptMask>
 80109a2:	4603      	mov	r3, r0
 80109a4:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 80109a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80109aa:	4618      	mov	r0, r3
 80109ac:	3710      	adds	r7, #16
 80109ae:	46bd      	mov	sp, r7
 80109b0:	bd80      	pop	{r7, pc}
 80109b2:	bf00      	nop

080109b4 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
                                             VL53L0X_DeviceModes DeviceMode,
                                             FixPoint1616_t *pThresholdLow,
                                             FixPoint1616_t *pThresholdHigh) {
 80109b4:	b580      	push	{r7, lr}
 80109b6:	b086      	sub	sp, #24
 80109b8:	af00      	add	r7, sp, #0
 80109ba:	60f8      	str	r0, [r7, #12]
 80109bc:	607a      	str	r2, [r7, #4]
 80109be:	603b      	str	r3, [r7, #0]
 80109c0:	460b      	mov	r3, r1
 80109c2:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80109c4:	2300      	movs	r3, #0
 80109c6:	75fb      	strb	r3, [r7, #23]
  uint16_t Threshold16;

  /* no dependency on DeviceMode for Ewok */

  Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 80109c8:	f107 0314 	add.w	r3, r7, #20
 80109cc:	461a      	mov	r2, r3
 80109ce:	210e      	movs	r1, #14
 80109d0:	68f8      	ldr	r0, [r7, #12]
 80109d2:	f003 f8b1 	bl	8013b38 <VL53L0X_RdWord>
 80109d6:	4603      	mov	r3, r0
 80109d8:	75fb      	strb	r3, [r7, #23]
  /* Need to multiply by 2 because the FW will apply a x2 */
  *pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80109da:	8abb      	ldrh	r3, [r7, #20]
 80109dc:	045a      	lsls	r2, r3, #17
 80109de:	4b0e      	ldr	r3, [pc, #56]	@ (8010a18 <VL53L0X_GetInterruptThresholds+0x64>)
 80109e0:	4013      	ands	r3, r2
 80109e2:	687a      	ldr	r2, [r7, #4]
 80109e4:	6013      	str	r3, [r2, #0]

  if (Status == VL53L0X_ERROR_NONE) {
 80109e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80109ea:	2b00      	cmp	r3, #0
 80109ec:	d10e      	bne.n	8010a0c <VL53L0X_GetInterruptThresholds+0x58>
    Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH, &Threshold16);
 80109ee:	f107 0314 	add.w	r3, r7, #20
 80109f2:	461a      	mov	r2, r3
 80109f4:	210c      	movs	r1, #12
 80109f6:	68f8      	ldr	r0, [r7, #12]
 80109f8:	f003 f89e 	bl	8013b38 <VL53L0X_RdWord>
 80109fc:	4603      	mov	r3, r0
 80109fe:	75fb      	strb	r3, [r7, #23]
    /* Need to multiply by 2 because the FW will apply a x2 */
    *pThresholdHigh = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8010a00:	8abb      	ldrh	r3, [r7, #20]
 8010a02:	045a      	lsls	r2, r3, #17
 8010a04:	4b04      	ldr	r3, [pc, #16]	@ (8010a18 <VL53L0X_GetInterruptThresholds+0x64>)
 8010a06:	4013      	ands	r3, r2
 8010a08:	683a      	ldr	r2, [r7, #0]
 8010a0a:	6013      	str	r3, [r2, #0]
  }

  return Status;
 8010a0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010a10:	4618      	mov	r0, r3
 8010a12:	3718      	adds	r7, #24
 8010a14:	46bd      	mov	sp, r7
 8010a16:	bd80      	pop	{r7, pc}
 8010a18:	1ffe0000 	.word	0x1ffe0000

08010a1c <VL53L0X_ClearInterruptMask>:
  return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev,
                                         uint32_t InterruptMask) {
 8010a1c:	b580      	push	{r7, lr}
 8010a1e:	b084      	sub	sp, #16
 8010a20:	af00      	add	r7, sp, #0
 8010a22:	6078      	str	r0, [r7, #4]
 8010a24:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010a26:	2300      	movs	r3, #0
 8010a28:	73fb      	strb	r3, [r7, #15]
  uint8_t LoopCount;
  uint8_t Byte;

  /* clear bit 0 range interrupt, bit 1 error interrupt */
  LoopCount = 0;
 8010a2a:	2300      	movs	r3, #0
 8010a2c:	73bb      	strb	r3, [r7, #14]
  do {
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
 8010a2e:	2201      	movs	r2, #1
 8010a30:	210b      	movs	r1, #11
 8010a32:	6878      	ldr	r0, [r7, #4]
 8010a34:	f003 f8f6 	bl	8013c24 <VL53L0X_WrByte>
 8010a38:	4603      	mov	r3, r0
 8010a3a:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
 8010a3c:	2200      	movs	r2, #0
 8010a3e:	210b      	movs	r1, #11
 8010a40:	6878      	ldr	r0, [r7, #4]
 8010a42:	f003 f8ef 	bl	8013c24 <VL53L0X_WrByte>
 8010a46:	4603      	mov	r3, r0
 8010a48:	461a      	mov	r2, r3
 8010a4a:	7bfb      	ldrb	r3, [r7, #15]
 8010a4c:	4313      	orrs	r3, r2
 8010a4e:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8010a50:	f107 030d 	add.w	r3, r7, #13
 8010a54:	461a      	mov	r2, r3
 8010a56:	2113      	movs	r1, #19
 8010a58:	6878      	ldr	r0, [r7, #4]
 8010a5a:	f002 ffe2 	bl	8013a22 <VL53L0X_RdByte>
 8010a5e:	4603      	mov	r3, r0
 8010a60:	461a      	mov	r2, r3
 8010a62:	7bfb      	ldrb	r3, [r7, #15]
 8010a64:	4313      	orrs	r3, r2
 8010a66:	73fb      	strb	r3, [r7, #15]
    LoopCount++;
 8010a68:	7bbb      	ldrb	r3, [r7, #14]
 8010a6a:	3301      	adds	r3, #1
 8010a6c:	73bb      	strb	r3, [r7, #14]
  } while (((Byte & 0x07) != 0x00) && (LoopCount < 3) &&
 8010a6e:	7b7b      	ldrb	r3, [r7, #13]
 8010a70:	f003 0307 	and.w	r3, r3, #7
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d006      	beq.n	8010a86 <VL53L0X_ClearInterruptMask+0x6a>
 8010a78:	7bbb      	ldrb	r3, [r7, #14]
 8010a7a:	2b02      	cmp	r3, #2
 8010a7c:	d803      	bhi.n	8010a86 <VL53L0X_ClearInterruptMask+0x6a>
 8010a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d0d3      	beq.n	8010a2e <VL53L0X_ClearInterruptMask+0x12>
           (Status == VL53L0X_ERROR_NONE));

  if (LoopCount >= 3)
 8010a86:	7bbb      	ldrb	r3, [r7, #14]
 8010a88:	2b02      	cmp	r3, #2
 8010a8a:	d901      	bls.n	8010a90 <VL53L0X_ClearInterruptMask+0x74>
    Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8010a8c:	23f4      	movs	r3, #244	@ 0xf4
 8010a8e:	73fb      	strb	r3, [r7, #15]

  return Status;
 8010a90:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010a94:	4618      	mov	r0, r3
 8010a96:	3710      	adds	r7, #16
 8010a98:	46bd      	mov	sp, r7
 8010a9a:	bd80      	pop	{r7, pc}

08010a9c <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
                                             uint32_t *pInterruptMaskStatus) {
 8010a9c:	b580      	push	{r7, lr}
 8010a9e:	b084      	sub	sp, #16
 8010aa0:	af00      	add	r7, sp, #0
 8010aa2:	6078      	str	r0, [r7, #4]
 8010aa4:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010aa6:	2300      	movs	r3, #0
 8010aa8:	73fb      	strb	r3, [r7, #15]
  uint8_t Byte;

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8010aaa:	f107 030e 	add.w	r3, r7, #14
 8010aae:	461a      	mov	r2, r3
 8010ab0:	2113      	movs	r1, #19
 8010ab2:	6878      	ldr	r0, [r7, #4]
 8010ab4:	f002 ffb5 	bl	8013a22 <VL53L0X_RdByte>
 8010ab8:	4603      	mov	r3, r0
 8010aba:	73fb      	strb	r3, [r7, #15]
  *pInterruptMaskStatus = Byte & 0x07;
 8010abc:	7bbb      	ldrb	r3, [r7, #14]
 8010abe:	f003 0207 	and.w	r2, r3, #7
 8010ac2:	683b      	ldr	r3, [r7, #0]
 8010ac4:	601a      	str	r2, [r3, #0]

  if (Byte & 0x18)
 8010ac6:	7bbb      	ldrb	r3, [r7, #14]
 8010ac8:	f003 0318 	and.w	r3, r3, #24
 8010acc:	2b00      	cmp	r3, #0
 8010ace:	d001      	beq.n	8010ad4 <VL53L0X_GetInterruptMaskStatus+0x38>
    Status = VL53L0X_ERROR_RANGE_ERROR;
 8010ad0:	23fa      	movs	r3, #250	@ 0xfa
 8010ad2:	73fb      	strb	r3, [r7, #15]

  return Status;
 8010ad4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010ad8:	4618      	mov	r0, r3
 8010ada:	3710      	adds	r7, #16
 8010adc:	46bd      	mov	sp, r7
 8010ade:	bd80      	pop	{r7, pc}

08010ae0 <VL53L0X_get_offset_calibration_data_micro_meter>:

  return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(
    VL53L0X_DEV Dev, int32_t *pOffsetCalibrationDataMicroMeter) {
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	b084      	sub	sp, #16
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	6078      	str	r0, [r7, #4]
 8010ae8:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010aea:	2300      	movs	r3, #0
 8010aec:	73fb      	strb	r3, [r7, #15]
  uint16_t RangeOffsetRegister;
  int16_t cMaxOffset = 2047;
 8010aee:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8010af2:	81bb      	strh	r3, [r7, #12]
  int16_t cOffsetRange = 4096;
 8010af4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010af8:	817b      	strh	r3, [r7, #10]

  /* Note that offset has 10.2 format */

  Status = VL53L0X_RdWord(Dev, VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
 8010afa:	f107 0308 	add.w	r3, r7, #8
 8010afe:	461a      	mov	r2, r3
 8010b00:	2128      	movs	r1, #40	@ 0x28
 8010b02:	6878      	ldr	r0, [r7, #4]
 8010b04:	f003 f818 	bl	8013b38 <VL53L0X_RdWord>
 8010b08:	4603      	mov	r3, r0
 8010b0a:	73fb      	strb	r3, [r7, #15]
                          &RangeOffsetRegister);

  if (Status == VL53L0X_ERROR_NONE) {
 8010b0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d11e      	bne.n	8010b52 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
    RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8010b14:	893b      	ldrh	r3, [r7, #8]
 8010b16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010b1a:	b29b      	uxth	r3, r3
 8010b1c:	813b      	strh	r3, [r7, #8]

    /* Apply 12 bit 2's compliment conversion */
    if (RangeOffsetRegister > cMaxOffset)
 8010b1e:	893b      	ldrh	r3, [r7, #8]
 8010b20:	461a      	mov	r2, r3
 8010b22:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8010b26:	429a      	cmp	r2, r3
 8010b28:	dd0b      	ble.n	8010b42 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
      *pOffsetCalibrationDataMicroMeter =
          (int16_t)(RangeOffsetRegister - cOffsetRange) * 250;
 8010b2a:	893a      	ldrh	r2, [r7, #8]
 8010b2c:	897b      	ldrh	r3, [r7, #10]
 8010b2e:	1ad3      	subs	r3, r2, r3
 8010b30:	b29b      	uxth	r3, r3
 8010b32:	b21b      	sxth	r3, r3
 8010b34:	461a      	mov	r2, r3
 8010b36:	23fa      	movs	r3, #250	@ 0xfa
 8010b38:	fb03 f202 	mul.w	r2, r3, r2
      *pOffsetCalibrationDataMicroMeter =
 8010b3c:	683b      	ldr	r3, [r7, #0]
 8010b3e:	601a      	str	r2, [r3, #0]
 8010b40:	e007      	b.n	8010b52 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
    else
      *pOffsetCalibrationDataMicroMeter = (int16_t)RangeOffsetRegister * 250;
 8010b42:	893b      	ldrh	r3, [r7, #8]
 8010b44:	b21b      	sxth	r3, r3
 8010b46:	461a      	mov	r2, r3
 8010b48:	23fa      	movs	r3, #250	@ 0xfa
 8010b4a:	fb03 f202 	mul.w	r2, r3, r2
 8010b4e:	683b      	ldr	r3, [r7, #0]
 8010b50:	601a      	str	r2, [r3, #0]
  }

  return Status;
 8010b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010b56:	4618      	mov	r0, r3
 8010b58:	3710      	adds	r7, #16
 8010b5a:	46bd      	mov	sp, r7
 8010b5c:	bd80      	pop	{r7, pc}

08010b5e <get_next_good_spad>:

  return Status;
}

void get_next_good_spad(volatile uint8_t goodSpadArray[], uint32_t size,
                        uint32_t curr, int32_t *next) {
 8010b5e:	b480      	push	{r7}
 8010b60:	b08b      	sub	sp, #44	@ 0x2c
 8010b62:	af00      	add	r7, sp, #0
 8010b64:	60f8      	str	r0, [r7, #12]
 8010b66:	60b9      	str	r1, [r7, #8]
 8010b68:	607a      	str	r2, [r7, #4]
 8010b6a:	603b      	str	r3, [r7, #0]
  uint32_t startIndex;
  uint32_t fineOffset;
  uint32_t cSpadsPerByte = 8;
 8010b6c:	2308      	movs	r3, #8
 8010b6e:	61bb      	str	r3, [r7, #24]
  uint32_t coarseIndex;
  uint32_t fineIndex;
  uint8_t dataByte;
  uint8_t success = 0;
 8010b70:	2300      	movs	r3, #0
 8010b72:	77bb      	strb	r3, [r7, #30]
   *
   * The coarse index is the byte index of the array and the fine index is
   * the index of the bit within each byte.
   */

  *next = -1;
 8010b74:	683b      	ldr	r3, [r7, #0]
 8010b76:	f04f 32ff 	mov.w	r2, #4294967295
 8010b7a:	601a      	str	r2, [r3, #0]

  startIndex = curr / cSpadsPerByte;
 8010b7c:	687a      	ldr	r2, [r7, #4]
 8010b7e:	69bb      	ldr	r3, [r7, #24]
 8010b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8010b84:	617b      	str	r3, [r7, #20]
  fineOffset = curr % cSpadsPerByte;
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	69ba      	ldr	r2, [r7, #24]
 8010b8a:	fbb3 f2f2 	udiv	r2, r3, r2
 8010b8e:	69b9      	ldr	r1, [r7, #24]
 8010b90:	fb01 f202 	mul.w	r2, r1, r2
 8010b94:	1a9b      	subs	r3, r3, r2
 8010b96:	613b      	str	r3, [r7, #16]

  for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8010b98:	697b      	ldr	r3, [r7, #20]
 8010b9a:	627b      	str	r3, [r7, #36]	@ 0x24
 8010b9c:	e030      	b.n	8010c00 <get_next_good_spad+0xa2>
       coarseIndex++) {
    fineIndex = 0;
 8010b9e:	2300      	movs	r3, #0
 8010ba0:	623b      	str	r3, [r7, #32]
    dataByte = goodSpadArray[coarseIndex];
 8010ba2:	68fa      	ldr	r2, [r7, #12]
 8010ba4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ba6:	4413      	add	r3, r2
 8010ba8:	781b      	ldrb	r3, [r3, #0]
 8010baa:	77fb      	strb	r3, [r7, #31]

    if (coarseIndex == startIndex) {
 8010bac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010bae:	697b      	ldr	r3, [r7, #20]
 8010bb0:	429a      	cmp	r2, r3
 8010bb2:	d11e      	bne.n	8010bf2 <get_next_good_spad+0x94>
      /* locate the bit position of the provided current
       * spad bit before iterating */
      dataByte >>= fineOffset;
 8010bb4:	7ffa      	ldrb	r2, [r7, #31]
 8010bb6:	693b      	ldr	r3, [r7, #16]
 8010bb8:	fa42 f303 	asr.w	r3, r2, r3
 8010bbc:	77fb      	strb	r3, [r7, #31]
      fineIndex = fineOffset;
 8010bbe:	693b      	ldr	r3, [r7, #16]
 8010bc0:	623b      	str	r3, [r7, #32]
    }

    while (fineIndex < cSpadsPerByte) {
 8010bc2:	e016      	b.n	8010bf2 <get_next_good_spad+0x94>
      if ((dataByte & 0x1) == 1) {
 8010bc4:	7ffb      	ldrb	r3, [r7, #31]
 8010bc6:	f003 0301 	and.w	r3, r3, #1
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d00b      	beq.n	8010be6 <get_next_good_spad+0x88>
        success = 1;
 8010bce:	2301      	movs	r3, #1
 8010bd0:	77bb      	strb	r3, [r7, #30]
        *next = coarseIndex * cSpadsPerByte + fineIndex;
 8010bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bd4:	69ba      	ldr	r2, [r7, #24]
 8010bd6:	fb03 f202 	mul.w	r2, r3, r2
 8010bda:	6a3b      	ldr	r3, [r7, #32]
 8010bdc:	4413      	add	r3, r2
 8010bde:	461a      	mov	r2, r3
 8010be0:	683b      	ldr	r3, [r7, #0]
 8010be2:	601a      	str	r2, [r3, #0]
        break;
 8010be4:	e009      	b.n	8010bfa <get_next_good_spad+0x9c>
      }
      dataByte >>= 1;
 8010be6:	7ffb      	ldrb	r3, [r7, #31]
 8010be8:	085b      	lsrs	r3, r3, #1
 8010bea:	77fb      	strb	r3, [r7, #31]
      fineIndex++;
 8010bec:	6a3b      	ldr	r3, [r7, #32]
 8010bee:	3301      	adds	r3, #1
 8010bf0:	623b      	str	r3, [r7, #32]
    while (fineIndex < cSpadsPerByte) {
 8010bf2:	6a3a      	ldr	r2, [r7, #32]
 8010bf4:	69bb      	ldr	r3, [r7, #24]
 8010bf6:	429a      	cmp	r2, r3
 8010bf8:	d3e4      	bcc.n	8010bc4 <get_next_good_spad+0x66>
       coarseIndex++) {
 8010bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bfc:	3301      	adds	r3, #1
 8010bfe:	627b      	str	r3, [r7, #36]	@ 0x24
  for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8010c00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010c02:	68bb      	ldr	r3, [r7, #8]
 8010c04:	429a      	cmp	r2, r3
 8010c06:	d202      	bcs.n	8010c0e <get_next_good_spad+0xb0>
 8010c08:	7fbb      	ldrb	r3, [r7, #30]
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	d0c7      	beq.n	8010b9e <get_next_good_spad+0x40>
    }
  }
}
 8010c0e:	bf00      	nop
 8010c10:	372c      	adds	r7, #44	@ 0x2c
 8010c12:	46bd      	mov	sp, r7
 8010c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c18:	4770      	bx	lr
	...

08010c1c <is_aperture>:

uint8_t is_aperture(uint32_t spadIndex) {
 8010c1c:	b480      	push	{r7}
 8010c1e:	b085      	sub	sp, #20
 8010c20:	af00      	add	r7, sp, #0
 8010c22:	6078      	str	r0, [r7, #4]
  /*
   * This function reports if a given spad index is an aperture SPAD by
   * deriving the quadrant.
   */
  uint32_t quadrant;
  uint8_t isAperture = 1;
 8010c24:	2301      	movs	r3, #1
 8010c26:	73fb      	strb	r3, [r7, #15]
  quadrant = spadIndex >> 6;
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	099b      	lsrs	r3, r3, #6
 8010c2c:	60bb      	str	r3, [r7, #8]
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8010c2e:	4a07      	ldr	r2, [pc, #28]	@ (8010c4c <is_aperture+0x30>)
 8010c30:	68bb      	ldr	r3, [r7, #8]
 8010c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d101      	bne.n	8010c3e <is_aperture+0x22>
    isAperture = 0;
 8010c3a:	2300      	movs	r3, #0
 8010c3c:	73fb      	strb	r3, [r7, #15]

  return isAperture;
 8010c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8010c40:	4618      	mov	r0, r3
 8010c42:	3714      	adds	r7, #20
 8010c44:	46bd      	mov	sp, r7
 8010c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c4a:	4770      	bx	lr
 8010c4c:	20000330 	.word	0x20000330

08010c50 <enable_spad_bit>:

VL53L0X_Error enable_spad_bit(volatile uint8_t spadArray[], uint32_t size,
                              uint32_t spadIndex) {
 8010c50:	b480      	push	{r7}
 8010c52:	b089      	sub	sp, #36	@ 0x24
 8010c54:	af00      	add	r7, sp, #0
 8010c56:	60f8      	str	r0, [r7, #12]
 8010c58:	60b9      	str	r1, [r7, #8]
 8010c5a:	607a      	str	r2, [r7, #4]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8010c5c:	2300      	movs	r3, #0
 8010c5e:	77fb      	strb	r3, [r7, #31]
  uint32_t cSpadsPerByte = 8;
 8010c60:	2308      	movs	r3, #8
 8010c62:	61bb      	str	r3, [r7, #24]
  uint32_t coarseIndex;
  uint32_t fineIndex;

  coarseIndex = spadIndex / cSpadsPerByte;
 8010c64:	687a      	ldr	r2, [r7, #4]
 8010c66:	69bb      	ldr	r3, [r7, #24]
 8010c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8010c6c:	617b      	str	r3, [r7, #20]
  fineIndex = spadIndex % cSpadsPerByte;
 8010c6e:	687b      	ldr	r3, [r7, #4]
 8010c70:	69ba      	ldr	r2, [r7, #24]
 8010c72:	fbb3 f2f2 	udiv	r2, r3, r2
 8010c76:	69b9      	ldr	r1, [r7, #24]
 8010c78:	fb01 f202 	mul.w	r2, r1, r2
 8010c7c:	1a9b      	subs	r3, r3, r2
 8010c7e:	613b      	str	r3, [r7, #16]
  if (coarseIndex >= size)
 8010c80:	697a      	ldr	r2, [r7, #20]
 8010c82:	68bb      	ldr	r3, [r7, #8]
 8010c84:	429a      	cmp	r2, r3
 8010c86:	d302      	bcc.n	8010c8e <enable_spad_bit+0x3e>
    status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010c88:	23ce      	movs	r3, #206	@ 0xce
 8010c8a:	77fb      	strb	r3, [r7, #31]
 8010c8c:	e011      	b.n	8010cb2 <enable_spad_bit+0x62>
  else
    spadArray[coarseIndex] |= (1 << fineIndex);
 8010c8e:	68fa      	ldr	r2, [r7, #12]
 8010c90:	697b      	ldr	r3, [r7, #20]
 8010c92:	4413      	add	r3, r2
 8010c94:	781b      	ldrb	r3, [r3, #0]
 8010c96:	b2db      	uxtb	r3, r3
 8010c98:	b25a      	sxtb	r2, r3
 8010c9a:	2101      	movs	r1, #1
 8010c9c:	693b      	ldr	r3, [r7, #16]
 8010c9e:	fa01 f303 	lsl.w	r3, r1, r3
 8010ca2:	b25b      	sxtb	r3, r3
 8010ca4:	4313      	orrs	r3, r2
 8010ca6:	b259      	sxtb	r1, r3
 8010ca8:	68fa      	ldr	r2, [r7, #12]
 8010caa:	697b      	ldr	r3, [r7, #20]
 8010cac:	4413      	add	r3, r2
 8010cae:	b2ca      	uxtb	r2, r1
 8010cb0:	701a      	strb	r2, [r3, #0]

  return status;
 8010cb2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010cb6:	4618      	mov	r0, r3
 8010cb8:	3724      	adds	r7, #36	@ 0x24
 8010cba:	46bd      	mov	sp, r7
 8010cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cc0:	4770      	bx	lr

08010cc2 <set_ref_spad_map>:

  return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev,
                               volatile uint8_t *refSpadArray) {
 8010cc2:	b580      	push	{r7, lr}
 8010cc4:	b084      	sub	sp, #16
 8010cc6:	af00      	add	r7, sp, #0
 8010cc8:	6078      	str	r0, [r7, #4]
 8010cca:	6039      	str	r1, [r7, #0]
  VL53L0X_Error status = VL53L0X_WriteMulti(
 8010ccc:	2306      	movs	r3, #6
 8010cce:	683a      	ldr	r2, [r7, #0]
 8010cd0:	21b0      	movs	r1, #176	@ 0xb0
 8010cd2:	6878      	ldr	r0, [r7, #4]
 8010cd4:	f002 fed2 	bl	8013a7c <VL53L0X_WriteMulti>
 8010cd8:	4603      	mov	r3, r0
 8010cda:	73fb      	strb	r3, [r7, #15]
      Dev, VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, refSpadArray, 6);
  return status;
 8010cdc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010ce0:	4618      	mov	r0, r3
 8010ce2:	3710      	adds	r7, #16
 8010ce4:	46bd      	mov	sp, r7
 8010ce6:	bd80      	pop	{r7, pc}

08010ce8 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray) {
 8010ce8:	b580      	push	{r7, lr}
 8010cea:	b084      	sub	sp, #16
 8010cec:	af00      	add	r7, sp, #0
 8010cee:	6078      	str	r0, [r7, #4]
 8010cf0:	6039      	str	r1, [r7, #0]
  VL53L0X_Error status = VL53L0X_ReadMulti(
 8010cf2:	2306      	movs	r3, #6
 8010cf4:	683a      	ldr	r2, [r7, #0]
 8010cf6:	21b0      	movs	r1, #176	@ 0xb0
 8010cf8:	6878      	ldr	r0, [r7, #4]
 8010cfa:	f002 feef 	bl	8013adc <VL53L0X_ReadMulti>
 8010cfe:	4603      	mov	r3, r0
 8010d00:	73fb      	strb	r3, [r7, #15]
      Dev, VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, refSpadArray, 6);
  return status;
 8010d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010d06:	4618      	mov	r0, r3
 8010d08:	3710      	adds	r7, #16
 8010d0a:	46bd      	mov	sp, r7
 8010d0c:	bd80      	pop	{r7, pc}

08010d0e <enable_ref_spads>:

VL53L0X_Error enable_ref_spads(VL53L0X_DEV Dev, uint8_t apertureSpads,
                               volatile uint8_t goodSpadArray[],
                               volatile uint8_t spadArray[], uint32_t size,
                               uint32_t start, uint32_t offset,
                               uint32_t spadCount, uint32_t *lastSpad) {
 8010d0e:	b580      	push	{r7, lr}
 8010d10:	b08c      	sub	sp, #48	@ 0x30
 8010d12:	af00      	add	r7, sp, #0
 8010d14:	60f8      	str	r0, [r7, #12]
 8010d16:	607a      	str	r2, [r7, #4]
 8010d18:	603b      	str	r3, [r7, #0]
 8010d1a:	460b      	mov	r3, r1
 8010d1c:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8010d1e:	2300      	movs	r3, #0
 8010d20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t index;
  uint32_t i;
  int32_t nextGoodSpad = offset;
 8010d24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010d26:	61fb      	str	r3, [r7, #28]
   *
   * This function applies to only aperture or only non-aperture spads.
   * Checks are performed to ensure this.
   */

  currentSpad = offset;
 8010d28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010d2a:	623b      	str	r3, [r7, #32]
  for (index = 0; index < spadCount; index++) {
 8010d2c:	2300      	movs	r3, #0
 8010d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010d30:	e02b      	b.n	8010d8a <enable_ref_spads+0x7c>
    get_next_good_spad(goodSpadArray, size, currentSpad, &nextGoodSpad);
 8010d32:	f107 031c 	add.w	r3, r7, #28
 8010d36:	6a3a      	ldr	r2, [r7, #32]
 8010d38:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010d3a:	6878      	ldr	r0, [r7, #4]
 8010d3c:	f7ff ff0f 	bl	8010b5e <get_next_good_spad>

    if (nextGoodSpad == -1) {
 8010d40:	69fb      	ldr	r3, [r7, #28]
 8010d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d46:	d103      	bne.n	8010d50 <enable_ref_spads+0x42>
      status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010d48:	23ce      	movs	r3, #206	@ 0xce
 8010d4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 8010d4e:	e020      	b.n	8010d92 <enable_ref_spads+0x84>
    }

    /* Confirm that the next good SPAD is non-aperture */
    if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8010d50:	69fb      	ldr	r3, [r7, #28]
 8010d52:	461a      	mov	r2, r3
 8010d54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010d56:	4413      	add	r3, r2
 8010d58:	4618      	mov	r0, r3
 8010d5a:	f7ff ff5f 	bl	8010c1c <is_aperture>
 8010d5e:	4603      	mov	r3, r0
 8010d60:	461a      	mov	r2, r3
 8010d62:	7afb      	ldrb	r3, [r7, #11]
 8010d64:	4293      	cmp	r3, r2
 8010d66:	d003      	beq.n	8010d70 <enable_ref_spads+0x62>
      /* if we can't get the required number of good aperture
       * spads from the current quadrant then this is an error
       */
      status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010d68:	23ce      	movs	r3, #206	@ 0xce
 8010d6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 8010d6e:	e010      	b.n	8010d92 <enable_ref_spads+0x84>
    }
    currentSpad = (uint32_t)nextGoodSpad;
 8010d70:	69fb      	ldr	r3, [r7, #28]
 8010d72:	623b      	str	r3, [r7, #32]
    enable_spad_bit(spadArray, size, currentSpad);
 8010d74:	6a3a      	ldr	r2, [r7, #32]
 8010d76:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010d78:	6838      	ldr	r0, [r7, #0]
 8010d7a:	f7ff ff69 	bl	8010c50 <enable_spad_bit>
    currentSpad++;
 8010d7e:	6a3b      	ldr	r3, [r7, #32]
 8010d80:	3301      	adds	r3, #1
 8010d82:	623b      	str	r3, [r7, #32]
  for (index = 0; index < spadCount; index++) {
 8010d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d86:	3301      	adds	r3, #1
 8010d88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010d8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010d8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010d8e:	429a      	cmp	r2, r3
 8010d90:	d3cf      	bcc.n	8010d32 <enable_ref_spads+0x24>
  }
  *lastSpad = currentSpad;
 8010d92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010d94:	6a3a      	ldr	r2, [r7, #32]
 8010d96:	601a      	str	r2, [r3, #0]

  if (status == VL53L0X_ERROR_NONE)
 8010d98:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d106      	bne.n	8010dae <enable_ref_spads+0xa0>
    status = set_ref_spad_map(Dev, spadArray);
 8010da0:	6839      	ldr	r1, [r7, #0]
 8010da2:	68f8      	ldr	r0, [r7, #12]
 8010da4:	f7ff ff8d 	bl	8010cc2 <set_ref_spad_map>
 8010da8:	4603      	mov	r3, r0
 8010daa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (status == VL53L0X_ERROR_NONE) {
 8010dae:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8010db2:	2b00      	cmp	r3, #0
 8010db4:	d122      	bne.n	8010dfc <enable_ref_spads+0xee>
    status = get_ref_spad_map(Dev, checkSpadArray);
 8010db6:	f107 0314 	add.w	r3, r7, #20
 8010dba:	4619      	mov	r1, r3
 8010dbc:	68f8      	ldr	r0, [r7, #12]
 8010dbe:	f7ff ff93 	bl	8010ce8 <get_ref_spad_map>
 8010dc2:	4603      	mov	r3, r0
 8010dc4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    i = 0;
 8010dc8:	2300      	movs	r3, #0
 8010dca:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Compare spad maps. If not equal report error. */
    while (i < size) {
 8010dcc:	e012      	b.n	8010df4 <enable_ref_spads+0xe6>
      if (spadArray[i] != checkSpadArray[i]) {
 8010dce:	683a      	ldr	r2, [r7, #0]
 8010dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dd2:	4413      	add	r3, r2
 8010dd4:	781b      	ldrb	r3, [r3, #0]
 8010dd6:	b2da      	uxtb	r2, r3
 8010dd8:	f107 0114 	add.w	r1, r7, #20
 8010ddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010dde:	440b      	add	r3, r1
 8010de0:	781b      	ldrb	r3, [r3, #0]
 8010de2:	429a      	cmp	r2, r3
 8010de4:	d003      	beq.n	8010dee <enable_ref_spads+0xe0>
        status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010de6:	23ce      	movs	r3, #206	@ 0xce
 8010de8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        break;
 8010dec:	e006      	b.n	8010dfc <enable_ref_spads+0xee>
      }
      i++;
 8010dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010df0:	3301      	adds	r3, #1
 8010df2:	627b      	str	r3, [r7, #36]	@ 0x24
    while (i < size) {
 8010df4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010df6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010df8:	429a      	cmp	r2, r3
 8010dfa:	d3e8      	bcc.n	8010dce <enable_ref_spads+0xc0>
    }
  }
  return status;
 8010dfc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8010e00:	4618      	mov	r0, r3
 8010e02:	3730      	adds	r7, #48	@ 0x30
 8010e04:	46bd      	mov	sp, r7
 8010e06:	bd80      	pop	{r7, pc}

08010e08 <perform_ref_signal_measurement>:

VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
                                             uint16_t *refSignalRate) {
 8010e08:	b580      	push	{r7, lr}
 8010e0a:	b08a      	sub	sp, #40	@ 0x28
 8010e0c:	af00      	add	r7, sp, #0
 8010e0e:	6078      	str	r0, [r7, #4]
 8010e10:	6039      	str	r1, [r7, #0]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8010e12:	2300      	movs	r3, #0
 8010e14:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  VL53L0X_RangingMeasurementData_t rangingMeasurementData;

  uint8_t SequenceConfig = 0;
 8010e18:	2300      	movs	r3, #0
 8010e1a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8010e1e:	687b      	ldr	r3, [r7, #4]
 8010e20:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8010e24:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  /*
   * This function performs a reference signal rate measurement.
   */
  if (status == VL53L0X_ERROR_NONE)
 8010e28:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010e2c:	2b00      	cmp	r3, #0
 8010e2e:	d107      	bne.n	8010e40 <perform_ref_signal_measurement+0x38>
    status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);
 8010e30:	22c0      	movs	r2, #192	@ 0xc0
 8010e32:	2101      	movs	r1, #1
 8010e34:	6878      	ldr	r0, [r7, #4]
 8010e36:	f002 fef5 	bl	8013c24 <VL53L0X_WrByte>
 8010e3a:	4603      	mov	r3, r0
 8010e3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE)
 8010e40:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010e44:	2b00      	cmp	r3, #0
 8010e46:	d108      	bne.n	8010e5a <perform_ref_signal_measurement+0x52>
    status =
        VL53L0X_PerformSingleRangingMeasurement(Dev, &rangingMeasurementData);
 8010e48:	f107 0308 	add.w	r3, r7, #8
 8010e4c:	4619      	mov	r1, r3
 8010e4e:	6878      	ldr	r0, [r7, #4]
 8010e50:	f7ff fc5e 	bl	8010710 <VL53L0X_PerformSingleRangingMeasurement>
 8010e54:	4603      	mov	r3, r0
 8010e56:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE)
 8010e5a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d107      	bne.n	8010e72 <perform_ref_signal_measurement+0x6a>
    status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8010e62:	2201      	movs	r2, #1
 8010e64:	21ff      	movs	r1, #255	@ 0xff
 8010e66:	6878      	ldr	r0, [r7, #4]
 8010e68:	f002 fedc 	bl	8013c24 <VL53L0X_WrByte>
 8010e6c:	4603      	mov	r3, r0
 8010e6e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE)
 8010e72:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010e76:	2b00      	cmp	r3, #0
 8010e78:	d107      	bne.n	8010e8a <perform_ref_signal_measurement+0x82>
    status = VL53L0X_RdWord(Dev, VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
 8010e7a:	683a      	ldr	r2, [r7, #0]
 8010e7c:	21b6      	movs	r1, #182	@ 0xb6
 8010e7e:	6878      	ldr	r0, [r7, #4]
 8010e80:	f002 fe5a 	bl	8013b38 <VL53L0X_RdWord>
 8010e84:	4603      	mov	r3, r0
 8010e86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                            refSignalRate);

  if (status == VL53L0X_ERROR_NONE)
 8010e8a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010e8e:	2b00      	cmp	r3, #0
 8010e90:	d107      	bne.n	8010ea2 <perform_ref_signal_measurement+0x9a>
    status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8010e92:	2200      	movs	r2, #0
 8010e94:	21ff      	movs	r1, #255	@ 0xff
 8010e96:	6878      	ldr	r0, [r7, #4]
 8010e98:	f002 fec4 	bl	8013c24 <VL53L0X_WrByte>
 8010e9c:	4603      	mov	r3, r0
 8010e9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE) {
 8010ea2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d112      	bne.n	8010ed0 <perform_ref_signal_measurement+0xc8>
    /* restore the previous Sequence Config */
    status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 8010eaa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010eae:	461a      	mov	r2, r3
 8010eb0:	2101      	movs	r1, #1
 8010eb2:	6878      	ldr	r0, [r7, #4]
 8010eb4:	f002 feb6 	bl	8013c24 <VL53L0X_WrByte>
 8010eb8:	4603      	mov	r3, r0
 8010eba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status == VL53L0X_ERROR_NONE)
 8010ebe:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d104      	bne.n	8010ed0 <perform_ref_signal_measurement+0xc8>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8010ecc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return status;
 8010ed0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	3728      	adds	r7, #40	@ 0x28
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	bd80      	pop	{r7, pc}

08010edc <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
                                                  uint32_t *refSpadCount,
                                                  uint8_t *isApertureSpads) {
 8010edc:	b590      	push	{r4, r7, lr}
 8010ede:	b09d      	sub	sp, #116	@ 0x74
 8010ee0:	af06      	add	r7, sp, #24
 8010ee2:	60f8      	str	r0, [r7, #12]
 8010ee4:	60b9      	str	r1, [r7, #8]
 8010ee6:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010ee8:	2300      	movs	r3, #0
 8010eea:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  uint8_t lastSpadArray[6];
  uint8_t startSelect = 0xB4;
 8010eee:	23b4      	movs	r3, #180	@ 0xb4
 8010ef0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  uint32_t minimumSpadCount = 3;
 8010ef4:	2303      	movs	r3, #3
 8010ef6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t maxSpadCount = 44;
 8010ef8:	232c      	movs	r3, #44	@ 0x2c
 8010efa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t currentSpadIndex = 0;
 8010efc:	2300      	movs	r3, #0
 8010efe:	653b      	str	r3, [r7, #80]	@ 0x50
  uint32_t lastSpadIndex = 0;
 8010f00:	2300      	movs	r3, #0
 8010f02:	61bb      	str	r3, [r7, #24]
  int32_t nextGoodSpad = 0;
 8010f04:	2300      	movs	r3, #0
 8010f06:	617b      	str	r3, [r7, #20]
  uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8010f08:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8010f0c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  uint16_t peakSignalRateRef;
  uint32_t needAptSpads = 0;
 8010f0e:	2300      	movs	r3, #0
 8010f10:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t index = 0;
 8010f12:	2300      	movs	r3, #0
 8010f14:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint32_t spadArraySize = 6;
 8010f16:	2306      	movs	r3, #6
 8010f18:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t signalRateDiff = 0;
 8010f1a:	2300      	movs	r3, #0
 8010f1c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t lastSignalRateDiff = 0;
 8010f1e:	2300      	movs	r3, #0
 8010f20:	647b      	str	r3, [r7, #68]	@ 0x44
  uint8_t complete = 0;
 8010f22:	2300      	movs	r3, #0
 8010f24:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  uint8_t VhvSettings = 0;
 8010f28:	2300      	movs	r3, #0
 8010f2a:	747b      	strb	r3, [r7, #17]
  uint8_t PhaseCal = 0;
 8010f2c:	2300      	movs	r3, #0
 8010f2e:	743b      	strb	r3, [r7, #16]
  uint32_t refSpadCount_int = 0;
 8010f30:	2300      	movs	r3, #0
 8010f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint8_t isApertureSpads_int = 0;
 8010f34:	2300      	movs	r3, #0
 8010f36:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
   * The start point is currently fixed to 180, which lies towards the end
   * of the non-aperture quadrant and runs in to the adjacent aperture
   * quadrant.
   */

  targetRefRate = PALDevDataGet(Dev, targetRefRate);
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	f8b3 313a 	ldrh.w	r3, [r3, #314]	@ 0x13a
 8010f40:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   * This is a short term implementation. The good spad map will be
   * provided as an input.
   * Note that there are 6 bytes. Only the first 44 bits will be used to
   * represent spads.
   */
  for (index = 0; index < spadArraySize; index++)
 8010f42:	2300      	movs	r3, #0
 8010f44:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010f46:	e009      	b.n	8010f5c <VL53L0X_perform_ref_spad_management+0x80>
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8010f48:	68fa      	ldr	r2, [r7, #12]
 8010f4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f4c:	4413      	add	r3, r2
 8010f4e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8010f52:	2200      	movs	r2, #0
 8010f54:	701a      	strb	r2, [r3, #0]
  for (index = 0; index < spadArraySize; index++)
 8010f56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f58:	3301      	adds	r3, #1
 8010f5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010f5c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f60:	429a      	cmp	r2, r3
 8010f62:	d3f1      	bcc.n	8010f48 <VL53L0X_perform_ref_spad_management+0x6c>

  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8010f64:	2201      	movs	r2, #1
 8010f66:	21ff      	movs	r1, #255	@ 0xff
 8010f68:	68f8      	ldr	r0, [r7, #12]
 8010f6a:	f002 fe5b 	bl	8013c24 <VL53L0X_WrByte>
 8010f6e:	4603      	mov	r3, r0
 8010f70:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE)
 8010f74:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d107      	bne.n	8010f8c <VL53L0X_perform_ref_spad_management+0xb0>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8010f7c:	2200      	movs	r2, #0
 8010f7e:	214f      	movs	r1, #79	@ 0x4f
 8010f80:	68f8      	ldr	r0, [r7, #12]
 8010f82:	f002 fe4f 	bl	8013c24 <VL53L0X_WrByte>
 8010f86:	4603      	mov	r3, r0
 8010f88:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE)
 8010f8c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010f90:	2b00      	cmp	r3, #0
 8010f92:	d107      	bne.n	8010fa4 <VL53L0X_perform_ref_spad_management+0xc8>
    Status = VL53L0X_WrByte(
 8010f94:	222c      	movs	r2, #44	@ 0x2c
 8010f96:	214e      	movs	r1, #78	@ 0x4e
 8010f98:	68f8      	ldr	r0, [r7, #12]
 8010f9a:	f002 fe43 	bl	8013c24 <VL53L0X_WrByte>
 8010f9e:	4603      	mov	r3, r0
 8010fa0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        Dev, VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

  if (Status == VL53L0X_ERROR_NONE)
 8010fa4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d107      	bne.n	8010fbc <VL53L0X_perform_ref_spad_management+0xe0>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8010fac:	2200      	movs	r2, #0
 8010fae:	21ff      	movs	r1, #255	@ 0xff
 8010fb0:	68f8      	ldr	r0, [r7, #12]
 8010fb2:	f002 fe37 	bl	8013c24 <VL53L0X_WrByte>
 8010fb6:	4603      	mov	r3, r0
 8010fb8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE)
 8010fbc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d109      	bne.n	8010fd8 <VL53L0X_perform_ref_spad_management+0xfc>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
 8010fc4:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8010fc8:	461a      	mov	r2, r3
 8010fca:	21b6      	movs	r1, #182	@ 0xb6
 8010fcc:	68f8      	ldr	r0, [r7, #12]
 8010fce:	f002 fe29 	bl	8013c24 <VL53L0X_WrByte>
 8010fd2:	4603      	mov	r3, r0
 8010fd4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                            startSelect);

  if (Status == VL53L0X_ERROR_NONE)
 8010fd8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010fdc:	2b00      	cmp	r3, #0
 8010fde:	d107      	bne.n	8010ff0 <VL53L0X_perform_ref_spad_management+0x114>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);
 8010fe0:	2200      	movs	r2, #0
 8010fe2:	2180      	movs	r1, #128	@ 0x80
 8010fe4:	68f8      	ldr	r0, [r7, #12]
 8010fe6:	f002 fe1d 	bl	8013c24 <VL53L0X_WrByte>
 8010fea:	4603      	mov	r3, r0
 8010fec:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  /* Perform ref calibration */
  if (Status == VL53L0X_ERROR_NONE)
 8010ff0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8010ff4:	2b00      	cmp	r3, #0
 8010ff6:	d10a      	bne.n	801100e <VL53L0X_perform_ref_spad_management+0x132>
    Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings, &PhaseCal, 0);
 8010ff8:	f107 0210 	add.w	r2, r7, #16
 8010ffc:	f107 0111 	add.w	r1, r7, #17
 8011000:	2300      	movs	r3, #0
 8011002:	68f8      	ldr	r0, [r7, #12]
 8011004:	f000 fbbb 	bl	801177e <VL53L0X_perform_ref_calibration>
 8011008:	4603      	mov	r3, r0
 801100a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE) {
 801100e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011012:	2b00      	cmp	r3, #0
 8011014:	d121      	bne.n	801105a <VL53L0X_perform_ref_spad_management+0x17e>
    /* Enable Minimum NON-APERTURE Spads */
    currentSpadIndex = 0;
 8011016:	2300      	movs	r3, #0
 8011018:	653b      	str	r3, [r7, #80]	@ 0x50
    lastSpadIndex = currentSpadIndex;
 801101a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801101c:	61bb      	str	r3, [r7, #24]
    needAptSpads = 0;
 801101e:	2300      	movs	r3, #0
 8011020:	64fb      	str	r3, [r7, #76]	@ 0x4c
    Status = enable_ref_spads(
 8011022:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011024:	b2d9      	uxtb	r1, r3
        Dev, needAptSpads, Dev->Data.SpadData.RefGoodSpadMap,
 8011026:	68fb      	ldr	r3, [r7, #12]
 8011028:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
        Dev->Data.SpadData.RefSpadEnables, spadArraySize, startSelect,
 801102c:	68fb      	ldr	r3, [r7, #12]
 801102e:	f503 7492 	add.w	r4, r3, #292	@ 0x124
    Status = enable_ref_spads(
 8011032:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8011036:	f107 0218 	add.w	r2, r7, #24
 801103a:	9204      	str	r2, [sp, #16]
 801103c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801103e:	9203      	str	r2, [sp, #12]
 8011040:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011042:	9202      	str	r2, [sp, #8]
 8011044:	9301      	str	r3, [sp, #4]
 8011046:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011048:	9300      	str	r3, [sp, #0]
 801104a:	4623      	mov	r3, r4
 801104c:	4602      	mov	r2, r0
 801104e:	68f8      	ldr	r0, [r7, #12]
 8011050:	f7ff fe5d 	bl	8010d0e <enable_ref_spads>
 8011054:	4603      	mov	r3, r0
 8011056:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        currentSpadIndex, minimumSpadCount, &lastSpadIndex);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 801105a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801105e:	2b00      	cmp	r3, #0
 8011060:	d174      	bne.n	801114c <VL53L0X_perform_ref_spad_management+0x270>
    currentSpadIndex = lastSpadIndex;
 8011062:	69bb      	ldr	r3, [r7, #24]
 8011064:	653b      	str	r3, [r7, #80]	@ 0x50

    Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 8011066:	f107 0312 	add.w	r3, r7, #18
 801106a:	4619      	mov	r1, r3
 801106c:	68f8      	ldr	r0, [r7, #12]
 801106e:	f7ff fecb 	bl	8010e08 <perform_ref_signal_measurement>
 8011072:	4603      	mov	r3, r0
 8011074:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    if ((Status == VL53L0X_ERROR_NONE) && (peakSignalRateRef > targetRefRate)) {
 8011078:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801107c:	2b00      	cmp	r3, #0
 801107e:	d161      	bne.n	8011144 <VL53L0X_perform_ref_spad_management+0x268>
 8011080:	8a7b      	ldrh	r3, [r7, #18]
 8011082:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011084:	429a      	cmp	r2, r3
 8011086:	d25d      	bcs.n	8011144 <VL53L0X_perform_ref_spad_management+0x268>
      /* Signal rate measurement too high,
       * switch to APERTURE SPADs */

      for (index = 0; index < spadArraySize; index++)
 8011088:	2300      	movs	r3, #0
 801108a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801108c:	e009      	b.n	80110a2 <VL53L0X_perform_ref_spad_management+0x1c6>
        Dev->Data.SpadData.RefSpadEnables[index] = 0;
 801108e:	68fa      	ldr	r2, [r7, #12]
 8011090:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011092:	4413      	add	r3, r2
 8011094:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8011098:	2200      	movs	r2, #0
 801109a:	701a      	strb	r2, [r3, #0]
      for (index = 0; index < spadArraySize; index++)
 801109c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801109e:	3301      	adds	r3, #1
 80110a0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80110a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80110a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110a6:	429a      	cmp	r2, r3
 80110a8:	d3f1      	bcc.n	801108e <VL53L0X_perform_ref_spad_management+0x1b2>

      /* Increment to the first APERTURE spad */
      while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 80110aa:	e002      	b.n	80110b2 <VL53L0X_perform_ref_spad_management+0x1d6>
             (currentSpadIndex < maxSpadCount)) {
        currentSpadIndex++;
 80110ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80110ae:	3301      	adds	r3, #1
 80110b0:	653b      	str	r3, [r7, #80]	@ 0x50
      while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 80110b2:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 80110b6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80110b8:	4413      	add	r3, r2
 80110ba:	4618      	mov	r0, r3
 80110bc:	f7ff fdae 	bl	8010c1c <is_aperture>
 80110c0:	4603      	mov	r3, r0
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d103      	bne.n	80110ce <VL53L0X_perform_ref_spad_management+0x1f2>
 80110c6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80110c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80110ca:	429a      	cmp	r2, r3
 80110cc:	d3ee      	bcc.n	80110ac <VL53L0X_perform_ref_spad_management+0x1d0>
      }

      needAptSpads = 1;
 80110ce:	2301      	movs	r3, #1
 80110d0:	64fb      	str	r3, [r7, #76]	@ 0x4c

      Status = enable_ref_spads(
 80110d2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80110d4:	b2d9      	uxtb	r1, r3
          Dev, needAptSpads, Dev->Data.SpadData.RefGoodSpadMap,
 80110d6:	68fb      	ldr	r3, [r7, #12]
 80110d8:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
          Dev->Data.SpadData.RefSpadEnables, spadArraySize, startSelect,
 80110dc:	68fb      	ldr	r3, [r7, #12]
 80110de:	f503 7492 	add.w	r4, r3, #292	@ 0x124
      Status = enable_ref_spads(
 80110e2:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80110e6:	f107 0218 	add.w	r2, r7, #24
 80110ea:	9204      	str	r2, [sp, #16]
 80110ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80110ee:	9203      	str	r2, [sp, #12]
 80110f0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80110f2:	9202      	str	r2, [sp, #8]
 80110f4:	9301      	str	r3, [sp, #4]
 80110f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110f8:	9300      	str	r3, [sp, #0]
 80110fa:	4623      	mov	r3, r4
 80110fc:	4602      	mov	r2, r0
 80110fe:	68f8      	ldr	r0, [r7, #12]
 8011100:	f7ff fe05 	bl	8010d0e <enable_ref_spads>
 8011104:	4603      	mov	r3, r0
 8011106:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          currentSpadIndex, minimumSpadCount, &lastSpadIndex);

      if (Status == VL53L0X_ERROR_NONE) {
 801110a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801110e:	2b00      	cmp	r3, #0
 8011110:	d11b      	bne.n	801114a <VL53L0X_perform_ref_spad_management+0x26e>
        currentSpadIndex = lastSpadIndex;
 8011112:	69bb      	ldr	r3, [r7, #24]
 8011114:	653b      	str	r3, [r7, #80]	@ 0x50
        Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 8011116:	f107 0312 	add.w	r3, r7, #18
 801111a:	4619      	mov	r1, r3
 801111c:	68f8      	ldr	r0, [r7, #12]
 801111e:	f7ff fe73 	bl	8010e08 <perform_ref_signal_measurement>
 8011122:	4603      	mov	r3, r0
 8011124:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if ((Status == VL53L0X_ERROR_NONE) &&
 8011128:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801112c:	2b00      	cmp	r3, #0
 801112e:	d10c      	bne.n	801114a <VL53L0X_perform_ref_spad_management+0x26e>
            (peakSignalRateRef > targetRefRate)) {
 8011130:	8a7b      	ldrh	r3, [r7, #18]
        if ((Status == VL53L0X_ERROR_NONE) &&
 8011132:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011134:	429a      	cmp	r2, r3
 8011136:	d208      	bcs.n	801114a <VL53L0X_perform_ref_spad_management+0x26e>
           * setting the minimum number of
           * APERTURE spads. Can do no more
           * therefore set the min number of
           * aperture spads as the result.
           */
          isApertureSpads_int = 1;
 8011138:	2301      	movs	r3, #1
 801113a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
          refSpadCount_int = minimumSpadCount;
 801113e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011140:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if (Status == VL53L0X_ERROR_NONE) {
 8011142:	e002      	b.n	801114a <VL53L0X_perform_ref_spad_management+0x26e>
        }
      }
    } else {
      needAptSpads = 0;
 8011144:	2300      	movs	r3, #0
 8011146:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011148:	e000      	b.n	801114c <VL53L0X_perform_ref_spad_management+0x270>
      if (Status == VL53L0X_ERROR_NONE) {
 801114a:	bf00      	nop
    }
  }

  if ((Status == VL53L0X_ERROR_NONE) && (peakSignalRateRef < targetRefRate)) {
 801114c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011150:	2b00      	cmp	r3, #0
 8011152:	f040 80af 	bne.w	80112b4 <VL53L0X_perform_ref_spad_management+0x3d8>
 8011156:	8a7b      	ldrh	r3, [r7, #18]
 8011158:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801115a:	429a      	cmp	r2, r3
 801115c:	f240 80aa 	bls.w	80112b4 <VL53L0X_perform_ref_spad_management+0x3d8>
    /* At this point, the minimum number of either aperture
     * or non-aperture spads have been set. Proceed to add
     * spads and perform measurements until the target
     * reference is reached.
     */
    isApertureSpads_int = needAptSpads;
 8011160:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011162:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    refSpadCount_int = minimumSpadCount;
 8011166:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011168:	63fb      	str	r3, [r7, #60]	@ 0x3c

    memcpy(lastSpadArray, (const void *)Dev->Data.SpadData.RefSpadEnables,
 801116a:	68fb      	ldr	r3, [r7, #12]
 801116c:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8011170:	f107 031c 	add.w	r3, r7, #28
 8011174:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011176:	4618      	mov	r0, r3
 8011178:	f002 ffa2 	bl	80140c0 <memcpy>
           spadArraySize);
    lastSignalRateDiff = abs(peakSignalRateRef - targetRefRate);
 801117c:	8a7b      	ldrh	r3, [r7, #18]
 801117e:	461a      	mov	r2, r3
 8011180:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011182:	1ad3      	subs	r3, r2, r3
 8011184:	2b00      	cmp	r3, #0
 8011186:	bfb8      	it	lt
 8011188:	425b      	neglt	r3, r3
 801118a:	647b      	str	r3, [r7, #68]	@ 0x44
    complete = 0;
 801118c:	2300      	movs	r3, #0
 801118e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    while (!complete) {
 8011192:	e086      	b.n	80112a2 <VL53L0X_perform_ref_spad_management+0x3c6>
      get_next_good_spad(Dev->Data.SpadData.RefGoodSpadMap, spadArraySize,
 8011194:	68fb      	ldr	r3, [r7, #12]
 8011196:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
 801119a:	f107 0314 	add.w	r3, r7, #20
 801119e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80111a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80111a2:	f7ff fcdc 	bl	8010b5e <get_next_good_spad>
                         currentSpadIndex, &nextGoodSpad);

      if (nextGoodSpad == -1) {
 80111a6:	697b      	ldr	r3, [r7, #20]
 80111a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111ac:	d103      	bne.n	80111b6 <VL53L0X_perform_ref_spad_management+0x2da>
        Status = VL53L0X_ERROR_REF_SPAD_INIT;
 80111ae:	23ce      	movs	r3, #206	@ 0xce
 80111b0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        break;
 80111b4:	e07e      	b.n	80112b4 <VL53L0X_perform_ref_spad_management+0x3d8>
      }

      (refSpadCount_int)++;
 80111b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80111b8:	3301      	adds	r3, #1
 80111ba:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Cannot combine Aperture and Non-Aperture spads, so
       * ensure the current spad is of the correct type.
       */
      if (is_aperture((uint32_t)startSelect + nextGoodSpad) != needAptSpads) {
 80111bc:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80111c0:	697a      	ldr	r2, [r7, #20]
 80111c2:	4413      	add	r3, r2
 80111c4:	4618      	mov	r0, r3
 80111c6:	f7ff fd29 	bl	8010c1c <is_aperture>
 80111ca:	4603      	mov	r3, r0
 80111cc:	461a      	mov	r2, r3
 80111ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80111d0:	4293      	cmp	r3, r2
 80111d2:	d003      	beq.n	80111dc <VL53L0X_perform_ref_spad_management+0x300>
        Status = VL53L0X_ERROR_REF_SPAD_INIT;
 80111d4:	23ce      	movs	r3, #206	@ 0xce
 80111d6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        break;
 80111da:	e06b      	b.n	80112b4 <VL53L0X_perform_ref_spad_management+0x3d8>
      }

      currentSpadIndex = nextGoodSpad;
 80111dc:	697b      	ldr	r3, [r7, #20]
 80111de:	653b      	str	r3, [r7, #80]	@ 0x50
      Status = enable_spad_bit(Dev->Data.SpadData.RefSpadEnables, spadArraySize,
 80111e0:	68fb      	ldr	r3, [r7, #12]
 80111e2:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 80111e6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80111e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80111ea:	4618      	mov	r0, r3
 80111ec:	f7ff fd30 	bl	8010c50 <enable_spad_bit>
 80111f0:	4603      	mov	r3, r0
 80111f2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                               currentSpadIndex);

      if (Status == VL53L0X_ERROR_NONE) {
 80111f6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d10c      	bne.n	8011218 <VL53L0X_perform_ref_spad_management+0x33c>
        currentSpadIndex++;
 80111fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011200:	3301      	adds	r3, #1
 8011202:	653b      	str	r3, [r7, #80]	@ 0x50
        /* Proceed to apply the additional spad and
         * perform measurement. */
        Status = set_ref_spad_map(Dev, Dev->Data.SpadData.RefSpadEnables);
 8011204:	68fb      	ldr	r3, [r7, #12]
 8011206:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 801120a:	4619      	mov	r1, r3
 801120c:	68f8      	ldr	r0, [r7, #12]
 801120e:	f7ff fd58 	bl	8010cc2 <set_ref_spad_map>
 8011212:	4603      	mov	r3, r0
 8011214:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      }

      if (Status != VL53L0X_ERROR_NONE)
 8011218:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801121c:	2b00      	cmp	r3, #0
 801121e:	d146      	bne.n	80112ae <VL53L0X_perform_ref_spad_management+0x3d2>
        break;

      Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 8011220:	f107 0312 	add.w	r3, r7, #18
 8011224:	4619      	mov	r1, r3
 8011226:	68f8      	ldr	r0, [r7, #12]
 8011228:	f7ff fdee 	bl	8010e08 <perform_ref_signal_measurement>
 801122c:	4603      	mov	r3, r0
 801122e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

      if (Status != VL53L0X_ERROR_NONE)
 8011232:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011236:	2b00      	cmp	r3, #0
 8011238:	d13b      	bne.n	80112b2 <VL53L0X_perform_ref_spad_management+0x3d6>
        break;

      signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 801123a:	8a7b      	ldrh	r3, [r7, #18]
 801123c:	461a      	mov	r2, r3
 801123e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011240:	1ad3      	subs	r3, r2, r3
 8011242:	2b00      	cmp	r3, #0
 8011244:	bfb8      	it	lt
 8011246:	425b      	neglt	r3, r3
 8011248:	627b      	str	r3, [r7, #36]	@ 0x24

      if (peakSignalRateRef > targetRefRate) {
 801124a:	8a7b      	ldrh	r3, [r7, #18]
 801124c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801124e:	429a      	cmp	r2, r3
 8011250:	d21c      	bcs.n	801128c <VL53L0X_perform_ref_spad_management+0x3b0>
        /* Select the spad map that provides the
         * measurement closest to the target rate,
         * either above or below it.
         */
        if (signalRateDiff > lastSignalRateDiff) {
 8011252:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011254:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011256:	429a      	cmp	r2, r3
 8011258:	d914      	bls.n	8011284 <VL53L0X_perform_ref_spad_management+0x3a8>
          /* Previous spad map produced a closer
           * measurement, so choose this. */
          Status = set_ref_spad_map(Dev, lastSpadArray);
 801125a:	f107 031c 	add.w	r3, r7, #28
 801125e:	4619      	mov	r1, r3
 8011260:	68f8      	ldr	r0, [r7, #12]
 8011262:	f7ff fd2e 	bl	8010cc2 <set_ref_spad_map>
 8011266:	4603      	mov	r3, r0
 8011268:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          memcpy((void *)Dev->Data.SpadData.RefSpadEnables, lastSpadArray,
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8011272:	f107 011c 	add.w	r1, r7, #28
 8011276:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011278:	4618      	mov	r0, r3
 801127a:	f002 ff21 	bl	80140c0 <memcpy>
                 spadArraySize);

          (refSpadCount_int)--;
 801127e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011280:	3b01      	subs	r3, #1
 8011282:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        complete = 1;
 8011284:	2301      	movs	r3, #1
 8011286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801128a:	e00a      	b.n	80112a2 <VL53L0X_perform_ref_spad_management+0x3c6>
      } else {
        /* Continue to add spads */
        lastSignalRateDiff = signalRateDiff;
 801128c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801128e:	647b      	str	r3, [r7, #68]	@ 0x44
        memcpy(lastSpadArray, (const void *)Dev->Data.SpadData.RefSpadEnables,
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8011296:	f107 031c 	add.w	r3, r7, #28
 801129a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801129c:	4618      	mov	r0, r3
 801129e:	f002 ff0f 	bl	80140c0 <memcpy>
    while (!complete) {
 80112a2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	f43f af74 	beq.w	8011194 <VL53L0X_perform_ref_spad_management+0x2b8>
 80112ac:	e002      	b.n	80112b4 <VL53L0X_perform_ref_spad_management+0x3d8>
        break;
 80112ae:	bf00      	nop
 80112b0:	e000      	b.n	80112b4 <VL53L0X_perform_ref_spad_management+0x3d8>
        break;
 80112b2:	bf00      	nop
      }

    } /* while */
  }

  if (Status == VL53L0X_ERROR_NONE) {
 80112b4:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d115      	bne.n	80112e8 <VL53L0X_perform_ref_spad_management+0x40c>
    *refSpadCount = refSpadCount_int;
 80112bc:	68bb      	ldr	r3, [r7, #8]
 80112be:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80112c0:	601a      	str	r2, [r3, #0]
    *isApertureSpads = isApertureSpads_int;
 80112c2:	687b      	ldr	r3, [r7, #4]
 80112c4:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 80112c8:	701a      	strb	r2, [r3, #0]

    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80112ca:	68fb      	ldr	r3, [r7, #12]
 80112cc:	2201      	movs	r2, #1
 80112ce:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 80112d2:	68bb      	ldr	r3, [r7, #8]
 80112d4:	681b      	ldr	r3, [r3, #0]
 80112d6:	b2da      	uxtb	r2, r3
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
                                       (uint8_t)(*refSpadCount));
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType,
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	781a      	ldrb	r2, [r3, #0]
 80112e2:	68fb      	ldr	r3, [r7, #12]
 80112e4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                                       *isApertureSpads);
  }

  return Status;
 80112e8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 80112ec:	4618      	mov	r0, r3
 80112ee:	375c      	adds	r7, #92	@ 0x5c
 80112f0:	46bd      	mov	sp, r7
 80112f2:	bd90      	pop	{r4, r7, pc}

080112f4 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev, uint32_t count,
                                          uint8_t isApertureSpads) {
 80112f4:	b590      	push	{r4, r7, lr}
 80112f6:	b093      	sub	sp, #76	@ 0x4c
 80112f8:	af06      	add	r7, sp, #24
 80112fa:	60f8      	str	r0, [r7, #12]
 80112fc:	60b9      	str	r1, [r7, #8]
 80112fe:	4613      	mov	r3, r2
 8011300:	71fb      	strb	r3, [r7, #7]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011302:	2300      	movs	r3, #0
 8011304:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t currentSpadIndex = 0;
 8011308:	2300      	movs	r3, #0
 801130a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t startSelect = 0xB4;
 801130c:	23b4      	movs	r3, #180	@ 0xb4
 801130e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t spadArraySize = 6;
 8011312:	2306      	movs	r3, #6
 8011314:	61fb      	str	r3, [r7, #28]
  uint32_t maxSpadCount = 44;
 8011316:	232c      	movs	r3, #44	@ 0x2c
 8011318:	61bb      	str	r3, [r7, #24]
   * aperture or
   * non-aperture, as requested.
   * The good spad map will be applied.
   */

  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801131a:	2201      	movs	r2, #1
 801131c:	21ff      	movs	r1, #255	@ 0xff
 801131e:	68f8      	ldr	r0, [r7, #12]
 8011320:	f002 fc80 	bl	8013c24 <VL53L0X_WrByte>
 8011324:	4603      	mov	r3, r0
 8011326:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (Status == VL53L0X_ERROR_NONE)
 801132a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801132e:	2b00      	cmp	r3, #0
 8011330:	d107      	bne.n	8011342 <VL53L0X_set_reference_spads+0x4e>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8011332:	2200      	movs	r2, #0
 8011334:	214f      	movs	r1, #79	@ 0x4f
 8011336:	68f8      	ldr	r0, [r7, #12]
 8011338:	f002 fc74 	bl	8013c24 <VL53L0X_WrByte>
 801133c:	4603      	mov	r3, r0
 801133e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (Status == VL53L0X_ERROR_NONE)
 8011342:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011346:	2b00      	cmp	r3, #0
 8011348:	d107      	bne.n	801135a <VL53L0X_set_reference_spads+0x66>
    Status = VL53L0X_WrByte(
 801134a:	222c      	movs	r2, #44	@ 0x2c
 801134c:	214e      	movs	r1, #78	@ 0x4e
 801134e:	68f8      	ldr	r0, [r7, #12]
 8011350:	f002 fc68 	bl	8013c24 <VL53L0X_WrByte>
 8011354:	4603      	mov	r3, r0
 8011356:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        Dev, VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

  if (Status == VL53L0X_ERROR_NONE)
 801135a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801135e:	2b00      	cmp	r3, #0
 8011360:	d107      	bne.n	8011372 <VL53L0X_set_reference_spads+0x7e>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8011362:	2200      	movs	r2, #0
 8011364:	21ff      	movs	r1, #255	@ 0xff
 8011366:	68f8      	ldr	r0, [r7, #12]
 8011368:	f002 fc5c 	bl	8013c24 <VL53L0X_WrByte>
 801136c:	4603      	mov	r3, r0
 801136e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (Status == VL53L0X_ERROR_NONE)
 8011372:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011376:	2b00      	cmp	r3, #0
 8011378:	d109      	bne.n	801138e <VL53L0X_set_reference_spads+0x9a>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
 801137a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801137e:	461a      	mov	r2, r3
 8011380:	21b6      	movs	r1, #182	@ 0xb6
 8011382:	68f8      	ldr	r0, [r7, #12]
 8011384:	f002 fc4e 	bl	8013c24 <VL53L0X_WrByte>
 8011388:	4603      	mov	r3, r0
 801138a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                            startSelect);

  for (index = 0; index < spadArraySize; index++)
 801138e:	2300      	movs	r3, #0
 8011390:	627b      	str	r3, [r7, #36]	@ 0x24
 8011392:	e009      	b.n	80113a8 <VL53L0X_set_reference_spads+0xb4>
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8011394:	68fa      	ldr	r2, [r7, #12]
 8011396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011398:	4413      	add	r3, r2
 801139a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 801139e:	2200      	movs	r2, #0
 80113a0:	701a      	strb	r2, [r3, #0]
  for (index = 0; index < spadArraySize; index++)
 80113a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113a4:	3301      	adds	r3, #1
 80113a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80113a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80113aa:	69fb      	ldr	r3, [r7, #28]
 80113ac:	429a      	cmp	r2, r3
 80113ae:	d3f1      	bcc.n	8011394 <VL53L0X_set_reference_spads+0xa0>

  if (isApertureSpads) {
 80113b0:	79fb      	ldrb	r3, [r7, #7]
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	d011      	beq.n	80113da <VL53L0X_set_reference_spads+0xe6>
    /* Increment to the first APERTURE spad */
    while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 80113b6:	e002      	b.n	80113be <VL53L0X_set_reference_spads+0xca>
           (currentSpadIndex < maxSpadCount)) {
      currentSpadIndex++;
 80113b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113ba:	3301      	adds	r3, #1
 80113bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 80113be:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80113c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113c4:	4413      	add	r3, r2
 80113c6:	4618      	mov	r0, r3
 80113c8:	f7ff fc28 	bl	8010c1c <is_aperture>
 80113cc:	4603      	mov	r3, r0
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	d103      	bne.n	80113da <VL53L0X_set_reference_spads+0xe6>
 80113d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80113d4:	69bb      	ldr	r3, [r7, #24]
 80113d6:	429a      	cmp	r2, r3
 80113d8:	d3ee      	bcc.n	80113b8 <VL53L0X_set_reference_spads+0xc4>
    }
  }
  Status =
      enable_ref_spads(Dev, isApertureSpads, Dev->Data.SpadData.RefGoodSpadMap,
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
                       Dev->Data.SpadData.RefSpadEnables, spadArraySize,
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	f503 7492 	add.w	r4, r3, #292	@ 0x124
      enable_ref_spads(Dev, isApertureSpads, Dev->Data.SpadData.RefGoodSpadMap,
 80113e6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80113ea:	79f9      	ldrb	r1, [r7, #7]
 80113ec:	f107 0214 	add.w	r2, r7, #20
 80113f0:	9204      	str	r2, [sp, #16]
 80113f2:	68ba      	ldr	r2, [r7, #8]
 80113f4:	9203      	str	r2, [sp, #12]
 80113f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80113f8:	9202      	str	r2, [sp, #8]
 80113fa:	9301      	str	r3, [sp, #4]
 80113fc:	69fb      	ldr	r3, [r7, #28]
 80113fe:	9300      	str	r3, [sp, #0]
 8011400:	4623      	mov	r3, r4
 8011402:	4602      	mov	r2, r0
 8011404:	68f8      	ldr	r0, [r7, #12]
 8011406:	f7ff fc82 	bl	8010d0e <enable_ref_spads>
 801140a:	4603      	mov	r3, r0
 801140c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                       startSelect, currentSpadIndex, count, &lastSpadIndex);

  if (Status == VL53L0X_ERROR_NONE) {
 8011410:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011414:	2b00      	cmp	r3, #0
 8011416:	d10c      	bne.n	8011432 <VL53L0X_set_reference_spads+0x13e>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	2201      	movs	r2, #1
 801141c:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 8011420:	68bb      	ldr	r3, [r7, #8]
 8011422:	b2da      	uxtb	r2, r3
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
                                       (uint8_t)(count));
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType, isApertureSpads);
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	79fa      	ldrb	r2, [r7, #7]
 801142e:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  }

  return Status;
 8011432:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8011436:	4618      	mov	r0, r3
 8011438:	3734      	adds	r7, #52	@ 0x34
 801143a:	46bd      	mov	sp, r7
 801143c:	bd90      	pop	{r4, r7, pc}

0801143e <VL53L0X_perform_single_ref_calibration>:

  return Status;
}

VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
                                                     uint8_t vhv_init_byte) {
 801143e:	b580      	push	{r7, lr}
 8011440:	b084      	sub	sp, #16
 8011442:	af00      	add	r7, sp, #0
 8011444:	6078      	str	r0, [r7, #4]
 8011446:	460b      	mov	r3, r1
 8011448:	70fb      	strb	r3, [r7, #3]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801144a:	2300      	movs	r3, #0
 801144c:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 801144e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011452:	2b00      	cmp	r3, #0
 8011454:	d10a      	bne.n	801146c <VL53L0X_perform_single_ref_calibration+0x2e>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8011456:	78fb      	ldrb	r3, [r7, #3]
 8011458:	f043 0301 	orr.w	r3, r3, #1
 801145c:	b2db      	uxtb	r3, r3
 801145e:	461a      	mov	r2, r3
 8011460:	2100      	movs	r1, #0
 8011462:	6878      	ldr	r0, [r7, #4]
 8011464:	f002 fbde 	bl	8013c24 <VL53L0X_WrByte>
 8011468:	4603      	mov	r3, r0
 801146a:	73fb      	strb	r3, [r7, #15]
                       VL53L0X_REG_SYSRANGE_MODE_START_STOP | vhv_init_byte);

  if (Status == VL53L0X_ERROR_NONE)
 801146c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011470:	2b00      	cmp	r3, #0
 8011472:	d104      	bne.n	801147e <VL53L0X_perform_single_ref_calibration+0x40>
    Status = VL53L0X_measurement_poll_for_completion(Dev);
 8011474:	6878      	ldr	r0, [r7, #4]
 8011476:	f000 f9bf 	bl	80117f8 <VL53L0X_measurement_poll_for_completion>
 801147a:	4603      	mov	r3, r0
 801147c:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 801147e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011482:	2b00      	cmp	r3, #0
 8011484:	d105      	bne.n	8011492 <VL53L0X_perform_single_ref_calibration+0x54>
    Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8011486:	2100      	movs	r1, #0
 8011488:	6878      	ldr	r0, [r7, #4]
 801148a:	f7ff fac7 	bl	8010a1c <VL53L0X_ClearInterruptMask>
 801148e:	4603      	mov	r3, r0
 8011490:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 8011492:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011496:	2b00      	cmp	r3, #0
 8011498:	d106      	bne.n	80114a8 <VL53L0X_perform_single_ref_calibration+0x6a>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 801149a:	2200      	movs	r2, #0
 801149c:	2100      	movs	r1, #0
 801149e:	6878      	ldr	r0, [r7, #4]
 80114a0:	f002 fbc0 	bl	8013c24 <VL53L0X_WrByte>
 80114a4:	4603      	mov	r3, r0
 80114a6:	73fb      	strb	r3, [r7, #15]

  return Status;
 80114a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80114ac:	4618      	mov	r0, r3
 80114ae:	3710      	adds	r7, #16
 80114b0:	46bd      	mov	sp, r7
 80114b2:	bd80      	pop	{r7, pc}

080114b4 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(
    VL53L0X_DEV Dev, uint8_t read_not_write, uint8_t VhvSettings,
    uint8_t PhaseCal, uint8_t *pVhvSettings, uint8_t *pPhaseCal,
    const uint8_t vhv_enable, const uint8_t phase_enable) {
 80114b4:	b580      	push	{r7, lr}
 80114b6:	b084      	sub	sp, #16
 80114b8:	af00      	add	r7, sp, #0
 80114ba:	6078      	str	r0, [r7, #4]
 80114bc:	4608      	mov	r0, r1
 80114be:	4611      	mov	r1, r2
 80114c0:	461a      	mov	r2, r3
 80114c2:	4603      	mov	r3, r0
 80114c4:	70fb      	strb	r3, [r7, #3]
 80114c6:	460b      	mov	r3, r1
 80114c8:	70bb      	strb	r3, [r7, #2]
 80114ca:	4613      	mov	r3, r2
 80114cc:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80114ce:	2300      	movs	r3, #0
 80114d0:	73fb      	strb	r3, [r7, #15]
  uint8_t PhaseCalint = 0;
 80114d2:	2300      	movs	r3, #0
 80114d4:	73bb      	strb	r3, [r7, #14]

  /* Read VHV from device */
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80114d6:	2201      	movs	r2, #1
 80114d8:	21ff      	movs	r1, #255	@ 0xff
 80114da:	6878      	ldr	r0, [r7, #4]
 80114dc:	f002 fba2 	bl	8013c24 <VL53L0X_WrByte>
 80114e0:	4603      	mov	r3, r0
 80114e2:	461a      	mov	r2, r3
 80114e4:	7bfb      	ldrb	r3, [r7, #15]
 80114e6:	4313      	orrs	r3, r2
 80114e8:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80114ea:	2200      	movs	r2, #0
 80114ec:	2100      	movs	r1, #0
 80114ee:	6878      	ldr	r0, [r7, #4]
 80114f0:	f002 fb98 	bl	8013c24 <VL53L0X_WrByte>
 80114f4:	4603      	mov	r3, r0
 80114f6:	461a      	mov	r2, r3
 80114f8:	7bfb      	ldrb	r3, [r7, #15]
 80114fa:	4313      	orrs	r3, r2
 80114fc:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80114fe:	2200      	movs	r2, #0
 8011500:	21ff      	movs	r1, #255	@ 0xff
 8011502:	6878      	ldr	r0, [r7, #4]
 8011504:	f002 fb8e 	bl	8013c24 <VL53L0X_WrByte>
 8011508:	4603      	mov	r3, r0
 801150a:	461a      	mov	r2, r3
 801150c:	7bfb      	ldrb	r3, [r7, #15]
 801150e:	4313      	orrs	r3, r2
 8011510:	73fb      	strb	r3, [r7, #15]

  if (read_not_write) {
 8011512:	78fb      	ldrb	r3, [r7, #3]
 8011514:	2b00      	cmp	r3, #0
 8011516:	d01e      	beq.n	8011556 <VL53L0X_ref_calibration_io+0xa2>
    if (vhv_enable)
 8011518:	f897 3020 	ldrb.w	r3, [r7, #32]
 801151c:	2b00      	cmp	r3, #0
 801151e:	d009      	beq.n	8011534 <VL53L0X_ref_calibration_io+0x80>
      Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8011520:	69ba      	ldr	r2, [r7, #24]
 8011522:	21cb      	movs	r1, #203	@ 0xcb
 8011524:	6878      	ldr	r0, [r7, #4]
 8011526:	f002 fa7c 	bl	8013a22 <VL53L0X_RdByte>
 801152a:	4603      	mov	r3, r0
 801152c:	461a      	mov	r2, r3
 801152e:	7bfb      	ldrb	r3, [r7, #15]
 8011530:	4313      	orrs	r3, r2
 8011532:	73fb      	strb	r3, [r7, #15]
    if (phase_enable)
 8011534:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8011538:	2b00      	cmp	r3, #0
 801153a:	d02a      	beq.n	8011592 <VL53L0X_ref_calibration_io+0xde>
      Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 801153c:	f107 030e 	add.w	r3, r7, #14
 8011540:	461a      	mov	r2, r3
 8011542:	21ee      	movs	r1, #238	@ 0xee
 8011544:	6878      	ldr	r0, [r7, #4]
 8011546:	f002 fa6c 	bl	8013a22 <VL53L0X_RdByte>
 801154a:	4603      	mov	r3, r0
 801154c:	461a      	mov	r2, r3
 801154e:	7bfb      	ldrb	r3, [r7, #15]
 8011550:	4313      	orrs	r3, r2
 8011552:	73fb      	strb	r3, [r7, #15]
 8011554:	e01d      	b.n	8011592 <VL53L0X_ref_calibration_io+0xde>
  } else {
    if (vhv_enable)
 8011556:	f897 3020 	ldrb.w	r3, [r7, #32]
 801155a:	2b00      	cmp	r3, #0
 801155c:	d00a      	beq.n	8011574 <VL53L0X_ref_calibration_io+0xc0>
      Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 801155e:	78bb      	ldrb	r3, [r7, #2]
 8011560:	461a      	mov	r2, r3
 8011562:	21cb      	movs	r1, #203	@ 0xcb
 8011564:	6878      	ldr	r0, [r7, #4]
 8011566:	f002 fb5d 	bl	8013c24 <VL53L0X_WrByte>
 801156a:	4603      	mov	r3, r0
 801156c:	461a      	mov	r2, r3
 801156e:	7bfb      	ldrb	r3, [r7, #15]
 8011570:	4313      	orrs	r3, r2
 8011572:	73fb      	strb	r3, [r7, #15]
    if (phase_enable)
 8011574:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8011578:	2b00      	cmp	r3, #0
 801157a:	d00a      	beq.n	8011592 <VL53L0X_ref_calibration_io+0xde>
      Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 801157c:	787b      	ldrb	r3, [r7, #1]
 801157e:	2280      	movs	r2, #128	@ 0x80
 8011580:	21ee      	movs	r1, #238	@ 0xee
 8011582:	6878      	ldr	r0, [r7, #4]
 8011584:	f002 fb9e 	bl	8013cc4 <VL53L0X_UpdateByte>
 8011588:	4603      	mov	r3, r0
 801158a:	461a      	mov	r2, r3
 801158c:	7bfb      	ldrb	r3, [r7, #15]
 801158e:	4313      	orrs	r3, r2
 8011590:	73fb      	strb	r3, [r7, #15]
  }

  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011592:	2201      	movs	r2, #1
 8011594:	21ff      	movs	r1, #255	@ 0xff
 8011596:	6878      	ldr	r0, [r7, #4]
 8011598:	f002 fb44 	bl	8013c24 <VL53L0X_WrByte>
 801159c:	4603      	mov	r3, r0
 801159e:	461a      	mov	r2, r3
 80115a0:	7bfb      	ldrb	r3, [r7, #15]
 80115a2:	4313      	orrs	r3, r2
 80115a4:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 80115a6:	2201      	movs	r2, #1
 80115a8:	2100      	movs	r1, #0
 80115aa:	6878      	ldr	r0, [r7, #4]
 80115ac:	f002 fb3a 	bl	8013c24 <VL53L0X_WrByte>
 80115b0:	4603      	mov	r3, r0
 80115b2:	461a      	mov	r2, r3
 80115b4:	7bfb      	ldrb	r3, [r7, #15]
 80115b6:	4313      	orrs	r3, r2
 80115b8:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80115ba:	2200      	movs	r2, #0
 80115bc:	21ff      	movs	r1, #255	@ 0xff
 80115be:	6878      	ldr	r0, [r7, #4]
 80115c0:	f002 fb30 	bl	8013c24 <VL53L0X_WrByte>
 80115c4:	4603      	mov	r3, r0
 80115c6:	461a      	mov	r2, r3
 80115c8:	7bfb      	ldrb	r3, [r7, #15]
 80115ca:	4313      	orrs	r3, r2
 80115cc:	73fb      	strb	r3, [r7, #15]

  *pPhaseCal = (uint8_t)(PhaseCalint & 0xEF);
 80115ce:	7bbb      	ldrb	r3, [r7, #14]
 80115d0:	f023 0310 	bic.w	r3, r3, #16
 80115d4:	b2da      	uxtb	r2, r3
 80115d6:	69fb      	ldr	r3, [r7, #28]
 80115d8:	701a      	strb	r2, [r3, #0]

  return Status;
 80115da:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80115de:	4618      	mov	r0, r3
 80115e0:	3710      	adds	r7, #16
 80115e2:	46bd      	mov	sp, r7
 80115e4:	bd80      	pop	{r7, pc}

080115e6 <VL53L0X_perform_vhv_calibration>:

VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
                                              uint8_t *pVhvSettings,
                                              const uint8_t get_data_enable,
                                              const uint8_t restore_config) {
 80115e6:	b580      	push	{r7, lr}
 80115e8:	b08a      	sub	sp, #40	@ 0x28
 80115ea:	af04      	add	r7, sp, #16
 80115ec:	60f8      	str	r0, [r7, #12]
 80115ee:	60b9      	str	r1, [r7, #8]
 80115f0:	4611      	mov	r1, r2
 80115f2:	461a      	mov	r2, r3
 80115f4:	460b      	mov	r3, r1
 80115f6:	71fb      	strb	r3, [r7, #7]
 80115f8:	4613      	mov	r3, r2
 80115fa:	71bb      	strb	r3, [r7, #6]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80115fc:	2300      	movs	r3, #0
 80115fe:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 8011600:	2300      	movs	r3, #0
 8011602:	75bb      	strb	r3, [r7, #22]
  uint8_t VhvSettings = 0;
 8011604:	2300      	movs	r3, #0
 8011606:	757b      	strb	r3, [r7, #21]
  uint8_t PhaseCal = 0;
 8011608:	2300      	movs	r3, #0
 801160a:	753b      	strb	r3, [r7, #20]
  uint8_t PhaseCalInt = 0;
 801160c:	2300      	movs	r3, #0
 801160e:	74fb      	strb	r3, [r7, #19]

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  if (restore_config)
 8011610:	79bb      	ldrb	r3, [r7, #6]
 8011612:	2b00      	cmp	r3, #0
 8011614:	d003      	beq.n	801161e <VL53L0X_perform_vhv_calibration+0x38>
    SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8011616:	68fb      	ldr	r3, [r7, #12]
 8011618:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801161c:	75bb      	strb	r3, [r7, #22]

  /* Run VHV */
  Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 801161e:	2201      	movs	r2, #1
 8011620:	2101      	movs	r1, #1
 8011622:	68f8      	ldr	r0, [r7, #12]
 8011624:	f002 fafe 	bl	8013c24 <VL53L0X_WrByte>
 8011628:	4603      	mov	r3, r0
 801162a:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE)
 801162c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011630:	2b00      	cmp	r3, #0
 8011632:	d105      	bne.n	8011640 <VL53L0X_perform_vhv_calibration+0x5a>
    Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8011634:	2140      	movs	r1, #64	@ 0x40
 8011636:	68f8      	ldr	r0, [r7, #12]
 8011638:	f7ff ff01 	bl	801143e <VL53L0X_perform_single_ref_calibration>
 801163c:	4603      	mov	r3, r0
 801163e:	75fb      	strb	r3, [r7, #23]

  /* Read VHV from device */
  if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8011640:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011644:	2b00      	cmp	r3, #0
 8011646:	d115      	bne.n	8011674 <VL53L0X_perform_vhv_calibration+0x8e>
 8011648:	79fb      	ldrb	r3, [r7, #7]
 801164a:	2b01      	cmp	r3, #1
 801164c:	d112      	bne.n	8011674 <VL53L0X_perform_vhv_calibration+0x8e>
    Status = VL53L0X_ref_calibration_io(Dev, 1, VhvSettings,
 801164e:	7d39      	ldrb	r1, [r7, #20]
 8011650:	7d7a      	ldrb	r2, [r7, #21]
 8011652:	2300      	movs	r3, #0
 8011654:	9303      	str	r3, [sp, #12]
 8011656:	2301      	movs	r3, #1
 8011658:	9302      	str	r3, [sp, #8]
 801165a:	f107 0313 	add.w	r3, r7, #19
 801165e:	9301      	str	r3, [sp, #4]
 8011660:	68bb      	ldr	r3, [r7, #8]
 8011662:	9300      	str	r3, [sp, #0]
 8011664:	460b      	mov	r3, r1
 8011666:	2101      	movs	r1, #1
 8011668:	68f8      	ldr	r0, [r7, #12]
 801166a:	f7ff ff23 	bl	80114b4 <VL53L0X_ref_calibration_io>
 801166e:	4603      	mov	r3, r0
 8011670:	75fb      	strb	r3, [r7, #23]
 8011672:	e002      	b.n	801167a <VL53L0X_perform_vhv_calibration+0x94>
                                        PhaseCal, /* Not used here */
                                        pVhvSettings, &PhaseCalInt, 1, 0);
  } else
    *pVhvSettings = 0;
 8011674:	68bb      	ldr	r3, [r7, #8]
 8011676:	2200      	movs	r2, #0
 8011678:	701a      	strb	r2, [r3, #0]

  if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 801167a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801167e:	2b00      	cmp	r3, #0
 8011680:	d112      	bne.n	80116a8 <VL53L0X_perform_vhv_calibration+0xc2>
 8011682:	79bb      	ldrb	r3, [r7, #6]
 8011684:	2b00      	cmp	r3, #0
 8011686:	d00f      	beq.n	80116a8 <VL53L0X_perform_vhv_calibration+0xc2>
    /* restore the previous Sequence Config */
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 8011688:	7dbb      	ldrb	r3, [r7, #22]
 801168a:	461a      	mov	r2, r3
 801168c:	2101      	movs	r1, #1
 801168e:	68f8      	ldr	r0, [r7, #12]
 8011690:	f002 fac8 	bl	8013c24 <VL53L0X_WrByte>
 8011694:	4603      	mov	r3, r0
 8011696:	75fb      	strb	r3, [r7, #23]
    if (Status == VL53L0X_ERROR_NONE)
 8011698:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801169c:	2b00      	cmp	r3, #0
 801169e:	d103      	bne.n	80116a8 <VL53L0X_perform_vhv_calibration+0xc2>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	7dba      	ldrb	r2, [r7, #22]
 80116a4:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return Status;
 80116a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80116ac:	4618      	mov	r0, r3
 80116ae:	3718      	adds	r7, #24
 80116b0:	46bd      	mov	sp, r7
 80116b2:	bd80      	pop	{r7, pc}

080116b4 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
                                                uint8_t *pPhaseCal,
                                                const uint8_t get_data_enable,
                                                const uint8_t restore_config) {
 80116b4:	b580      	push	{r7, lr}
 80116b6:	b08a      	sub	sp, #40	@ 0x28
 80116b8:	af04      	add	r7, sp, #16
 80116ba:	60f8      	str	r0, [r7, #12]
 80116bc:	60b9      	str	r1, [r7, #8]
 80116be:	4611      	mov	r1, r2
 80116c0:	461a      	mov	r2, r3
 80116c2:	460b      	mov	r3, r1
 80116c4:	71fb      	strb	r3, [r7, #7]
 80116c6:	4613      	mov	r3, r2
 80116c8:	71bb      	strb	r3, [r7, #6]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80116ca:	2300      	movs	r3, #0
 80116cc:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 80116ce:	2300      	movs	r3, #0
 80116d0:	75bb      	strb	r3, [r7, #22]
  uint8_t VhvSettings = 0;
 80116d2:	2300      	movs	r3, #0
 80116d4:	757b      	strb	r3, [r7, #21]
  uint8_t PhaseCal = 0;
 80116d6:	2300      	movs	r3, #0
 80116d8:	753b      	strb	r3, [r7, #20]

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  if (restore_config)
 80116da:	79bb      	ldrb	r3, [r7, #6]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d003      	beq.n	80116e8 <VL53L0X_perform_phase_calibration+0x34>
    SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80116e0:	68fb      	ldr	r3, [r7, #12]
 80116e2:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80116e6:	75bb      	strb	r3, [r7, #22]

  /* Run PhaseCal */
  Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 80116e8:	2202      	movs	r2, #2
 80116ea:	2101      	movs	r1, #1
 80116ec:	68f8      	ldr	r0, [r7, #12]
 80116ee:	f002 fa99 	bl	8013c24 <VL53L0X_WrByte>
 80116f2:	4603      	mov	r3, r0
 80116f4:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE)
 80116f6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d105      	bne.n	801170a <VL53L0X_perform_phase_calibration+0x56>
    Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 80116fe:	2100      	movs	r1, #0
 8011700:	68f8      	ldr	r0, [r7, #12]
 8011702:	f7ff fe9c 	bl	801143e <VL53L0X_perform_single_ref_calibration>
 8011706:	4603      	mov	r3, r0
 8011708:	75fb      	strb	r3, [r7, #23]

  /* Read PhaseCal from device */
  if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 801170a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801170e:	2b00      	cmp	r3, #0
 8011710:	d115      	bne.n	801173e <VL53L0X_perform_phase_calibration+0x8a>
 8011712:	79fb      	ldrb	r3, [r7, #7]
 8011714:	2b01      	cmp	r3, #1
 8011716:	d112      	bne.n	801173e <VL53L0X_perform_phase_calibration+0x8a>
    Status = VL53L0X_ref_calibration_io(Dev, 1, VhvSettings,
 8011718:	7d39      	ldrb	r1, [r7, #20]
 801171a:	7d7a      	ldrb	r2, [r7, #21]
 801171c:	2301      	movs	r3, #1
 801171e:	9303      	str	r3, [sp, #12]
 8011720:	2300      	movs	r3, #0
 8011722:	9302      	str	r3, [sp, #8]
 8011724:	68bb      	ldr	r3, [r7, #8]
 8011726:	9301      	str	r3, [sp, #4]
 8011728:	f107 0313 	add.w	r3, r7, #19
 801172c:	9300      	str	r3, [sp, #0]
 801172e:	460b      	mov	r3, r1
 8011730:	2101      	movs	r1, #1
 8011732:	68f8      	ldr	r0, [r7, #12]
 8011734:	f7ff febe 	bl	80114b4 <VL53L0X_ref_calibration_io>
 8011738:	4603      	mov	r3, r0
 801173a:	75fb      	strb	r3, [r7, #23]
 801173c:	e002      	b.n	8011744 <VL53L0X_perform_phase_calibration+0x90>
                                        PhaseCal, /* Not used here */
                                        &VhvSettingsint, pPhaseCal, 0, 1);
  } else
    *pPhaseCal = 0;
 801173e:	68bb      	ldr	r3, [r7, #8]
 8011740:	2200      	movs	r2, #0
 8011742:	701a      	strb	r2, [r3, #0]

  if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8011744:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011748:	2b00      	cmp	r3, #0
 801174a:	d112      	bne.n	8011772 <VL53L0X_perform_phase_calibration+0xbe>
 801174c:	79bb      	ldrb	r3, [r7, #6]
 801174e:	2b00      	cmp	r3, #0
 8011750:	d00f      	beq.n	8011772 <VL53L0X_perform_phase_calibration+0xbe>
    /* restore the previous Sequence Config */
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 8011752:	7dbb      	ldrb	r3, [r7, #22]
 8011754:	461a      	mov	r2, r3
 8011756:	2101      	movs	r1, #1
 8011758:	68f8      	ldr	r0, [r7, #12]
 801175a:	f002 fa63 	bl	8013c24 <VL53L0X_WrByte>
 801175e:	4603      	mov	r3, r0
 8011760:	75fb      	strb	r3, [r7, #23]
    if (Status == VL53L0X_ERROR_NONE)
 8011762:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011766:	2b00      	cmp	r3, #0
 8011768:	d103      	bne.n	8011772 <VL53L0X_perform_phase_calibration+0xbe>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	7dba      	ldrb	r2, [r7, #22]
 801176e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return Status;
 8011772:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011776:	4618      	mov	r0, r3
 8011778:	3718      	adds	r7, #24
 801177a:	46bd      	mov	sp, r7
 801177c:	bd80      	pop	{r7, pc}

0801177e <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
                                              uint8_t *pVhvSettings,
                                              uint8_t *pPhaseCal,
                                              uint8_t get_data_enable) {
 801177e:	b580      	push	{r7, lr}
 8011780:	b086      	sub	sp, #24
 8011782:	af00      	add	r7, sp, #0
 8011784:	60f8      	str	r0, [r7, #12]
 8011786:	60b9      	str	r1, [r7, #8]
 8011788:	607a      	str	r2, [r7, #4]
 801178a:	70fb      	strb	r3, [r7, #3]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801178c:	2300      	movs	r3, #0
 801178e:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 8011790:	2300      	movs	r3, #0
 8011792:	75bb      	strb	r3, [r7, #22]

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8011794:	68fb      	ldr	r3, [r7, #12]
 8011796:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801179a:	75bb      	strb	r3, [r7, #22]

  /* In the following function we don't save the config to optimize
   * writes on device. Config is saved and restored only once. */
  Status =
      VL53L0X_perform_vhv_calibration(Dev, pVhvSettings, get_data_enable, 0);
 801179c:	78fa      	ldrb	r2, [r7, #3]
 801179e:	2300      	movs	r3, #0
 80117a0:	68b9      	ldr	r1, [r7, #8]
 80117a2:	68f8      	ldr	r0, [r7, #12]
 80117a4:	f7ff ff1f 	bl	80115e6 <VL53L0X_perform_vhv_calibration>
 80117a8:	4603      	mov	r3, r0
 80117aa:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE)
 80117ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	d107      	bne.n	80117c4 <VL53L0X_perform_ref_calibration+0x46>
    Status =
        VL53L0X_perform_phase_calibration(Dev, pPhaseCal, get_data_enable, 0);
 80117b4:	78fa      	ldrb	r2, [r7, #3]
 80117b6:	2300      	movs	r3, #0
 80117b8:	6879      	ldr	r1, [r7, #4]
 80117ba:	68f8      	ldr	r0, [r7, #12]
 80117bc:	f7ff ff7a 	bl	80116b4 <VL53L0X_perform_phase_calibration>
 80117c0:	4603      	mov	r3, r0
 80117c2:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE) {
 80117c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	d10f      	bne.n	80117ec <VL53L0X_perform_ref_calibration+0x6e>
    /* restore the previous Sequence Config */
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 80117cc:	7dbb      	ldrb	r3, [r7, #22]
 80117ce:	461a      	mov	r2, r3
 80117d0:	2101      	movs	r1, #1
 80117d2:	68f8      	ldr	r0, [r7, #12]
 80117d4:	f002 fa26 	bl	8013c24 <VL53L0X_WrByte>
 80117d8:	4603      	mov	r3, r0
 80117da:	75fb      	strb	r3, [r7, #23]
    if (Status == VL53L0X_ERROR_NONE)
 80117dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d103      	bne.n	80117ec <VL53L0X_perform_ref_calibration+0x6e>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	7dba      	ldrb	r2, [r7, #22]
 80117e8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return Status;
 80117ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80117f0:	4618      	mov	r0, r3
 80117f2:	3718      	adds	r7, #24
 80117f4:	46bd      	mov	sp, r7
 80117f6:	bd80      	pop	{r7, pc}

080117f8 <VL53L0X_measurement_poll_for_completion>:
    data[mirrorIndex] = tempData;
  }
  return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev) {
 80117f8:	b580      	push	{r7, lr}
 80117fa:	b086      	sub	sp, #24
 80117fc:	af00      	add	r7, sp, #0
 80117fe:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011800:	2300      	movs	r3, #0
 8011802:	75fb      	strb	r3, [r7, #23]
  uint8_t NewDataReady = 0;
 8011804:	2300      	movs	r3, #0
 8011806:	73fb      	strb	r3, [r7, #15]
  uint32_t LoopNb;

  LoopNb = 0;
 8011808:	2300      	movs	r3, #0
 801180a:	613b      	str	r3, [r7, #16]

  do {
    Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 801180c:	f107 030f 	add.w	r3, r7, #15
 8011810:	4619      	mov	r1, r3
 8011812:	6878      	ldr	r0, [r7, #4]
 8011814:	f7fe fe20 	bl	8010458 <VL53L0X_GetMeasurementDataReady>
 8011818:	4603      	mov	r3, r0
 801181a:	75fb      	strb	r3, [r7, #23]
    if (Status != 0)
 801181c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011820:	2b00      	cmp	r3, #0
 8011822:	d10f      	bne.n	8011844 <VL53L0X_measurement_poll_for_completion+0x4c>
      break; /* the error is set */

    if (NewDataReady == 1)
 8011824:	7bfb      	ldrb	r3, [r7, #15]
 8011826:	2b01      	cmp	r3, #1
 8011828:	d00e      	beq.n	8011848 <VL53L0X_measurement_poll_for_completion+0x50>
      break; /* done note that status == 0 */

    LoopNb++;
 801182a:	693b      	ldr	r3, [r7, #16]
 801182c:	3301      	adds	r3, #1
 801182e:	613b      	str	r3, [r7, #16]
    if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8011830:	693b      	ldr	r3, [r7, #16]
 8011832:	2bc7      	cmp	r3, #199	@ 0xc7
 8011834:	d902      	bls.n	801183c <VL53L0X_measurement_poll_for_completion+0x44>
      Status = VL53L0X_ERROR_TIME_OUT;
 8011836:	23f9      	movs	r3, #249	@ 0xf9
 8011838:	75fb      	strb	r3, [r7, #23]
      break;
 801183a:	e006      	b.n	801184a <VL53L0X_measurement_poll_for_completion+0x52>
    }

    VL53L0X_PollingDelay(Dev);
 801183c:	6878      	ldr	r0, [r7, #4]
 801183e:	f002 fa75 	bl	8013d2c <VL53L0X_PollingDelay>
    Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8011842:	e7e3      	b.n	801180c <VL53L0X_measurement_poll_for_completion+0x14>
      break; /* the error is set */
 8011844:	bf00      	nop
 8011846:	e000      	b.n	801184a <VL53L0X_measurement_poll_for_completion+0x52>
      break; /* done note that status == 0 */
 8011848:	bf00      	nop
  } while (1);

  return Status;
 801184a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801184e:	4618      	mov	r0, r3
 8011850:	3718      	adds	r7, #24
 8011852:	46bd      	mov	sp, r7
 8011854:	bd80      	pop	{r7, pc}

08011856 <VL53L0X_decode_vcsel_period>:

uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg) {
 8011856:	b480      	push	{r7}
 8011858:	b085      	sub	sp, #20
 801185a:	af00      	add	r7, sp, #0
 801185c:	4603      	mov	r3, r0
 801185e:	71fb      	strb	r3, [r7, #7]
  /*!
   * Converts the encoded VCSEL period register value into the real
   * period in PLL clocks
   */

  uint8_t vcsel_period_pclks = 0;
 8011860:	2300      	movs	r3, #0
 8011862:	73fb      	strb	r3, [r7, #15]

  vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8011864:	79fb      	ldrb	r3, [r7, #7]
 8011866:	3301      	adds	r3, #1
 8011868:	b2db      	uxtb	r3, r3
 801186a:	005b      	lsls	r3, r3, #1
 801186c:	73fb      	strb	r3, [r7, #15]

  return vcsel_period_pclks;
 801186e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011870:	4618      	mov	r0, r3
 8011872:	3714      	adds	r7, #20
 8011874:	46bd      	mov	sp, r7
 8011876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801187a:	4770      	bx	lr

0801187c <VL53L0X_isqrt>:
  vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;

  return vcsel_period_reg;
}

uint32_t VL53L0X_isqrt(uint32_t num) {
 801187c:	b480      	push	{r7}
 801187e:	b085      	sub	sp, #20
 8011880:	af00      	add	r7, sp, #0
 8011882:	6078      	str	r0, [r7, #4]
   * Implements an integer square root
   *
   * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
   */

  uint32_t res = 0;
 8011884:	2300      	movs	r3, #0
 8011886:	60fb      	str	r3, [r7, #12]
  uint32_t bit = 1 << 30;
 8011888:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801188c:	60bb      	str	r3, [r7, #8]
  /* The second-to-top bit is set:
   *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

  /* "bit" starts at the highest power of four <= the argument. */
  while (bit > num)
 801188e:	e002      	b.n	8011896 <VL53L0X_isqrt+0x1a>
    bit >>= 2;
 8011890:	68bb      	ldr	r3, [r7, #8]
 8011892:	089b      	lsrs	r3, r3, #2
 8011894:	60bb      	str	r3, [r7, #8]
  while (bit > num)
 8011896:	68ba      	ldr	r2, [r7, #8]
 8011898:	687b      	ldr	r3, [r7, #4]
 801189a:	429a      	cmp	r2, r3
 801189c:	d8f8      	bhi.n	8011890 <VL53L0X_isqrt+0x14>

  while (bit != 0) {
 801189e:	e017      	b.n	80118d0 <VL53L0X_isqrt+0x54>
    if (num >= res + bit) {
 80118a0:	68fa      	ldr	r2, [r7, #12]
 80118a2:	68bb      	ldr	r3, [r7, #8]
 80118a4:	4413      	add	r3, r2
 80118a6:	687a      	ldr	r2, [r7, #4]
 80118a8:	429a      	cmp	r2, r3
 80118aa:	d30b      	bcc.n	80118c4 <VL53L0X_isqrt+0x48>
      num -= res + bit;
 80118ac:	68fa      	ldr	r2, [r7, #12]
 80118ae:	68bb      	ldr	r3, [r7, #8]
 80118b0:	4413      	add	r3, r2
 80118b2:	687a      	ldr	r2, [r7, #4]
 80118b4:	1ad3      	subs	r3, r2, r3
 80118b6:	607b      	str	r3, [r7, #4]
      res = (res >> 1) + bit;
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	085b      	lsrs	r3, r3, #1
 80118bc:	68ba      	ldr	r2, [r7, #8]
 80118be:	4413      	add	r3, r2
 80118c0:	60fb      	str	r3, [r7, #12]
 80118c2:	e002      	b.n	80118ca <VL53L0X_isqrt+0x4e>
    } else
      res >>= 1;
 80118c4:	68fb      	ldr	r3, [r7, #12]
 80118c6:	085b      	lsrs	r3, r3, #1
 80118c8:	60fb      	str	r3, [r7, #12]

    bit >>= 2;
 80118ca:	68bb      	ldr	r3, [r7, #8]
 80118cc:	089b      	lsrs	r3, r3, #2
 80118ce:	60bb      	str	r3, [r7, #8]
  while (bit != 0) {
 80118d0:	68bb      	ldr	r3, [r7, #8]
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d1e4      	bne.n	80118a0 <VL53L0X_isqrt+0x24>
  }

  return res;
 80118d6:	68fb      	ldr	r3, [r7, #12]
}
 80118d8:	4618      	mov	r0, r3
 80118da:	3714      	adds	r7, #20
 80118dc:	46bd      	mov	sp, r7
 80118de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118e2:	4770      	bx	lr

080118e4 <VL53L0X_device_read_strobe>:
    res = VL53L0X_isqrt(a * a + b * b);

  return res;
}

VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev) {
 80118e4:	b580      	push	{r7, lr}
 80118e6:	b086      	sub	sp, #24
 80118e8:	af00      	add	r7, sp, #0
 80118ea:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80118ec:	2300      	movs	r3, #0
 80118ee:	75fb      	strb	r3, [r7, #23]
  uint8_t strobe;
  uint32_t LoopNb;

  Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 80118f0:	2200      	movs	r2, #0
 80118f2:	2183      	movs	r1, #131	@ 0x83
 80118f4:	6878      	ldr	r0, [r7, #4]
 80118f6:	f002 f995 	bl	8013c24 <VL53L0X_WrByte>
 80118fa:	4603      	mov	r3, r0
 80118fc:	461a      	mov	r2, r3
 80118fe:	7dfb      	ldrb	r3, [r7, #23]
 8011900:	4313      	orrs	r3, r2
 8011902:	75fb      	strb	r3, [r7, #23]

  /* polling
   * use timeout to avoid deadlock*/
  if (Status == VL53L0X_ERROR_NONE) {
 8011904:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011908:	2b00      	cmp	r3, #0
 801190a:	d11c      	bne.n	8011946 <VL53L0X_device_read_strobe+0x62>
    LoopNb = 0;
 801190c:	2300      	movs	r3, #0
 801190e:	613b      	str	r3, [r7, #16]
    do {
      Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8011910:	f107 030f 	add.w	r3, r7, #15
 8011914:	461a      	mov	r2, r3
 8011916:	2183      	movs	r1, #131	@ 0x83
 8011918:	6878      	ldr	r0, [r7, #4]
 801191a:	f002 f882 	bl	8013a22 <VL53L0X_RdByte>
 801191e:	4603      	mov	r3, r0
 8011920:	75fb      	strb	r3, [r7, #23]
      if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8011922:	7bfb      	ldrb	r3, [r7, #15]
 8011924:	2b00      	cmp	r3, #0
 8011926:	d109      	bne.n	801193c <VL53L0X_device_read_strobe+0x58>
 8011928:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801192c:	2b00      	cmp	r3, #0
 801192e:	d105      	bne.n	801193c <VL53L0X_device_read_strobe+0x58>
        break;

      LoopNb = LoopNb + 1;
 8011930:	693b      	ldr	r3, [r7, #16]
 8011932:	3301      	adds	r3, #1
 8011934:	613b      	str	r3, [r7, #16]
    } while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8011936:	693b      	ldr	r3, [r7, #16]
 8011938:	2bc7      	cmp	r3, #199	@ 0xc7
 801193a:	d9e9      	bls.n	8011910 <VL53L0X_device_read_strobe+0x2c>

    if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 801193c:	693b      	ldr	r3, [r7, #16]
 801193e:	2bc7      	cmp	r3, #199	@ 0xc7
 8011940:	d901      	bls.n	8011946 <VL53L0X_device_read_strobe+0x62>
      Status = VL53L0X_ERROR_TIME_OUT;
 8011942:	23f9      	movs	r3, #249	@ 0xf9
 8011944:	75fb      	strb	r3, [r7, #23]
  }

  Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8011946:	2201      	movs	r2, #1
 8011948:	2183      	movs	r1, #131	@ 0x83
 801194a:	6878      	ldr	r0, [r7, #4]
 801194c:	f002 f96a 	bl	8013c24 <VL53L0X_WrByte>
 8011950:	4603      	mov	r3, r0
 8011952:	461a      	mov	r2, r3
 8011954:	7dfb      	ldrb	r3, [r7, #23]
 8011956:	4313      	orrs	r3, r2
 8011958:	75fb      	strb	r3, [r7, #23]

  return Status;
 801195a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801195e:	4618      	mov	r0, r3
 8011960:	3718      	adds	r7, #24
 8011962:	46bd      	mov	sp, r7
 8011964:	bd80      	pop	{r7, pc}

08011966 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option) {
 8011966:	b580      	push	{r7, lr}
 8011968:	b098      	sub	sp, #96	@ 0x60
 801196a:	af00      	add	r7, sp, #0
 801196c:	6078      	str	r0, [r7, #4]
 801196e:	460b      	mov	r3, r1
 8011970:	70fb      	strb	r3, [r7, #3]

  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011972:	2300      	movs	r3, #0
 8011974:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint8_t byte;
  uint32_t TmpDWord;
  uint8_t ModuleId;
  uint8_t Revision;
  uint8_t ReferenceSpadCount = 0;
 8011978:	2300      	movs	r3, #0
 801197a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  uint8_t ReferenceSpadType = 0;
 801197e:	2300      	movs	r3, #0
 8011980:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  uint32_t PartUIDUpper = 0;
 8011984:	2300      	movs	r3, #0
 8011986:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t PartUIDLower = 0;
 8011988:	2300      	movs	r3, #0
 801198a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t OffsetFixed1104_mm = 0;
 801198c:	2300      	movs	r3, #0
 801198e:	64bb      	str	r3, [r7, #72]	@ 0x48
  int16_t OffsetMicroMeters = 0;
 8011990:	2300      	movs	r3, #0
 8011992:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
  uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8011996:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 801199a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t DistMeasFixed1104_400_mm = 0;
 801199c:	2300      	movs	r3, #0
 801199e:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t SignalRateMeasFixed1104_400_mm = 0;
 80119a0:	2300      	movs	r3, #0
 80119a2:	653b      	str	r3, [r7, #80]	@ 0x50
  char ProductId[19];
  char *ProductId_tmp;
  uint8_t ReadDataFromDeviceDone;
  FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 80119a4:	2300      	movs	r3, #0
 80119a6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t NvmRefGoodSpadMap[VL53L0X_REF_SPAD_BUFFER_SIZE];
  int i;

  ReadDataFromDeviceDone =
 80119a8:	687b      	ldr	r3, [r7, #4]
 80119aa:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 80119ae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone);

  /* This access is done only once after that a GetDeviceInfo or
   * datainit is done*/
  if (ReadDataFromDeviceDone != 7) {
 80119b2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80119b6:	2b07      	cmp	r3, #7
 80119b8:	f000 8408 	beq.w	80121cc <VL53L0X_get_info_from_device+0x866>

    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80119bc:	2201      	movs	r2, #1
 80119be:	2180      	movs	r1, #128	@ 0x80
 80119c0:	6878      	ldr	r0, [r7, #4]
 80119c2:	f002 f92f 	bl	8013c24 <VL53L0X_WrByte>
 80119c6:	4603      	mov	r3, r0
 80119c8:	461a      	mov	r2, r3
 80119ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80119ce:	4313      	orrs	r3, r2
 80119d0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80119d4:	2201      	movs	r2, #1
 80119d6:	21ff      	movs	r1, #255	@ 0xff
 80119d8:	6878      	ldr	r0, [r7, #4]
 80119da:	f002 f923 	bl	8013c24 <VL53L0X_WrByte>
 80119de:	4603      	mov	r3, r0
 80119e0:	461a      	mov	r2, r3
 80119e2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80119e6:	4313      	orrs	r3, r2
 80119e8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80119ec:	2200      	movs	r2, #0
 80119ee:	2100      	movs	r1, #0
 80119f0:	6878      	ldr	r0, [r7, #4]
 80119f2:	f002 f917 	bl	8013c24 <VL53L0X_WrByte>
 80119f6:	4603      	mov	r3, r0
 80119f8:	461a      	mov	r2, r3
 80119fa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80119fe:	4313      	orrs	r3, r2
 8011a00:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8011a04:	2206      	movs	r2, #6
 8011a06:	21ff      	movs	r1, #255	@ 0xff
 8011a08:	6878      	ldr	r0, [r7, #4]
 8011a0a:	f002 f90b 	bl	8013c24 <VL53L0X_WrByte>
 8011a0e:	4603      	mov	r3, r0
 8011a10:	461a      	mov	r2, r3
 8011a12:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011a16:	4313      	orrs	r3, r2
 8011a18:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8011a1c:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8011a20:	461a      	mov	r2, r3
 8011a22:	2183      	movs	r1, #131	@ 0x83
 8011a24:	6878      	ldr	r0, [r7, #4]
 8011a26:	f001 fffc 	bl	8013a22 <VL53L0X_RdByte>
 8011a2a:	4603      	mov	r3, r0
 8011a2c:	461a      	mov	r2, r3
 8011a2e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011a32:	4313      	orrs	r3, r2
 8011a34:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x83, byte | 4);
 8011a38:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011a3c:	f043 0304 	orr.w	r3, r3, #4
 8011a40:	b2db      	uxtb	r3, r3
 8011a42:	461a      	mov	r2, r3
 8011a44:	2183      	movs	r1, #131	@ 0x83
 8011a46:	6878      	ldr	r0, [r7, #4]
 8011a48:	f002 f8ec 	bl	8013c24 <VL53L0X_WrByte>
 8011a4c:	4603      	mov	r3, r0
 8011a4e:	461a      	mov	r2, r3
 8011a50:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011a54:	4313      	orrs	r3, r2
 8011a56:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8011a5a:	2207      	movs	r2, #7
 8011a5c:	21ff      	movs	r1, #255	@ 0xff
 8011a5e:	6878      	ldr	r0, [r7, #4]
 8011a60:	f002 f8e0 	bl	8013c24 <VL53L0X_WrByte>
 8011a64:	4603      	mov	r3, r0
 8011a66:	461a      	mov	r2, r3
 8011a68:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011a6c:	4313      	orrs	r3, r2
 8011a6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8011a72:	2201      	movs	r2, #1
 8011a74:	2181      	movs	r1, #129	@ 0x81
 8011a76:	6878      	ldr	r0, [r7, #4]
 8011a78:	f002 f8d4 	bl	8013c24 <VL53L0X_WrByte>
 8011a7c:	4603      	mov	r3, r0
 8011a7e:	461a      	mov	r2, r3
 8011a80:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011a84:	4313      	orrs	r3, r2
 8011a86:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_PollingDelay(Dev);
 8011a8a:	6878      	ldr	r0, [r7, #4]
 8011a8c:	f002 f94e 	bl	8013d2c <VL53L0X_PollingDelay>
 8011a90:	4603      	mov	r3, r0
 8011a92:	461a      	mov	r2, r3
 8011a94:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011a98:	4313      	orrs	r3, r2
 8011a9a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8011a9e:	2201      	movs	r2, #1
 8011aa0:	2180      	movs	r1, #128	@ 0x80
 8011aa2:	6878      	ldr	r0, [r7, #4]
 8011aa4:	f002 f8be 	bl	8013c24 <VL53L0X_WrByte>
 8011aa8:	4603      	mov	r3, r0
 8011aaa:	461a      	mov	r2, r3
 8011aac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011ab0:	4313      	orrs	r3, r2
 8011ab2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    if (((option & 1) == 1) && ((ReadDataFromDeviceDone & 1) == 0)) {
 8011ab6:	78fb      	ldrb	r3, [r7, #3]
 8011ab8:	f003 0301 	and.w	r3, r3, #1
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	f000 8098 	beq.w	8011bf2 <VL53L0X_get_info_from_device+0x28c>
 8011ac2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011ac6:	f003 0301 	and.w	r3, r3, #1
 8011aca:	2b00      	cmp	r3, #0
 8011acc:	f040 8091 	bne.w	8011bf2 <VL53L0X_get_info_from_device+0x28c>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8011ad0:	226b      	movs	r2, #107	@ 0x6b
 8011ad2:	2194      	movs	r1, #148	@ 0x94
 8011ad4:	6878      	ldr	r0, [r7, #4]
 8011ad6:	f002 f8a5 	bl	8013c24 <VL53L0X_WrByte>
 8011ada:	4603      	mov	r3, r0
 8011adc:	461a      	mov	r2, r3
 8011ade:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011ae2:	4313      	orrs	r3, r2
 8011ae4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011ae8:	6878      	ldr	r0, [r7, #4]
 8011aea:	f7ff fefb 	bl	80118e4 <VL53L0X_device_read_strobe>
 8011aee:	4603      	mov	r3, r0
 8011af0:	461a      	mov	r2, r3
 8011af2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011af6:	4313      	orrs	r3, r2
 8011af8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011afc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011b00:	461a      	mov	r2, r3
 8011b02:	2190      	movs	r1, #144	@ 0x90
 8011b04:	6878      	ldr	r0, [r7, #4]
 8011b06:	f002 f84f 	bl	8013ba8 <VL53L0X_RdDWord>
 8011b0a:	4603      	mov	r3, r0
 8011b0c:	461a      	mov	r2, r3
 8011b0e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011b12:	4313      	orrs	r3, r2
 8011b14:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8011b18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b1a:	0a1b      	lsrs	r3, r3, #8
 8011b1c:	b2db      	uxtb	r3, r3
 8011b1e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011b22:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
      ReferenceSpadType = (uint8_t)((TmpDWord >> 15) & 0x01);
 8011b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b28:	0bdb      	lsrs	r3, r3, #15
 8011b2a:	b2db      	uxtb	r3, r3
 8011b2c:	f003 0301 	and.w	r3, r3, #1
 8011b30:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8011b34:	2224      	movs	r2, #36	@ 0x24
 8011b36:	2194      	movs	r1, #148	@ 0x94
 8011b38:	6878      	ldr	r0, [r7, #4]
 8011b3a:	f002 f873 	bl	8013c24 <VL53L0X_WrByte>
 8011b3e:	4603      	mov	r3, r0
 8011b40:	461a      	mov	r2, r3
 8011b42:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011b46:	4313      	orrs	r3, r2
 8011b48:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011b4c:	6878      	ldr	r0, [r7, #4]
 8011b4e:	f7ff fec9 	bl	80118e4 <VL53L0X_device_read_strobe>
 8011b52:	4603      	mov	r3, r0
 8011b54:	461a      	mov	r2, r3
 8011b56:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011b5a:	4313      	orrs	r3, r2
 8011b5c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011b60:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011b64:	461a      	mov	r2, r3
 8011b66:	2190      	movs	r1, #144	@ 0x90
 8011b68:	6878      	ldr	r0, [r7, #4]
 8011b6a:	f002 f81d 	bl	8013ba8 <VL53L0X_RdDWord>
 8011b6e:	4603      	mov	r3, r0
 8011b70:	461a      	mov	r2, r3
 8011b72:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011b76:	4313      	orrs	r3, r2
 8011b78:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24) & 0xff);
 8011b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b7e:	0e1b      	lsrs	r3, r3, #24
 8011b80:	b2db      	uxtb	r3, r3
 8011b82:	723b      	strb	r3, [r7, #8]
      NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16) & 0xff);
 8011b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b86:	0c1b      	lsrs	r3, r3, #16
 8011b88:	b2db      	uxtb	r3, r3
 8011b8a:	727b      	strb	r3, [r7, #9]
      NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8) & 0xff);
 8011b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b8e:	0a1b      	lsrs	r3, r3, #8
 8011b90:	b2db      	uxtb	r3, r3
 8011b92:	72bb      	strb	r3, [r7, #10]
      NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8011b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011b96:	b2db      	uxtb	r3, r3
 8011b98:	72fb      	strb	r3, [r7, #11]

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8011b9a:	2225      	movs	r2, #37	@ 0x25
 8011b9c:	2194      	movs	r1, #148	@ 0x94
 8011b9e:	6878      	ldr	r0, [r7, #4]
 8011ba0:	f002 f840 	bl	8013c24 <VL53L0X_WrByte>
 8011ba4:	4603      	mov	r3, r0
 8011ba6:	461a      	mov	r2, r3
 8011ba8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011bac:	4313      	orrs	r3, r2
 8011bae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011bb2:	6878      	ldr	r0, [r7, #4]
 8011bb4:	f7ff fe96 	bl	80118e4 <VL53L0X_device_read_strobe>
 8011bb8:	4603      	mov	r3, r0
 8011bba:	461a      	mov	r2, r3
 8011bbc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011bc0:	4313      	orrs	r3, r2
 8011bc2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011bc6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011bca:	461a      	mov	r2, r3
 8011bcc:	2190      	movs	r1, #144	@ 0x90
 8011bce:	6878      	ldr	r0, [r7, #4]
 8011bd0:	f001 ffea 	bl	8013ba8 <VL53L0X_RdDWord>
 8011bd4:	4603      	mov	r3, r0
 8011bd6:	461a      	mov	r2, r3
 8011bd8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011bdc:	4313      	orrs	r3, r2
 8011bde:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24) & 0xff);
 8011be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011be4:	0e1b      	lsrs	r3, r3, #24
 8011be6:	b2db      	uxtb	r3, r3
 8011be8:	733b      	strb	r3, [r7, #12]
      NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16) & 0xff);
 8011bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011bec:	0c1b      	lsrs	r3, r3, #16
 8011bee:	b2db      	uxtb	r3, r3
 8011bf0:	737b      	strb	r3, [r7, #13]
    }

    if (((option & 2) == 2) && ((ReadDataFromDeviceDone & 2) == 0)) {
 8011bf2:	78fb      	ldrb	r3, [r7, #3]
 8011bf4:	f003 0302 	and.w	r3, r3, #2
 8011bf8:	2b00      	cmp	r3, #0
 8011bfa:	f000 8189 	beq.w	8011f10 <VL53L0X_get_info_from_device+0x5aa>
 8011bfe:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011c02:	f003 0302 	and.w	r3, r3, #2
 8011c06:	2b00      	cmp	r3, #0
 8011c08:	f040 8182 	bne.w	8011f10 <VL53L0X_get_info_from_device+0x5aa>

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8011c0c:	2202      	movs	r2, #2
 8011c0e:	2194      	movs	r1, #148	@ 0x94
 8011c10:	6878      	ldr	r0, [r7, #4]
 8011c12:	f002 f807 	bl	8013c24 <VL53L0X_WrByte>
 8011c16:	4603      	mov	r3, r0
 8011c18:	461a      	mov	r2, r3
 8011c1a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c1e:	4313      	orrs	r3, r2
 8011c20:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011c24:	6878      	ldr	r0, [r7, #4]
 8011c26:	f7ff fe5d 	bl	80118e4 <VL53L0X_device_read_strobe>
 8011c2a:	4603      	mov	r3, r0
 8011c2c:	461a      	mov	r2, r3
 8011c2e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c32:	4313      	orrs	r3, r2
 8011c34:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8011c38:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 8011c3c:	461a      	mov	r2, r3
 8011c3e:	2190      	movs	r1, #144	@ 0x90
 8011c40:	6878      	ldr	r0, [r7, #4]
 8011c42:	f001 feee 	bl	8013a22 <VL53L0X_RdByte>
 8011c46:	4603      	mov	r3, r0
 8011c48:	461a      	mov	r2, r3
 8011c4a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c4e:	4313      	orrs	r3, r2
 8011c50:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8011c54:	227b      	movs	r2, #123	@ 0x7b
 8011c56:	2194      	movs	r1, #148	@ 0x94
 8011c58:	6878      	ldr	r0, [r7, #4]
 8011c5a:	f001 ffe3 	bl	8013c24 <VL53L0X_WrByte>
 8011c5e:	4603      	mov	r3, r0
 8011c60:	461a      	mov	r2, r3
 8011c62:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c66:	4313      	orrs	r3, r2
 8011c68:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011c6c:	6878      	ldr	r0, [r7, #4]
 8011c6e:	f7ff fe39 	bl	80118e4 <VL53L0X_device_read_strobe>
 8011c72:	4603      	mov	r3, r0
 8011c74:	461a      	mov	r2, r3
 8011c76:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c7a:	4313      	orrs	r3, r2
 8011c7c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8011c80:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8011c84:	461a      	mov	r2, r3
 8011c86:	2190      	movs	r1, #144	@ 0x90
 8011c88:	6878      	ldr	r0, [r7, #4]
 8011c8a:	f001 feca 	bl	8013a22 <VL53L0X_RdByte>
 8011c8e:	4603      	mov	r3, r0
 8011c90:	461a      	mov	r2, r3
 8011c92:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c96:	4313      	orrs	r3, r2
 8011c98:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8011c9c:	2277      	movs	r2, #119	@ 0x77
 8011c9e:	2194      	movs	r1, #148	@ 0x94
 8011ca0:	6878      	ldr	r0, [r7, #4]
 8011ca2:	f001 ffbf 	bl	8013c24 <VL53L0X_WrByte>
 8011ca6:	4603      	mov	r3, r0
 8011ca8:	461a      	mov	r2, r3
 8011caa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011cae:	4313      	orrs	r3, r2
 8011cb0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011cb4:	6878      	ldr	r0, [r7, #4]
 8011cb6:	f7ff fe15 	bl	80118e4 <VL53L0X_device_read_strobe>
 8011cba:	4603      	mov	r3, r0
 8011cbc:	461a      	mov	r2, r3
 8011cbe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011cc2:	4313      	orrs	r3, r2
 8011cc4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011cc8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011ccc:	461a      	mov	r2, r3
 8011cce:	2190      	movs	r1, #144	@ 0x90
 8011cd0:	6878      	ldr	r0, [r7, #4]
 8011cd2:	f001 ff69 	bl	8013ba8 <VL53L0X_RdDWord>
 8011cd6:	4603      	mov	r3, r0
 8011cd8:	461a      	mov	r2, r3
 8011cda:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011cde:	4313      	orrs	r3, r2
 8011ce0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8011ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ce6:	0e5b      	lsrs	r3, r3, #25
 8011ce8:	b2db      	uxtb	r3, r3
 8011cea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011cee:	b2db      	uxtb	r3, r3
 8011cf0:	743b      	strb	r3, [r7, #16]
      ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8011cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cf4:	0c9b      	lsrs	r3, r3, #18
 8011cf6:	b2db      	uxtb	r3, r3
 8011cf8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011cfc:	b2db      	uxtb	r3, r3
 8011cfe:	747b      	strb	r3, [r7, #17]
      ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8011d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d02:	0adb      	lsrs	r3, r3, #11
 8011d04:	b2db      	uxtb	r3, r3
 8011d06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011d0a:	b2db      	uxtb	r3, r3
 8011d0c:	74bb      	strb	r3, [r7, #18]
      ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8011d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d10:	091b      	lsrs	r3, r3, #4
 8011d12:	b2db      	uxtb	r3, r3
 8011d14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011d18:	b2db      	uxtb	r3, r3
 8011d1a:	74fb      	strb	r3, [r7, #19]

      byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8011d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d1e:	b2db      	uxtb	r3, r3
 8011d20:	00db      	lsls	r3, r3, #3
 8011d22:	b2db      	uxtb	r3, r3
 8011d24:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 8011d28:	b2db      	uxtb	r3, r3
 8011d2a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8011d2e:	2278      	movs	r2, #120	@ 0x78
 8011d30:	2194      	movs	r1, #148	@ 0x94
 8011d32:	6878      	ldr	r0, [r7, #4]
 8011d34:	f001 ff76 	bl	8013c24 <VL53L0X_WrByte>
 8011d38:	4603      	mov	r3, r0
 8011d3a:	461a      	mov	r2, r3
 8011d3c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d40:	4313      	orrs	r3, r2
 8011d42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011d46:	6878      	ldr	r0, [r7, #4]
 8011d48:	f7ff fdcc 	bl	80118e4 <VL53L0X_device_read_strobe>
 8011d4c:	4603      	mov	r3, r0
 8011d4e:	461a      	mov	r2, r3
 8011d50:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d54:	4313      	orrs	r3, r2
 8011d56:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011d5a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011d5e:	461a      	mov	r2, r3
 8011d60:	2190      	movs	r1, #144	@ 0x90
 8011d62:	6878      	ldr	r0, [r7, #4]
 8011d64:	f001 ff20 	bl	8013ba8 <VL53L0X_RdDWord>
 8011d68:	4603      	mov	r3, r0
 8011d6a:	461a      	mov	r2, r3
 8011d6c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d70:	4313      	orrs	r3, r2
 8011d72:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[4] = (char)(byte + ((TmpDWord >> 29) & 0x07f));
 8011d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d78:	0f5b      	lsrs	r3, r3, #29
 8011d7a:	b2db      	uxtb	r3, r3
 8011d7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011d80:	b2da      	uxtb	r2, r3
 8011d82:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011d86:	4413      	add	r3, r2
 8011d88:	b2db      	uxtb	r3, r3
 8011d8a:	753b      	strb	r3, [r7, #20]
      ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8011d8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d8e:	0d9b      	lsrs	r3, r3, #22
 8011d90:	b2db      	uxtb	r3, r3
 8011d92:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011d96:	b2db      	uxtb	r3, r3
 8011d98:	757b      	strb	r3, [r7, #21]
      ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8011d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d9c:	0bdb      	lsrs	r3, r3, #15
 8011d9e:	b2db      	uxtb	r3, r3
 8011da0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011da4:	b2db      	uxtb	r3, r3
 8011da6:	75bb      	strb	r3, [r7, #22]
      ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8011da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011daa:	0a1b      	lsrs	r3, r3, #8
 8011dac:	b2db      	uxtb	r3, r3
 8011dae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011db2:	b2db      	uxtb	r3, r3
 8011db4:	75fb      	strb	r3, [r7, #23]
      ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8011db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011db8:	085b      	lsrs	r3, r3, #1
 8011dba:	b2db      	uxtb	r3, r3
 8011dbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011dc0:	b2db      	uxtb	r3, r3
 8011dc2:	763b      	strb	r3, [r7, #24]

      byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8011dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011dc6:	b2db      	uxtb	r3, r3
 8011dc8:	019b      	lsls	r3, r3, #6
 8011dca:	b2db      	uxtb	r3, r3
 8011dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011dd0:	b2db      	uxtb	r3, r3
 8011dd2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8011dd6:	2279      	movs	r2, #121	@ 0x79
 8011dd8:	2194      	movs	r1, #148	@ 0x94
 8011dda:	6878      	ldr	r0, [r7, #4]
 8011ddc:	f001 ff22 	bl	8013c24 <VL53L0X_WrByte>
 8011de0:	4603      	mov	r3, r0
 8011de2:	461a      	mov	r2, r3
 8011de4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011de8:	4313      	orrs	r3, r2
 8011dea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_device_read_strobe(Dev);
 8011dee:	6878      	ldr	r0, [r7, #4]
 8011df0:	f7ff fd78 	bl	80118e4 <VL53L0X_device_read_strobe>
 8011df4:	4603      	mov	r3, r0
 8011df6:	461a      	mov	r2, r3
 8011df8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011dfc:	4313      	orrs	r3, r2
 8011dfe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011e02:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011e06:	461a      	mov	r2, r3
 8011e08:	2190      	movs	r1, #144	@ 0x90
 8011e0a:	6878      	ldr	r0, [r7, #4]
 8011e0c:	f001 fecc 	bl	8013ba8 <VL53L0X_RdDWord>
 8011e10:	4603      	mov	r3, r0
 8011e12:	461a      	mov	r2, r3
 8011e14:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011e18:	4313      	orrs	r3, r2
 8011e1a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[9] = (char)(byte + ((TmpDWord >> 26) & 0x07f));
 8011e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e20:	0e9b      	lsrs	r3, r3, #26
 8011e22:	b2db      	uxtb	r3, r3
 8011e24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011e28:	b2da      	uxtb	r2, r3
 8011e2a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011e2e:	4413      	add	r3, r2
 8011e30:	b2db      	uxtb	r3, r3
 8011e32:	767b      	strb	r3, [r7, #25]
      ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8011e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e36:	0cdb      	lsrs	r3, r3, #19
 8011e38:	b2db      	uxtb	r3, r3
 8011e3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011e3e:	b2db      	uxtb	r3, r3
 8011e40:	76bb      	strb	r3, [r7, #26]
      ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8011e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e44:	0b1b      	lsrs	r3, r3, #12
 8011e46:	b2db      	uxtb	r3, r3
 8011e48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011e4c:	b2db      	uxtb	r3, r3
 8011e4e:	76fb      	strb	r3, [r7, #27]
      ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8011e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e52:	095b      	lsrs	r3, r3, #5
 8011e54:	b2db      	uxtb	r3, r3
 8011e56:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011e5a:	b2db      	uxtb	r3, r3
 8011e5c:	773b      	strb	r3, [r7, #28]

      byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8011e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e60:	b2db      	uxtb	r3, r3
 8011e62:	009b      	lsls	r3, r3, #2
 8011e64:	b2db      	uxtb	r3, r3
 8011e66:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8011e6a:	b2db      	uxtb	r3, r3
 8011e6c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8011e70:	227a      	movs	r2, #122	@ 0x7a
 8011e72:	2194      	movs	r1, #148	@ 0x94
 8011e74:	6878      	ldr	r0, [r7, #4]
 8011e76:	f001 fed5 	bl	8013c24 <VL53L0X_WrByte>
 8011e7a:	4603      	mov	r3, r0
 8011e7c:	461a      	mov	r2, r3
 8011e7e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011e82:	4313      	orrs	r3, r2
 8011e84:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_device_read_strobe(Dev);
 8011e88:	6878      	ldr	r0, [r7, #4]
 8011e8a:	f7ff fd2b 	bl	80118e4 <VL53L0X_device_read_strobe>
 8011e8e:	4603      	mov	r3, r0
 8011e90:	461a      	mov	r2, r3
 8011e92:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011e96:	4313      	orrs	r3, r2
 8011e98:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011e9c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011ea0:	461a      	mov	r2, r3
 8011ea2:	2190      	movs	r1, #144	@ 0x90
 8011ea4:	6878      	ldr	r0, [r7, #4]
 8011ea6:	f001 fe7f 	bl	8013ba8 <VL53L0X_RdDWord>
 8011eaa:	4603      	mov	r3, r0
 8011eac:	461a      	mov	r2, r3
 8011eae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011eb2:	4313      	orrs	r3, r2
 8011eb4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[13] = (char)(byte + ((TmpDWord >> 30) & 0x07f));
 8011eb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011eba:	0f9b      	lsrs	r3, r3, #30
 8011ebc:	b2db      	uxtb	r3, r3
 8011ebe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011ec2:	b2da      	uxtb	r2, r3
 8011ec4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011ec8:	4413      	add	r3, r2
 8011eca:	b2db      	uxtb	r3, r3
 8011ecc:	777b      	strb	r3, [r7, #29]
      ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 8011ece:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ed0:	0ddb      	lsrs	r3, r3, #23
 8011ed2:	b2db      	uxtb	r3, r3
 8011ed4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011ed8:	b2db      	uxtb	r3, r3
 8011eda:	77bb      	strb	r3, [r7, #30]
      ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 8011edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ede:	0c1b      	lsrs	r3, r3, #16
 8011ee0:	b2db      	uxtb	r3, r3
 8011ee2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011ee6:	b2db      	uxtb	r3, r3
 8011ee8:	77fb      	strb	r3, [r7, #31]
      ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 8011eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011eec:	0a5b      	lsrs	r3, r3, #9
 8011eee:	b2db      	uxtb	r3, r3
 8011ef0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011ef4:	b2db      	uxtb	r3, r3
 8011ef6:	f887 3020 	strb.w	r3, [r7, #32]
      ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 8011efa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011efc:	089b      	lsrs	r3, r3, #2
 8011efe:	b2db      	uxtb	r3, r3
 8011f00:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011f04:	b2db      	uxtb	r3, r3
 8011f06:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      ProductId[18] = '\0';
 8011f0a:	2300      	movs	r3, #0
 8011f0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    }

    if (((option & 4) == 4) && ((ReadDataFromDeviceDone & 4) == 0)) {
 8011f10:	78fb      	ldrb	r3, [r7, #3]
 8011f12:	f003 0304 	and.w	r3, r3, #4
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	f000 80f1 	beq.w	80120fe <VL53L0X_get_info_from_device+0x798>
 8011f1c:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011f20:	f003 0304 	and.w	r3, r3, #4
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	f040 80ea 	bne.w	80120fe <VL53L0X_get_info_from_device+0x798>

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8011f2a:	227b      	movs	r2, #123	@ 0x7b
 8011f2c:	2194      	movs	r1, #148	@ 0x94
 8011f2e:	6878      	ldr	r0, [r7, #4]
 8011f30:	f001 fe78 	bl	8013c24 <VL53L0X_WrByte>
 8011f34:	4603      	mov	r3, r0
 8011f36:	461a      	mov	r2, r3
 8011f38:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011f3c:	4313      	orrs	r3, r2
 8011f3e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011f42:	6878      	ldr	r0, [r7, #4]
 8011f44:	f7ff fcce 	bl	80118e4 <VL53L0X_device_read_strobe>
 8011f48:	4603      	mov	r3, r0
 8011f4a:	461a      	mov	r2, r3
 8011f4c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011f50:	4313      	orrs	r3, r2
 8011f52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8011f56:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8011f5a:	461a      	mov	r2, r3
 8011f5c:	2190      	movs	r1, #144	@ 0x90
 8011f5e:	6878      	ldr	r0, [r7, #4]
 8011f60:	f001 fe22 	bl	8013ba8 <VL53L0X_RdDWord>
 8011f64:	4603      	mov	r3, r0
 8011f66:	461a      	mov	r2, r3
 8011f68:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011f6c:	4313      	orrs	r3, r2
 8011f6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8011f72:	227c      	movs	r2, #124	@ 0x7c
 8011f74:	2194      	movs	r1, #148	@ 0x94
 8011f76:	6878      	ldr	r0, [r7, #4]
 8011f78:	f001 fe54 	bl	8013c24 <VL53L0X_WrByte>
 8011f7c:	4603      	mov	r3, r0
 8011f7e:	461a      	mov	r2, r3
 8011f80:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011f84:	4313      	orrs	r3, r2
 8011f86:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011f8a:	6878      	ldr	r0, [r7, #4]
 8011f8c:	f7ff fcaa 	bl	80118e4 <VL53L0X_device_read_strobe>
 8011f90:	4603      	mov	r3, r0
 8011f92:	461a      	mov	r2, r3
 8011f94:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011f98:	4313      	orrs	r3, r2
 8011f9a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 8011f9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8011fa2:	461a      	mov	r2, r3
 8011fa4:	2190      	movs	r1, #144	@ 0x90
 8011fa6:	6878      	ldr	r0, [r7, #4]
 8011fa8:	f001 fdfe 	bl	8013ba8 <VL53L0X_RdDWord>
 8011fac:	4603      	mov	r3, r0
 8011fae:	461a      	mov	r2, r3
 8011fb0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011fb4:	4313      	orrs	r3, r2
 8011fb6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 8011fba:	2273      	movs	r2, #115	@ 0x73
 8011fbc:	2194      	movs	r1, #148	@ 0x94
 8011fbe:	6878      	ldr	r0, [r7, #4]
 8011fc0:	f001 fe30 	bl	8013c24 <VL53L0X_WrByte>
 8011fc4:	4603      	mov	r3, r0
 8011fc6:	461a      	mov	r2, r3
 8011fc8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011fcc:	4313      	orrs	r3, r2
 8011fce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011fd2:	6878      	ldr	r0, [r7, #4]
 8011fd4:	f7ff fc86 	bl	80118e4 <VL53L0X_device_read_strobe>
 8011fd8:	4603      	mov	r3, r0
 8011fda:	461a      	mov	r2, r3
 8011fdc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011fe0:	4313      	orrs	r3, r2
 8011fe2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011fe6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011fea:	461a      	mov	r2, r3
 8011fec:	2190      	movs	r1, #144	@ 0x90
 8011fee:	6878      	ldr	r0, [r7, #4]
 8011ff0:	f001 fdda 	bl	8013ba8 <VL53L0X_RdDWord>
 8011ff4:	4603      	mov	r3, r0
 8011ff6:	461a      	mov	r2, r3
 8011ff8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011ffc:	4313      	orrs	r3, r2
 8011ffe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      SignalRateMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 8012002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012004:	021b      	lsls	r3, r3, #8
 8012006:	b29b      	uxth	r3, r3
 8012008:	653b      	str	r3, [r7, #80]	@ 0x50

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 801200a:	2274      	movs	r2, #116	@ 0x74
 801200c:	2194      	movs	r1, #148	@ 0x94
 801200e:	6878      	ldr	r0, [r7, #4]
 8012010:	f001 fe08 	bl	8013c24 <VL53L0X_WrByte>
 8012014:	4603      	mov	r3, r0
 8012016:	461a      	mov	r2, r3
 8012018:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801201c:	4313      	orrs	r3, r2
 801201e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8012022:	6878      	ldr	r0, [r7, #4]
 8012024:	f7ff fc5e 	bl	80118e4 <VL53L0X_device_read_strobe>
 8012028:	4603      	mov	r3, r0
 801202a:	461a      	mov	r2, r3
 801202c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012030:	4313      	orrs	r3, r2
 8012032:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8012036:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801203a:	461a      	mov	r2, r3
 801203c:	2190      	movs	r1, #144	@ 0x90
 801203e:	6878      	ldr	r0, [r7, #4]
 8012040:	f001 fdb2 	bl	8013ba8 <VL53L0X_RdDWord>
 8012044:	4603      	mov	r3, r0
 8012046:	461a      	mov	r2, r3
 8012048:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801204c:	4313      	orrs	r3, r2
 801204e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      SignalRateMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000) >> 24);
 8012052:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012054:	0e1b      	lsrs	r3, r3, #24
 8012056:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012058:	4313      	orrs	r3, r2
 801205a:	653b      	str	r3, [r7, #80]	@ 0x50

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 801205c:	2275      	movs	r2, #117	@ 0x75
 801205e:	2194      	movs	r1, #148	@ 0x94
 8012060:	6878      	ldr	r0, [r7, #4]
 8012062:	f001 fddf 	bl	8013c24 <VL53L0X_WrByte>
 8012066:	4603      	mov	r3, r0
 8012068:	461a      	mov	r2, r3
 801206a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801206e:	4313      	orrs	r3, r2
 8012070:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8012074:	6878      	ldr	r0, [r7, #4]
 8012076:	f7ff fc35 	bl	80118e4 <VL53L0X_device_read_strobe>
 801207a:	4603      	mov	r3, r0
 801207c:	461a      	mov	r2, r3
 801207e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012082:	4313      	orrs	r3, r2
 8012084:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8012088:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801208c:	461a      	mov	r2, r3
 801208e:	2190      	movs	r1, #144	@ 0x90
 8012090:	6878      	ldr	r0, [r7, #4]
 8012092:	f001 fd89 	bl	8013ba8 <VL53L0X_RdDWord>
 8012096:	4603      	mov	r3, r0
 8012098:	461a      	mov	r2, r3
 801209a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801209e:	4313      	orrs	r3, r2
 80120a0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 80120a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120a6:	021b      	lsls	r3, r3, #8
 80120a8:	b29b      	uxth	r3, r3
 80120aa:	657b      	str	r3, [r7, #84]	@ 0x54

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 80120ac:	2276      	movs	r2, #118	@ 0x76
 80120ae:	2194      	movs	r1, #148	@ 0x94
 80120b0:	6878      	ldr	r0, [r7, #4]
 80120b2:	f001 fdb7 	bl	8013c24 <VL53L0X_WrByte>
 80120b6:	4603      	mov	r3, r0
 80120b8:	461a      	mov	r2, r3
 80120ba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80120be:	4313      	orrs	r3, r2
 80120c0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 80120c4:	6878      	ldr	r0, [r7, #4]
 80120c6:	f7ff fc0d 	bl	80118e4 <VL53L0X_device_read_strobe>
 80120ca:	4603      	mov	r3, r0
 80120cc:	461a      	mov	r2, r3
 80120ce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80120d2:	4313      	orrs	r3, r2
 80120d4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80120d8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80120dc:	461a      	mov	r2, r3
 80120de:	2190      	movs	r1, #144	@ 0x90
 80120e0:	6878      	ldr	r0, [r7, #4]
 80120e2:	f001 fd61 	bl	8013ba8 <VL53L0X_RdDWord>
 80120e6:	4603      	mov	r3, r0
 80120e8:	461a      	mov	r2, r3
 80120ea:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80120ee:	4313      	orrs	r3, r2
 80120f0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000) >> 24);
 80120f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80120f6:	0e1b      	lsrs	r3, r3, #24
 80120f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80120fa:	4313      	orrs	r3, r2
 80120fc:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 80120fe:	2200      	movs	r2, #0
 8012100:	2181      	movs	r1, #129	@ 0x81
 8012102:	6878      	ldr	r0, [r7, #4]
 8012104:	f001 fd8e 	bl	8013c24 <VL53L0X_WrByte>
 8012108:	4603      	mov	r3, r0
 801210a:	461a      	mov	r2, r3
 801210c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012110:	4313      	orrs	r3, r2
 8012112:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8012116:	2206      	movs	r2, #6
 8012118:	21ff      	movs	r1, #255	@ 0xff
 801211a:	6878      	ldr	r0, [r7, #4]
 801211c:	f001 fd82 	bl	8013c24 <VL53L0X_WrByte>
 8012120:	4603      	mov	r3, r0
 8012122:	461a      	mov	r2, r3
 8012124:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012128:	4313      	orrs	r3, r2
 801212a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 801212e:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8012132:	461a      	mov	r2, r3
 8012134:	2183      	movs	r1, #131	@ 0x83
 8012136:	6878      	ldr	r0, [r7, #4]
 8012138:	f001 fc73 	bl	8013a22 <VL53L0X_RdByte>
 801213c:	4603      	mov	r3, r0
 801213e:	461a      	mov	r2, r3
 8012140:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012144:	4313      	orrs	r3, r2
 8012146:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x83, byte & 0xfb);
 801214a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801214e:	f023 0304 	bic.w	r3, r3, #4
 8012152:	b2db      	uxtb	r3, r3
 8012154:	461a      	mov	r2, r3
 8012156:	2183      	movs	r1, #131	@ 0x83
 8012158:	6878      	ldr	r0, [r7, #4]
 801215a:	f001 fd63 	bl	8013c24 <VL53L0X_WrByte>
 801215e:	4603      	mov	r3, r0
 8012160:	461a      	mov	r2, r3
 8012162:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012166:	4313      	orrs	r3, r2
 8012168:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 801216c:	2201      	movs	r2, #1
 801216e:	21ff      	movs	r1, #255	@ 0xff
 8012170:	6878      	ldr	r0, [r7, #4]
 8012172:	f001 fd57 	bl	8013c24 <VL53L0X_WrByte>
 8012176:	4603      	mov	r3, r0
 8012178:	461a      	mov	r2, r3
 801217a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801217e:	4313      	orrs	r3, r2
 8012180:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8012184:	2201      	movs	r2, #1
 8012186:	2100      	movs	r1, #0
 8012188:	6878      	ldr	r0, [r7, #4]
 801218a:	f001 fd4b 	bl	8013c24 <VL53L0X_WrByte>
 801218e:	4603      	mov	r3, r0
 8012190:	461a      	mov	r2, r3
 8012192:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012196:	4313      	orrs	r3, r2
 8012198:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801219c:	2200      	movs	r2, #0
 801219e:	21ff      	movs	r1, #255	@ 0xff
 80121a0:	6878      	ldr	r0, [r7, #4]
 80121a2:	f001 fd3f 	bl	8013c24 <VL53L0X_WrByte>
 80121a6:	4603      	mov	r3, r0
 80121a8:	461a      	mov	r2, r3
 80121aa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80121ae:	4313      	orrs	r3, r2
 80121b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80121b4:	2200      	movs	r2, #0
 80121b6:	2180      	movs	r1, #128	@ 0x80
 80121b8:	6878      	ldr	r0, [r7, #4]
 80121ba:	f001 fd33 	bl	8013c24 <VL53L0X_WrByte>
 80121be:	4603      	mov	r3, r0
 80121c0:	461a      	mov	r2, r3
 80121c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80121c6:	4313      	orrs	r3, r2
 80121c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if ((Status == VL53L0X_ERROR_NONE) && (ReadDataFromDeviceDone != 7)) {
 80121cc:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	f040 808f 	bne.w	80122f4 <VL53L0X_get_info_from_device+0x98e>
 80121d6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80121da:	2b07      	cmp	r3, #7
 80121dc:	f000 808a 	beq.w	80122f4 <VL53L0X_get_info_from_device+0x98e>
    /* Assign to variable if status is ok */
    if (((option & 1) == 1) && ((ReadDataFromDeviceDone & 1) == 0)) {
 80121e0:	78fb      	ldrb	r3, [r7, #3]
 80121e2:	f003 0301 	and.w	r3, r3, #1
 80121e6:	2b00      	cmp	r3, #0
 80121e8:	d024      	beq.n	8012234 <VL53L0X_get_info_from_device+0x8ce>
 80121ea:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80121ee:	f003 0301 	and.w	r3, r3, #1
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d11e      	bne.n	8012234 <VL53L0X_get_info_from_device+0x8ce>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 80121fc:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
                                         ReferenceSpadCount);

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType,
 8012200:	687b      	ldr	r3, [r7, #4]
 8012202:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8012206:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                                         ReferenceSpadType);

      for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 801220a:	2300      	movs	r3, #0
 801220c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801220e:	e00e      	b.n	801222e <VL53L0X_get_info_from_device+0x8c8>
        Dev->Data.SpadData.RefGoodSpadMap[i] = NvmRefGoodSpadMap[i];
 8012210:	f107 0208 	add.w	r2, r7, #8
 8012214:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012216:	4413      	add	r3, r2
 8012218:	7819      	ldrb	r1, [r3, #0]
 801221a:	687a      	ldr	r2, [r7, #4]
 801221c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801221e:	4413      	add	r3, r2
 8012220:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 8012224:	460a      	mov	r2, r1
 8012226:	701a      	strb	r2, [r3, #0]
      for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8012228:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801222a:	3301      	adds	r3, #1
 801222c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801222e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012230:	2b05      	cmp	r3, #5
 8012232:	dded      	ble.n	8012210 <VL53L0X_get_info_from_device+0x8aa>
      }
    }

    if (((option & 2) == 2) && ((ReadDataFromDeviceDone & 2) == 0)) {
 8012234:	78fb      	ldrb	r3, [r7, #3]
 8012236:	f003 0302 	and.w	r3, r3, #2
 801223a:	2b00      	cmp	r3, #0
 801223c:	d018      	beq.n	8012270 <VL53L0X_get_info_from_device+0x90a>
 801223e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012242:	f003 0302 	and.w	r3, r3, #2
 8012246:	2b00      	cmp	r3, #0
 8012248:	d112      	bne.n	8012270 <VL53L0X_get_info_from_device+0x90a>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ModuleId, ModuleId);
 801224a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, Revision, Revision);
 8012254:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8012258:	687b      	ldr	r3, [r7, #4]
 801225a:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2

      ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ProductId);
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	33f3      	adds	r3, #243	@ 0xf3
 8012262:	63bb      	str	r3, [r7, #56]	@ 0x38
      VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8012264:	f107 0310 	add.w	r3, r7, #16
 8012268:	4619      	mov	r1, r3
 801226a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801226c:	f001 ff20 	bl	80140b0 <strcpy>
    }

    if (((option & 4) == 4) && ((ReadDataFromDeviceDone & 4) == 0)) {
 8012270:	78fb      	ldrb	r3, [r7, #3]
 8012272:	f003 0304 	and.w	r3, r3, #4
 8012276:	2b00      	cmp	r3, #0
 8012278:	d030      	beq.n	80122dc <VL53L0X_get_info_from_device+0x976>
 801227a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801227e:	f003 0304 	and.w	r3, r3, #4
 8012282:	2b00      	cmp	r3, #0
 8012284:	d12a      	bne.n	80122dc <VL53L0X_get_info_from_device+0x976>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PartUIDUpper, PartUIDUpper);
 8012286:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PartUIDLower, PartUIDLower);
 801228e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

      SignalRateMeasFixed400mmFix =
 8012296:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012298:	025b      	lsls	r3, r3, #9
 801229a:	643b      	str	r3, [r7, #64]	@ 0x40
          VL53L0X_FIXPOINT97TOFIXPOINT1616(SignalRateMeasFixed1104_400_mm);

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, SignalRateMeasFixed400mm,
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80122a0:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
                                         SignalRateMeasFixed400mmFix);

      OffsetMicroMeters = 0;
 80122a4:	2300      	movs	r3, #0
 80122a6:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
      if (DistMeasFixed1104_400_mm != 0) {
 80122aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d011      	beq.n	80122d4 <VL53L0X_get_info_from_device+0x96e>
        OffsetFixed1104_mm = DistMeasFixed1104_400_mm - DistMeasTgtFixed1104_mm;
 80122b0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80122b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80122b4:	1ad3      	subs	r3, r2, r3
 80122b6:	64bb      	str	r3, [r7, #72]	@ 0x48
        OffsetMicroMeters = (OffsetFixed1104_mm * 1000) >> 4;
 80122b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80122ba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80122be:	fb02 f303 	mul.w	r3, r2, r3
 80122c2:	091b      	lsrs	r3, r3, #4
 80122c4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
        OffsetMicroMeters *= -1;
 80122c8:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 80122cc:	425b      	negs	r3, r3
 80122ce:	b29b      	uxth	r3, r3
 80122d0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
      }

      PALDevDataSet(Dev, Part2PartOffsetAdjustmentNVMMicroMeter,
 80122d4:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	60da      	str	r2, [r3, #12]
                    OffsetMicroMeters);
    }
    byte = (uint8_t)(ReadDataFromDeviceDone | option);
 80122dc:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80122e0:	78fb      	ldrb	r3, [r7, #3]
 80122e2:	4313      	orrs	r3, r2
 80122e4:	b2db      	uxtb	r3, r3
 80122e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, byte);
 80122ea:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  }

  return Status;
 80122f4:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 80122f8:	4618      	mov	r0, r3
 80122fa:	3760      	adds	r7, #96	@ 0x60
 80122fc:	46bd      	mov	sp, r7
 80122fe:	bd80      	pop	{r7, pc}

08012300 <VL53L0X_calc_macro_period_ps>:

uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev,
                                      uint8_t vcsel_period_pclks) {
 8012300:	b480      	push	{r7}
 8012302:	b087      	sub	sp, #28
 8012304:	af00      	add	r7, sp, #0
 8012306:	6078      	str	r0, [r7, #4]
 8012308:	460b      	mov	r3, r1
 801230a:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ps;

  /* The above calculation will produce rounding errors,
     therefore set fixed value
  */
  PLL_period_ps = 1655;
 801230c:	f240 6277 	movw	r2, #1655	@ 0x677
 8012310:	f04f 0300 	mov.w	r3, #0
 8012314:	e9c7 2304 	strd	r2, r3, [r7, #16]

  macro_period_vclks = 2304;
 8012318:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 801231c:	60fb      	str	r3, [r7, #12]
  macro_period_ps =
      (uint32_t)(macro_period_vclks * vcsel_period_pclks * PLL_period_ps);
 801231e:	78fb      	ldrb	r3, [r7, #3]
 8012320:	68fa      	ldr	r2, [r7, #12]
 8012322:	fb02 f303 	mul.w	r3, r2, r3
 8012326:	693a      	ldr	r2, [r7, #16]
  macro_period_ps =
 8012328:	fb02 f303 	mul.w	r3, r2, r3
 801232c:	60bb      	str	r3, [r7, #8]

  LOG_FUNCTION_END("");
  return macro_period_ps;
 801232e:	68bb      	ldr	r3, [r7, #8]
}
 8012330:	4618      	mov	r0, r3
 8012332:	371c      	adds	r7, #28
 8012334:	46bd      	mov	sp, r7
 8012336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801233a:	4770      	bx	lr

0801233c <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks) {
 801233c:	b480      	push	{r7}
 801233e:	b087      	sub	sp, #28
 8012340:	af00      	add	r7, sp, #0
 8012342:	6078      	str	r0, [r7, #4]
  /*!
   * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
   */

  uint16_t encoded_timeout = 0;
 8012344:	2300      	movs	r3, #0
 8012346:	82fb      	strh	r3, [r7, #22]
  uint32_t ls_byte = 0;
 8012348:	2300      	movs	r3, #0
 801234a:	613b      	str	r3, [r7, #16]
  uint16_t ms_byte = 0;
 801234c:	2300      	movs	r3, #0
 801234e:	81fb      	strh	r3, [r7, #14]

  if (timeout_macro_clks > 0) {
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	2b00      	cmp	r3, #0
 8012354:	d015      	beq.n	8012382 <VL53L0X_encode_timeout+0x46>
    ls_byte = timeout_macro_clks - 1;
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	3b01      	subs	r3, #1
 801235a:	613b      	str	r3, [r7, #16]

    while ((ls_byte & 0xFFFFFF00) > 0) {
 801235c:	e005      	b.n	801236a <VL53L0X_encode_timeout+0x2e>
      ls_byte = ls_byte >> 1;
 801235e:	693b      	ldr	r3, [r7, #16]
 8012360:	085b      	lsrs	r3, r3, #1
 8012362:	613b      	str	r3, [r7, #16]
      ms_byte++;
 8012364:	89fb      	ldrh	r3, [r7, #14]
 8012366:	3301      	adds	r3, #1
 8012368:	81fb      	strh	r3, [r7, #14]
    while ((ls_byte & 0xFFFFFF00) > 0) {
 801236a:	693b      	ldr	r3, [r7, #16]
 801236c:	2bff      	cmp	r3, #255	@ 0xff
 801236e:	d8f6      	bhi.n	801235e <VL53L0X_encode_timeout+0x22>
    }

    encoded_timeout = (ms_byte << 8) + (uint16_t)(ls_byte & 0x000000FF);
 8012370:	89fb      	ldrh	r3, [r7, #14]
 8012372:	021b      	lsls	r3, r3, #8
 8012374:	b29a      	uxth	r2, r3
 8012376:	693b      	ldr	r3, [r7, #16]
 8012378:	b29b      	uxth	r3, r3
 801237a:	b2db      	uxtb	r3, r3
 801237c:	b29b      	uxth	r3, r3
 801237e:	4413      	add	r3, r2
 8012380:	82fb      	strh	r3, [r7, #22]
  }

  return encoded_timeout;
 8012382:	8afb      	ldrh	r3, [r7, #22]
}
 8012384:	4618      	mov	r0, r3
 8012386:	371c      	adds	r7, #28
 8012388:	46bd      	mov	sp, r7
 801238a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801238e:	4770      	bx	lr

08012390 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout) {
 8012390:	b480      	push	{r7}
 8012392:	b085      	sub	sp, #20
 8012394:	af00      	add	r7, sp, #0
 8012396:	4603      	mov	r3, r0
 8012398:	80fb      	strh	r3, [r7, #6]
  /*!
   * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
   */

  uint32_t timeout_macro_clks = 0;
 801239a:	2300      	movs	r3, #0
 801239c:	60fb      	str	r3, [r7, #12]

  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 801239e:	88fb      	ldrh	r3, [r7, #6]
 80123a0:	b2db      	uxtb	r3, r3
                        << (uint32_t)((encoded_timeout & 0xFF00) >> 8)) +
 80123a2:	88fa      	ldrh	r2, [r7, #6]
 80123a4:	0a12      	lsrs	r2, r2, #8
 80123a6:	b292      	uxth	r2, r2
 80123a8:	4093      	lsls	r3, r2
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 80123aa:	3301      	adds	r3, #1
 80123ac:	60fb      	str	r3, [r7, #12]
                       1;

  return timeout_macro_clks;
 80123ae:	68fb      	ldr	r3, [r7, #12]
}
 80123b0:	4618      	mov	r0, r3
 80123b2:	3714      	adds	r7, #20
 80123b4:	46bd      	mov	sp, r7
 80123b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80123ba:	4770      	bx	lr

080123bc <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev, uint32_t timeout_period_us,
                                    uint8_t vcsel_period_pclks) {
 80123bc:	b580      	push	{r7, lr}
 80123be:	b088      	sub	sp, #32
 80123c0:	af00      	add	r7, sp, #0
 80123c2:	60f8      	str	r0, [r7, #12]
 80123c4:	60b9      	str	r1, [r7, #8]
 80123c6:	4613      	mov	r3, r2
 80123c8:	71fb      	strb	r3, [r7, #7]
  uint32_t macro_period_ps;
  uint32_t macro_period_ns;
  uint32_t timeout_period_mclks = 0;
 80123ca:	2300      	movs	r3, #0
 80123cc:	61fb      	str	r3, [r7, #28]

  macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 80123ce:	79fb      	ldrb	r3, [r7, #7]
 80123d0:	4619      	mov	r1, r3
 80123d2:	68f8      	ldr	r0, [r7, #12]
 80123d4:	f7ff ff94 	bl	8012300 <VL53L0X_calc_macro_period_ps>
 80123d8:	61b8      	str	r0, [r7, #24]
  macro_period_ns = (macro_period_ps + 500) / 1000;
 80123da:	69bb      	ldr	r3, [r7, #24]
 80123dc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80123e0:	4a0a      	ldr	r2, [pc, #40]	@ (801240c <VL53L0X_calc_timeout_mclks+0x50>)
 80123e2:	fba2 2303 	umull	r2, r3, r2, r3
 80123e6:	099b      	lsrs	r3, r3, #6
 80123e8:	617b      	str	r3, [r7, #20]

  timeout_period_mclks =
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 80123ea:	68bb      	ldr	r3, [r7, #8]
 80123ec:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80123f0:	fb03 f202 	mul.w	r2, r3, r2
 80123f4:	697b      	ldr	r3, [r7, #20]
 80123f6:	085b      	lsrs	r3, r3, #1
 80123f8:	441a      	add	r2, r3
  timeout_period_mclks =
 80123fa:	697b      	ldr	r3, [r7, #20]
 80123fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8012400:	61fb      	str	r3, [r7, #28]
                 macro_period_ns);

  return timeout_period_mclks;
 8012402:	69fb      	ldr	r3, [r7, #28]
}
 8012404:	4618      	mov	r0, r3
 8012406:	3720      	adds	r7, #32
 8012408:	46bd      	mov	sp, r7
 801240a:	bd80      	pop	{r7, pc}
 801240c:	10624dd3 	.word	0x10624dd3

08012410 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev, uint16_t timeout_period_mclks,
                                 uint8_t vcsel_period_pclks) {
 8012410:	b580      	push	{r7, lr}
 8012412:	b086      	sub	sp, #24
 8012414:	af00      	add	r7, sp, #0
 8012416:	6078      	str	r0, [r7, #4]
 8012418:	460b      	mov	r3, r1
 801241a:	807b      	strh	r3, [r7, #2]
 801241c:	4613      	mov	r3, r2
 801241e:	707b      	strb	r3, [r7, #1]
  uint32_t macro_period_ps;
  uint32_t macro_period_ns;
  uint32_t actual_timeout_period_us = 0;
 8012420:	2300      	movs	r3, #0
 8012422:	617b      	str	r3, [r7, #20]

  macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8012424:	787b      	ldrb	r3, [r7, #1]
 8012426:	4619      	mov	r1, r3
 8012428:	6878      	ldr	r0, [r7, #4]
 801242a:	f7ff ff69 	bl	8012300 <VL53L0X_calc_macro_period_ps>
 801242e:	6138      	str	r0, [r7, #16]
  macro_period_ns = (macro_period_ps + 500) / 1000;
 8012430:	693b      	ldr	r3, [r7, #16]
 8012432:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012436:	4a0b      	ldr	r2, [pc, #44]	@ (8012464 <VL53L0X_calc_timeout_us+0x54>)
 8012438:	fba2 2303 	umull	r2, r3, r2, r3
 801243c:	099b      	lsrs	r3, r3, #6
 801243e:	60fb      	str	r3, [r7, #12]

  actual_timeout_period_us =
      ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8012440:	887b      	ldrh	r3, [r7, #2]
 8012442:	68fa      	ldr	r2, [r7, #12]
 8012444:	fb03 f202 	mul.w	r2, r3, r2
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	085b      	lsrs	r3, r3, #1
 801244c:	4413      	add	r3, r2
  actual_timeout_period_us =
 801244e:	4a05      	ldr	r2, [pc, #20]	@ (8012464 <VL53L0X_calc_timeout_us+0x54>)
 8012450:	fba2 2303 	umull	r2, r3, r2, r3
 8012454:	099b      	lsrs	r3, r3, #6
 8012456:	617b      	str	r3, [r7, #20]

  return actual_timeout_period_us;
 8012458:	697b      	ldr	r3, [r7, #20]
}
 801245a:	4618      	mov	r0, r3
 801245c:	3718      	adds	r7, #24
 801245e:	46bd      	mov	sp, r7
 8012460:	bd80      	pop	{r7, pc}
 8012462:	bf00      	nop
 8012464:	10624dd3 	.word	0x10624dd3

08012468 <get_sequence_step_timeout>:

VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
                                        VL53L0X_SequenceStepId SequenceStepId,
                                        uint32_t *pTimeOutMicroSecs) {
 8012468:	b580      	push	{r7, lr}
 801246a:	b08c      	sub	sp, #48	@ 0x30
 801246c:	af00      	add	r7, sp, #0
 801246e:	60f8      	str	r0, [r7, #12]
 8012470:	460b      	mov	r3, r1
 8012472:	607a      	str	r2, [r7, #4]
 8012474:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012476:	2300      	movs	r3, #0
 8012478:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t CurrentVCSELPulsePeriodPClk;
  uint8_t EncodedTimeOutByte = 0;
 801247c:	2300      	movs	r3, #0
 801247e:	f887 3020 	strb.w	r3, [r7, #32]
  uint32_t TimeoutMicroSeconds = 0;
 8012482:	2300      	movs	r3, #0
 8012484:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint16_t PreRangeEncodedTimeOut = 0;
 8012486:	2300      	movs	r3, #0
 8012488:	83fb      	strh	r3, [r7, #30]
  uint16_t MsrcTimeOutMClks;
  uint16_t PreRangeTimeOutMClks;
  uint16_t FinalRangeTimeOutMClks = 0;
 801248a:	2300      	movs	r3, #0
 801248c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t FinalRangeEncodedTimeOut;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

  if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC) ||
 801248e:	7afb      	ldrb	r3, [r7, #11]
 8012490:	2b00      	cmp	r3, #0
 8012492:	d005      	beq.n	80124a0 <get_sequence_step_timeout+0x38>
 8012494:	7afb      	ldrb	r3, [r7, #11]
 8012496:	2b01      	cmp	r3, #1
 8012498:	d002      	beq.n	80124a0 <get_sequence_step_timeout+0x38>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_DSS) ||
 801249a:	7afb      	ldrb	r3, [r7, #11]
 801249c:	2b02      	cmp	r3, #2
 801249e:	d127      	bne.n	80124f0 <get_sequence_step_timeout+0x88>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 80124a0:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 80124a4:	461a      	mov	r2, r3
 80124a6:	2100      	movs	r1, #0
 80124a8:	68f8      	ldr	r0, [r7, #12]
 80124aa:	f7fd faaa 	bl	800fa02 <VL53L0X_GetVcselPulsePeriod>
 80124ae:	4603      	mov	r3, r0
 80124b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                         &CurrentVCSELPulsePeriodPClk);
    if (Status == VL53L0X_ERROR_NONE) {
 80124b4:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80124b8:	2b00      	cmp	r3, #0
 80124ba:	d109      	bne.n	80124d0 <get_sequence_step_timeout+0x68>
      Status = VL53L0X_RdByte(Dev, VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
 80124bc:	f107 0320 	add.w	r3, r7, #32
 80124c0:	461a      	mov	r2, r3
 80124c2:	2146      	movs	r1, #70	@ 0x46
 80124c4:	68f8      	ldr	r0, [r7, #12]
 80124c6:	f001 faac 	bl	8013a22 <VL53L0X_RdByte>
 80124ca:	4603      	mov	r3, r0
 80124cc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                              &EncodedTimeOutByte);
    }
    MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 80124d0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80124d4:	4618      	mov	r0, r3
 80124d6:	f7ff ff5b 	bl	8012390 <VL53L0X_decode_timeout>
 80124da:	4603      	mov	r3, r0
 80124dc:	847b      	strh	r3, [r7, #34]	@ 0x22

    TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev, MsrcTimeOutMClks,
 80124de:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80124e2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80124e4:	4619      	mov	r1, r3
 80124e6:	68f8      	ldr	r0, [r7, #12]
 80124e8:	f7ff ff92 	bl	8012410 <VL53L0X_calc_timeout_us>
 80124ec:	62b8      	str	r0, [r7, #40]	@ 0x28
 80124ee:	e092      	b.n	8012616 <get_sequence_step_timeout+0x1ae>
                                                  CurrentVCSELPulsePeriodPClk);
  } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80124f0:	7afb      	ldrb	r3, [r7, #11]
 80124f2:	2b03      	cmp	r3, #3
 80124f4:	d135      	bne.n	8012562 <get_sequence_step_timeout+0xfa>
    /* Retrieve PRE-RANGE VCSEL Period */
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 80124f6:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 80124fa:	461a      	mov	r2, r3
 80124fc:	2100      	movs	r1, #0
 80124fe:	68f8      	ldr	r0, [r7, #12]
 8012500:	f7fd fa7f 	bl	800fa02 <VL53L0X_GetVcselPulsePeriod>
 8012504:	4603      	mov	r3, r0
 8012506:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                         &CurrentVCSELPulsePeriodPClk);

    /* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
    if (Status == VL53L0X_ERROR_NONE) {
 801250a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801250e:	2b00      	cmp	r3, #0
 8012510:	f040 8081 	bne.w	8012616 <get_sequence_step_timeout+0x1ae>

      /* Retrieve PRE-RANGE VCSEL Period */
      Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 8012514:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012518:	461a      	mov	r2, r3
 801251a:	2100      	movs	r1, #0
 801251c:	68f8      	ldr	r0, [r7, #12]
 801251e:	f7fd fa70 	bl	800fa02 <VL53L0X_GetVcselPulsePeriod>
 8012522:	4603      	mov	r3, r0
 8012524:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                           &CurrentVCSELPulsePeriodPClk);

      if (Status == VL53L0X_ERROR_NONE) {
 8012528:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801252c:	2b00      	cmp	r3, #0
 801252e:	d109      	bne.n	8012544 <get_sequence_step_timeout+0xdc>
        Status =
            VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8012530:	f107 031e 	add.w	r3, r7, #30
 8012534:	461a      	mov	r2, r3
 8012536:	2151      	movs	r1, #81	@ 0x51
 8012538:	68f8      	ldr	r0, [r7, #12]
 801253a:	f001 fafd 	bl	8013b38 <VL53L0X_RdWord>
 801253e:	4603      	mov	r3, r0
 8012540:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                           &PreRangeEncodedTimeOut);
      }

      PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 8012544:	8bfb      	ldrh	r3, [r7, #30]
 8012546:	4618      	mov	r0, r3
 8012548:	f7ff ff22 	bl	8012390 <VL53L0X_decode_timeout>
 801254c:	4603      	mov	r3, r0
 801254e:	84fb      	strh	r3, [r7, #38]	@ 0x26

      TimeoutMicroSeconds = VL53L0X_calc_timeout_us(
 8012550:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8012554:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012556:	4619      	mov	r1, r3
 8012558:	68f8      	ldr	r0, [r7, #12]
 801255a:	f7ff ff59 	bl	8012410 <VL53L0X_calc_timeout_us>
 801255e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8012560:	e059      	b.n	8012616 <get_sequence_step_timeout+0x1ae>
          Dev, PreRangeTimeOutMClks, CurrentVCSELPulsePeriodPClk);
    }
  } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8012562:	7afb      	ldrb	r3, [r7, #11]
 8012564:	2b04      	cmp	r3, #4
 8012566:	d156      	bne.n	8012616 <get_sequence_step_timeout+0x1ae>

    VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8012568:	f107 0314 	add.w	r3, r7, #20
 801256c:	4619      	mov	r1, r3
 801256e:	68f8      	ldr	r0, [r7, #12]
 8012570:	f7fd fb50 	bl	800fc14 <VL53L0X_GetSequenceStepEnables>
    PreRangeTimeOutMClks = 0;
 8012574:	2300      	movs	r3, #0
 8012576:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (SchedulerSequenceSteps.PreRangeOn) {
 8012578:	7dfb      	ldrb	r3, [r7, #23]
 801257a:	2b00      	cmp	r3, #0
 801257c:	d01d      	beq.n	80125ba <get_sequence_step_timeout+0x152>
      /* Retrieve PRE-RANGE VCSEL Period */
      Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 801257e:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012582:	461a      	mov	r2, r3
 8012584:	2100      	movs	r1, #0
 8012586:	68f8      	ldr	r0, [r7, #12]
 8012588:	f7fd fa3b 	bl	800fa02 <VL53L0X_GetVcselPulsePeriod>
 801258c:	4603      	mov	r3, r0
 801258e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                           &CurrentVCSELPulsePeriodPClk);

      /* Retrieve PRE-RANGE Timeout in Macro periods
       * (MCLKS) */
      if (Status == VL53L0X_ERROR_NONE) {
 8012592:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8012596:	2b00      	cmp	r3, #0
 8012598:	d10f      	bne.n	80125ba <get_sequence_step_timeout+0x152>
        Status =
            VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 801259a:	f107 031e 	add.w	r3, r7, #30
 801259e:	461a      	mov	r2, r3
 80125a0:	2151      	movs	r1, #81	@ 0x51
 80125a2:	68f8      	ldr	r0, [r7, #12]
 80125a4:	f001 fac8 	bl	8013b38 <VL53L0X_RdWord>
 80125a8:	4603      	mov	r3, r0
 80125aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                           &PreRangeEncodedTimeOut);
        PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 80125ae:	8bfb      	ldrh	r3, [r7, #30]
 80125b0:	4618      	mov	r0, r3
 80125b2:	f7ff feed 	bl	8012390 <VL53L0X_decode_timeout>
 80125b6:	4603      	mov	r3, r0
 80125b8:	84fb      	strh	r3, [r7, #38]	@ 0x26
      }
    }

    if (Status == VL53L0X_ERROR_NONE) {
 80125ba:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80125be:	2b00      	cmp	r3, #0
 80125c0:	d109      	bne.n	80125d6 <get_sequence_step_timeout+0x16e>
      /* Retrieve FINAL-RANGE VCSEL Period */
      Status = VL53L0X_GetVcselPulsePeriod(
 80125c2:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 80125c6:	461a      	mov	r2, r3
 80125c8:	2101      	movs	r1, #1
 80125ca:	68f8      	ldr	r0, [r7, #12]
 80125cc:	f7fd fa19 	bl	800fa02 <VL53L0X_GetVcselPulsePeriod>
 80125d0:	4603      	mov	r3, r0
 80125d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, &CurrentVCSELPulsePeriodPClk);
    }

    /* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
    if (Status == VL53L0X_ERROR_NONE) {
 80125d6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d10f      	bne.n	80125fe <get_sequence_step_timeout+0x196>
      Status =
          VL53L0X_RdWord(Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80125de:	f107 031c 	add.w	r3, r7, #28
 80125e2:	461a      	mov	r2, r3
 80125e4:	2171      	movs	r1, #113	@ 0x71
 80125e6:	68f8      	ldr	r0, [r7, #12]
 80125e8:	f001 faa6 	bl	8013b38 <VL53L0X_RdWord>
 80125ec:	4603      	mov	r3, r0
 80125ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                         &FinalRangeEncodedTimeOut);
      FinalRangeTimeOutMClks = VL53L0X_decode_timeout(FinalRangeEncodedTimeOut);
 80125f2:	8bbb      	ldrh	r3, [r7, #28]
 80125f4:	4618      	mov	r0, r3
 80125f6:	f7ff fecb 	bl	8012390 <VL53L0X_decode_timeout>
 80125fa:	4603      	mov	r3, r0
 80125fc:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }

    FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 80125fe:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012600:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012602:	1ad3      	subs	r3, r2, r3
 8012604:	84bb      	strh	r3, [r7, #36]	@ 0x24
    TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev, FinalRangeTimeOutMClks,
 8012606:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 801260a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801260c:	4619      	mov	r1, r3
 801260e:	68f8      	ldr	r0, [r7, #12]
 8012610:	f7ff fefe 	bl	8012410 <VL53L0X_calc_timeout_us>
 8012614:	62b8      	str	r0, [r7, #40]	@ 0x28
                                                  CurrentVCSELPulsePeriodPClk);
  }

  *pTimeOutMicroSecs = TimeoutMicroSeconds;
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801261a:	601a      	str	r2, [r3, #0]

  return Status;
 801261c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8012620:	4618      	mov	r0, r3
 8012622:	3730      	adds	r7, #48	@ 0x30
 8012624:	46bd      	mov	sp, r7
 8012626:	bd80      	pop	{r7, pc}

08012628 <set_sequence_step_timeout>:

VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
                                        VL53L0X_SequenceStepId SequenceStepId,
                                        uint32_t TimeOutMicroSecs) {
 8012628:	b580      	push	{r7, lr}
 801262a:	b08a      	sub	sp, #40	@ 0x28
 801262c:	af00      	add	r7, sp, #0
 801262e:	60f8      	str	r0, [r7, #12]
 8012630:	460b      	mov	r3, r1
 8012632:	607a      	str	r2, [r7, #4]
 8012634:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012636:	2300      	movs	r3, #0
 8012638:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint16_t MsrcRangeTimeOutMClks;
  uint16_t FinalRangeTimeOutMClks;
  uint16_t FinalRangeEncodedTimeOut;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

  if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC) ||
 801263c:	7afb      	ldrb	r3, [r7, #11]
 801263e:	2b00      	cmp	r3, #0
 8012640:	d005      	beq.n	801264e <set_sequence_step_timeout+0x26>
 8012642:	7afb      	ldrb	r3, [r7, #11]
 8012644:	2b01      	cmp	r3, #1
 8012646:	d002      	beq.n	801264e <set_sequence_step_timeout+0x26>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_DSS) ||
 8012648:	7afb      	ldrb	r3, [r7, #11]
 801264a:	2b02      	cmp	r3, #2
 801264c:	d138      	bne.n	80126c0 <set_sequence_step_timeout+0x98>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 801264e:	f107 031d 	add.w	r3, r7, #29
 8012652:	461a      	mov	r2, r3
 8012654:	2100      	movs	r1, #0
 8012656:	68f8      	ldr	r0, [r7, #12]
 8012658:	f7fd f9d3 	bl	800fa02 <VL53L0X_GetVcselPulsePeriod>
 801265c:	4603      	mov	r3, r0
 801265e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                         &CurrentVCSELPulsePeriodPClk);

    if (Status == VL53L0X_ERROR_NONE) {
 8012662:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012666:	2b00      	cmp	r3, #0
 8012668:	d11a      	bne.n	80126a0 <set_sequence_step_timeout+0x78>
      MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(
 801266a:	7f7b      	ldrb	r3, [r7, #29]
 801266c:	461a      	mov	r2, r3
 801266e:	6879      	ldr	r1, [r7, #4]
 8012670:	68f8      	ldr	r0, [r7, #12]
 8012672:	f7ff fea3 	bl	80123bc <VL53L0X_calc_timeout_mclks>
 8012676:	4603      	mov	r3, r0
 8012678:	83fb      	strh	r3, [r7, #30]
          Dev, TimeOutMicroSecs, (uint8_t)CurrentVCSELPulsePeriodPClk);

      if (MsrcRangeTimeOutMClks > 256)
 801267a:	8bfb      	ldrh	r3, [r7, #30]
 801267c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012680:	d903      	bls.n	801268a <set_sequence_step_timeout+0x62>
        MsrcEncodedTimeOut = 255;
 8012682:	23ff      	movs	r3, #255	@ 0xff
 8012684:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012688:	e004      	b.n	8012694 <set_sequence_step_timeout+0x6c>
      else
        MsrcEncodedTimeOut = (uint8_t)MsrcRangeTimeOutMClks - 1;
 801268a:	8bfb      	ldrh	r3, [r7, #30]
 801268c:	b2db      	uxtb	r3, r3
 801268e:	3b01      	subs	r3, #1
 8012690:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, LastEncodedTimeout,
 8012694:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012698:	b29a      	uxth	r2, r3
 801269a:	68fb      	ldr	r3, [r7, #12]
 801269c:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
                                         MsrcEncodedTimeOut);
    }

    if (Status == VL53L0X_ERROR_NONE) {
 80126a0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	f040 80ad 	bne.w	8012804 <set_sequence_step_timeout+0x1dc>
      Status = VL53L0X_WrByte(Dev, VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
 80126aa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80126ae:	461a      	mov	r2, r3
 80126b0:	2146      	movs	r1, #70	@ 0x46
 80126b2:	68f8      	ldr	r0, [r7, #12]
 80126b4:	f001 fab6 	bl	8013c24 <VL53L0X_WrByte>
 80126b8:	4603      	mov	r3, r0
 80126ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (Status == VL53L0X_ERROR_NONE) {
 80126be:	e0a1      	b.n	8012804 <set_sequence_step_timeout+0x1dc>
                              MsrcEncodedTimeOut);
    }
  } else {

    if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 80126c0:	7afb      	ldrb	r3, [r7, #11]
 80126c2:	2b03      	cmp	r3, #3
 80126c4:	d135      	bne.n	8012732 <set_sequence_step_timeout+0x10a>

      if (Status == VL53L0X_ERROR_NONE) {
 80126c6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d11b      	bne.n	8012706 <set_sequence_step_timeout+0xde>
        Status = VL53L0X_GetVcselPulsePeriod(
 80126ce:	f107 031d 	add.w	r3, r7, #29
 80126d2:	461a      	mov	r2, r3
 80126d4:	2100      	movs	r1, #0
 80126d6:	68f8      	ldr	r0, [r7, #12]
 80126d8:	f7fd f993 	bl	800fa02 <VL53L0X_GetVcselPulsePeriod>
 80126dc:	4603      	mov	r3, r0
 80126de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, &CurrentVCSELPulsePeriodPClk);
        PreRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(
 80126e2:	7f7b      	ldrb	r3, [r7, #29]
 80126e4:	461a      	mov	r2, r3
 80126e6:	6879      	ldr	r1, [r7, #4]
 80126e8:	68f8      	ldr	r0, [r7, #12]
 80126ea:	f7ff fe67 	bl	80123bc <VL53L0X_calc_timeout_mclks>
 80126ee:	4603      	mov	r3, r0
 80126f0:	84bb      	strh	r3, [r7, #36]	@ 0x24
            Dev, TimeOutMicroSecs, (uint8_t)CurrentVCSELPulsePeriodPClk);
        PreRangeEncodedTimeOut = VL53L0X_encode_timeout(PreRangeTimeOutMClks);
 80126f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80126f4:	4618      	mov	r0, r3
 80126f6:	f7ff fe21 	bl	801233c <VL53L0X_encode_timeout>
 80126fa:	4603      	mov	r3, r0
 80126fc:	837b      	strh	r3, [r7, #26]

        VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, LastEncodedTimeout,
 80126fe:	8b7a      	ldrh	r2, [r7, #26]
 8012700:	68fb      	ldr	r3, [r7, #12]
 8012702:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
                                           PreRangeEncodedTimeOut);
      }

      if (Status == VL53L0X_ERROR_NONE) {
 8012706:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801270a:	2b00      	cmp	r3, #0
 801270c:	d108      	bne.n	8012720 <set_sequence_step_timeout+0xf8>
        Status =
            VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 801270e:	8b7b      	ldrh	r3, [r7, #26]
 8012710:	461a      	mov	r2, r3
 8012712:	2151      	movs	r1, #81	@ 0x51
 8012714:	68f8      	ldr	r0, [r7, #12]
 8012716:	f001 faa9 	bl	8013c6c <VL53L0X_WrWord>
 801271a:	4603      	mov	r3, r0
 801271c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                           PreRangeEncodedTimeOut);
      }

      if (Status == VL53L0X_ERROR_NONE) {
 8012720:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012724:	2b00      	cmp	r3, #0
 8012726:	d16d      	bne.n	8012804 <set_sequence_step_timeout+0x1dc>
        VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs,
 8012728:	68fb      	ldr	r3, [r7, #12]
 801272a:	687a      	ldr	r2, [r7, #4]
 801272c:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8012730:	e068      	b.n	8012804 <set_sequence_step_timeout+0x1dc>
                                           TimeOutMicroSecs);
      }
    } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8012732:	7afb      	ldrb	r3, [r7, #11]
 8012734:	2b04      	cmp	r3, #4
 8012736:	d162      	bne.n	80127fe <set_sequence_step_timeout+0x1d6>
       * must be added. To do this both final and pre-range
       * timeouts must be expressed in macro periods MClks
       * because they have different vcsel periods.
       */

      VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8012738:	f107 0314 	add.w	r3, r7, #20
 801273c:	4619      	mov	r1, r3
 801273e:	68f8      	ldr	r0, [r7, #12]
 8012740:	f7fd fa68 	bl	800fc14 <VL53L0X_GetSequenceStepEnables>
      PreRangeTimeOutMClks = 0;
 8012744:	2300      	movs	r3, #0
 8012746:	84bb      	strh	r3, [r7, #36]	@ 0x24
      if (SchedulerSequenceSteps.PreRangeOn) {
 8012748:	7dfb      	ldrb	r3, [r7, #23]
 801274a:	2b00      	cmp	r3, #0
 801274c:	d01d      	beq.n	801278a <set_sequence_step_timeout+0x162>

        /* Retrieve PRE-RANGE VCSEL Period */
        Status = VL53L0X_GetVcselPulsePeriod(
 801274e:	f107 031d 	add.w	r3, r7, #29
 8012752:	461a      	mov	r2, r3
 8012754:	2100      	movs	r1, #0
 8012756:	68f8      	ldr	r0, [r7, #12]
 8012758:	f7fd f953 	bl	800fa02 <VL53L0X_GetVcselPulsePeriod>
 801275c:	4603      	mov	r3, r0
 801275e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, &CurrentVCSELPulsePeriodPClk);

        /* Retrieve PRE-RANGE Timeout in Macro periods
         * (MCLKS) */
        if (Status == VL53L0X_ERROR_NONE) {
 8012762:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012766:	2b00      	cmp	r3, #0
 8012768:	d10f      	bne.n	801278a <set_sequence_step_timeout+0x162>
          Status = VL53L0X_RdWord(Dev, 0x51, &PreRangeEncodedTimeOut);
 801276a:	f107 031a 	add.w	r3, r7, #26
 801276e:	461a      	mov	r2, r3
 8012770:	2151      	movs	r1, #81	@ 0x51
 8012772:	68f8      	ldr	r0, [r7, #12]
 8012774:	f001 f9e0 	bl	8013b38 <VL53L0X_RdWord>
 8012778:	4603      	mov	r3, r0
 801277a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 801277e:	8b7b      	ldrh	r3, [r7, #26]
 8012780:	4618      	mov	r0, r3
 8012782:	f7ff fe05 	bl	8012390 <VL53L0X_decode_timeout>
 8012786:	4603      	mov	r3, r0
 8012788:	84bb      	strh	r3, [r7, #36]	@ 0x24
      }

      /* Calculate FINAL RANGE Timeout in Macro Periods
       * (MCLKS) and add PRE-RANGE value
       */
      if (Status == VL53L0X_ERROR_NONE) {
 801278a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801278e:	2b00      	cmp	r3, #0
 8012790:	d109      	bne.n	80127a6 <set_sequence_step_timeout+0x17e>

        Status =
            VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
 8012792:	f107 031d 	add.w	r3, r7, #29
 8012796:	461a      	mov	r2, r3
 8012798:	2101      	movs	r1, #1
 801279a:	68f8      	ldr	r0, [r7, #12]
 801279c:	f7fd f931 	bl	800fa02 <VL53L0X_GetVcselPulsePeriod>
 80127a0:	4603      	mov	r3, r0
 80127a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                        &CurrentVCSELPulsePeriodPClk);
      }
      if (Status == VL53L0X_ERROR_NONE) {
 80127a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d12a      	bne.n	8012804 <set_sequence_step_timeout+0x1dc>

        FinalRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(
 80127ae:	7f7b      	ldrb	r3, [r7, #29]
 80127b0:	461a      	mov	r2, r3
 80127b2:	6879      	ldr	r1, [r7, #4]
 80127b4:	68f8      	ldr	r0, [r7, #12]
 80127b6:	f7ff fe01 	bl	80123bc <VL53L0X_calc_timeout_mclks>
 80127ba:	4603      	mov	r3, r0
 80127bc:	847b      	strh	r3, [r7, #34]	@ 0x22
            Dev, TimeOutMicroSecs, (uint8_t)CurrentVCSELPulsePeriodPClk);

        FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 80127be:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80127c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80127c2:	4413      	add	r3, r2
 80127c4:	847b      	strh	r3, [r7, #34]	@ 0x22

        FinalRangeEncodedTimeOut =
            VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 80127c6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80127c8:	4618      	mov	r0, r3
 80127ca:	f7ff fdb7 	bl	801233c <VL53L0X_encode_timeout>
 80127ce:	4603      	mov	r3, r0
 80127d0:	843b      	strh	r3, [r7, #32]

        if (Status == VL53L0X_ERROR_NONE) {
 80127d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d108      	bne.n	80127ec <set_sequence_step_timeout+0x1c4>
          Status = VL53L0X_WrWord(Dev, 0x71, FinalRangeEncodedTimeOut);
 80127da:	8c3b      	ldrh	r3, [r7, #32]
 80127dc:	461a      	mov	r2, r3
 80127de:	2171      	movs	r1, #113	@ 0x71
 80127e0:	68f8      	ldr	r0, [r7, #12]
 80127e2:	f001 fa43 	bl	8013c6c <VL53L0X_WrWord>
 80127e6:	4603      	mov	r3, r0
 80127e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (Status == VL53L0X_ERROR_NONE) {
 80127ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80127f0:	2b00      	cmp	r3, #0
 80127f2:	d107      	bne.n	8012804 <set_sequence_step_timeout+0x1dc>
          VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs,
 80127f4:	68fb      	ldr	r3, [r7, #12]
 80127f6:	687a      	ldr	r2, [r7, #4]
 80127f8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 80127fc:	e002      	b.n	8012804 <set_sequence_step_timeout+0x1dc>
                                             TimeOutMicroSecs);
        }
      }
    } else
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 80127fe:	23fc      	movs	r3, #252	@ 0xfc
 8012800:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return Status;
 8012804:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8012808:	4618      	mov	r0, r3
 801280a:	3728      	adds	r7, #40	@ 0x28
 801280c:	46bd      	mov	sp, r7
 801280e:	bd80      	pop	{r7, pc}

08012810 <VL53L0X_get_vcsel_pulse_period>:
}

VL53L0X_Error
VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
                               VL53L0X_VcselPeriod VcselPeriodType,
                               uint8_t *pVCSELPulsePeriodPCLK) {
 8012810:	b580      	push	{r7, lr}
 8012812:	b086      	sub	sp, #24
 8012814:	af00      	add	r7, sp, #0
 8012816:	60f8      	str	r0, [r7, #12]
 8012818:	460b      	mov	r3, r1
 801281a:	607a      	str	r2, [r7, #4]
 801281c:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801281e:	2300      	movs	r3, #0
 8012820:	75fb      	strb	r3, [r7, #23]
  uint8_t vcsel_period_reg;

  switch (VcselPeriodType) {
 8012822:	7afb      	ldrb	r3, [r7, #11]
 8012824:	2b00      	cmp	r3, #0
 8012826:	d002      	beq.n	801282e <VL53L0X_get_vcsel_pulse_period+0x1e>
 8012828:	2b01      	cmp	r3, #1
 801282a:	d00a      	beq.n	8012842 <VL53L0X_get_vcsel_pulse_period+0x32>
 801282c:	e013      	b.n	8012856 <VL53L0X_get_vcsel_pulse_period+0x46>
  case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
 801282e:	f107 0316 	add.w	r3, r7, #22
 8012832:	461a      	mov	r2, r3
 8012834:	2150      	movs	r1, #80	@ 0x50
 8012836:	68f8      	ldr	r0, [r7, #12]
 8012838:	f001 f8f3 	bl	8013a22 <VL53L0X_RdByte>
 801283c:	4603      	mov	r3, r0
 801283e:	75fb      	strb	r3, [r7, #23]
                            &vcsel_period_reg);
    break;
 8012840:	e00b      	b.n	801285a <VL53L0X_get_vcsel_pulse_period+0x4a>
  case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
 8012842:	f107 0316 	add.w	r3, r7, #22
 8012846:	461a      	mov	r2, r3
 8012848:	2170      	movs	r1, #112	@ 0x70
 801284a:	68f8      	ldr	r0, [r7, #12]
 801284c:	f001 f8e9 	bl	8013a22 <VL53L0X_RdByte>
 8012850:	4603      	mov	r3, r0
 8012852:	75fb      	strb	r3, [r7, #23]
                            &vcsel_period_reg);
    break;
 8012854:	e001      	b.n	801285a <VL53L0X_get_vcsel_pulse_period+0x4a>
  default:
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012856:	23fc      	movs	r3, #252	@ 0xfc
 8012858:	75fb      	strb	r3, [r7, #23]
  }

  if (Status == VL53L0X_ERROR_NONE)
 801285a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801285e:	2b00      	cmp	r3, #0
 8012860:	d107      	bne.n	8012872 <VL53L0X_get_vcsel_pulse_period+0x62>
    *pVCSELPulsePeriodPCLK = VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8012862:	7dbb      	ldrb	r3, [r7, #22]
 8012864:	4618      	mov	r0, r3
 8012866:	f7fe fff6 	bl	8011856 <VL53L0X_decode_vcsel_period>
 801286a:	4603      	mov	r3, r0
 801286c:	461a      	mov	r2, r3
 801286e:	687b      	ldr	r3, [r7, #4]
 8012870:	701a      	strb	r2, [r3, #0]

  return Status;
 8012872:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012876:	4618      	mov	r0, r3
 8012878:	3718      	adds	r7, #24
 801287a:	46bd      	mov	sp, r7
 801287c:	bd80      	pop	{r7, pc}

0801287e <VL53L0X_set_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(
    VL53L0X_DEV Dev, uint32_t MeasurementTimingBudgetMicroSeconds) {
 801287e:	b580      	push	{r7, lr}
 8012880:	b092      	sub	sp, #72	@ 0x48
 8012882:	af00      	add	r7, sp, #0
 8012884:	6078      	str	r0, [r7, #4]
 8012886:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012888:	2300      	movs	r3, #0
 801288a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t FinalRangeTimingBudgetMicroSeconds;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
  uint32_t MsrcDccTccTimeoutMicroSeconds = 2000;
 801288e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8012892:	613b      	str	r3, [r7, #16]
  uint32_t StartOverheadMicroSeconds = 1320;
 8012894:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8012898:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t EndOverheadMicroSeconds = 960;
 801289a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 801289e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t MsrcOverheadMicroSeconds = 660;
 80128a0:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80128a4:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t TccOverheadMicroSeconds = 590;
 80128a6:	f240 234e 	movw	r3, #590	@ 0x24e
 80128aa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t DssOverheadMicroSeconds = 690;
 80128ac:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80128b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t PreRangeOverheadMicroSeconds = 660;
 80128b2:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80128b6:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t FinalRangeOverheadMicroSeconds = 550;
 80128b8:	f240 2326 	movw	r3, #550	@ 0x226
 80128bc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 80128be:	2300      	movs	r3, #0
 80128c0:	60fb      	str	r3, [r7, #12]
  uint32_t cMinTimingBudgetMicroSeconds = 20000;
 80128c2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80128c6:	623b      	str	r3, [r7, #32]
  uint32_t SubTimeout = 0;
 80128c8:	2300      	movs	r3, #0
 80128ca:	61fb      	str	r3, [r7, #28]

  if (MeasurementTimingBudgetMicroSeconds < cMinTimingBudgetMicroSeconds) {
 80128cc:	683a      	ldr	r2, [r7, #0]
 80128ce:	6a3b      	ldr	r3, [r7, #32]
 80128d0:	429a      	cmp	r2, r3
 80128d2:	d205      	bcs.n	80128e0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 80128d4:	23fc      	movs	r3, #252	@ 0xfc
 80128d6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    return Status;
 80128da:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80128de:	e0aa      	b.n	8012a36 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
  }

  FinalRangeTimingBudgetMicroSeconds =
      MeasurementTimingBudgetMicroSeconds -
      (StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 80128e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80128e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80128e4:	4413      	add	r3, r2
  FinalRangeTimingBudgetMicroSeconds =
 80128e6:	683a      	ldr	r2, [r7, #0]
 80128e8:	1ad3      	subs	r3, r2, r3
 80128ea:	643b      	str	r3, [r7, #64]	@ 0x40

  Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80128ec:	f107 0314 	add.w	r3, r7, #20
 80128f0:	4619      	mov	r1, r3
 80128f2:	6878      	ldr	r0, [r7, #4]
 80128f4:	f7fd f98e 	bl	800fc14 <VL53L0X_GetSequenceStepEnables>
 80128f8:	4603      	mov	r3, r0
 80128fa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

  if (Status == VL53L0X_ERROR_NONE &&
 80128fe:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012902:	2b00      	cmp	r3, #0
 8012904:	d15b      	bne.n	80129be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 8012906:	7d3b      	ldrb	r3, [r7, #20]
  if (Status == VL53L0X_ERROR_NONE &&
 8012908:	2b00      	cmp	r3, #0
 801290a:	d105      	bne.n	8012918 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 801290c:	7d7b      	ldrb	r3, [r7, #21]
 801290e:	2b00      	cmp	r3, #0
 8012910:	d102      	bne.n	8012918 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
       SchedulerSequenceSteps.DssOn)) {
 8012912:	7dbb      	ldrb	r3, [r7, #22]
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 8012914:	2b00      	cmp	r3, #0
 8012916:	d052      	beq.n	80129be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

    /* TCC, MSRC and DSS all share the same timeout */
    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_MSRC,
 8012918:	f107 0310 	add.w	r3, r7, #16
 801291c:	461a      	mov	r2, r3
 801291e:	2102      	movs	r1, #2
 8012920:	6878      	ldr	r0, [r7, #4]
 8012922:	f7ff fda1 	bl	8012468 <get_sequence_step_timeout>
 8012926:	4603      	mov	r3, r0
 8012928:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                       &MsrcDccTccTimeoutMicroSeconds);

    /* Subtract the TCC, MSRC and DSS timeouts if they are
     * enabled. */

    if (Status != VL53L0X_ERROR_NONE)
 801292c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012930:	2b00      	cmp	r3, #0
 8012932:	d002      	beq.n	801293a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
      return Status;
 8012934:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012938:	e07d      	b.n	8012a36 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

    /* TCC */
    if (SchedulerSequenceSteps.TccOn) {
 801293a:	7d3b      	ldrb	r3, [r7, #20]
 801293c:	2b00      	cmp	r3, #0
 801293e:	d00f      	beq.n	8012960 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

      SubTimeout = MsrcDccTccTimeoutMicroSeconds + TccOverheadMicroSeconds;
 8012940:	693b      	ldr	r3, [r7, #16]
 8012942:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012944:	4413      	add	r3, r2
 8012946:	61fb      	str	r3, [r7, #28]

      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8012948:	69fa      	ldr	r2, [r7, #28]
 801294a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801294c:	429a      	cmp	r2, r3
 801294e:	d204      	bcs.n	801295a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8012950:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012952:	69fb      	ldr	r3, [r7, #28]
 8012954:	1ad3      	subs	r3, r2, r3
 8012956:	643b      	str	r3, [r7, #64]	@ 0x40
 8012958:	e002      	b.n	8012960 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
      } else {
        /* Requested timeout too big. */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 801295a:	23fc      	movs	r3, #252	@ 0xfc
 801295c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }

    if (Status != VL53L0X_ERROR_NONE) {
 8012960:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012964:	2b00      	cmp	r3, #0
 8012966:	d002      	beq.n	801296e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>

      return Status;
 8012968:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 801296c:	e063      	b.n	8012a36 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
    }

    /* DSS */
    if (SchedulerSequenceSteps.DssOn) {
 801296e:	7dbb      	ldrb	r3, [r7, #22]
 8012970:	2b00      	cmp	r3, #0
 8012972:	d011      	beq.n	8012998 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

      SubTimeout =
          2 * (MsrcDccTccTimeoutMicroSeconds + DssOverheadMicroSeconds);
 8012974:	693a      	ldr	r2, [r7, #16]
 8012976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012978:	4413      	add	r3, r2
      SubTimeout =
 801297a:	005b      	lsls	r3, r3, #1
 801297c:	61fb      	str	r3, [r7, #28]

      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 801297e:	69fa      	ldr	r2, [r7, #28]
 8012980:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012982:	429a      	cmp	r2, r3
 8012984:	d204      	bcs.n	8012990 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8012986:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012988:	69fb      	ldr	r3, [r7, #28]
 801298a:	1ad3      	subs	r3, r2, r3
 801298c:	643b      	str	r3, [r7, #64]	@ 0x40
 801298e:	e016      	b.n	80129be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      } else {
        /* Requested timeout too big. */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012990:	23fc      	movs	r3, #252	@ 0xfc
 8012992:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8012996:	e012      	b.n	80129be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      }
    } else if (SchedulerSequenceSteps.MsrcOn) {
 8012998:	7d7b      	ldrb	r3, [r7, #21]
 801299a:	2b00      	cmp	r3, #0
 801299c:	d00f      	beq.n	80129be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      /* MSRC */
      SubTimeout = MsrcDccTccTimeoutMicroSeconds + MsrcOverheadMicroSeconds;
 801299e:	693b      	ldr	r3, [r7, #16]
 80129a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80129a2:	4413      	add	r3, r2
 80129a4:	61fb      	str	r3, [r7, #28]

      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80129a6:	69fa      	ldr	r2, [r7, #28]
 80129a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80129aa:	429a      	cmp	r2, r3
 80129ac:	d204      	bcs.n	80129b8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 80129ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80129b0:	69fb      	ldr	r3, [r7, #28]
 80129b2:	1ad3      	subs	r3, r2, r3
 80129b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80129b6:	e002      	b.n	80129be <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      } else {
        /* Requested timeout too big. */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 80129b8:	23fc      	movs	r3, #252	@ 0xfc
 80129ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  if (Status != VL53L0X_ERROR_NONE) {
 80129be:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d002      	beq.n	80129cc <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>

    return Status;
 80129c6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80129ca:	e034      	b.n	8012a36 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
  }

  if (SchedulerSequenceSteps.PreRangeOn) {
 80129cc:	7dfb      	ldrb	r3, [r7, #23]
 80129ce:	2b00      	cmp	r3, #0
 80129d0:	d019      	beq.n	8012a06 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

    /* Subtract the Pre-range timeout if enabled. */

    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 80129d2:	f107 030c 	add.w	r3, r7, #12
 80129d6:	461a      	mov	r2, r3
 80129d8:	2103      	movs	r1, #3
 80129da:	6878      	ldr	r0, [r7, #4]
 80129dc:	f7ff fd44 	bl	8012468 <get_sequence_step_timeout>
 80129e0:	4603      	mov	r3, r0
 80129e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                       &PreRangeTimeoutMicroSeconds);

    SubTimeout = PreRangeTimeoutMicroSeconds + PreRangeOverheadMicroSeconds;
 80129e6:	68fb      	ldr	r3, [r7, #12]
 80129e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80129ea:	4413      	add	r3, r2
 80129ec:	61fb      	str	r3, [r7, #28]

    if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80129ee:	69fa      	ldr	r2, [r7, #28]
 80129f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80129f2:	429a      	cmp	r2, r3
 80129f4:	d204      	bcs.n	8012a00 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
      FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 80129f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80129f8:	69fb      	ldr	r3, [r7, #28]
 80129fa:	1ad3      	subs	r3, r2, r3
 80129fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80129fe:	e002      	b.n	8012a06 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
    } else {
      /* Requested timeout too big. */
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012a00:	23fc      	movs	r3, #252	@ 0xfc
 8012a02:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
  }

  if (Status == VL53L0X_ERROR_NONE && SchedulerSequenceSteps.FinalRangeOn) {
 8012a06:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	d111      	bne.n	8012a32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
 8012a0e:	7e3b      	ldrb	r3, [r7, #24]
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	d00e      	beq.n	8012a32 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

    FinalRangeTimingBudgetMicroSeconds -= FinalRangeOverheadMicroSeconds;
 8012a14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a18:	1ad3      	subs	r3, r2, r3
 8012a1a:	643b      	str	r3, [r7, #64]	@ 0x40
     * budget and the sum of all other timeouts within the sequence.
     * If there is no room for the final range timeout, then an error
     * will be set. Otherwise the remaining time will be applied to
     * the final range.
     */
    Status = set_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 8012a1c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012a1e:	2104      	movs	r1, #4
 8012a20:	6878      	ldr	r0, [r7, #4]
 8012a22:	f7ff fe01 	bl	8012628 <set_sequence_step_timeout>
 8012a26:	4603      	mov	r3, r0
 8012a28:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                       FinalRangeTimingBudgetMicroSeconds);

    VL53L0X_SETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	683a      	ldr	r2, [r7, #0]
 8012a30:	615a      	str	r2, [r3, #20]
                              MeasurementTimingBudgetMicroSeconds);
  }

  return Status;
 8012a32:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8012a36:	4618      	mov	r0, r3
 8012a38:	3748      	adds	r7, #72	@ 0x48
 8012a3a:	46bd      	mov	sp, r7
 8012a3c:	bd80      	pop	{r7, pc}

08012a3e <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(
    VL53L0X_DEV Dev, uint32_t *pMeasurementTimingBudgetMicroSeconds) {
 8012a3e:	b580      	push	{r7, lr}
 8012a40:	b090      	sub	sp, #64	@ 0x40
 8012a42:	af00      	add	r7, sp, #0
 8012a44:	6078      	str	r0, [r7, #4]
 8012a46:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012a48:	2300      	movs	r3, #0
 8012a4a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
  uint32_t FinalRangeTimeoutMicroSeconds;
  uint32_t MsrcDccTccTimeoutMicroSeconds = 2000;
 8012a4e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8012a52:	613b      	str	r3, [r7, #16]
  uint32_t StartOverheadMicroSeconds = 1910;
 8012a54:	f240 7376 	movw	r3, #1910	@ 0x776
 8012a58:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t EndOverheadMicroSeconds = 960;
 8012a5a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8012a5e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t MsrcOverheadMicroSeconds = 660;
 8012a60:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8012a64:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t TccOverheadMicroSeconds = 590;
 8012a66:	f240 234e 	movw	r3, #590	@ 0x24e
 8012a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t DssOverheadMicroSeconds = 690;
 8012a6c:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8012a70:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t PreRangeOverheadMicroSeconds = 660;
 8012a72:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8012a76:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t FinalRangeOverheadMicroSeconds = 550;
 8012a78:	f240 2326 	movw	r3, #550	@ 0x226
 8012a7c:	623b      	str	r3, [r7, #32]
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 8012a7e:	2300      	movs	r3, #0
 8012a80:	60fb      	str	r3, [r7, #12]

  /* Start and end overhead times always present */
  *pMeasurementTimingBudgetMicroSeconds =
      StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8012a82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012a84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012a86:	441a      	add	r2, r3
  *pMeasurementTimingBudgetMicroSeconds =
 8012a88:	683b      	ldr	r3, [r7, #0]
 8012a8a:	601a      	str	r2, [r3, #0]

  Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8012a8c:	f107 0318 	add.w	r3, r7, #24
 8012a90:	4619      	mov	r1, r3
 8012a92:	6878      	ldr	r0, [r7, #4]
 8012a94:	f7fd f8be 	bl	800fc14 <VL53L0X_GetSequenceStepEnables>
 8012a98:	4603      	mov	r3, r0
 8012a9a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (Status != VL53L0X_ERROR_NONE) {
 8012a9e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	d002      	beq.n	8012aac <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>

    return Status;
 8012aa6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012aaa:	e075      	b.n	8012b98 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
  }

  if (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 8012aac:	7e3b      	ldrb	r3, [r7, #24]
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	d105      	bne.n	8012abe <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
 8012ab2:	7e7b      	ldrb	r3, [r7, #25]
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d102      	bne.n	8012abe <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
      SchedulerSequenceSteps.DssOn) {
 8012ab8:	7ebb      	ldrb	r3, [r7, #26]
  if (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 8012aba:	2b00      	cmp	r3, #0
 8012abc:	d030      	beq.n	8012b20 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_MSRC,
 8012abe:	f107 0310 	add.w	r3, r7, #16
 8012ac2:	461a      	mov	r2, r3
 8012ac4:	2102      	movs	r1, #2
 8012ac6:	6878      	ldr	r0, [r7, #4]
 8012ac8:	f7ff fcce 	bl	8012468 <get_sequence_step_timeout>
 8012acc:	4603      	mov	r3, r0
 8012ace:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                       &MsrcDccTccTimeoutMicroSeconds);

    if (Status == VL53L0X_ERROR_NONE) {
 8012ad2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	d122      	bne.n	8012b20 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
      if (SchedulerSequenceSteps.TccOn) {
 8012ada:	7e3b      	ldrb	r3, [r7, #24]
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d007      	beq.n	8012af0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
        *pMeasurementTimingBudgetMicroSeconds +=
 8012ae0:	683b      	ldr	r3, [r7, #0]
 8012ae2:	681a      	ldr	r2, [r3, #0]
            MsrcDccTccTimeoutMicroSeconds + TccOverheadMicroSeconds;
 8012ae4:	6939      	ldr	r1, [r7, #16]
 8012ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012ae8:	440b      	add	r3, r1
        *pMeasurementTimingBudgetMicroSeconds +=
 8012aea:	441a      	add	r2, r3
 8012aec:	683b      	ldr	r3, [r7, #0]
 8012aee:	601a      	str	r2, [r3, #0]
      }

      if (SchedulerSequenceSteps.DssOn) {
 8012af0:	7ebb      	ldrb	r3, [r7, #26]
 8012af2:	2b00      	cmp	r3, #0
 8012af4:	d009      	beq.n	8012b0a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
        *pMeasurementTimingBudgetMicroSeconds +=
 8012af6:	683b      	ldr	r3, [r7, #0]
 8012af8:	681a      	ldr	r2, [r3, #0]
            2 * (MsrcDccTccTimeoutMicroSeconds + DssOverheadMicroSeconds);
 8012afa:	6939      	ldr	r1, [r7, #16]
 8012afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012afe:	440b      	add	r3, r1
 8012b00:	005b      	lsls	r3, r3, #1
        *pMeasurementTimingBudgetMicroSeconds +=
 8012b02:	441a      	add	r2, r3
 8012b04:	683b      	ldr	r3, [r7, #0]
 8012b06:	601a      	str	r2, [r3, #0]
 8012b08:	e00a      	b.n	8012b20 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
      } else if (SchedulerSequenceSteps.MsrcOn) {
 8012b0a:	7e7b      	ldrb	r3, [r7, #25]
 8012b0c:	2b00      	cmp	r3, #0
 8012b0e:	d007      	beq.n	8012b20 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
        *pMeasurementTimingBudgetMicroSeconds +=
 8012b10:	683b      	ldr	r3, [r7, #0]
 8012b12:	681a      	ldr	r2, [r3, #0]
            MsrcDccTccTimeoutMicroSeconds + MsrcOverheadMicroSeconds;
 8012b14:	6939      	ldr	r1, [r7, #16]
 8012b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012b18:	440b      	add	r3, r1
        *pMeasurementTimingBudgetMicroSeconds +=
 8012b1a:	441a      	add	r2, r3
 8012b1c:	683b      	ldr	r3, [r7, #0]
 8012b1e:	601a      	str	r2, [r3, #0]
      }
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8012b20:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d114      	bne.n	8012b52 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
    if (SchedulerSequenceSteps.PreRangeOn) {
 8012b28:	7efb      	ldrb	r3, [r7, #27]
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d011      	beq.n	8012b52 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
      Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 8012b2e:	f107 030c 	add.w	r3, r7, #12
 8012b32:	461a      	mov	r2, r3
 8012b34:	2103      	movs	r1, #3
 8012b36:	6878      	ldr	r0, [r7, #4]
 8012b38:	f7ff fc96 	bl	8012468 <get_sequence_step_timeout>
 8012b3c:	4603      	mov	r3, r0
 8012b3e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                         &PreRangeTimeoutMicroSeconds);
      *pMeasurementTimingBudgetMicroSeconds +=
 8012b42:	683b      	ldr	r3, [r7, #0]
 8012b44:	681a      	ldr	r2, [r3, #0]
          PreRangeTimeoutMicroSeconds + PreRangeOverheadMicroSeconds;
 8012b46:	68f9      	ldr	r1, [r7, #12]
 8012b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b4a:	440b      	add	r3, r1
      *pMeasurementTimingBudgetMicroSeconds +=
 8012b4c:	441a      	add	r2, r3
 8012b4e:	683b      	ldr	r3, [r7, #0]
 8012b50:	601a      	str	r2, [r3, #0]
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8012b52:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	d114      	bne.n	8012b84 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
    if (SchedulerSequenceSteps.FinalRangeOn) {
 8012b5a:	7f3b      	ldrb	r3, [r7, #28]
 8012b5c:	2b00      	cmp	r3, #0
 8012b5e:	d011      	beq.n	8012b84 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
      Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 8012b60:	f107 0314 	add.w	r3, r7, #20
 8012b64:	461a      	mov	r2, r3
 8012b66:	2104      	movs	r1, #4
 8012b68:	6878      	ldr	r0, [r7, #4]
 8012b6a:	f7ff fc7d 	bl	8012468 <get_sequence_step_timeout>
 8012b6e:	4603      	mov	r3, r0
 8012b70:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                         &FinalRangeTimeoutMicroSeconds);
      *pMeasurementTimingBudgetMicroSeconds +=
 8012b74:	683b      	ldr	r3, [r7, #0]
 8012b76:	681a      	ldr	r2, [r3, #0]
          (FinalRangeTimeoutMicroSeconds + FinalRangeOverheadMicroSeconds);
 8012b78:	6979      	ldr	r1, [r7, #20]
 8012b7a:	6a3b      	ldr	r3, [r7, #32]
 8012b7c:	440b      	add	r3, r1
      *pMeasurementTimingBudgetMicroSeconds +=
 8012b7e:	441a      	add	r2, r3
 8012b80:	683b      	ldr	r3, [r7, #0]
 8012b82:	601a      	str	r2, [r3, #0]
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8012b84:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d103      	bne.n	8012b94 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
    VL53L0X_SETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 8012b8c:	683b      	ldr	r3, [r7, #0]
 8012b8e:	681a      	ldr	r2, [r3, #0]
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	615a      	str	r2, [r3, #20]
                              *pMeasurementTimingBudgetMicroSeconds);
  }

  return Status;
 8012b94:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8012b98:	4618      	mov	r0, r3
 8012b9a:	3740      	adds	r7, #64	@ 0x40
 8012b9c:	46bd      	mov	sp, r7
 8012b9e:	bd80      	pop	{r7, pc}

08012ba0 <VL53L0X_load_tuning_settings>:

VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
                                           uint8_t *pTuningSettingBuffer) {
 8012ba0:	b580      	push	{r7, lr}
 8012ba2:	b088      	sub	sp, #32
 8012ba4:	af00      	add	r7, sp, #0
 8012ba6:	6078      	str	r0, [r7, #4]
 8012ba8:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012baa:	2300      	movs	r3, #0
 8012bac:	77fb      	strb	r3, [r7, #31]
  uint8_t NumberOfWrites;
  uint8_t Address;
  uint8_t localBuffer[4]; /* max */
  uint16_t Temp16;

  Index = 0;
 8012bae:	2300      	movs	r3, #0
 8012bb0:	617b      	str	r3, [r7, #20]

  while ((*(pTuningSettingBuffer + Index) != 0) &&
 8012bb2:	e0c6      	b.n	8012d42 <VL53L0X_load_tuning_settings+0x1a2>
         (Status == VL53L0X_ERROR_NONE)) {
    NumberOfWrites = *(pTuningSettingBuffer + Index);
 8012bb4:	697b      	ldr	r3, [r7, #20]
 8012bb6:	683a      	ldr	r2, [r7, #0]
 8012bb8:	4413      	add	r3, r2
 8012bba:	781b      	ldrb	r3, [r3, #0]
 8012bbc:	74fb      	strb	r3, [r7, #19]
    Index++;
 8012bbe:	697b      	ldr	r3, [r7, #20]
 8012bc0:	3301      	adds	r3, #1
 8012bc2:	617b      	str	r3, [r7, #20]
    if (NumberOfWrites == 0xFF) {
 8012bc4:	7cfb      	ldrb	r3, [r7, #19]
 8012bc6:	2bff      	cmp	r3, #255	@ 0xff
 8012bc8:	f040 808d 	bne.w	8012ce6 <VL53L0X_load_tuning_settings+0x146>
      /* internal parameters */
      SelectParam = *(pTuningSettingBuffer + Index);
 8012bcc:	697b      	ldr	r3, [r7, #20]
 8012bce:	683a      	ldr	r2, [r7, #0]
 8012bd0:	4413      	add	r3, r2
 8012bd2:	781b      	ldrb	r3, [r3, #0]
 8012bd4:	747b      	strb	r3, [r7, #17]
      Index++;
 8012bd6:	697b      	ldr	r3, [r7, #20]
 8012bd8:	3301      	adds	r3, #1
 8012bda:	617b      	str	r3, [r7, #20]
      switch (SelectParam) {
 8012bdc:	7c7b      	ldrb	r3, [r7, #17]
 8012bde:	2b03      	cmp	r3, #3
 8012be0:	d87e      	bhi.n	8012ce0 <VL53L0X_load_tuning_settings+0x140>
 8012be2:	a201      	add	r2, pc, #4	@ (adr r2, 8012be8 <VL53L0X_load_tuning_settings+0x48>)
 8012be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012be8:	08012bf9 	.word	0x08012bf9
 8012bec:	08012c33 	.word	0x08012c33
 8012bf0:	08012c6d 	.word	0x08012c6d
 8012bf4:	08012ca7 	.word	0x08012ca7
      case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8012bf8:	697b      	ldr	r3, [r7, #20]
 8012bfa:	683a      	ldr	r2, [r7, #0]
 8012bfc:	4413      	add	r3, r2
 8012bfe:	781b      	ldrb	r3, [r3, #0]
 8012c00:	743b      	strb	r3, [r7, #16]
        Index++;
 8012c02:	697b      	ldr	r3, [r7, #20]
 8012c04:	3301      	adds	r3, #1
 8012c06:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 8012c08:	697b      	ldr	r3, [r7, #20]
 8012c0a:	683a      	ldr	r2, [r7, #0]
 8012c0c:	4413      	add	r3, r2
 8012c0e:	781b      	ldrb	r3, [r3, #0]
 8012c10:	73fb      	strb	r3, [r7, #15]
        Index++;
 8012c12:	697b      	ldr	r3, [r7, #20]
 8012c14:	3301      	adds	r3, #1
 8012c16:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8012c18:	7c3b      	ldrb	r3, [r7, #16]
 8012c1a:	b29b      	uxth	r3, r3
 8012c1c:	021b      	lsls	r3, r3, #8
 8012c1e:	b29a      	uxth	r2, r3
 8012c20:	7bfb      	ldrb	r3, [r7, #15]
 8012c22:	b29b      	uxth	r3, r3
 8012c24:	4413      	add	r3, r2
 8012c26:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8012c28:	687b      	ldr	r3, [r7, #4]
 8012c2a:	89ba      	ldrh	r2, [r7, #12]
 8012c2c:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
        break;
 8012c30:	e087      	b.n	8012d42 <VL53L0X_load_tuning_settings+0x1a2>
      case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8012c32:	697b      	ldr	r3, [r7, #20]
 8012c34:	683a      	ldr	r2, [r7, #0]
 8012c36:	4413      	add	r3, r2
 8012c38:	781b      	ldrb	r3, [r3, #0]
 8012c3a:	743b      	strb	r3, [r7, #16]
        Index++;
 8012c3c:	697b      	ldr	r3, [r7, #20]
 8012c3e:	3301      	adds	r3, #1
 8012c40:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 8012c42:	697b      	ldr	r3, [r7, #20]
 8012c44:	683a      	ldr	r2, [r7, #0]
 8012c46:	4413      	add	r3, r2
 8012c48:	781b      	ldrb	r3, [r3, #0]
 8012c4a:	73fb      	strb	r3, [r7, #15]
        Index++;
 8012c4c:	697b      	ldr	r3, [r7, #20]
 8012c4e:	3301      	adds	r3, #1
 8012c50:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8012c52:	7c3b      	ldrb	r3, [r7, #16]
 8012c54:	b29b      	uxth	r3, r3
 8012c56:	021b      	lsls	r3, r3, #8
 8012c58:	b29a      	uxth	r2, r3
 8012c5a:	7bfb      	ldrb	r3, [r7, #15]
 8012c5c:	b29b      	uxth	r3, r3
 8012c5e:	4413      	add	r3, r2
 8012c60:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, SigmaEstEffPulseWidth, Temp16);
 8012c62:	687b      	ldr	r3, [r7, #4]
 8012c64:	89ba      	ldrh	r2, [r7, #12]
 8012c66:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
        break;
 8012c6a:	e06a      	b.n	8012d42 <VL53L0X_load_tuning_settings+0x1a2>
      case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8012c6c:	697b      	ldr	r3, [r7, #20]
 8012c6e:	683a      	ldr	r2, [r7, #0]
 8012c70:	4413      	add	r3, r2
 8012c72:	781b      	ldrb	r3, [r3, #0]
 8012c74:	743b      	strb	r3, [r7, #16]
        Index++;
 8012c76:	697b      	ldr	r3, [r7, #20]
 8012c78:	3301      	adds	r3, #1
 8012c7a:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 8012c7c:	697b      	ldr	r3, [r7, #20]
 8012c7e:	683a      	ldr	r2, [r7, #0]
 8012c80:	4413      	add	r3, r2
 8012c82:	781b      	ldrb	r3, [r3, #0]
 8012c84:	73fb      	strb	r3, [r7, #15]
        Index++;
 8012c86:	697b      	ldr	r3, [r7, #20]
 8012c88:	3301      	adds	r3, #1
 8012c8a:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8012c8c:	7c3b      	ldrb	r3, [r7, #16]
 8012c8e:	b29b      	uxth	r3, r3
 8012c90:	021b      	lsls	r3, r3, #8
 8012c92:	b29a      	uxth	r2, r3
 8012c94:	7bfb      	ldrb	r3, [r7, #15]
 8012c96:	b29b      	uxth	r3, r3
 8012c98:	4413      	add	r3, r2
 8012c9a:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	89ba      	ldrh	r2, [r7, #12]
 8012ca0:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
        break;
 8012ca4:	e04d      	b.n	8012d42 <VL53L0X_load_tuning_settings+0x1a2>
      case 3: /* uint16_t targetRefRate -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8012ca6:	697b      	ldr	r3, [r7, #20]
 8012ca8:	683a      	ldr	r2, [r7, #0]
 8012caa:	4413      	add	r3, r2
 8012cac:	781b      	ldrb	r3, [r3, #0]
 8012cae:	743b      	strb	r3, [r7, #16]
        Index++;
 8012cb0:	697b      	ldr	r3, [r7, #20]
 8012cb2:	3301      	adds	r3, #1
 8012cb4:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 8012cb6:	697b      	ldr	r3, [r7, #20]
 8012cb8:	683a      	ldr	r2, [r7, #0]
 8012cba:	4413      	add	r3, r2
 8012cbc:	781b      	ldrb	r3, [r3, #0]
 8012cbe:	73fb      	strb	r3, [r7, #15]
        Index++;
 8012cc0:	697b      	ldr	r3, [r7, #20]
 8012cc2:	3301      	adds	r3, #1
 8012cc4:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8012cc6:	7c3b      	ldrb	r3, [r7, #16]
 8012cc8:	b29b      	uxth	r3, r3
 8012cca:	021b      	lsls	r3, r3, #8
 8012ccc:	b29a      	uxth	r2, r3
 8012cce:	7bfb      	ldrb	r3, [r7, #15]
 8012cd0:	b29b      	uxth	r3, r3
 8012cd2:	4413      	add	r3, r2
 8012cd4:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, targetRefRate, Temp16);
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	89ba      	ldrh	r2, [r7, #12]
 8012cda:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
        break;
 8012cde:	e030      	b.n	8012d42 <VL53L0X_load_tuning_settings+0x1a2>
      default: /* invalid parameter */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012ce0:	23fc      	movs	r3, #252	@ 0xfc
 8012ce2:	77fb      	strb	r3, [r7, #31]
 8012ce4:	e02d      	b.n	8012d42 <VL53L0X_load_tuning_settings+0x1a2>
      }

    } else if (NumberOfWrites <= 4) {
 8012ce6:	7cfb      	ldrb	r3, [r7, #19]
 8012ce8:	2b04      	cmp	r3, #4
 8012cea:	d828      	bhi.n	8012d3e <VL53L0X_load_tuning_settings+0x19e>
      Address = *(pTuningSettingBuffer + Index);
 8012cec:	697b      	ldr	r3, [r7, #20]
 8012cee:	683a      	ldr	r2, [r7, #0]
 8012cf0:	4413      	add	r3, r2
 8012cf2:	781b      	ldrb	r3, [r3, #0]
 8012cf4:	74bb      	strb	r3, [r7, #18]
      Index++;
 8012cf6:	697b      	ldr	r3, [r7, #20]
 8012cf8:	3301      	adds	r3, #1
 8012cfa:	617b      	str	r3, [r7, #20]

      for (i = 0; i < NumberOfWrites; i++) {
 8012cfc:	2300      	movs	r3, #0
 8012cfe:	61bb      	str	r3, [r7, #24]
 8012d00:	e00f      	b.n	8012d22 <VL53L0X_load_tuning_settings+0x182>
        localBuffer[i] = *(pTuningSettingBuffer + Index);
 8012d02:	697b      	ldr	r3, [r7, #20]
 8012d04:	683a      	ldr	r2, [r7, #0]
 8012d06:	4413      	add	r3, r2
 8012d08:	7819      	ldrb	r1, [r3, #0]
 8012d0a:	f107 0208 	add.w	r2, r7, #8
 8012d0e:	69bb      	ldr	r3, [r7, #24]
 8012d10:	4413      	add	r3, r2
 8012d12:	460a      	mov	r2, r1
 8012d14:	701a      	strb	r2, [r3, #0]
        Index++;
 8012d16:	697b      	ldr	r3, [r7, #20]
 8012d18:	3301      	adds	r3, #1
 8012d1a:	617b      	str	r3, [r7, #20]
      for (i = 0; i < NumberOfWrites; i++) {
 8012d1c:	69bb      	ldr	r3, [r7, #24]
 8012d1e:	3301      	adds	r3, #1
 8012d20:	61bb      	str	r3, [r7, #24]
 8012d22:	7cfb      	ldrb	r3, [r7, #19]
 8012d24:	69ba      	ldr	r2, [r7, #24]
 8012d26:	429a      	cmp	r2, r3
 8012d28:	dbeb      	blt.n	8012d02 <VL53L0X_load_tuning_settings+0x162>
      }

      Status = VL53L0X_WriteMulti(Dev, Address, localBuffer, NumberOfWrites);
 8012d2a:	7cfb      	ldrb	r3, [r7, #19]
 8012d2c:	f107 0208 	add.w	r2, r7, #8
 8012d30:	7cb9      	ldrb	r1, [r7, #18]
 8012d32:	6878      	ldr	r0, [r7, #4]
 8012d34:	f000 fea2 	bl	8013a7c <VL53L0X_WriteMulti>
 8012d38:	4603      	mov	r3, r0
 8012d3a:	77fb      	strb	r3, [r7, #31]
 8012d3c:	e001      	b.n	8012d42 <VL53L0X_load_tuning_settings+0x1a2>

    } else {
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012d3e:	23fc      	movs	r3, #252	@ 0xfc
 8012d40:	77fb      	strb	r3, [r7, #31]
  while ((*(pTuningSettingBuffer + Index) != 0) &&
 8012d42:	697b      	ldr	r3, [r7, #20]
 8012d44:	683a      	ldr	r2, [r7, #0]
 8012d46:	4413      	add	r3, r2
 8012d48:	781b      	ldrb	r3, [r3, #0]
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d004      	beq.n	8012d58 <VL53L0X_load_tuning_settings+0x1b8>
 8012d4e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	f43f af2e 	beq.w	8012bb4 <VL53L0X_load_tuning_settings+0x14>
    }
  }

  return Status;
 8012d58:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8012d5c:	4618      	mov	r0, r3
 8012d5e:	3720      	adds	r7, #32
 8012d60:	46bd      	mov	sp, r7
 8012d62:	bd80      	pop	{r7, pc}

08012d64 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *ptotal_xtalk_rate_mcps) {
 8012d64:	b580      	push	{r7, lr}
 8012d66:	b088      	sub	sp, #32
 8012d68:	af00      	add	r7, sp, #0
 8012d6a:	60f8      	str	r0, [r7, #12]
 8012d6c:	60b9      	str	r1, [r7, #8]
 8012d6e:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012d70:	2300      	movs	r3, #0
 8012d72:	77fb      	strb	r3, [r7, #31]

  uint8_t xtalkCompEnable;
  FixPoint1616_t totalXtalkMegaCps;
  FixPoint1616_t xtalkPerSpadMegaCps;

  *ptotal_xtalk_rate_mcps = 0;
 8012d74:	687b      	ldr	r3, [r7, #4]
 8012d76:	2200      	movs	r2, #0
 8012d78:	601a      	str	r2, [r3, #0]

  Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8012d7a:	f107 0313 	add.w	r3, r7, #19
 8012d7e:	4619      	mov	r1, r3
 8012d80:	68f8      	ldr	r0, [r7, #12]
 8012d82:	f7fd f813 	bl	800fdac <VL53L0X_GetXTalkCompensationEnable>
 8012d86:	4603      	mov	r3, r0
 8012d88:	77fb      	strb	r3, [r7, #31]
  if (Status == VL53L0X_ERROR_NONE) {
 8012d8a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d111      	bne.n	8012db6 <VL53L0X_get_total_xtalk_rate+0x52>

    if (xtalkCompEnable) {
 8012d92:	7cfb      	ldrb	r3, [r7, #19]
 8012d94:	2b00      	cmp	r3, #0
 8012d96:	d00e      	beq.n	8012db6 <VL53L0X_get_total_xtalk_rate+0x52>

      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8012d98:	68fb      	ldr	r3, [r7, #12]
 8012d9a:	6a1b      	ldr	r3, [r3, #32]
 8012d9c:	61bb      	str	r3, [r7, #24]
                                xtalkPerSpadMegaCps);

      /* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
      totalXtalkMegaCps =
          pRangingMeasurementData->EffectiveSpadRtnCount * xtalkPerSpadMegaCps;
 8012d9e:	68bb      	ldr	r3, [r7, #8]
 8012da0:	8a9b      	ldrh	r3, [r3, #20]
 8012da2:	461a      	mov	r2, r3
      totalXtalkMegaCps =
 8012da4:	69bb      	ldr	r3, [r7, #24]
 8012da6:	fb02 f303 	mul.w	r3, r2, r3
 8012daa:	617b      	str	r3, [r7, #20]

      /* FixPoint0824 >> 8 = FixPoint1616 */
      *ptotal_xtalk_rate_mcps = (totalXtalkMegaCps + 0x80) >> 8;
 8012dac:	697b      	ldr	r3, [r7, #20]
 8012dae:	3380      	adds	r3, #128	@ 0x80
 8012db0:	0a1a      	lsrs	r2, r3, #8
 8012db2:	687b      	ldr	r3, [r7, #4]
 8012db4:	601a      	str	r2, [r3, #0]
    }
  }

  return Status;
 8012db6:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8012dba:	4618      	mov	r0, r3
 8012dbc:	3720      	adds	r7, #32
 8012dbe:	46bd      	mov	sp, r7
 8012dc0:	bd80      	pop	{r7, pc}

08012dc2 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *ptotal_signal_rate_mcps) {
 8012dc2:	b580      	push	{r7, lr}
 8012dc4:	b086      	sub	sp, #24
 8012dc6:	af00      	add	r7, sp, #0
 8012dc8:	60f8      	str	r0, [r7, #12]
 8012dca:	60b9      	str	r1, [r7, #8]
 8012dcc:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012dce:	2300      	movs	r3, #0
 8012dd0:	75fb      	strb	r3, [r7, #23]
  FixPoint1616_t totalXtalkMegaCps;

  *ptotal_signal_rate_mcps = pRangingMeasurementData->SignalRateRtnMegaCps;
 8012dd2:	68bb      	ldr	r3, [r7, #8]
 8012dd4:	68da      	ldr	r2, [r3, #12]
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	601a      	str	r2, [r3, #0]

  Status = VL53L0X_get_total_xtalk_rate(Dev, pRangingMeasurementData,
 8012dda:	f107 0310 	add.w	r3, r7, #16
 8012dde:	461a      	mov	r2, r3
 8012de0:	68b9      	ldr	r1, [r7, #8]
 8012de2:	68f8      	ldr	r0, [r7, #12]
 8012de4:	f7ff ffbe 	bl	8012d64 <VL53L0X_get_total_xtalk_rate>
 8012de8:	4603      	mov	r3, r0
 8012dea:	75fb      	strb	r3, [r7, #23]
                                        &totalXtalkMegaCps);

  if (Status == VL53L0X_ERROR_NONE)
 8012dec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d105      	bne.n	8012e00 <VL53L0X_get_total_signal_rate+0x3e>
    *ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	681a      	ldr	r2, [r3, #0]
 8012df8:	693b      	ldr	r3, [r7, #16]
 8012dfa:	441a      	add	r2, r3
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	601a      	str	r2, [r3, #0]

  return Status;
 8012e00:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012e04:	4618      	mov	r0, r3
 8012e06:	3718      	adds	r7, #24
 8012e08:	46bd      	mov	sp, r7
 8012e0a:	bd80      	pop	{r7, pc}

08012e0c <VL53L0X_calc_dmax>:
                                FixPoint1616_t totalSignalRate_mcps,
                                FixPoint1616_t totalCorrSignalRate_mcps,
                                FixPoint1616_t pwMult, uint32_t sigmaEstimateP1,
                                FixPoint1616_t sigmaEstimateP2,
                                uint32_t peakVcselDuration_us,
                                uint32_t *pdmax_mm) {
 8012e0c:	b580      	push	{r7, lr}
 8012e0e:	b09a      	sub	sp, #104	@ 0x68
 8012e10:	af00      	add	r7, sp, #0
 8012e12:	60f8      	str	r0, [r7, #12]
 8012e14:	60b9      	str	r1, [r7, #8]
 8012e16:	607a      	str	r2, [r7, #4]
 8012e18:	603b      	str	r3, [r7, #0]
  const uint32_t cSigmaLimit = 18;
 8012e1a:	2312      	movs	r3, #18
 8012e1c:	657b      	str	r3, [r7, #84]	@ 0x54
  const FixPoint1616_t cSignalLimit = 0x4000;     /* 0.25 */
 8012e1e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8012e22:	653b      	str	r3, [r7, #80]	@ 0x50
  const FixPoint1616_t cSigmaEstRef = 0x00000042; /* 0.001 */
 8012e24:	2342      	movs	r3, #66	@ 0x42
 8012e26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8012e28:	2306      	movs	r3, #6
 8012e2a:	64bb      	str	r3, [r7, #72]	@ 0x48
  const uint32_t cAmbEffWidthDMax_ns = 7;
 8012e2c:	2307      	movs	r3, #7
 8012e2e:	647b      	str	r3, [r7, #68]	@ 0x44
  FixPoint1616_t dmaxAmbient;
  FixPoint1616_t dmaxDarkTmp;
  FixPoint1616_t sigmaEstP2Tmp;
  uint32_t signalRateTemp_mcps;

  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012e30:	2300      	movs	r3, #0
 8012e32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  dmaxCalRange_mm = PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8012e36:	68fb      	ldr	r3, [r7, #12]
 8012e38:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 8012e3c:	b29b      	uxth	r3, r3
 8012e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  dmaxCalSignalRateRtn_mcps = PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);
 8012e40:	68fb      	ldr	r3, [r7, #12]
 8012e42:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8012e46:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* uint32 * FixPoint1616 = FixPoint1616 */
  SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8012e48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e4a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012e4c:	fb02 f303 	mul.w	r3, r2, r3
 8012e50:	637b      	str	r3, [r7, #52]	@ 0x34

  /* FixPoint1616 >> 8 = FixPoint2408 */
  SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8012e52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012e54:	3380      	adds	r3, #128	@ 0x80
 8012e56:	0a1b      	lsrs	r3, r3, #8
 8012e58:	637b      	str	r3, [r7, #52]	@ 0x34
  SignalAt0mm *= dmaxCalRange_mm;
 8012e5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012e5c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012e5e:	fb02 f303 	mul.w	r3, r2, r3
 8012e62:	637b      	str	r3, [r7, #52]	@ 0x34

  minSignalNeeded_p1 = 0;
 8012e64:	2300      	movs	r3, #0
 8012e66:	667b      	str	r3, [r7, #100]	@ 0x64
  if (totalCorrSignalRate_mcps > 0) {
 8012e68:	687b      	ldr	r3, [r7, #4]
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	d01a      	beq.n	8012ea4 <VL53L0X_calc_dmax+0x98>

    /* Shift by 10 bits to increase resolution prior to the
     * division */
    signalRateTemp_mcps = totalSignalRate_mcps << 10;
 8012e6e:	68bb      	ldr	r3, [r7, #8]
 8012e70:	029b      	lsls	r3, r3, #10
 8012e72:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Add rounding value prior to division */
    minSignalNeeded_p1 = signalRateTemp_mcps + (totalCorrSignalRate_mcps / 2);
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	085b      	lsrs	r3, r3, #1
 8012e78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012e7a:	4413      	add	r3, r2
 8012e7c:	667b      	str	r3, [r7, #100]	@ 0x64

    /* FixPoint0626/FixPoint1616 = FixPoint2210 */
    minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 8012e7e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012e80:	687b      	ldr	r3, [r7, #4]
 8012e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8012e86:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Apply a factored version of the speed of light.
     Correction to be applied at the end */
    minSignalNeeded_p1 *= 3;
 8012e88:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012e8a:	4613      	mov	r3, r2
 8012e8c:	005b      	lsls	r3, r3, #1
 8012e8e:	4413      	add	r3, r2
 8012e90:	667b      	str	r3, [r7, #100]	@ 0x64

    /* FixPoint2210 * FixPoint2210 = FixPoint1220 */
    minSignalNeeded_p1 *= minSignalNeeded_p1;
 8012e92:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012e94:	fb03 f303 	mul.w	r3, r3, r3
 8012e98:	667b      	str	r3, [r7, #100]	@ 0x64

    /* FixPoint1220 >> 16 = FixPoint2804 */
    minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 8012e9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8012e9c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8012ea0:	0c1b      	lsrs	r3, r3, #16
 8012ea2:	667b      	str	r3, [r7, #100]	@ 0x64
  }

  minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8012ea4:	683b      	ldr	r3, [r7, #0]
 8012ea6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8012ea8:	fb02 f303 	mul.w	r3, r2, r3
 8012eac:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* FixPoint1616 >> 16 =	 uint32 */
  minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 8012eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012eb0:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8012eb4:	0c1b      	lsrs	r3, r3, #16
 8012eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* uint32 * uint32	=  uint32 */
  minSignalNeeded_p2 *= minSignalNeeded_p2;
 8012eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012eba:	fb03 f303 	mul.w	r3, r3, r3
 8012ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Check sigmaEstimateP2
   * If this value is too high there is not enough signal rate
   * to calculate dmax value so set a suitable value to ensure
   * a very small dmax.
   */
  sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 8012ec0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012ec2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8012ec6:	0c1b      	lsrs	r3, r3, #16
 8012ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sigmaEstP2Tmp =
      (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns / 2) / cAmbEffWidthSigmaEst_ns;
 8012eca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012ecc:	085a      	lsrs	r2, r3, #1
 8012ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ed0:	441a      	add	r2, r3
  sigmaEstP2Tmp =
 8012ed2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012ed4:	fbb2 f3f3 	udiv	r3, r2, r3
 8012ed8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 8012eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012edc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012ede:	fb02 f303 	mul.w	r3, r2, r3
 8012ee2:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (sigmaEstP2Tmp > 0xffff) {
 8012ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012ee6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012eea:	d302      	bcc.n	8012ef2 <VL53L0X_calc_dmax+0xe6>
    minSignalNeeded_p3 = 0xfff00000;
 8012eec:	4b53      	ldr	r3, [pc, #332]	@ (801303c <VL53L0X_calc_dmax+0x230>)
 8012eee:	663b      	str	r3, [r7, #96]	@ 0x60
 8012ef0:	e015      	b.n	8012f1e <VL53L0X_calc_dmax+0x112>

    /* DMAX uses a different ambient width from sigma, so apply
     * correction.
     * Perform division before multiplication to prevent overflow.
     */
    sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns / 2) /
 8012ef2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012ef4:	085a      	lsrs	r2, r3, #1
 8012ef6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012ef8:	441a      	add	r2, r3
 8012efa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8012f00:	677b      	str	r3, [r7, #116]	@ 0x74
                      cAmbEffWidthSigmaEst_ns;
    sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 8012f02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012f04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012f06:	fb02 f303 	mul.w	r3, r2, r3
 8012f0a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* FixPoint1616 >> 16 = uint32 */
    minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 8012f0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8012f0e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8012f12:	0c1b      	lsrs	r3, r3, #16
 8012f14:	663b      	str	r3, [r7, #96]	@ 0x60

    minSignalNeeded_p3 *= minSignalNeeded_p3;
 8012f16:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012f18:	fb03 f303 	mul.w	r3, r3, r3
 8012f1c:	663b      	str	r3, [r7, #96]	@ 0x60
  }

  /* FixPoint1814 / uint32 = FixPoint1814 */
  sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 8012f1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012f20:	039b      	lsls	r3, r3, #14
 8012f22:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012f26:	4a46      	ldr	r2, [pc, #280]	@ (8013040 <VL53L0X_calc_dmax+0x234>)
 8012f28:	fba2 2303 	umull	r2, r3, r2, r3
 8012f2c:	099b      	lsrs	r3, r3, #6
 8012f2e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
  sigmaLimitTmp *= sigmaLimitTmp;
 8012f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f32:	fb03 f303 	mul.w	r3, r3, r3
 8012f36:	627b      	str	r3, [r7, #36]	@ 0x24

  /* FixPoint1616 * FixPoint1616 = FixPoint3232 */
  sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8012f38:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012f3a:	fb03 f303 	mul.w	r3, r3, r3
 8012f3e:	623b      	str	r3, [r7, #32]

  /* FixPoint3232 >> 4 = FixPoint0428 */
  sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 8012f40:	6a3b      	ldr	r3, [r7, #32]
 8012f42:	3308      	adds	r3, #8
 8012f44:	091b      	lsrs	r3, r3, #4
 8012f46:	623b      	str	r3, [r7, #32]

  /* FixPoint0428 - FixPoint0428	= FixPoint0428 */
  sigmaLimitTmp -= sigmaEstSqTmp;
 8012f48:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012f4a:	6a3b      	ldr	r3, [r7, #32]
 8012f4c:	1ad3      	subs	r3, r2, r3
 8012f4e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* uint32_t * FixPoint0428 = FixPoint0428 */
  minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 8012f50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012f52:	4613      	mov	r3, r2
 8012f54:	005b      	lsls	r3, r3, #1
 8012f56:	4413      	add	r3, r2
 8012f58:	011b      	lsls	r3, r3, #4
 8012f5a:	61fb      	str	r3, [r7, #28]

  /* FixPoint0428 >> 14 = FixPoint1814 */
  minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 8012f5c:	69fb      	ldr	r3, [r7, #28]
 8012f5e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8012f62:	0b9b      	lsrs	r3, r3, #14
 8012f64:	61fb      	str	r3, [r7, #28]

  /* uint32 + uint32 = uint32 */
  minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8012f66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012f68:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8012f6a:	4413      	add	r3, r2
 8012f6c:	61bb      	str	r3, [r7, #24]

  /* uint32 / uint32 = uint32 */
  minSignalNeeded += (peakVcselDuration_us / 2);
 8012f6e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012f70:	085b      	lsrs	r3, r3, #1
 8012f72:	69ba      	ldr	r2, [r7, #24]
 8012f74:	4413      	add	r3, r2
 8012f76:	61bb      	str	r3, [r7, #24]
  minSignalNeeded /= peakVcselDuration_us;
 8012f78:	69ba      	ldr	r2, [r7, #24]
 8012f7a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8012f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012f80:	61bb      	str	r3, [r7, #24]

  /* uint32 << 14 = FixPoint1814 */
  minSignalNeeded <<= 14;
 8012f82:	69bb      	ldr	r3, [r7, #24]
 8012f84:	039b      	lsls	r3, r3, #14
 8012f86:	61bb      	str	r3, [r7, #24]

  /* FixPoint1814 / FixPoint1814 = uint32 */
  minSignalNeeded += (minSignalNeeded_p4 / 2);
 8012f88:	69fb      	ldr	r3, [r7, #28]
 8012f8a:	085b      	lsrs	r3, r3, #1
 8012f8c:	69ba      	ldr	r2, [r7, #24]
 8012f8e:	4413      	add	r3, r2
 8012f90:	61bb      	str	r3, [r7, #24]
  minSignalNeeded /= minSignalNeeded_p4;
 8012f92:	69ba      	ldr	r2, [r7, #24]
 8012f94:	69fb      	ldr	r3, [r7, #28]
 8012f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8012f9a:	61bb      	str	r3, [r7, #24]

  /* FixPoint3200 * FixPoint2804 := FixPoint2804*/
  minSignalNeeded *= minSignalNeeded_p1;
 8012f9c:	69bb      	ldr	r3, [r7, #24]
 8012f9e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8012fa0:	fb02 f303 	mul.w	r3, r2, r3
 8012fa4:	61bb      	str	r3, [r7, #24]
   * and 10E-22 on the denominator.
   * We do this because 32bit fix point calculation can't
   * handle the larger and smaller elements of this equation,
   * i.e. speed of light and pulse widths.
   */
  minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8012fa6:	69bb      	ldr	r3, [r7, #24]
 8012fa8:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012fac:	4a24      	ldr	r2, [pc, #144]	@ (8013040 <VL53L0X_calc_dmax+0x234>)
 8012fae:	fba2 2303 	umull	r2, r3, r2, r3
 8012fb2:	099b      	lsrs	r3, r3, #6
 8012fb4:	61bb      	str	r3, [r7, #24]
  minSignalNeeded <<= 4;
 8012fb6:	69bb      	ldr	r3, [r7, #24]
 8012fb8:	011b      	lsls	r3, r3, #4
 8012fba:	61bb      	str	r3, [r7, #24]

  minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8012fbc:	69bb      	ldr	r3, [r7, #24]
 8012fbe:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012fc2:	4a1f      	ldr	r2, [pc, #124]	@ (8013040 <VL53L0X_calc_dmax+0x234>)
 8012fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8012fc8:	099b      	lsrs	r3, r3, #6
 8012fca:	61bb      	str	r3, [r7, #24]

  /* FixPoint1616 >> 8 = FixPoint2408 */
  signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 8012fcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012fce:	3380      	adds	r3, #128	@ 0x80
 8012fd0:	0a1b      	lsrs	r3, r3, #8
 8012fd2:	617b      	str	r3, [r7, #20]

  /* FixPoint2408/FixPoint2408 = uint32 */
  if (signalLimitTmp != 0)
 8012fd4:	697b      	ldr	r3, [r7, #20]
 8012fd6:	2b00      	cmp	r3, #0
 8012fd8:	d008      	beq.n	8012fec <VL53L0X_calc_dmax+0x1e0>
    dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2)) / signalLimitTmp;
 8012fda:	697b      	ldr	r3, [r7, #20]
 8012fdc:	085a      	lsrs	r2, r3, #1
 8012fde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012fe0:	441a      	add	r2, r3
 8012fe2:	697b      	ldr	r3, [r7, #20]
 8012fe4:	fbb2 f3f3 	udiv	r3, r2, r3
 8012fe8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8012fea:	e001      	b.n	8012ff0 <VL53L0X_calc_dmax+0x1e4>
  else
    dmaxDarkTmp = 0;
 8012fec:	2300      	movs	r3, #0
 8012fee:	65bb      	str	r3, [r7, #88]	@ 0x58

  dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8012ff0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8012ff2:	f7fe fc43 	bl	801187c <VL53L0X_isqrt>
 8012ff6:	6138      	str	r0, [r7, #16]

  /* FixPoint2408/FixPoint2408 = uint32 */
  if (minSignalNeeded != 0)
 8012ff8:	69bb      	ldr	r3, [r7, #24]
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d008      	beq.n	8013010 <VL53L0X_calc_dmax+0x204>
    dmaxAmbient = (SignalAt0mm + minSignalNeeded / 2) / minSignalNeeded;
 8012ffe:	69bb      	ldr	r3, [r7, #24]
 8013000:	085a      	lsrs	r2, r3, #1
 8013002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013004:	441a      	add	r2, r3
 8013006:	69bb      	ldr	r3, [r7, #24]
 8013008:	fbb2 f3f3 	udiv	r3, r2, r3
 801300c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801300e:	e001      	b.n	8013014 <VL53L0X_calc_dmax+0x208>
  else
    dmaxAmbient = 0;
 8013010:	2300      	movs	r3, #0
 8013012:	65fb      	str	r3, [r7, #92]	@ 0x5c

  dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 8013014:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8013016:	f7fe fc31 	bl	801187c <VL53L0X_isqrt>
 801301a:	65f8      	str	r0, [r7, #92]	@ 0x5c

  *pdmax_mm = dmaxDark;
 801301c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801301e:	693a      	ldr	r2, [r7, #16]
 8013020:	601a      	str	r2, [r3, #0]
  if (dmaxDark > dmaxAmbient)
 8013022:	693a      	ldr	r2, [r7, #16]
 8013024:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013026:	429a      	cmp	r2, r3
 8013028:	d902      	bls.n	8013030 <VL53L0X_calc_dmax+0x224>
    *pdmax_mm = dmaxAmbient;
 801302a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801302c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801302e:	601a      	str	r2, [r3, #0]

  return Status;
 8013030:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 8013034:	4618      	mov	r0, r3
 8013036:	3768      	adds	r7, #104	@ 0x68
 8013038:	46bd      	mov	sp, r7
 801303a:	bd80      	pop	{r7, pc}
 801303c:	fff00000 	.word	0xfff00000
 8013040:	10624dd3 	.word	0x10624dd3

08013044 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *pSigmaEstimate, uint32_t *pDmax_mm) {
 8013044:	b580      	push	{r7, lr}
 8013046:	b0b2      	sub	sp, #200	@ 0xc8
 8013048:	af04      	add	r7, sp, #16
 801304a:	60f8      	str	r0, [r7, #12]
 801304c:	60b9      	str	r1, [r7, #8]
 801304e:	607a      	str	r2, [r7, #4]
 8013050:	603b      	str	r3, [r7, #0]
  /* Expressed in 100ths of a ns, i.e. centi-ns */
  const uint32_t cPulseEffectiveWidth_centi_ns = 800;
 8013052:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8013056:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  /* Expressed in 100ths of a ns, i.e. centi-ns */
  const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 801305a:	f44f 7316 	mov.w	r3, #600	@ 0x258
 801305e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  const FixPoint1616_t cSigmaEstRef = 0x00000042; /* 0.001 */
 8013062:	2342      	movs	r3, #66	@ 0x42
 8013064:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  const uint32_t cVcselPulseWidth_ps = 4700;      /* pico secs */
 8013068:	f241 235c 	movw	r3, #4700	@ 0x125c
 801306c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  const FixPoint1616_t cSigmaEstMax = 0x028F87AE;
 8013070:	4b6b      	ldr	r3, [pc, #428]	@ (8013220 <VL53L0X_calc_sigma_estimate+0x1dc>)
 8013072:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  const FixPoint1616_t cSigmaEstRtnMax = 0xF000;
 8013076:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 801307a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  const FixPoint1616_t cAmbToSignalRatioMax =
 801307e:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8013082:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013086:	fbb2 f3f3 	udiv	r3, r2, r3
 801308a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      0xF0000000 / cAmbientEffectiveWidth_centi_ns;
  /* Time Of Flight per mm (6.6 pico secs) */
  const FixPoint1616_t cTOF_per_mm_ps = 0x0006999A;
 801308c:	4b65      	ldr	r3, [pc, #404]	@ (8013224 <VL53L0X_calc_sigma_estimate+0x1e0>)
 801308e:	67bb      	str	r3, [r7, #120]	@ 0x78
  const uint32_t c16BitRoundingParam = 0x00008000;
 8013090:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013094:	677b      	str	r3, [r7, #116]	@ 0x74
  const FixPoint1616_t cMaxXTalk_kcps = 0x00320000;
 8013096:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 801309a:	673b      	str	r3, [r7, #112]	@ 0x70
  const uint32_t cPllPeriod_ps = 1655;
 801309c:	f240 6377 	movw	r3, #1655	@ 0x677
 80130a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  FixPoint1616_t xTalkCorrection;
  FixPoint1616_t ambientRate_kcps;
  FixPoint1616_t peakSignalRate_kcps;
  FixPoint1616_t xTalkCompRate_mcps;
  uint32_t xTalkCompRate_kcps;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80130a2:	2300      	movs	r3, #0
 80130a4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
   *	- SigmaEstRefArray
   *	- SigmaEstEffPulseWidth
   *	- SigmaEstEffAmbWidth
   */

  VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	6a1b      	ldr	r3, [r3, #32]
 80130ac:	617b      	str	r3, [r7, #20]
   * We work in kcps rather than mcps as this helps keep within the
   * confines of the 32 Fix1616 type.
   */

  ambientRate_kcps =
      (pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 80130ae:	68bb      	ldr	r3, [r7, #8]
 80130b0:	691b      	ldr	r3, [r3, #16]
 80130b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80130b6:	fb02 f303 	mul.w	r3, r2, r3
  ambientRate_kcps =
 80130ba:	0c1b      	lsrs	r3, r3, #16
 80130bc:	66bb      	str	r3, [r7, #104]	@ 0x68

  correctedSignalRate_mcps = pRangingMeasurementData->SignalRateRtnMegaCps;
 80130be:	68bb      	ldr	r3, [r7, #8]
 80130c0:	68db      	ldr	r3, [r3, #12]
 80130c2:	667b      	str	r3, [r7, #100]	@ 0x64

  Status = VL53L0X_get_total_signal_rate(Dev, pRangingMeasurementData,
 80130c4:	f107 0310 	add.w	r3, r7, #16
 80130c8:	461a      	mov	r2, r3
 80130ca:	68b9      	ldr	r1, [r7, #8]
 80130cc:	68f8      	ldr	r0, [r7, #12]
 80130ce:	f7ff fe78 	bl	8012dc2 <VL53L0X_get_total_signal_rate>
 80130d2:	4603      	mov	r3, r0
 80130d4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
                                         &totalSignalRate_mcps);
  Status = VL53L0X_get_total_xtalk_rate(Dev, pRangingMeasurementData,
 80130d8:	f107 0314 	add.w	r3, r7, #20
 80130dc:	461a      	mov	r2, r3
 80130de:	68b9      	ldr	r1, [r7, #8]
 80130e0:	68f8      	ldr	r0, [r7, #12]
 80130e2:	f7ff fe3f 	bl	8012d64 <VL53L0X_get_total_xtalk_rate>
 80130e6:	4603      	mov	r3, r0
 80130e8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
                                        &xTalkCompRate_mcps);

  /* Signal rate measurement provided by device is the
   * peak signal rate, not average.
   */
  peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 80130ec:	693b      	ldr	r3, [r7, #16]
 80130ee:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80130f2:	fb02 f303 	mul.w	r3, r2, r3
 80130f6:	663b      	str	r3, [r7, #96]	@ 0x60
  peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 80130f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80130fa:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80130fe:	0c1b      	lsrs	r3, r3, #16
 8013100:	663b      	str	r3, [r7, #96]	@ 0x60

  xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8013102:	697b      	ldr	r3, [r7, #20]
 8013104:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8013108:	fb02 f303 	mul.w	r3, r2, r3
 801310c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

  if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 8013110:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8013114:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013116:	429a      	cmp	r2, r3
 8013118:	d902      	bls.n	8013120 <VL53L0X_calc_sigma_estimate+0xdc>
    xTalkCompRate_kcps = cMaxXTalk_kcps;
 801311a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801311c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

  if (Status == VL53L0X_ERROR_NONE) {
 8013120:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 8013124:	2b00      	cmp	r3, #0
 8013126:	d164      	bne.n	80131f2 <VL53L0X_calc_sigma_estimate+0x1ae>

    /* Calculate final range macro periods */
    finalRangeTimeoutMicroSecs =
 8013128:	68fb      	ldr	r3, [r7, #12]
 801312a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 801312e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs);

    finalRangeVcselPCLKS =
 8013130:	68fb      	ldr	r3, [r7, #12]
 8013132:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8013136:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, FinalRangeVcselPulsePeriod);

    finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 801313a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 801313e:	461a      	mov	r2, r3
 8013140:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8013142:	68f8      	ldr	r0, [r7, #12]
 8013144:	f7ff f93a 	bl	80123bc <VL53L0X_calc_timeout_mclks>
 8013148:	6578      	str	r0, [r7, #84]	@ 0x54
        Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

    /* Calculate pre-range macro periods */
    preRangeTimeoutMicroSecs =
 801314a:	68fb      	ldr	r3, [r7, #12]
 801314c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8013150:	653b      	str	r3, [r7, #80]	@ 0x50
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs);

    preRangeVcselPCLKS =
 8013152:	68fb      	ldr	r3, [r7, #12]
 8013154:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8013158:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, PreRangeVcselPulsePeriod);

    preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 801315c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8013160:	461a      	mov	r2, r3
 8013162:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013164:	68f8      	ldr	r0, [r7, #12]
 8013166:	f7ff f929 	bl	80123bc <VL53L0X_calc_timeout_mclks>
 801316a:	64b8      	str	r0, [r7, #72]	@ 0x48
        Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

    vcselWidth = 3;
 801316c:	2303      	movs	r3, #3
 801316e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (finalRangeVcselPCLKS == 8)
 8013172:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8013176:	2b08      	cmp	r3, #8
 8013178:	d102      	bne.n	8013180 <VL53L0X_calc_sigma_estimate+0x13c>
      vcselWidth = 2;
 801317a:	2302      	movs	r3, #2
 801317c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    peakVcselDuration_us =
        vcselWidth * 2048 * (preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8013180:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013182:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013184:	4413      	add	r3, r2
 8013186:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 801318a:	fb02 f303 	mul.w	r3, r2, r3
    peakVcselDuration_us =
 801318e:	02db      	lsls	r3, r3, #11
 8013190:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    peakVcselDuration_us = (peakVcselDuration_us + 500) / 1000;
 8013194:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013198:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801319c:	4a22      	ldr	r2, [pc, #136]	@ (8013228 <VL53L0X_calc_sigma_estimate+0x1e4>)
 801319e:	fba2 2303 	umull	r2, r3, r2, r3
 80131a2:	099b      	lsrs	r3, r3, #6
 80131a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    peakVcselDuration_us *= cPllPeriod_ps;
 80131a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80131ac:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80131ae:	fb02 f303 	mul.w	r3, r2, r3
 80131b2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    peakVcselDuration_us = (peakVcselDuration_us + 500) / 1000;
 80131b6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80131ba:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80131be:	4a1a      	ldr	r2, [pc, #104]	@ (8013228 <VL53L0X_calc_sigma_estimate+0x1e4>)
 80131c0:	fba2 2303 	umull	r2, r3, r2, r3
 80131c4:	099b      	lsrs	r3, r3, #6
 80131c6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    /* Fix1616 >> 8 = Fix2408 */
    totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 80131ca:	693b      	ldr	r3, [r7, #16]
 80131cc:	3380      	adds	r3, #128	@ 0x80
 80131ce:	0a1b      	lsrs	r3, r3, #8
 80131d0:	613b      	str	r3, [r7, #16]

    /* Fix2408 * uint32 = Fix2408 */
    vcselTotalEventsRtn = totalSignalRate_mcps * peakVcselDuration_us;
 80131d2:	693a      	ldr	r2, [r7, #16]
 80131d4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80131d8:	fb02 f303 	mul.w	r3, r2, r3
 80131dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    /* Fix2408 >> 8 = uint32 */
    vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 80131e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80131e4:	3380      	adds	r3, #128	@ 0x80
 80131e6:	0a1b      	lsrs	r3, r3, #8
 80131e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    /* Fix2408 << 8 = Fix1616 = */
    totalSignalRate_mcps <<= 8;
 80131ec:	693b      	ldr	r3, [r7, #16]
 80131ee:	021b      	lsls	r3, r3, #8
 80131f0:	613b      	str	r3, [r7, #16]
  }

  if (Status != VL53L0X_ERROR_NONE) {
 80131f2:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	d002      	beq.n	8013200 <VL53L0X_calc_sigma_estimate+0x1bc>

    return Status;
 80131fa:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 80131fe:	e127      	b.n	8013450 <VL53L0X_calc_sigma_estimate+0x40c>
  }

  if (peakSignalRate_kcps == 0) {
 8013200:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013202:	2b00      	cmp	r3, #0
 8013204:	d112      	bne.n	801322c <VL53L0X_calc_sigma_estimate+0x1e8>
    *pSigmaEstimate = cSigmaEstMax;
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801320c:	601a      	str	r2, [r3, #0]
    PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013214:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    *pDmax_mm = 0;
 8013218:	683b      	ldr	r3, [r7, #0]
 801321a:	2200      	movs	r2, #0
 801321c:	601a      	str	r2, [r3, #0]
 801321e:	e115      	b.n	801344c <VL53L0X_calc_sigma_estimate+0x408>
 8013220:	028f87ae 	.word	0x028f87ae
 8013224:	0006999a 	.word	0x0006999a
 8013228:	10624dd3 	.word	0x10624dd3
  } else {
    if (vcselTotalEventsRtn < 1)
 801322c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013230:	2b00      	cmp	r3, #0
 8013232:	d102      	bne.n	801323a <VL53L0X_calc_sigma_estimate+0x1f6>
      vcselTotalEventsRtn = 1;
 8013234:	2301      	movs	r3, #1
 8013236:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     * deltaT_ps represents the time of flight in pico secs for the
     * current range measurement, using the "TOF per mm" constant
     * (in ps).
     */

    sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 801323a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 801323e:	647b      	str	r3, [r7, #68]	@ 0x44

    /* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
    sigmaEstimateP2 = (ambientRate_kcps << 16) / peakSignalRate_kcps;
 8013240:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013242:	041a      	lsls	r2, r3, #16
 8013244:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013246:	fbb2 f3f3 	udiv	r3, r2, r3
 801324a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 801324e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8013252:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013254:	429a      	cmp	r2, r3
 8013256:	d902      	bls.n	801325e <VL53L0X_calc_sigma_estimate+0x21a>
      /* Clip to prevent overflow. Will ensure safe
       * max result. */
      sigmaEstimateP2 = cAmbToSignalRatioMax;
 8013258:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801325a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    }
    sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 801325e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013262:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8013266:	fb02 f303 	mul.w	r3, r2, r3
 801326a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

    sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 801326e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8013272:	4613      	mov	r3, r2
 8013274:	005b      	lsls	r3, r3, #1
 8013276:	4413      	add	r3, r2
 8013278:	009b      	lsls	r3, r3, #2
 801327a:	4618      	mov	r0, r3
 801327c:	f7fe fafe 	bl	801187c <VL53L0X_isqrt>
 8013280:	4603      	mov	r3, r0
 8013282:	005b      	lsls	r3, r3, #1
 8013284:	643b      	str	r3, [r7, #64]	@ 0x40

    /* uint32 * FixPoint1616 = FixPoint1616 */
    deltaT_ps = pRangingMeasurementData->RangeMilliMeter * cTOF_per_mm_ps;
 8013286:	68bb      	ldr	r3, [r7, #8]
 8013288:	891b      	ldrh	r3, [r3, #8]
 801328a:	461a      	mov	r2, r3
 801328c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801328e:	fb02 f303 	mul.w	r3, r2, r3
 8013292:	63fb      	str	r3, [r7, #60]	@ 0x3c
     * Divide result by 1000 to convert to mcps.
     * 500 is added to ensure rounding when integer division
     * truncates.
     */
    diff1_mcps =
        (((peakSignalRate_kcps << 16) - xTalkCompRate_kcps) + 500) / 1000;
 8013294:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013296:	041a      	lsls	r2, r3, #16
 8013298:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801329c:	1ad3      	subs	r3, r2, r3
 801329e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
    diff1_mcps =
 80132a2:	4a6d      	ldr	r2, [pc, #436]	@ (8013458 <VL53L0X_calc_sigma_estimate+0x414>)
 80132a4:	fba2 2303 	umull	r2, r3, r2, r3
 80132a8:	099b      	lsrs	r3, r3, #6
 80132aa:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* vcselRate + xtalkCompRate */
    diff2_mcps =
        (((peakSignalRate_kcps << 16) + xTalkCompRate_kcps) + 500) / 1000;
 80132ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80132ae:	041a      	lsls	r2, r3, #16
 80132b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80132b4:	4413      	add	r3, r2
 80132b6:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
    diff2_mcps =
 80132ba:	4a67      	ldr	r2, [pc, #412]	@ (8013458 <VL53L0X_calc_sigma_estimate+0x414>)
 80132bc:	fba2 2303 	umull	r2, r3, r2, r3
 80132c0:	099b      	lsrs	r3, r3, #6
 80132c2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Shift by 8 bits to increase resolution prior to the
     * division */
    diff1_mcps <<= 8;
 80132c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80132c6:	021b      	lsls	r3, r3, #8
 80132c8:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* FixPoint0824/FixPoint1616 = FixPoint2408 */
    xTalkCorrection = abs(diff1_mcps / diff2_mcps);
 80132ca:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80132cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80132ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	bfb8      	it	lt
 80132d6:	425b      	neglt	r3, r3
 80132d8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* FixPoint2408 << 8 = FixPoint1616 */
    xTalkCorrection <<= 8;
 80132da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132dc:	021b      	lsls	r3, r3, #8
 80132de:	633b      	str	r3, [r7, #48]	@ 0x30

    /* FixPoint1616/uint32 = FixPoint1616 */
    pwMult = deltaT_ps / cVcselPulseWidth_ps; /* smaller than 1.0f */
 80132e0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80132e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80132e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80132ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*
     * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
     * values are small enough such that32 bits will not be
     * exceeded.
     */
    pwMult *= ((1 << 16) - xTalkCorrection);
 80132ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80132ee:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 80132f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80132f4:	fb02 f303 	mul.w	r3, r2, r3
 80132f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* (FixPoint3232 >> 16) = FixPoint1616 */
    pwMult = (pwMult + c16BitRoundingParam) >> 16;
 80132fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80132fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80132fe:	4413      	add	r3, r2
 8013300:	0c1b      	lsrs	r3, r3, #16
 8013302:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* FixPoint1616 + FixPoint1616 = FixPoint1616 */
    pwMult += (1 << 16);
 8013304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013306:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 801330a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*
     * At this point the value will be 1.xx, therefore if we square
     * the value this will exceed 32 bits. To address this perform
     * a single shift to the right before the multiplication.
     */
    pwMult >>= 1;
 801330c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801330e:	085b      	lsrs	r3, r3, #1
 8013310:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* FixPoint1715 * FixPoint1715 = FixPoint3430 */
    pwMult = pwMult * pwMult;
 8013312:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013314:	fb03 f303 	mul.w	r3, r3, r3
 8013318:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* (FixPoint3430 >> 14) = Fix1616 */
    pwMult >>= 14;
 801331a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801331c:	0b9b      	lsrs	r3, r3, #14
 801331e:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* FixPoint1616 * uint32 = FixPoint1616 */
    sqr1 = pwMult * sigmaEstimateP1;
 8013320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013322:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013324:	fb02 f303 	mul.w	r3, r2, r3
 8013328:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* (FixPoint1616 >> 16) = FixPoint3200 */
    sqr1 = (sqr1 + 0x8000) >> 16;
 801332a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801332c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8013330:	0c1b      	lsrs	r3, r3, #16
 8013332:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* FixPoint3200 * FixPoint3200 = FixPoint6400 */
    sqr1 *= sqr1;
 8013334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013336:	fb03 f303 	mul.w	r3, r3, r3
 801333a:	62bb      	str	r3, [r7, #40]	@ 0x28

    sqr2 = sigmaEstimateP2;
 801333c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013340:	627b      	str	r3, [r7, #36]	@ 0x24

    /* (FixPoint1616 >> 16) = FixPoint3200 */
    sqr2 = (sqr2 + 0x8000) >> 16;
 8013342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013344:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8013348:	0c1b      	lsrs	r3, r3, #16
 801334a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* FixPoint3200 * FixPoint3200 = FixPoint6400 */
    sqr2 *= sqr2;
 801334c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801334e:	fb03 f303 	mul.w	r3, r3, r3
 8013352:	627b      	str	r3, [r7, #36]	@ 0x24

    /* FixPoint64000 + FixPoint6400 = FixPoint6400 */
    sqrSum = sqr1 + sqr2;
 8013354:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013358:	4413      	add	r3, r2
 801335a:	623b      	str	r3, [r7, #32]

    /* SQRT(FixPoin6400) = FixPoint3200 */
    sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 801335c:	6a38      	ldr	r0, [r7, #32]
 801335e:	f7fe fa8d 	bl	801187c <VL53L0X_isqrt>
 8013362:	61f8      	str	r0, [r7, #28]

    /* (FixPoint3200 << 16) = FixPoint1616 */
    sqrtResult_centi_ns <<= 16;
 8013364:	69fb      	ldr	r3, [r7, #28]
 8013366:	041b      	lsls	r3, r3, #16
 8013368:	61fb      	str	r3, [r7, #28]
    /*
     * Note that the Speed Of Light is expressed in um per 1E-10
     * seconds (2997) Therefore to get mm/ns we have to divide by
     * 10000
     */
    sigmaEstRtn = (((sqrtResult_centi_ns + 50) / 100) / sigmaEstimateP3);
 801336a:	69fb      	ldr	r3, [r7, #28]
 801336c:	3332      	adds	r3, #50	@ 0x32
 801336e:	4a3b      	ldr	r2, [pc, #236]	@ (801345c <VL53L0X_calc_sigma_estimate+0x418>)
 8013370:	fba2 2303 	umull	r2, r3, r2, r3
 8013374:	095a      	lsrs	r2, r3, #5
 8013376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013378:	fbb2 f3f3 	udiv	r3, r2, r3
 801337c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    sigmaEstRtn *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8013380:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013384:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 8013388:	fb02 f303 	mul.w	r3, r2, r3
 801338c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    /* Add 5000 before dividing by 10000 to ensure rounding. */
    sigmaEstRtn += 5000;
 8013390:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013394:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8013398:	3308      	adds	r3, #8
 801339a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    sigmaEstRtn /= 10000;
 801339e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80133a2:	4a2f      	ldr	r2, [pc, #188]	@ (8013460 <VL53L0X_calc_sigma_estimate+0x41c>)
 80133a4:	fba2 2303 	umull	r2, r3, r2, r3
 80133a8:	0b5b      	lsrs	r3, r3, #13
 80133aa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    if (sigmaEstRtn > cSigmaEstRtnMax) {
 80133ae:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80133b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80133b6:	429a      	cmp	r2, r3
 80133b8:	d903      	bls.n	80133c2 <VL53L0X_calc_sigma_estimate+0x37e>
      /* Clip to prevent overflow. Will ensure safe
       * max result. */
      sigmaEstRtn = cSigmaEstRtnMax;
 80133ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80133be:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* FixPoint1616 * FixPoint1616 = FixPoint3232 */
    sqr1 = sigmaEstRtn * sigmaEstRtn;
 80133c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80133c6:	fb03 f303 	mul.w	r3, r3, r3
 80133ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* FixPoint1616 * FixPoint1616 = FixPoint3232 */
    sqr2 = cSigmaEstRef * cSigmaEstRef;
 80133cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80133d0:	fb03 f303 	mul.w	r3, r3, r3
 80133d4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* sqrt(FixPoint3232) = FixPoint1616 */
    sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 80133d6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80133d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80133da:	4413      	add	r3, r2
 80133dc:	4618      	mov	r0, r3
 80133de:	f7fe fa4d 	bl	801187c <VL53L0X_isqrt>
 80133e2:	61b8      	str	r0, [r7, #24]
     * Note that the Shift by 4 bits increases resolution prior to
     * the sqrt, therefore the result must be shifted by 2 bits to
     * the right to revert back to the FixPoint1616 format.
     */

    sigmaEstimate = 1000 * sqrtResult;
 80133e4:	69bb      	ldr	r3, [r7, #24]
 80133e6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80133ea:	fb02 f303 	mul.w	r3, r2, r3
 80133ee:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

    if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 80133f2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80133f4:	2b00      	cmp	r3, #0
 80133f6:	d009      	beq.n	801340c <VL53L0X_calc_sigma_estimate+0x3c8>
 80133f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	d005      	beq.n	801340c <VL53L0X_calc_sigma_estimate+0x3c8>
 8013400:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013404:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013408:	429a      	cmp	r2, r3
 801340a:	d903      	bls.n	8013414 <VL53L0X_calc_sigma_estimate+0x3d0>
        (sigmaEstimate > cSigmaEstMax)) {
      sigmaEstimate = cSigmaEstMax;
 801340c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013410:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    }

    *pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 801341a:	601a      	str	r2, [r3, #0]
    PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	681a      	ldr	r2, [r3, #0]
 8013420:	68fb      	ldr	r3, [r7, #12]
 8013422:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Status = VL53L0X_calc_dmax(
 8013426:	6939      	ldr	r1, [r7, #16]
 8013428:	683b      	ldr	r3, [r7, #0]
 801342a:	9303      	str	r3, [sp, #12]
 801342c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013430:	9302      	str	r3, [sp, #8]
 8013432:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013436:	9301      	str	r3, [sp, #4]
 8013438:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801343a:	9300      	str	r3, [sp, #0]
 801343c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801343e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013440:	68f8      	ldr	r0, [r7, #12]
 8013442:	f7ff fce3 	bl	8012e0c <VL53L0X_calc_dmax>
 8013446:	4603      	mov	r3, r0
 8013448:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        Dev, totalSignalRate_mcps, correctedSignalRate_mcps, pwMult,
        sigmaEstimateP1, sigmaEstimateP2, peakVcselDuration_us, pDmax_mm);
  }

  return Status;
 801344c:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
}
 8013450:	4618      	mov	r0, r3
 8013452:	37b8      	adds	r7, #184	@ 0xb8
 8013454:	46bd      	mov	sp, r7
 8013456:	bd80      	pop	{r7, pc}
 8013458:	10624dd3 	.word	0x10624dd3
 801345c:	51eb851f 	.word	0x51eb851f
 8013460:	d1b71759 	.word	0xd1b71759

08013464 <VL53L0X_get_pal_range_status>:

VL53L0X_Error VL53L0X_get_pal_range_status(
    VL53L0X_DEV Dev, uint8_t DeviceRangeStatus, FixPoint1616_t SignalRate,
    uint16_t EffectiveSpadRtnCount,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    uint8_t *pPalRangeStatus) {
 8013464:	b580      	push	{r7, lr}
 8013466:	b090      	sub	sp, #64	@ 0x40
 8013468:	af00      	add	r7, sp, #0
 801346a:	60f8      	str	r0, [r7, #12]
 801346c:	607a      	str	r2, [r7, #4]
 801346e:	461a      	mov	r2, r3
 8013470:	460b      	mov	r3, r1
 8013472:	72fb      	strb	r3, [r7, #11]
 8013474:	4613      	mov	r3, r2
 8013476:	813b      	strh	r3, [r7, #8]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013478:	2300      	movs	r3, #0
 801347a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint8_t NoneFlag;
  uint8_t SigmaLimitflag = 0;
 801347e:	2300      	movs	r3, #0
 8013480:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  uint8_t SignalRefClipflag = 0;
 8013484:	2300      	movs	r3, #0
 8013486:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  uint8_t RangeIgnoreThresholdflag = 0;
 801348a:	2300      	movs	r3, #0
 801348c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  uint8_t SigmaLimitCheckEnable = 0;
 8013490:	2300      	movs	r3, #0
 8013492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8013496:	2300      	movs	r3, #0
 8013498:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  uint8_t SignalRefClipLimitCheckEnable = 0;
 801349c:	2300      	movs	r3, #0
 801349e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 80134a2:	2300      	movs	r3, #0
 80134a4:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  FixPoint1616_t SigmaEstimate;
  FixPoint1616_t SigmaLimitValue;
  FixPoint1616_t SignalRefClipValue;
  FixPoint1616_t RangeIgnoreThresholdValue;
  FixPoint1616_t SignalRatePerSpad;
  uint8_t DeviceRangeStatusInternal = 0;
 80134a8:	2300      	movs	r3, #0
 80134aa:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  uint16_t tmpWord = 0;
 80134ae:	2300      	movs	r3, #0
 80134b0:	82fb      	strh	r3, [r7, #22]
  uint8_t Temp8;
  uint32_t Dmax_mm = 0;
 80134b2:	2300      	movs	r3, #0
 80134b4:	613b      	str	r3, [r7, #16]
   * the value 11 in the DeviceRangeStatus.
   * In addition, the SigmaEstimator is not included in the VL53L0X
   * DeviceRangeStatus, this will be added in the PalRangeStatus.
   */

  DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 80134b6:	7afb      	ldrb	r3, [r7, #11]
 80134b8:	10db      	asrs	r3, r3, #3
 80134ba:	b2db      	uxtb	r3, r3
 80134bc:	f003 030f 	and.w	r3, r3, #15
 80134c0:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

  if (DeviceRangeStatusInternal == 0 || DeviceRangeStatusInternal == 5 ||
 80134c4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80134c8:	2b00      	cmp	r3, #0
 80134ca:	d017      	beq.n	80134fc <VL53L0X_get_pal_range_status+0x98>
 80134cc:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80134d0:	2b05      	cmp	r3, #5
 80134d2:	d013      	beq.n	80134fc <VL53L0X_get_pal_range_status+0x98>
 80134d4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80134d8:	2b07      	cmp	r3, #7
 80134da:	d00f      	beq.n	80134fc <VL53L0X_get_pal_range_status+0x98>
      DeviceRangeStatusInternal == 7 || DeviceRangeStatusInternal == 12 ||
 80134dc:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80134e0:	2b0c      	cmp	r3, #12
 80134e2:	d00b      	beq.n	80134fc <VL53L0X_get_pal_range_status+0x98>
 80134e4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80134e8:	2b0d      	cmp	r3, #13
 80134ea:	d007      	beq.n	80134fc <VL53L0X_get_pal_range_status+0x98>
      DeviceRangeStatusInternal == 13 || DeviceRangeStatusInternal == 14 ||
 80134ec:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80134f0:	2b0e      	cmp	r3, #14
 80134f2:	d003      	beq.n	80134fc <VL53L0X_get_pal_range_status+0x98>
 80134f4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80134f8:	2b0f      	cmp	r3, #15
 80134fa:	d103      	bne.n	8013504 <VL53L0X_get_pal_range_status+0xa0>
      DeviceRangeStatusInternal == 15) {
    NoneFlag = 1;
 80134fc:	2301      	movs	r3, #1
 80134fe:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8013502:	e002      	b.n	801350a <VL53L0X_get_pal_range_status+0xa6>
  } else {
    NoneFlag = 0;
 8013504:	2300      	movs	r3, #0
 8013506:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  }

  /* LastSignalRefMcps */
  if (Status == VL53L0X_ERROR_NONE)
 801350a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801350e:	2b00      	cmp	r3, #0
 8013510:	d107      	bne.n	8013522 <VL53L0X_get_pal_range_status+0xbe>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8013512:	2201      	movs	r2, #1
 8013514:	21ff      	movs	r1, #255	@ 0xff
 8013516:	68f8      	ldr	r0, [r7, #12]
 8013518:	f000 fb84 	bl	8013c24 <VL53L0X_WrByte>
 801351c:	4603      	mov	r3, r0
 801351e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (Status == VL53L0X_ERROR_NONE)
 8013522:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013526:	2b00      	cmp	r3, #0
 8013528:	d109      	bne.n	801353e <VL53L0X_get_pal_range_status+0xda>
    Status =
        VL53L0X_RdWord(Dev, VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF, &tmpWord);
 801352a:	f107 0316 	add.w	r3, r7, #22
 801352e:	461a      	mov	r2, r3
 8013530:	21b6      	movs	r1, #182	@ 0xb6
 8013532:	68f8      	ldr	r0, [r7, #12]
 8013534:	f000 fb00 	bl	8013b38 <VL53L0X_RdWord>
 8013538:	4603      	mov	r3, r0
 801353a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 801353e:	8afb      	ldrh	r3, [r7, #22]
 8013540:	025b      	lsls	r3, r3, #9
 8013542:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (Status == VL53L0X_ERROR_NONE)
 8013544:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013548:	2b00      	cmp	r3, #0
 801354a:	d107      	bne.n	801355c <VL53L0X_get_pal_range_status+0xf8>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801354c:	2200      	movs	r2, #0
 801354e:	21ff      	movs	r1, #255	@ 0xff
 8013550:	68f8      	ldr	r0, [r7, #12]
 8013552:	f000 fb67 	bl	8013c24 <VL53L0X_WrByte>
 8013556:	4603      	mov	r3, r0
 8013558:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013560:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144

  /*
   * Check if Sigma limit is enabled, if yes then do comparison with limit
   * value and put the result back into pPalRangeStatus.
   */
  if (Status == VL53L0X_ERROR_NONE)
 8013564:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013568:	2b00      	cmp	r3, #0
 801356a:	d109      	bne.n	8013580 <VL53L0X_get_pal_range_status+0x11c>
    Status = VL53L0X_GetLimitCheckEnable(
 801356c:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 8013570:	461a      	mov	r2, r3
 8013572:	2100      	movs	r1, #0
 8013574:	68f8      	ldr	r0, [r7, #12]
 8013576:	f7fc fced 	bl	800ff54 <VL53L0X_GetLimitCheckEnable>
 801357a:	4603      	mov	r3, r0
 801357c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, &SigmaLimitCheckEnable);

  if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8013580:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8013584:	2b00      	cmp	r3, #0
 8013586:	d02e      	beq.n	80135e6 <VL53L0X_get_pal_range_status+0x182>
 8013588:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801358c:	2b00      	cmp	r3, #0
 801358e:	d12a      	bne.n	80135e6 <VL53L0X_get_pal_range_status+0x182>
    /*
     * compute the Sigma and check with limit
     */
    Status = VL53L0X_calc_sigma_estimate(Dev, pRangingMeasurementData,
 8013590:	f107 0310 	add.w	r3, r7, #16
 8013594:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013598:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801359a:	68f8      	ldr	r0, [r7, #12]
 801359c:	f7ff fd52 	bl	8013044 <VL53L0X_calc_sigma_estimate>
 80135a0:	4603      	mov	r3, r0
 80135a2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                         &SigmaEstimate, &Dmax_mm);
    if (Status == VL53L0X_ERROR_NONE)
 80135a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d103      	bne.n	80135b6 <VL53L0X_get_pal_range_status+0x152>
      pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 80135ae:	693b      	ldr	r3, [r7, #16]
 80135b0:	b29a      	uxth	r2, r3
 80135b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80135b4:	815a      	strh	r2, [r3, #10]

    if (Status == VL53L0X_ERROR_NONE) {
 80135b6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	d113      	bne.n	80135e6 <VL53L0X_get_pal_range_status+0x182>
      Status = VL53L0X_GetLimitCheckValue(
 80135be:	f107 0320 	add.w	r3, r7, #32
 80135c2:	461a      	mov	r2, r3
 80135c4:	2100      	movs	r1, #0
 80135c6:	68f8      	ldr	r0, [r7, #12]
 80135c8:	f7fc fd4a 	bl	8010060 <VL53L0X_GetLimitCheckValue>
 80135cc:	4603      	mov	r3, r0
 80135ce:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
          Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, &SigmaLimitValue);

      if ((SigmaLimitValue > 0) && (SigmaEstimate > SigmaLimitValue))
 80135d2:	6a3b      	ldr	r3, [r7, #32]
 80135d4:	2b00      	cmp	r3, #0
 80135d6:	d006      	beq.n	80135e6 <VL53L0X_get_pal_range_status+0x182>
 80135d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80135da:	6a3b      	ldr	r3, [r7, #32]
 80135dc:	429a      	cmp	r2, r3
 80135de:	d902      	bls.n	80135e6 <VL53L0X_get_pal_range_status+0x182>
        /* Limit Fail */
        SigmaLimitflag = 1;
 80135e0:	2301      	movs	r3, #1
 80135e2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

  /*
   * Check if Signal ref clip limit is enabled, if yes then do comparison
   * with limit value and put the result back into pPalRangeStatus.
   */
  if (Status == VL53L0X_ERROR_NONE)
 80135e6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80135ea:	2b00      	cmp	r3, #0
 80135ec:	d109      	bne.n	8013602 <VL53L0X_get_pal_range_status+0x19e>
    Status =
        VL53L0X_GetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
 80135ee:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 80135f2:	461a      	mov	r2, r3
 80135f4:	2102      	movs	r1, #2
 80135f6:	68f8      	ldr	r0, [r7, #12]
 80135f8:	f7fc fcac 	bl	800ff54 <VL53L0X_GetLimitCheckEnable>
 80135fc:	4603      	mov	r3, r0
 80135fe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                    &SignalRefClipLimitCheckEnable);

  if ((SignalRefClipLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8013602:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8013606:	2b00      	cmp	r3, #0
 8013608:	d017      	beq.n	801363a <VL53L0X_get_pal_range_status+0x1d6>
 801360a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801360e:	2b00      	cmp	r3, #0
 8013610:	d113      	bne.n	801363a <VL53L0X_get_pal_range_status+0x1d6>

    Status = VL53L0X_GetLimitCheckValue(
 8013612:	f107 031c 	add.w	r3, r7, #28
 8013616:	461a      	mov	r2, r3
 8013618:	2102      	movs	r1, #2
 801361a:	68f8      	ldr	r0, [r7, #12]
 801361c:	f7fc fd20 	bl	8010060 <VL53L0X_GetLimitCheckValue>
 8013620:	4603      	mov	r3, r0
 8013622:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, &SignalRefClipValue);

    if ((SignalRefClipValue > 0) && (LastSignalRefMcps > SignalRefClipValue)) {
 8013626:	69fb      	ldr	r3, [r7, #28]
 8013628:	2b00      	cmp	r3, #0
 801362a:	d006      	beq.n	801363a <VL53L0X_get_pal_range_status+0x1d6>
 801362c:	69fb      	ldr	r3, [r7, #28]
 801362e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013630:	429a      	cmp	r2, r3
 8013632:	d902      	bls.n	801363a <VL53L0X_get_pal_range_status+0x1d6>
      /* Limit Fail */
      SignalRefClipflag = 1;
 8013634:	2301      	movs	r3, #1
 8013636:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
   * Check if Signal ref clip limit is enabled, if yes then do comparison
   * with limit value and put the result back into pPalRangeStatus.
   * EffectiveSpadRtnCount has a format 8.8
   * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
   */
  if (Status == VL53L0X_ERROR_NONE)
 801363a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801363e:	2b00      	cmp	r3, #0
 8013640:	d109      	bne.n	8013656 <VL53L0X_get_pal_range_status+0x1f2>
    Status = VL53L0X_GetLimitCheckEnable(
 8013642:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8013646:	461a      	mov	r2, r3
 8013648:	2103      	movs	r1, #3
 801364a:	68f8      	ldr	r0, [r7, #12]
 801364c:	f7fc fc82 	bl	800ff54 <VL53L0X_GetLimitCheckEnable>
 8013650:	4603      	mov	r3, r0
 8013652:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
        &RangeIgnoreThresholdLimitCheckEnable);

  if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 8013656:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801365a:	2b00      	cmp	r3, #0
 801365c:	d023      	beq.n	80136a6 <VL53L0X_get_pal_range_status+0x242>
 801365e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013662:	2b00      	cmp	r3, #0
 8013664:	d11f      	bne.n	80136a6 <VL53L0X_get_pal_range_status+0x242>
      (Status == VL53L0X_ERROR_NONE)) {

    /* Compute the signal rate per spad */
    if (EffectiveSpadRtnCount == 0) {
 8013666:	893b      	ldrh	r3, [r7, #8]
 8013668:	2b00      	cmp	r3, #0
 801366a:	d102      	bne.n	8013672 <VL53L0X_get_pal_range_status+0x20e>
      SignalRatePerSpad = 0;
 801366c:	2300      	movs	r3, #0
 801366e:	637b      	str	r3, [r7, #52]	@ 0x34
 8013670:	e005      	b.n	801367e <VL53L0X_get_pal_range_status+0x21a>
    } else {
      SignalRatePerSpad =
          (FixPoint1616_t)((256 * SignalRate) / EffectiveSpadRtnCount);
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	021a      	lsls	r2, r3, #8
 8013676:	893b      	ldrh	r3, [r7, #8]
      SignalRatePerSpad =
 8013678:	fbb2 f3f3 	udiv	r3, r2, r3
 801367c:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    Status = VL53L0X_GetLimitCheckValue(
 801367e:	f107 0318 	add.w	r3, r7, #24
 8013682:	461a      	mov	r2, r3
 8013684:	2103      	movs	r1, #3
 8013686:	68f8      	ldr	r0, [r7, #12]
 8013688:	f7fc fcea 	bl	8010060 <VL53L0X_GetLimitCheckValue>
 801368c:	4603      	mov	r3, r0
 801368e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
        &RangeIgnoreThresholdValue);

    if ((RangeIgnoreThresholdValue > 0) &&
 8013692:	69bb      	ldr	r3, [r7, #24]
 8013694:	2b00      	cmp	r3, #0
 8013696:	d006      	beq.n	80136a6 <VL53L0X_get_pal_range_status+0x242>
        (SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8013698:	69bb      	ldr	r3, [r7, #24]
    if ((RangeIgnoreThresholdValue > 0) &&
 801369a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801369c:	429a      	cmp	r2, r3
 801369e:	d202      	bcs.n	80136a6 <VL53L0X_get_pal_range_status+0x242>
      /* Limit Fail add 2^6 to range status */
      RangeIgnoreThresholdflag = 1;
 80136a0:	2301      	movs	r3, #1
 80136a2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 80136a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d14a      	bne.n	8013744 <VL53L0X_get_pal_range_status+0x2e0>
    if (NoneFlag == 1) {
 80136ae:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80136b2:	2b01      	cmp	r3, #1
 80136b4:	d103      	bne.n	80136be <VL53L0X_get_pal_range_status+0x25a>
      *pPalRangeStatus = 255; /* NONE */
 80136b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80136b8:	22ff      	movs	r2, #255	@ 0xff
 80136ba:	701a      	strb	r2, [r3, #0]
 80136bc:	e042      	b.n	8013744 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 1 ||
 80136be:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80136c2:	2b01      	cmp	r3, #1
 80136c4:	d007      	beq.n	80136d6 <VL53L0X_get_pal_range_status+0x272>
 80136c6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80136ca:	2b02      	cmp	r3, #2
 80136cc:	d003      	beq.n	80136d6 <VL53L0X_get_pal_range_status+0x272>
               DeviceRangeStatusInternal == 2 ||
 80136ce:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80136d2:	2b03      	cmp	r3, #3
 80136d4:	d103      	bne.n	80136de <VL53L0X_get_pal_range_status+0x27a>
               DeviceRangeStatusInternal == 3) {
      *pPalRangeStatus = 5; /* HW fail */
 80136d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80136d8:	2205      	movs	r2, #5
 80136da:	701a      	strb	r2, [r3, #0]
 80136dc:	e032      	b.n	8013744 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 6 ||
 80136de:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80136e2:	2b06      	cmp	r3, #6
 80136e4:	d003      	beq.n	80136ee <VL53L0X_get_pal_range_status+0x28a>
 80136e6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80136ea:	2b09      	cmp	r3, #9
 80136ec:	d103      	bne.n	80136f6 <VL53L0X_get_pal_range_status+0x292>
               DeviceRangeStatusInternal == 9) {
      *pPalRangeStatus = 4; /* Phase fail */
 80136ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80136f0:	2204      	movs	r2, #4
 80136f2:	701a      	strb	r2, [r3, #0]
 80136f4:	e026      	b.n	8013744 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 8 ||
 80136f6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80136fa:	2b08      	cmp	r3, #8
 80136fc:	d007      	beq.n	801370e <VL53L0X_get_pal_range_status+0x2aa>
 80136fe:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013702:	2b0a      	cmp	r3, #10
 8013704:	d003      	beq.n	801370e <VL53L0X_get_pal_range_status+0x2aa>
               DeviceRangeStatusInternal == 10 || SignalRefClipflag == 1) {
 8013706:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801370a:	2b01      	cmp	r3, #1
 801370c:	d103      	bne.n	8013716 <VL53L0X_get_pal_range_status+0x2b2>
      *pPalRangeStatus = 3; /* Min range */
 801370e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013710:	2203      	movs	r2, #3
 8013712:	701a      	strb	r2, [r3, #0]
 8013714:	e016      	b.n	8013744 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 4 ||
 8013716:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801371a:	2b04      	cmp	r3, #4
 801371c:	d003      	beq.n	8013726 <VL53L0X_get_pal_range_status+0x2c2>
 801371e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8013722:	2b01      	cmp	r3, #1
 8013724:	d103      	bne.n	801372e <VL53L0X_get_pal_range_status+0x2ca>
               RangeIgnoreThresholdflag == 1) {
      *pPalRangeStatus = 2; /* Signal Fail */
 8013726:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013728:	2202      	movs	r2, #2
 801372a:	701a      	strb	r2, [r3, #0]
 801372c:	e00a      	b.n	8013744 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (SigmaLimitflag == 1) {
 801372e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8013732:	2b01      	cmp	r3, #1
 8013734:	d103      	bne.n	801373e <VL53L0X_get_pal_range_status+0x2da>
      *pPalRangeStatus = 1; /* Sigma	 Fail */
 8013736:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013738:	2201      	movs	r2, #1
 801373a:	701a      	strb	r2, [r3, #0]
 801373c:	e002      	b.n	8013744 <VL53L0X_get_pal_range_status+0x2e0>
    } else {
      *pPalRangeStatus = 0; /* Range Valid */
 801373e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013740:	2200      	movs	r2, #0
 8013742:	701a      	strb	r2, [r3, #0]
    }
  }

  /* DMAX only relevant during range error */
  if (*pPalRangeStatus == 0)
 8013744:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013746:	781b      	ldrb	r3, [r3, #0]
 8013748:	2b00      	cmp	r3, #0
 801374a:	d102      	bne.n	8013752 <VL53L0X_get_pal_range_status+0x2ee>
    pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 801374c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801374e:	2200      	movs	r2, #0
 8013750:	815a      	strh	r2, [r3, #10]

  /* fill the Limit Check Status */

  Status = VL53L0X_GetLimitCheckEnable(
 8013752:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 8013756:	461a      	mov	r2, r3
 8013758:	2101      	movs	r1, #1
 801375a:	68f8      	ldr	r0, [r7, #12]
 801375c:	f7fc fbfa 	bl	800ff54 <VL53L0X_GetLimitCheckEnable>
 8013760:	4603      	mov	r3, r0
 8013762:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
      &SignalRateFinalRangeLimitCheckEnable);

  if (Status == VL53L0X_ERROR_NONE) {
 8013766:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801376a:	2b00      	cmp	r3, #0
 801376c:	d14f      	bne.n	801380e <VL53L0X_get_pal_range_status+0x3aa>
    if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 801376e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8013772:	2b00      	cmp	r3, #0
 8013774:	d003      	beq.n	801377e <VL53L0X_get_pal_range_status+0x31a>
 8013776:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 801377a:	2b01      	cmp	r3, #1
 801377c:	d103      	bne.n	8013786 <VL53L0X_get_pal_range_status+0x322>
      Temp8 = 1;
 801377e:	2301      	movs	r3, #1
 8013780:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8013784:	e002      	b.n	801378c <VL53L0X_get_pal_range_status+0x328>
    else
      Temp8 = 0;
 8013786:	2300      	movs	r3, #0
 8013788:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    VL53L0X_SETARRAYPARAMETERFIELD(
 801378c:	68fb      	ldr	r3, [r7, #12]
 801378e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8013792:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        Dev, LimitChecksStatus, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

    if ((DeviceRangeStatusInternal == 4) ||
 8013796:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801379a:	2b04      	cmp	r3, #4
 801379c:	d003      	beq.n	80137a6 <VL53L0X_get_pal_range_status+0x342>
        (SignalRateFinalRangeLimitCheckEnable == 0))
 801379e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
    if ((DeviceRangeStatusInternal == 4) ||
 80137a2:	2b00      	cmp	r3, #0
 80137a4:	d103      	bne.n	80137ae <VL53L0X_get_pal_range_status+0x34a>
      Temp8 = 1;
 80137a6:	2301      	movs	r3, #1
 80137a8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80137ac:	e002      	b.n	80137b4 <VL53L0X_get_pal_range_status+0x350>
    else
      Temp8 = 0;
 80137ae:	2300      	movs	r3, #0
 80137b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80137b4:	68fb      	ldr	r3, [r7, #12]
 80137b6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80137ba:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
                                   VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
                                   Temp8);

    if ((SignalRefClipLimitCheckEnable == 0) || (SignalRefClipflag == 1))
 80137be:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80137c2:	2b00      	cmp	r3, #0
 80137c4:	d003      	beq.n	80137ce <VL53L0X_get_pal_range_status+0x36a>
 80137c6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80137ca:	2b01      	cmp	r3, #1
 80137cc:	d103      	bne.n	80137d6 <VL53L0X_get_pal_range_status+0x372>
      Temp8 = 1;
 80137ce:	2301      	movs	r3, #1
 80137d0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80137d4:	e002      	b.n	80137dc <VL53L0X_get_pal_range_status+0x378>
    else
      Temp8 = 0;
 80137d6:	2300      	movs	r3, #0
 80137d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80137dc:	68fb      	ldr	r3, [r7, #12]
 80137de:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80137e2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                                   VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

    if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 80137e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80137ea:	2b00      	cmp	r3, #0
 80137ec:	d003      	beq.n	80137f6 <VL53L0X_get_pal_range_status+0x392>
 80137ee:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80137f2:	2b01      	cmp	r3, #1
 80137f4:	d103      	bne.n	80137fe <VL53L0X_get_pal_range_status+0x39a>
        (RangeIgnoreThresholdflag == 1))
      Temp8 = 1;
 80137f6:	2301      	movs	r3, #1
 80137f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80137fc:	e002      	b.n	8013804 <VL53L0X_get_pal_range_status+0x3a0>
    else
      Temp8 = 0;
 80137fe:	2300      	movs	r3, #0
 8013800:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8013804:	68fb      	ldr	r3, [r7, #12]
 8013806:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 801380a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
                                   VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                   Temp8);
  }

  return Status;
 801380e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8013812:	4618      	mov	r0, r3
 8013814:	3740      	adds	r7, #64	@ 0x40
 8013816:	46bd      	mov	sp, r7
 8013818:	bd80      	pop	{r7, pc}

0801381a <VL53L0X_check_part_used>:
#define LOG_FUNCTION_END_FMT(status, fmt, ...)                                 \
  _LOG_FUNCTION_END_FMT(TRACE_MODULE_API, status, fmt, ##__VA_ARGS__)

VL53L0X_Error
VL53L0X_check_part_used(VL53L0X_DEV Dev, uint8_t *Revision,
                        VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 801381a:	b580      	push	{r7, lr}
 801381c:	b086      	sub	sp, #24
 801381e:	af00      	add	r7, sp, #0
 8013820:	60f8      	str	r0, [r7, #12]
 8013822:	60b9      	str	r1, [r7, #8]
 8013824:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013826:	2300      	movs	r3, #0
 8013828:	75fb      	strb	r3, [r7, #23]
  uint8_t ModuleIdInt;
  char *ProductId_tmp;

  Status = VL53L0X_get_info_from_device(Dev, 2);
 801382a:	2102      	movs	r1, #2
 801382c:	68f8      	ldr	r0, [r7, #12]
 801382e:	f7fe f89a 	bl	8011966 <VL53L0X_get_info_from_device>
 8013832:	4603      	mov	r3, r0
 8013834:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE) {
 8013836:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801383a:	2b00      	cmp	r3, #0
 801383c:	d11d      	bne.n	801387a <VL53L0X_check_part_used+0x60>
    ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 801383e:	68fb      	ldr	r3, [r7, #12]
 8013840:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8013844:	75bb      	strb	r3, [r7, #22]

    if (ModuleIdInt == 0) {
 8013846:	7dbb      	ldrb	r3, [r7, #22]
 8013848:	2b00      	cmp	r3, #0
 801384a:	d107      	bne.n	801385c <VL53L0X_check_part_used+0x42>
      *Revision = 0;
 801384c:	68bb      	ldr	r3, [r7, #8]
 801384e:	2200      	movs	r2, #0
 8013850:	701a      	strb	r2, [r3, #0]
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	3340      	adds	r3, #64	@ 0x40
 8013856:	2200      	movs	r2, #0
 8013858:	701a      	strb	r2, [r3, #0]
 801385a:	e00e      	b.n	801387a <VL53L0X_check_part_used+0x60>
    } else {
      *Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 801385c:	68fb      	ldr	r3, [r7, #12]
 801385e:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 8013862:	b2da      	uxtb	r2, r3
 8013864:	68bb      	ldr	r3, [r7, #8]
 8013866:	701a      	strb	r2, [r3, #0]
      ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ProductId);
 8013868:	68fb      	ldr	r3, [r7, #12]
 801386a:	33f3      	adds	r3, #243	@ 0xf3
 801386c:	613b      	str	r3, [r7, #16]
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	3340      	adds	r3, #64	@ 0x40
 8013872:	6939      	ldr	r1, [r7, #16]
 8013874:	4618      	mov	r0, r3
 8013876:	f000 fc1b 	bl	80140b0 <strcpy>
    }
  }

  return Status;
 801387a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801387e:	4618      	mov	r0, r3
 8013880:	3718      	adds	r7, #24
 8013882:	46bd      	mov	sp, r7
 8013884:	bd80      	pop	{r7, pc}
	...

08013888 <VL53L0X_get_device_info>:

VL53L0X_Error
VL53L0X_get_device_info(VL53L0X_DEV Dev,
                        VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 8013888:	b5b0      	push	{r4, r5, r7, lr}
 801388a:	b084      	sub	sp, #16
 801388c:	af00      	add	r7, sp, #0
 801388e:	6078      	str	r0, [r7, #4]
 8013890:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013892:	2300      	movs	r3, #0
 8013894:	73fb      	strb	r3, [r7, #15]
  uint8_t revision_id;
  uint8_t Revision;

  Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 8013896:	f107 030d 	add.w	r3, r7, #13
 801389a:	683a      	ldr	r2, [r7, #0]
 801389c:	4619      	mov	r1, r3
 801389e:	6878      	ldr	r0, [r7, #4]
 80138a0:	f7ff ffbb 	bl	801381a <VL53L0X_check_part_used>
 80138a4:	4603      	mov	r3, r0
 80138a6:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE) {
 80138a8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	d13b      	bne.n	8013928 <VL53L0X_get_device_info+0xa0>
    if (Revision == 0) {
 80138b0:	7b7b      	ldrb	r3, [r7, #13]
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	d108      	bne.n	80138c8 <VL53L0X_get_device_info+0x40>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80138b6:	683b      	ldr	r3, [r7, #0]
 80138b8:	4a30      	ldr	r2, [pc, #192]	@ (801397c <VL53L0X_get_device_info+0xf4>)
 80138ba:	461c      	mov	r4, r3
 80138bc:	4613      	mov	r3, r2
 80138be:	cb07      	ldmia	r3!, {r0, r1, r2}
 80138c0:	6020      	str	r0, [r4, #0]
 80138c2:	6061      	str	r1, [r4, #4]
 80138c4:	60a2      	str	r2, [r4, #8]
 80138c6:	e027      	b.n	8013918 <VL53L0X_get_device_info+0x90>
                         VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
    } else if ((Revision <= 34) && (Revision != 32)) {
 80138c8:	7b7b      	ldrb	r3, [r7, #13]
 80138ca:	2b22      	cmp	r3, #34	@ 0x22
 80138cc:	d80b      	bhi.n	80138e6 <VL53L0X_get_device_info+0x5e>
 80138ce:	7b7b      	ldrb	r3, [r7, #13]
 80138d0:	2b20      	cmp	r3, #32
 80138d2:	d008      	beq.n	80138e6 <VL53L0X_get_device_info+0x5e>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80138d4:	683b      	ldr	r3, [r7, #0]
 80138d6:	4a2a      	ldr	r2, [pc, #168]	@ (8013980 <VL53L0X_get_device_info+0xf8>)
 80138d8:	461c      	mov	r4, r3
 80138da:	4613      	mov	r3, r2
 80138dc:	cb07      	ldmia	r3!, {r0, r1, r2}
 80138de:	6020      	str	r0, [r4, #0]
 80138e0:	6061      	str	r1, [r4, #4]
 80138e2:	60a2      	str	r2, [r4, #8]
 80138e4:	e018      	b.n	8013918 <VL53L0X_get_device_info+0x90>
                         VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
    } else if (Revision < 39) {
 80138e6:	7b7b      	ldrb	r3, [r7, #13]
 80138e8:	2b26      	cmp	r3, #38	@ 0x26
 80138ea:	d808      	bhi.n	80138fe <VL53L0X_get_device_info+0x76>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80138ec:	683b      	ldr	r3, [r7, #0]
 80138ee:	4a25      	ldr	r2, [pc, #148]	@ (8013984 <VL53L0X_get_device_info+0xfc>)
 80138f0:	461c      	mov	r4, r3
 80138f2:	4613      	mov	r3, r2
 80138f4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80138f6:	6020      	str	r0, [r4, #0]
 80138f8:	6061      	str	r1, [r4, #4]
 80138fa:	60a2      	str	r2, [r4, #8]
 80138fc:	e00c      	b.n	8013918 <VL53L0X_get_device_info+0x90>
                         VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
    } else {
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80138fe:	683b      	ldr	r3, [r7, #0]
 8013900:	4a21      	ldr	r2, [pc, #132]	@ (8013988 <VL53L0X_get_device_info+0x100>)
 8013902:	461d      	mov	r5, r3
 8013904:	4614      	mov	r4, r2
 8013906:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013908:	6028      	str	r0, [r5, #0]
 801390a:	6069      	str	r1, [r5, #4]
 801390c:	60aa      	str	r2, [r5, #8]
 801390e:	60eb      	str	r3, [r5, #12]
 8013910:	6820      	ldr	r0, [r4, #0]
 8013912:	6128      	str	r0, [r5, #16]
 8013914:	7923      	ldrb	r3, [r4, #4]
 8013916:	752b      	strb	r3, [r5, #20]
                         VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
    }

    VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 8013918:	683b      	ldr	r3, [r7, #0]
 801391a:	3320      	adds	r3, #32
 801391c:	491b      	ldr	r1, [pc, #108]	@ (801398c <VL53L0X_get_device_info+0x104>)
 801391e:	461a      	mov	r2, r3
 8013920:	460b      	mov	r3, r1
 8013922:	cb03      	ldmia	r3!, {r0, r1}
 8013924:	6010      	str	r0, [r2, #0]
 8013926:	6051      	str	r1, [r2, #4]
                       VL53L0X_STRING_DEVICE_INFO_TYPE);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8013928:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801392c:	2b00      	cmp	r3, #0
 801392e:	d108      	bne.n	8013942 <VL53L0X_get_device_info+0xba>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 8013930:	683b      	ldr	r3, [r7, #0]
 8013932:	3360      	adds	r3, #96	@ 0x60
 8013934:	461a      	mov	r2, r3
 8013936:	21c0      	movs	r1, #192	@ 0xc0
 8013938:	6878      	ldr	r0, [r7, #4]
 801393a:	f000 f872 	bl	8013a22 <VL53L0X_RdByte>
 801393e:	4603      	mov	r3, r0
 8013940:	73fb      	strb	r3, [r7, #15]
                            &pVL53L0X_DeviceInfo->ProductType);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8013942:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013946:	2b00      	cmp	r3, #0
 8013948:	d112      	bne.n	8013970 <VL53L0X_get_device_info+0xe8>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_REVISION_ID,
 801394a:	f107 030e 	add.w	r3, r7, #14
 801394e:	461a      	mov	r2, r3
 8013950:	21c2      	movs	r1, #194	@ 0xc2
 8013952:	6878      	ldr	r0, [r7, #4]
 8013954:	f000 f865 	bl	8013a22 <VL53L0X_RdByte>
 8013958:	4603      	mov	r3, r0
 801395a:	73fb      	strb	r3, [r7, #15]
                            &revision_id);
    pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 801395c:	683b      	ldr	r3, [r7, #0]
 801395e:	2201      	movs	r2, #1
 8013960:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
    pVL53L0X_DeviceInfo->ProductRevisionMinor = (revision_id & 0xF0) >> 4;
 8013964:	7bbb      	ldrb	r3, [r7, #14]
 8013966:	091b      	lsrs	r3, r3, #4
 8013968:	b2da      	uxtb	r2, r3
 801396a:	683b      	ldr	r3, [r7, #0]
 801396c:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  }

  return Status;
 8013970:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013974:	4618      	mov	r0, r3
 8013976:	3710      	adds	r7, #16
 8013978:	46bd      	mov	sp, r7
 801397a:	bdb0      	pop	{r4, r5, r7, pc}
 801397c:	080143e4 	.word	0x080143e4
 8013980:	080143f0 	.word	0x080143f0
 8013984:	080143fc 	.word	0x080143fc
 8013988:	08014408 	.word	0x08014408
 801398c:	08014420 	.word	0x08014420

08013990 <_I2CWrite>:
/* Private variables ---------------------------------------------------------*/
extern VL53L0X_Dev_t Dev;
/* Private function prototypes -----------------------------------------------*/
/* Exported functions --------------------------------------------------------*/

HAL_StatusTypeDef _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8013990:	b580      	push	{r7, lr}
 8013992:	b086      	sub	sp, #24
 8013994:	af00      	add	r7, sp, #0
 8013996:	60f8      	str	r0, [r7, #12]
 8013998:	60b9      	str	r1, [r7, #8]
 801399a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  // int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;

  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 801399c:	68fb      	ldr	r3, [r7, #12]
 801399e:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 80139a2:	68fb      	ldr	r3, [r7, #12]
 80139a4:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 80139a8:	b2db      	uxtb	r3, r3
 80139aa:	4619      	mov	r1, r3
 80139ac:	687b      	ldr	r3, [r7, #4]
 80139ae:	b29b      	uxth	r3, r3
 80139b0:	68ba      	ldr	r2, [r7, #8]
 80139b2:	f7ef f913 	bl	8002bdc <HAL_I2C_Master_Transmit_DMA>
 80139b6:	4603      	mov	r3, r0
 80139b8:	75fb      	strb	r3, [r7, #23]
                                       count);
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 80139ba:	bf00      	nop
 80139bc:	68fb      	ldr	r3, [r7, #12]
 80139be:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 80139c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80139c6:	b2db      	uxtb	r3, r3
 80139c8:	2b20      	cmp	r3, #32
 80139ca:	d1f7      	bne.n	80139bc <_I2CWrite+0x2c>
  }
  return status;
 80139cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80139ce:	4618      	mov	r0, r3
 80139d0:	3718      	adds	r7, #24
 80139d2:	46bd      	mov	sp, r7
 80139d4:	bd80      	pop	{r7, pc}

080139d6 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 80139d6:	b580      	push	{r7, lr}
 80139d8:	b086      	sub	sp, #24
 80139da:	af00      	add	r7, sp, #0
 80139dc:	60f8      	str	r0, [r7, #12]
 80139de:	60b9      	str	r1, [r7, #8]
 80139e0:	607a      	str	r2, [r7, #4]
  int status;
  // int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;

  status = HAL_I2C_Master_Receive_DMA(Dev->I2cHandle, Dev->I2cDevAddr | 1,
 80139e2:	68fb      	ldr	r3, [r7, #12]
 80139e4:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 80139e8:	68fb      	ldr	r3, [r7, #12]
 80139ea:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 80139ee:	b2db      	uxtb	r3, r3
 80139f0:	f043 0301 	orr.w	r3, r3, #1
 80139f4:	b2db      	uxtb	r3, r3
 80139f6:	4619      	mov	r1, r3
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	b29b      	uxth	r3, r3
 80139fc:	68ba      	ldr	r2, [r7, #8]
 80139fe:	f7ef fa01 	bl	8002e04 <HAL_I2C_Master_Receive_DMA>
 8013a02:	4603      	mov	r3, r0
 8013a04:	617b      	str	r3, [r7, #20]
                                      pdata, count);
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 8013a06:	bf00      	nop
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8013a0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013a12:	b2db      	uxtb	r3, r3
 8013a14:	2b20      	cmp	r3, #32
 8013a16:	d1f7      	bne.n	8013a08 <_I2CRead+0x32>
  }
  return status;
 8013a18:	697b      	ldr	r3, [r7, #20]
}
 8013a1a:	4618      	mov	r0, r3
 8013a1c:	3718      	adds	r7, #24
 8013a1e:	46bd      	mov	sp, r7
 8013a20:	bd80      	pop	{r7, pc}

08013a22 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8013a22:	b580      	push	{r7, lr}
 8013a24:	b086      	sub	sp, #24
 8013a26:	af00      	add	r7, sp, #0
 8013a28:	60f8      	str	r0, [r7, #12]
 8013a2a:	460b      	mov	r3, r1
 8013a2c:	607a      	str	r2, [r7, #4]
 8013a2e:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013a30:	2300      	movs	r3, #0
 8013a32:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 8013a34:	f107 030b 	add.w	r3, r7, #11
 8013a38:	2201      	movs	r2, #1
 8013a3a:	4619      	mov	r1, r3
 8013a3c:	68f8      	ldr	r0, [r7, #12]
 8013a3e:	f7ff ffa7 	bl	8013990 <_I2CWrite>
 8013a42:	4603      	mov	r3, r0
 8013a44:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013a46:	7dbb      	ldrb	r3, [r7, #22]
 8013a48:	2b00      	cmp	r3, #0
 8013a4a:	d002      	beq.n	8013a52 <VL53L0X_RdByte+0x30>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013a4c:	23ec      	movs	r3, #236	@ 0xec
 8013a4e:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013a50:	e00d      	b.n	8013a6e <VL53L0X_RdByte+0x4c>
  }

  status_int = _I2CRead(Dev, data, 1);
 8013a52:	2201      	movs	r2, #1
 8013a54:	6879      	ldr	r1, [r7, #4]
 8013a56:	68f8      	ldr	r0, [r7, #12]
 8013a58:	f7ff ffbd 	bl	80139d6 <_I2CRead>
 8013a5c:	4603      	mov	r3, r0
 8013a5e:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013a60:	7dbb      	ldrb	r3, [r7, #22]
 8013a62:	2b00      	cmp	r3, #0
 8013a64:	d002      	beq.n	8013a6c <VL53L0X_RdByte+0x4a>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013a66:	23ec      	movs	r3, #236	@ 0xec
 8013a68:	75fb      	strb	r3, [r7, #23]
 8013a6a:	e000      	b.n	8013a6e <VL53L0X_RdByte+0x4c>
  }
done:
 8013a6c:	bf00      	nop
  return Status;
 8013a6e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013a72:	4618      	mov	r0, r3
 8013a74:	3718      	adds	r7, #24
 8013a76:	46bd      	mov	sp, r7
 8013a78:	bd80      	pop	{r7, pc}
	...

08013a7c <VL53L0X_WriteMulti>:

uint8_t _I2CBuffer[64];

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index,
                                 volatile uint8_t *pdata, uint32_t count) {
 8013a7c:	b580      	push	{r7, lr}
 8013a7e:	b086      	sub	sp, #24
 8013a80:	af00      	add	r7, sp, #0
 8013a82:	60f8      	str	r0, [r7, #12]
 8013a84:	607a      	str	r2, [r7, #4]
 8013a86:	603b      	str	r3, [r7, #0]
 8013a88:	460b      	mov	r3, r1
 8013a8a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status_int;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013a8c:	2300      	movs	r3, #0
 8013a8e:	75fb      	strb	r3, [r7, #23]

  if (count > sizeof(_I2CBuffer) - 1) {
 8013a90:	683b      	ldr	r3, [r7, #0]
 8013a92:	2b3f      	cmp	r3, #63	@ 0x3f
 8013a94:	d902      	bls.n	8013a9c <VL53L0X_WriteMulti+0x20>
    return VL53L0X_ERROR_INVALID_PARAMS;
 8013a96:	f06f 0303 	mvn.w	r3, #3
 8013a9a:	e017      	b.n	8013acc <VL53L0X_WriteMulti+0x50>
  }

  _I2CBuffer[0] = index;
 8013a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8013ad4 <VL53L0X_WriteMulti+0x58>)
 8013a9e:	7afb      	ldrb	r3, [r7, #11]
 8013aa0:	7013      	strb	r3, [r2, #0]
  memcpy(&_I2CBuffer[1], (const void *)pdata, count);
 8013aa2:	683a      	ldr	r2, [r7, #0]
 8013aa4:	6879      	ldr	r1, [r7, #4]
 8013aa6:	480c      	ldr	r0, [pc, #48]	@ (8013ad8 <VL53L0X_WriteMulti+0x5c>)
 8013aa8:	f000 fb0a 	bl	80140c0 <memcpy>

  status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 8013aac:	683b      	ldr	r3, [r7, #0]
 8013aae:	3301      	adds	r3, #1
 8013ab0:	461a      	mov	r2, r3
 8013ab2:	4908      	ldr	r1, [pc, #32]	@ (8013ad4 <VL53L0X_WriteMulti+0x58>)
 8013ab4:	68f8      	ldr	r0, [r7, #12]
 8013ab6:	f7ff ff6b 	bl	8013990 <_I2CWrite>
 8013aba:	4603      	mov	r3, r0
 8013abc:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013abe:	7dbb      	ldrb	r3, [r7, #22]
 8013ac0:	2b00      	cmp	r3, #0
 8013ac2:	d001      	beq.n	8013ac8 <VL53L0X_WriteMulti+0x4c>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013ac4:	23ec      	movs	r3, #236	@ 0xec
 8013ac6:	75fb      	strb	r3, [r7, #23]
  }

  return Status;
 8013ac8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013acc:	4618      	mov	r0, r3
 8013ace:	3718      	adds	r7, #24
 8013ad0:	46bd      	mov	sp, r7
 8013ad2:	bd80      	pop	{r7, pc}
 8013ad4:	200024dc 	.word	0x200024dc
 8013ad8:	200024dd 	.word	0x200024dd

08013adc <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata,
                                uint32_t count) {
 8013adc:	b580      	push	{r7, lr}
 8013ade:	b086      	sub	sp, #24
 8013ae0:	af00      	add	r7, sp, #0
 8013ae2:	60f8      	str	r0, [r7, #12]
 8013ae4:	607a      	str	r2, [r7, #4]
 8013ae6:	603b      	str	r3, [r7, #0]
 8013ae8:	460b      	mov	r3, r1
 8013aea:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013aec:	2300      	movs	r3, #0
 8013aee:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 8013af0:	f107 030b 	add.w	r3, r7, #11
 8013af4:	2201      	movs	r2, #1
 8013af6:	4619      	mov	r1, r3
 8013af8:	68f8      	ldr	r0, [r7, #12]
 8013afa:	f7ff ff49 	bl	8013990 <_I2CWrite>
 8013afe:	4603      	mov	r3, r0
 8013b00:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013b02:	7dbb      	ldrb	r3, [r7, #22]
 8013b04:	2b00      	cmp	r3, #0
 8013b06:	d002      	beq.n	8013b0e <VL53L0X_ReadMulti+0x32>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013b08:	23ec      	movs	r3, #236	@ 0xec
 8013b0a:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013b0c:	e00d      	b.n	8013b2a <VL53L0X_ReadMulti+0x4e>
  }

  status_int = _I2CRead(Dev, pdata, count);
 8013b0e:	683a      	ldr	r2, [r7, #0]
 8013b10:	6879      	ldr	r1, [r7, #4]
 8013b12:	68f8      	ldr	r0, [r7, #12]
 8013b14:	f7ff ff5f 	bl	80139d6 <_I2CRead>
 8013b18:	4603      	mov	r3, r0
 8013b1a:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013b1c:	7dbb      	ldrb	r3, [r7, #22]
 8013b1e:	2b00      	cmp	r3, #0
 8013b20:	d002      	beq.n	8013b28 <VL53L0X_ReadMulti+0x4c>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013b22:	23ec      	movs	r3, #236	@ 0xec
 8013b24:	75fb      	strb	r3, [r7, #23]
 8013b26:	e000      	b.n	8013b2a <VL53L0X_ReadMulti+0x4e>
  }
done:
 8013b28:	bf00      	nop
  return Status;
 8013b2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013b2e:	4618      	mov	r0, r3
 8013b30:	3718      	adds	r7, #24
 8013b32:	46bd      	mov	sp, r7
 8013b34:	bd80      	pop	{r7, pc}
	...

08013b38 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 8013b38:	b580      	push	{r7, lr}
 8013b3a:	b086      	sub	sp, #24
 8013b3c:	af00      	add	r7, sp, #0
 8013b3e:	60f8      	str	r0, [r7, #12]
 8013b40:	460b      	mov	r3, r1
 8013b42:	607a      	str	r2, [r7, #4]
 8013b44:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013b46:	2300      	movs	r3, #0
 8013b48:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 8013b4a:	f107 030b 	add.w	r3, r7, #11
 8013b4e:	2201      	movs	r2, #1
 8013b50:	4619      	mov	r1, r3
 8013b52:	68f8      	ldr	r0, [r7, #12]
 8013b54:	f7ff ff1c 	bl	8013990 <_I2CWrite>
 8013b58:	4603      	mov	r3, r0
 8013b5a:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013b5c:	7dbb      	ldrb	r3, [r7, #22]
 8013b5e:	2b00      	cmp	r3, #0
 8013b60:	d002      	beq.n	8013b68 <VL53L0X_RdWord+0x30>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013b62:	23ec      	movs	r3, #236	@ 0xec
 8013b64:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013b66:	e016      	b.n	8013b96 <VL53L0X_RdWord+0x5e>
  }

  status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8013b68:	2202      	movs	r2, #2
 8013b6a:	490e      	ldr	r1, [pc, #56]	@ (8013ba4 <VL53L0X_RdWord+0x6c>)
 8013b6c:	68f8      	ldr	r0, [r7, #12]
 8013b6e:	f7ff ff32 	bl	80139d6 <_I2CRead>
 8013b72:	4603      	mov	r3, r0
 8013b74:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013b76:	7dbb      	ldrb	r3, [r7, #22]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	d002      	beq.n	8013b82 <VL53L0X_RdWord+0x4a>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013b7c:	23ec      	movs	r3, #236	@ 0xec
 8013b7e:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013b80:	e009      	b.n	8013b96 <VL53L0X_RdWord+0x5e>
  }

  *data = ((uint16_t)_I2CBuffer[0] << 8) + (uint16_t)_I2CBuffer[1];
 8013b82:	4b08      	ldr	r3, [pc, #32]	@ (8013ba4 <VL53L0X_RdWord+0x6c>)
 8013b84:	781b      	ldrb	r3, [r3, #0]
 8013b86:	021b      	lsls	r3, r3, #8
 8013b88:	b29b      	uxth	r3, r3
 8013b8a:	4a06      	ldr	r2, [pc, #24]	@ (8013ba4 <VL53L0X_RdWord+0x6c>)
 8013b8c:	7852      	ldrb	r2, [r2, #1]
 8013b8e:	4413      	add	r3, r2
 8013b90:	b29a      	uxth	r2, r3
 8013b92:	687b      	ldr	r3, [r7, #4]
 8013b94:	801a      	strh	r2, [r3, #0]
done:
  return Status;
 8013b96:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013b9a:	4618      	mov	r0, r3
 8013b9c:	3718      	adds	r7, #24
 8013b9e:	46bd      	mov	sp, r7
 8013ba0:	bd80      	pop	{r7, pc}
 8013ba2:	bf00      	nop
 8013ba4:	200024dc 	.word	0x200024dc

08013ba8 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8013ba8:	b580      	push	{r7, lr}
 8013baa:	b086      	sub	sp, #24
 8013bac:	af00      	add	r7, sp, #0
 8013bae:	60f8      	str	r0, [r7, #12]
 8013bb0:	460b      	mov	r3, r1
 8013bb2:	607a      	str	r2, [r7, #4]
 8013bb4:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013bb6:	2300      	movs	r3, #0
 8013bb8:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 8013bba:	f107 030b 	add.w	r3, r7, #11
 8013bbe:	2201      	movs	r2, #1
 8013bc0:	4619      	mov	r1, r3
 8013bc2:	68f8      	ldr	r0, [r7, #12]
 8013bc4:	f7ff fee4 	bl	8013990 <_I2CWrite>
 8013bc8:	4603      	mov	r3, r0
 8013bca:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013bcc:	7dbb      	ldrb	r3, [r7, #22]
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d002      	beq.n	8013bd8 <VL53L0X_RdDWord+0x30>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013bd2:	23ec      	movs	r3, #236	@ 0xec
 8013bd4:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013bd6:	e01c      	b.n	8013c12 <VL53L0X_RdDWord+0x6a>
  }

  status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8013bd8:	2204      	movs	r2, #4
 8013bda:	4911      	ldr	r1, [pc, #68]	@ (8013c20 <VL53L0X_RdDWord+0x78>)
 8013bdc:	68f8      	ldr	r0, [r7, #12]
 8013bde:	f7ff fefa 	bl	80139d6 <_I2CRead>
 8013be2:	4603      	mov	r3, r0
 8013be4:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013be6:	7dbb      	ldrb	r3, [r7, #22]
 8013be8:	2b00      	cmp	r3, #0
 8013bea:	d002      	beq.n	8013bf2 <VL53L0X_RdDWord+0x4a>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013bec:	23ec      	movs	r3, #236	@ 0xec
 8013bee:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013bf0:	e00f      	b.n	8013c12 <VL53L0X_RdDWord+0x6a>
  }

  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 8013bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8013c20 <VL53L0X_RdDWord+0x78>)
 8013bf4:	781b      	ldrb	r3, [r3, #0]
 8013bf6:	061a      	lsls	r2, r3, #24
 8013bf8:	4b09      	ldr	r3, [pc, #36]	@ (8013c20 <VL53L0X_RdDWord+0x78>)
 8013bfa:	785b      	ldrb	r3, [r3, #1]
 8013bfc:	041b      	lsls	r3, r3, #16
 8013bfe:	441a      	add	r2, r3
          ((uint32_t)_I2CBuffer[2] << 8) + (uint32_t)_I2CBuffer[3];
 8013c00:	4b07      	ldr	r3, [pc, #28]	@ (8013c20 <VL53L0X_RdDWord+0x78>)
 8013c02:	789b      	ldrb	r3, [r3, #2]
 8013c04:	021b      	lsls	r3, r3, #8
  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 8013c06:	4413      	add	r3, r2
          ((uint32_t)_I2CBuffer[2] << 8) + (uint32_t)_I2CBuffer[3];
 8013c08:	4a05      	ldr	r2, [pc, #20]	@ (8013c20 <VL53L0X_RdDWord+0x78>)
 8013c0a:	78d2      	ldrb	r2, [r2, #3]
 8013c0c:	441a      	add	r2, r3
  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	601a      	str	r2, [r3, #0]

done:
  return Status;
 8013c12:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013c16:	4618      	mov	r0, r3
 8013c18:	3718      	adds	r7, #24
 8013c1a:	46bd      	mov	sp, r7
 8013c1c:	bd80      	pop	{r7, pc}
 8013c1e:	bf00      	nop
 8013c20:	200024dc 	.word	0x200024dc

08013c24 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8013c24:	b580      	push	{r7, lr}
 8013c26:	b084      	sub	sp, #16
 8013c28:	af00      	add	r7, sp, #0
 8013c2a:	6078      	str	r0, [r7, #4]
 8013c2c:	460b      	mov	r3, r1
 8013c2e:	70fb      	strb	r3, [r7, #3]
 8013c30:	4613      	mov	r3, r2
 8013c32:	70bb      	strb	r3, [r7, #2]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013c34:	2300      	movs	r3, #0
 8013c36:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status_int;

  _I2CBuffer[0] = index;
 8013c38:	4a0b      	ldr	r2, [pc, #44]	@ (8013c68 <VL53L0X_WrByte+0x44>)
 8013c3a:	78fb      	ldrb	r3, [r7, #3]
 8013c3c:	7013      	strb	r3, [r2, #0]
  _I2CBuffer[1] = data;
 8013c3e:	4a0a      	ldr	r2, [pc, #40]	@ (8013c68 <VL53L0X_WrByte+0x44>)
 8013c40:	78bb      	ldrb	r3, [r7, #2]
 8013c42:	7053      	strb	r3, [r2, #1]

  status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8013c44:	2202      	movs	r2, #2
 8013c46:	4908      	ldr	r1, [pc, #32]	@ (8013c68 <VL53L0X_WrByte+0x44>)
 8013c48:	6878      	ldr	r0, [r7, #4]
 8013c4a:	f7ff fea1 	bl	8013990 <_I2CWrite>
 8013c4e:	4603      	mov	r3, r0
 8013c50:	73bb      	strb	r3, [r7, #14]

  if (status_int != HAL_OK) {
 8013c52:	7bbb      	ldrb	r3, [r7, #14]
 8013c54:	2b00      	cmp	r3, #0
 8013c56:	d001      	beq.n	8013c5c <VL53L0X_WrByte+0x38>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013c58:	23ec      	movs	r3, #236	@ 0xec
 8013c5a:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 8013c5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013c60:	4618      	mov	r0, r3
 8013c62:	3710      	adds	r7, #16
 8013c64:	46bd      	mov	sp, r7
 8013c66:	bd80      	pop	{r7, pc}
 8013c68:	200024dc 	.word	0x200024dc

08013c6c <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 8013c6c:	b580      	push	{r7, lr}
 8013c6e:	b084      	sub	sp, #16
 8013c70:	af00      	add	r7, sp, #0
 8013c72:	6078      	str	r0, [r7, #4]
 8013c74:	460b      	mov	r3, r1
 8013c76:	70fb      	strb	r3, [r7, #3]
 8013c78:	4613      	mov	r3, r2
 8013c7a:	803b      	strh	r3, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013c7c:	2300      	movs	r3, #0
 8013c7e:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status_int;

  _I2CBuffer[0] = index;
 8013c80:	4a0f      	ldr	r2, [pc, #60]	@ (8013cc0 <VL53L0X_WrWord+0x54>)
 8013c82:	78fb      	ldrb	r3, [r7, #3]
 8013c84:	7013      	strb	r3, [r2, #0]
  _I2CBuffer[1] = data >> 8;
 8013c86:	883b      	ldrh	r3, [r7, #0]
 8013c88:	0a1b      	lsrs	r3, r3, #8
 8013c8a:	b29b      	uxth	r3, r3
 8013c8c:	b2da      	uxtb	r2, r3
 8013c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8013cc0 <VL53L0X_WrWord+0x54>)
 8013c90:	705a      	strb	r2, [r3, #1]
  _I2CBuffer[2] = data & 0x00FF;
 8013c92:	883b      	ldrh	r3, [r7, #0]
 8013c94:	b2da      	uxtb	r2, r3
 8013c96:	4b0a      	ldr	r3, [pc, #40]	@ (8013cc0 <VL53L0X_WrWord+0x54>)
 8013c98:	709a      	strb	r2, [r3, #2]

  status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8013c9a:	2203      	movs	r2, #3
 8013c9c:	4908      	ldr	r1, [pc, #32]	@ (8013cc0 <VL53L0X_WrWord+0x54>)
 8013c9e:	6878      	ldr	r0, [r7, #4]
 8013ca0:	f7ff fe76 	bl	8013990 <_I2CWrite>
 8013ca4:	4603      	mov	r3, r0
 8013ca6:	73bb      	strb	r3, [r7, #14]

  if (status_int != HAL_OK) {
 8013ca8:	7bbb      	ldrb	r3, [r7, #14]
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d001      	beq.n	8013cb2 <VL53L0X_WrWord+0x46>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013cae:	23ec      	movs	r3, #236	@ 0xec
 8013cb0:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 8013cb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013cb6:	4618      	mov	r0, r3
 8013cb8:	3710      	adds	r7, #16
 8013cba:	46bd      	mov	sp, r7
 8013cbc:	bd80      	pop	{r7, pc}
 8013cbe:	bf00      	nop
 8013cc0:	200024dc 	.word	0x200024dc

08013cc4 <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index,
                                 uint8_t AndData, uint8_t OrData) {
 8013cc4:	b580      	push	{r7, lr}
 8013cc6:	b084      	sub	sp, #16
 8013cc8:	af00      	add	r7, sp, #0
 8013cca:	6078      	str	r0, [r7, #4]
 8013ccc:	4608      	mov	r0, r1
 8013cce:	4611      	mov	r1, r2
 8013cd0:	461a      	mov	r2, r3
 8013cd2:	4603      	mov	r3, r0
 8013cd4:	70fb      	strb	r3, [r7, #3]
 8013cd6:	460b      	mov	r3, r1
 8013cd8:	70bb      	strb	r3, [r7, #2]
 8013cda:	4613      	mov	r3, r2
 8013cdc:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013cde:	2300      	movs	r3, #0
 8013ce0:	73fb      	strb	r3, [r7, #15]
  uint8_t data;

  Status = VL53L0X_RdByte(Dev, index, &data);
 8013ce2:	f107 020e 	add.w	r2, r7, #14
 8013ce6:	78fb      	ldrb	r3, [r7, #3]
 8013ce8:	4619      	mov	r1, r3
 8013cea:	6878      	ldr	r0, [r7, #4]
 8013cec:	f7ff fe99 	bl	8013a22 <VL53L0X_RdByte>
 8013cf0:	4603      	mov	r3, r0
 8013cf2:	73fb      	strb	r3, [r7, #15]

  if (Status) {
 8013cf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d110      	bne.n	8013d1e <VL53L0X_UpdateByte+0x5a>
    goto done;
  }

  data = (data & AndData) | OrData;
 8013cfc:	7bba      	ldrb	r2, [r7, #14]
 8013cfe:	78bb      	ldrb	r3, [r7, #2]
 8013d00:	4013      	ands	r3, r2
 8013d02:	b2da      	uxtb	r2, r3
 8013d04:	787b      	ldrb	r3, [r7, #1]
 8013d06:	4313      	orrs	r3, r2
 8013d08:	b2db      	uxtb	r3, r3
 8013d0a:	73bb      	strb	r3, [r7, #14]
  Status = VL53L0X_WrByte(Dev, index, data);
 8013d0c:	7bba      	ldrb	r2, [r7, #14]
 8013d0e:	78fb      	ldrb	r3, [r7, #3]
 8013d10:	4619      	mov	r1, r3
 8013d12:	6878      	ldr	r0, [r7, #4]
 8013d14:	f7ff ff86 	bl	8013c24 <VL53L0X_WrByte>
 8013d18:	4603      	mov	r3, r0
 8013d1a:	73fb      	strb	r3, [r7, #15]
 8013d1c:	e000      	b.n	8013d20 <VL53L0X_UpdateByte+0x5c>
    goto done;
 8013d1e:	bf00      	nop
done:
  return Status;
 8013d20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013d24:	4618      	mov	r0, r3
 8013d26:	3710      	adds	r7, #16
 8013d28:	46bd      	mov	sp, r7
 8013d2a:	bd80      	pop	{r7, pc}

08013d2c <VL53L0X_PollingDelay>:
  }

  return Status;
}

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 8013d2c:	b580      	push	{r7, lr}
 8013d2e:	b084      	sub	sp, #16
 8013d30:	af00      	add	r7, sp, #0
 8013d32:	6078      	str	r0, [r7, #4]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8013d34:	2300      	movs	r3, #0
 8013d36:	73fb      	strb	r3, [r7, #15]

  // do nothing
  VL53L0X_OsDelay();
 8013d38:	2002      	movs	r0, #2
 8013d3a:	f7ee f883 	bl	8001e44 <HAL_Delay>
  return status;
 8013d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013d42:	4618      	mov	r0, r3
 8013d44:	3710      	adds	r7, #16
 8013d46:	46bd      	mov	sp, r7
 8013d48:	bd80      	pop	{r7, pc}
	...

08013d4c <vl53l0x_initialize>:

/**
 * @brief  VL53L0X proximity sensor Initialization.
 */
VL53L0X_Error vl53l0x_initialize(void)
{
 8013d4c:	b580      	push	{r7, lr}
 8013d4e:	b09c      	sub	sp, #112	@ 0x70
 8013d50:	af00      	add	r7, sp, #0

  /* end sensor shutdown */
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin,
 8013d52:	2201      	movs	r2, #1
 8013d54:	2140      	movs	r1, #64	@ 0x40
 8013d56:	4827      	ldr	r0, [pc, #156]	@ (8013df4 <vl53l0x_initialize+0xa8>)
 8013d58:	f7ee fe74 	bl	8002a44 <HAL_GPIO_WritePin>
                    GPIO_PIN_SET); /* Xshutdown pin, active low */

  HAL_Delay(2); /* tboot after Xshut is 1.2 ms max - DS p 14 */
 8013d5c:	2002      	movs	r0, #2
 8013d5e:	f7ee f871 	bl	8001e44 <HAL_Delay>

  uint16_t vl53l0x_id = 0;
 8013d62:	2300      	movs	r3, #0
 8013d64:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
  VL53L0X_Error ret_value = 1; /* all error codes are defined <=0, so set it to something that is not defined */
 8013d68:	2301      	movs	r3, #1
 8013d6a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  VL53L0X_DeviceInfo_t VL53L0X_DeviceInfo;
  VL53L0X_Dev_t  *pDev = &Dev;
 8013d6e:	4b22      	ldr	r3, [pc, #136]	@ (8013df8 <vl53l0x_initialize+0xac>)
 8013d70:	66bb      	str	r3, [r7, #104]	@ 0x68

  Dev.I2cHandle = &hi2c2;
 8013d72:	4b21      	ldr	r3, [pc, #132]	@ (8013df8 <vl53l0x_initialize+0xac>)
 8013d74:	4a21      	ldr	r2, [pc, #132]	@ (8013dfc <vl53l0x_initialize+0xb0>)
 8013d76:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
  Dev.I2cDevAddr = ((uint16_t)(VL53L0X_I2C_ADDR)) << 1;
 8013d7a:	4b1f      	ldr	r3, [pc, #124]	@ (8013df8 <vl53l0x_initialize+0xac>)
 8013d7c:	2252      	movs	r2, #82	@ 0x52
 8013d7e:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c

  ret_value = VL53L0X_GetDeviceInfo(pDev, &VL53L0X_DeviceInfo);
 8013d82:	463b      	mov	r3, r7
 8013d84:	4619      	mov	r1, r3
 8013d86:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8013d88:	f7fb fa64 	bl	800f254 <VL53L0X_GetDeviceInfo>
 8013d8c:	4603      	mov	r3, r0
 8013d8e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  if (ret_value == VL53L0X_ERROR_NONE)
 8013d92:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	d125      	bne.n	8013de6 <vl53l0x_initialize+0x9a>
  {
	  ret_value = VL53L0X_RdWord(pDev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, &vl53l0x_id);
 8013d9a:	f107 0366 	add.w	r3, r7, #102	@ 0x66
 8013d9e:	461a      	mov	r2, r3
 8013da0:	21c0      	movs	r1, #192	@ 0xc0
 8013da2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8013da4:	f7ff fec8 	bl	8013b38 <VL53L0X_RdWord>
 8013da8:	4603      	mov	r3, r0
 8013daa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	  if (ret_value == VL53L0X_ERROR_NONE)
 8013dae:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8013db2:	2b00      	cmp	r3, #0
 8013db4:	d117      	bne.n	8013de6 <vl53l0x_initialize+0x9a>
	  {
    	if (vl53l0x_id == VL53L0X_ID)
 8013db6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8013dba:	f64e 62aa 	movw	r2, #61098	@ 0xeeaa
 8013dbe:	4293      	cmp	r3, r2
 8013dc0:	d111      	bne.n	8013de6 <vl53l0x_initialize+0x9a>
    	{
    	  ret_value = VL53L0X_DataInit(pDev);
 8013dc2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8013dc4:	f7fb fa6e 	bl	800f2a4 <VL53L0X_DataInit>
 8013dc8:	4603      	mov	r3, r0
 8013dca:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    	  if (ret_value == VL53L0X_ERROR_NONE)
 8013dce:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8013dd2:	2b00      	cmp	r3, #0
 8013dd4:	d107      	bne.n	8013de6 <vl53l0x_initialize+0x9a>
    	  {
    		  Dev.Present = 1;
 8013dd6:	4b08      	ldr	r3, [pc, #32]	@ (8013df8 <vl53l0x_initialize+0xac>)
 8013dd8:	2201      	movs	r2, #1
 8013dda:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
    		  SetupContinousIntMeasurement(pDev,200000); /* period given in usec ->200msec that is required for 'performance mode' */
 8013dde:	4908      	ldr	r1, [pc, #32]	@ (8013e00 <vl53l0x_initialize+0xb4>)
 8013de0:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8013de2:	f000 f80f 	bl	8013e04 <SetupContinousIntMeasurement>
    	  }
    	}
	  }
  }
  return ret_value;
 8013de6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8013dea:	4618      	mov	r0, r3
 8013dec:	3770      	adds	r7, #112	@ 0x70
 8013dee:	46bd      	mov	sp, r7
 8013df0:	bd80      	pop	{r7, pc}
 8013df2:	bf00      	nop
 8013df4:	48000800 	.word	0x48000800
 8013df8:	2000251c 	.word	0x2000251c
 8013dfc:	200003ac 	.word	0x200003ac
 8013e00:	00030d40 	.word	0x00030d40

08013e04 <SetupContinousIntMeasurement>:
/**
 *  Setup sensor for continuous measurement defined by the parameter period that is raising an interrupt
 *  after measurement, setting is considering the high-accuracy mode that has a min period of 200msec
 */
VL53L0X_Error SetupContinousIntMeasurement(VL53L0X_Dev_t *pDev, int period)
{
 8013e04:	b580      	push	{r7, lr}
 8013e06:	b086      	sub	sp, #24
 8013e08:	af00      	add	r7, sp, #0
 8013e0a:	6078      	str	r0, [r7, #4]
 8013e0c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error ret_value = 1;
 8013e0e:	2301      	movs	r3, #1
 8013e10:	75fb      	strb	r3, [r7, #23]
	uint32_t refSpadCount;
	uint8_t isApertureSpads;
	uint8_t VhvSettings;
	uint8_t PhaseCal;

	ret_value = VL53L0X_StaticInit(pDev); // Device Initialization
 8013e12:	6878      	ldr	r0, [r7, #4]
 8013e14:	f7fb fb5a 	bl	800f4cc <VL53L0X_StaticInit>
 8013e18:	4603      	mov	r3, r0
 8013e1a:	75fb      	strb	r3, [r7, #23]
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013e1c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013e20:	2b00      	cmp	r3, #0
 8013e22:	d002      	beq.n	8013e2a <SetupContinousIntMeasurement+0x26>
		return ret_value;
 8013e24:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013e28:	e074      	b.n	8013f14 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_PerformRefCalibration(pDev, &VhvSettings, &PhaseCal); // Device Initialization
 8013e2a:	f107 020a 	add.w	r2, r7, #10
 8013e2e:	f107 030b 	add.w	r3, r7, #11
 8013e32:	4619      	mov	r1, r3
 8013e34:	6878      	ldr	r0, [r7, #4]
 8013e36:	f7fc fa07 	bl	8010248 <VL53L0X_PerformRefCalibration>
 8013e3a:	4603      	mov	r3, r0
 8013e3c:	75fb      	strb	r3, [r7, #23]
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013e3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013e42:	2b00      	cmp	r3, #0
 8013e44:	d002      	beq.n	8013e4c <SetupContinousIntMeasurement+0x48>
		return ret_value;
 8013e46:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013e4a:	e063      	b.n	8013f14 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetDeviceMode(pDev,
 8013e4c:	2101      	movs	r1, #1
 8013e4e:	6878      	ldr	r0, [r7, #4]
 8013e50:	f7fb fd52 	bl	800f8f8 <VL53L0X_SetDeviceMode>
 8013e54:	4603      	mov	r3, r0
 8013e56:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DEVICEMODE_CONTINUOUS_RANGING); // Setup in continuous mode ranging mode
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013e58:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	d002      	beq.n	8013e66 <SetupContinousIntMeasurement+0x62>
		return ret_value;
 8013e60:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013e64:	e056      	b.n	8013f14 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckEnable(pDev,
 8013e66:	2201      	movs	r2, #1
 8013e68:	2100      	movs	r1, #0
 8013e6a:	6878      	ldr	r0, [r7, #4]
 8013e6c:	f7fb ffe6 	bl	800fe3c <VL53L0X_SetLimitCheckEnable>
 8013e70:	4603      	mov	r3, r0
 8013e72:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013e74:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d002      	beq.n	8013e82 <SetupContinousIntMeasurement+0x7e>
		return ret_value;
 8013e7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013e80:	e048      	b.n	8013f14 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckEnable(pDev,
 8013e82:	2201      	movs	r2, #1
 8013e84:	2101      	movs	r1, #1
 8013e86:	6878      	ldr	r0, [r7, #4]
 8013e88:	f7fb ffd8 	bl	800fe3c <VL53L0X_SetLimitCheckEnable>
 8013e8c:	4603      	mov	r3, r0
 8013e8e:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013e90:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013e94:	2b00      	cmp	r3, #0
 8013e96:	d002      	beq.n	8013e9e <SetupContinousIntMeasurement+0x9a>
		return ret_value;
 8013e98:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013e9c:	e03a      	b.n	8013f14 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckValue(pDev,
 8013e9e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8013ea2:	2101      	movs	r1, #1
 8013ea4:	6878      	ldr	r0, [r7, #4]
 8013ea6:	f7fc f879 	bl	800ff9c <VL53L0X_SetLimitCheckValue>
 8013eaa:	4603      	mov	r3, r0
 8013eac:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			(FixPoint1616_t) (0.25 * 65536));
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013eae:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013eb2:	2b00      	cmp	r3, #0
 8013eb4:	d002      	beq.n	8013ebc <SetupContinousIntMeasurement+0xb8>
		return ret_value;
 8013eb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013eba:	e02b      	b.n	8013f14 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckValue(pDev,
 8013ebc:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8013ec0:	2100      	movs	r1, #0
 8013ec2:	6878      	ldr	r0, [r7, #4]
 8013ec4:	f7fc f86a 	bl	800ff9c <VL53L0X_SetLimitCheckValue>
 8013ec8:	4603      	mov	r3, r0
 8013eca:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t) (18 * 65536));
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013ecc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013ed0:	2b00      	cmp	r3, #0
 8013ed2:	d002      	beq.n	8013eda <SetupContinousIntMeasurement+0xd6>
		return ret_value;
 8013ed4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013ed8:	e01c      	b.n	8013f14 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,
			max(200000, period));
 8013eda:	4b10      	ldr	r3, [pc, #64]	@ (8013f1c <SetupContinousIntMeasurement+0x118>)
 8013edc:	613b      	str	r3, [r7, #16]
 8013ede:	683b      	ldr	r3, [r7, #0]
 8013ee0:	60fb      	str	r3, [r7, #12]
 8013ee2:	68fa      	ldr	r2, [r7, #12]
 8013ee4:	693b      	ldr	r3, [r7, #16]
 8013ee6:	4293      	cmp	r3, r2
 8013ee8:	bfb8      	it	lt
 8013eea:	4613      	movlt	r3, r2
	ret_value = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,
 8013eec:	4619      	mov	r1, r3
 8013eee:	6878      	ldr	r0, [r7, #4]
 8013ef0:	f7fb fd61 	bl	800f9b6 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8013ef4:	4603      	mov	r3, r0
 8013ef6:	75fb      	strb	r3, [r7, #23]
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013ef8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d002      	beq.n	8013f06 <SetupContinousIntMeasurement+0x102>
		return ret_value;
 8013f00:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013f04:	e006      	b.n	8013f14 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_StartMeasurement(pDev);
 8013f06:	6878      	ldr	r0, [r7, #4]
 8013f08:	f7fc fa1a 	bl	8010340 <VL53L0X_StartMeasurement>
 8013f0c:	4603      	mov	r3, r0
 8013f0e:	75fb      	strb	r3, [r7, #23]

	return ret_value;
 8013f10:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013f14:	4618      	mov	r0, r3
 8013f16:	3718      	adds	r7, #24
 8013f18:	46bd      	mov	sp, r7
 8013f1a:	bd80      	pop	{r7, pc}
 8013f1c:	00030d40 	.word	0x00030d40

08013f20 <VL53L0X_data_ready>:

HAL_StatusTypeDef VL53L0X_data_ready(void)
{
 8013f20:	b580      	push	{r7, lr}
 8013f22:	b082      	sub	sp, #8
 8013f24:	af00      	add	r7, sp, #0
	volatile VL53L0X_Error ret_value = 1;
 8013f26:	2301      	movs	r3, #1
 8013f28:	71fb      	strb	r3, [r7, #7]
	ret_value = VL53L0X_GetRangingMeasurementData(&Dev, &vl53l0x_values);
 8013f2a:	4910      	ldr	r1, [pc, #64]	@ (8013f6c <VL53L0X_data_ready+0x4c>)
 8013f2c:	4810      	ldr	r0, [pc, #64]	@ (8013f70 <VL53L0X_data_ready+0x50>)
 8013f2e:	f7fc fad3 	bl	80104d8 <VL53L0X_GetRangingMeasurementData>
 8013f32:	4603      	mov	r3, r0
 8013f34:	71fb      	strb	r3, [r7, #7]
    if (ret_value == VL53L0X_ERROR_NONE)
 8013f36:	79fb      	ldrb	r3, [r7, #7]
 8013f38:	b25b      	sxtb	r3, r3
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d105      	bne.n	8013f4a <VL53L0X_data_ready+0x2a>
    {
    	ret_value = VL53L0X_ClearInterruptMask(&Dev, 0);
 8013f3e:	2100      	movs	r1, #0
 8013f40:	480b      	ldr	r0, [pc, #44]	@ (8013f70 <VL53L0X_data_ready+0x50>)
 8013f42:	f7fc fd6b 	bl	8010a1c <VL53L0X_ClearInterruptMask>
 8013f46:	4603      	mov	r3, r0
 8013f48:	71fb      	strb	r3, [r7, #7]
    }

    osSemaphoreRelease(I2C2availableHandle);
 8013f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8013f74 <VL53L0X_data_ready+0x54>)
 8013f4c:	681b      	ldr	r3, [r3, #0]
 8013f4e:	4618      	mov	r0, r3
 8013f50:	f7f5 f918 	bl	8009184 <osSemaphoreRelease>
    if (ret_value == VL53L0X_ERROR_NONE)
 8013f54:	79fb      	ldrb	r3, [r7, #7]
 8013f56:	b25b      	sxtb	r3, r3
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	d101      	bne.n	8013f60 <VL53L0X_data_ready+0x40>
    {
    	return HAL_OK;
 8013f5c:	2300      	movs	r3, #0
 8013f5e:	e000      	b.n	8013f62 <VL53L0X_data_ready+0x42>
    }
    else
    {
    	return HAL_BUSY;
 8013f60:	2302      	movs	r3, #2
    }
}
 8013f62:	4618      	mov	r0, r3
 8013f64:	3708      	adds	r7, #8
 8013f66:	46bd      	mov	sp, r7
 8013f68:	bd80      	pop	{r7, pc}
 8013f6a:	bf00      	nop
 8013f6c:	200026a4 	.word	0x200026a4
 8013f70:	2000251c 	.word	0x2000251c
 8013f74:	20000638 	.word	0x20000638

08013f78 <memcmp>:
 8013f78:	b510      	push	{r4, lr}
 8013f7a:	3901      	subs	r1, #1
 8013f7c:	4402      	add	r2, r0
 8013f7e:	4290      	cmp	r0, r2
 8013f80:	d101      	bne.n	8013f86 <memcmp+0xe>
 8013f82:	2000      	movs	r0, #0
 8013f84:	e005      	b.n	8013f92 <memcmp+0x1a>
 8013f86:	7803      	ldrb	r3, [r0, #0]
 8013f88:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8013f8c:	42a3      	cmp	r3, r4
 8013f8e:	d001      	beq.n	8013f94 <memcmp+0x1c>
 8013f90:	1b18      	subs	r0, r3, r4
 8013f92:	bd10      	pop	{r4, pc}
 8013f94:	3001      	adds	r0, #1
 8013f96:	e7f2      	b.n	8013f7e <memcmp+0x6>

08013f98 <memset>:
 8013f98:	4402      	add	r2, r0
 8013f9a:	4603      	mov	r3, r0
 8013f9c:	4293      	cmp	r3, r2
 8013f9e:	d100      	bne.n	8013fa2 <memset+0xa>
 8013fa0:	4770      	bx	lr
 8013fa2:	f803 1b01 	strb.w	r1, [r3], #1
 8013fa6:	e7f9      	b.n	8013f9c <memset+0x4>

08013fa8 <_reclaim_reent>:
 8013fa8:	4b2d      	ldr	r3, [pc, #180]	@ (8014060 <_reclaim_reent+0xb8>)
 8013faa:	681b      	ldr	r3, [r3, #0]
 8013fac:	4283      	cmp	r3, r0
 8013fae:	b570      	push	{r4, r5, r6, lr}
 8013fb0:	4604      	mov	r4, r0
 8013fb2:	d053      	beq.n	801405c <_reclaim_reent+0xb4>
 8013fb4:	69c3      	ldr	r3, [r0, #28]
 8013fb6:	b31b      	cbz	r3, 8014000 <_reclaim_reent+0x58>
 8013fb8:	68db      	ldr	r3, [r3, #12]
 8013fba:	b163      	cbz	r3, 8013fd6 <_reclaim_reent+0x2e>
 8013fbc:	2500      	movs	r5, #0
 8013fbe:	69e3      	ldr	r3, [r4, #28]
 8013fc0:	68db      	ldr	r3, [r3, #12]
 8013fc2:	5959      	ldr	r1, [r3, r5]
 8013fc4:	b9b1      	cbnz	r1, 8013ff4 <_reclaim_reent+0x4c>
 8013fc6:	3504      	adds	r5, #4
 8013fc8:	2d80      	cmp	r5, #128	@ 0x80
 8013fca:	d1f8      	bne.n	8013fbe <_reclaim_reent+0x16>
 8013fcc:	69e3      	ldr	r3, [r4, #28]
 8013fce:	4620      	mov	r0, r4
 8013fd0:	68d9      	ldr	r1, [r3, #12]
 8013fd2:	f000 f883 	bl	80140dc <_free_r>
 8013fd6:	69e3      	ldr	r3, [r4, #28]
 8013fd8:	6819      	ldr	r1, [r3, #0]
 8013fda:	b111      	cbz	r1, 8013fe2 <_reclaim_reent+0x3a>
 8013fdc:	4620      	mov	r0, r4
 8013fde:	f000 f87d 	bl	80140dc <_free_r>
 8013fe2:	69e3      	ldr	r3, [r4, #28]
 8013fe4:	689d      	ldr	r5, [r3, #8]
 8013fe6:	b15d      	cbz	r5, 8014000 <_reclaim_reent+0x58>
 8013fe8:	4629      	mov	r1, r5
 8013fea:	4620      	mov	r0, r4
 8013fec:	682d      	ldr	r5, [r5, #0]
 8013fee:	f000 f875 	bl	80140dc <_free_r>
 8013ff2:	e7f8      	b.n	8013fe6 <_reclaim_reent+0x3e>
 8013ff4:	680e      	ldr	r6, [r1, #0]
 8013ff6:	4620      	mov	r0, r4
 8013ff8:	f000 f870 	bl	80140dc <_free_r>
 8013ffc:	4631      	mov	r1, r6
 8013ffe:	e7e1      	b.n	8013fc4 <_reclaim_reent+0x1c>
 8014000:	6961      	ldr	r1, [r4, #20]
 8014002:	b111      	cbz	r1, 801400a <_reclaim_reent+0x62>
 8014004:	4620      	mov	r0, r4
 8014006:	f000 f869 	bl	80140dc <_free_r>
 801400a:	69e1      	ldr	r1, [r4, #28]
 801400c:	b111      	cbz	r1, 8014014 <_reclaim_reent+0x6c>
 801400e:	4620      	mov	r0, r4
 8014010:	f000 f864 	bl	80140dc <_free_r>
 8014014:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014016:	b111      	cbz	r1, 801401e <_reclaim_reent+0x76>
 8014018:	4620      	mov	r0, r4
 801401a:	f000 f85f 	bl	80140dc <_free_r>
 801401e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014020:	b111      	cbz	r1, 8014028 <_reclaim_reent+0x80>
 8014022:	4620      	mov	r0, r4
 8014024:	f000 f85a 	bl	80140dc <_free_r>
 8014028:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801402a:	b111      	cbz	r1, 8014032 <_reclaim_reent+0x8a>
 801402c:	4620      	mov	r0, r4
 801402e:	f000 f855 	bl	80140dc <_free_r>
 8014032:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014034:	b111      	cbz	r1, 801403c <_reclaim_reent+0x94>
 8014036:	4620      	mov	r0, r4
 8014038:	f000 f850 	bl	80140dc <_free_r>
 801403c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801403e:	b111      	cbz	r1, 8014046 <_reclaim_reent+0x9e>
 8014040:	4620      	mov	r0, r4
 8014042:	f000 f84b 	bl	80140dc <_free_r>
 8014046:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014048:	b111      	cbz	r1, 8014050 <_reclaim_reent+0xa8>
 801404a:	4620      	mov	r0, r4
 801404c:	f000 f846 	bl	80140dc <_free_r>
 8014050:	6a23      	ldr	r3, [r4, #32]
 8014052:	b11b      	cbz	r3, 801405c <_reclaim_reent+0xb4>
 8014054:	4620      	mov	r0, r4
 8014056:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801405a:	4718      	bx	r3
 801405c:	bd70      	pop	{r4, r5, r6, pc}
 801405e:	bf00      	nop
 8014060:	20000340 	.word	0x20000340

08014064 <__libc_init_array>:
 8014064:	b570      	push	{r4, r5, r6, lr}
 8014066:	4d0d      	ldr	r5, [pc, #52]	@ (801409c <__libc_init_array+0x38>)
 8014068:	4c0d      	ldr	r4, [pc, #52]	@ (80140a0 <__libc_init_array+0x3c>)
 801406a:	1b64      	subs	r4, r4, r5
 801406c:	10a4      	asrs	r4, r4, #2
 801406e:	2600      	movs	r6, #0
 8014070:	42a6      	cmp	r6, r4
 8014072:	d109      	bne.n	8014088 <__libc_init_array+0x24>
 8014074:	4d0b      	ldr	r5, [pc, #44]	@ (80140a4 <__libc_init_array+0x40>)
 8014076:	4c0c      	ldr	r4, [pc, #48]	@ (80140a8 <__libc_init_array+0x44>)
 8014078:	f000 f886 	bl	8014188 <_init>
 801407c:	1b64      	subs	r4, r4, r5
 801407e:	10a4      	asrs	r4, r4, #2
 8014080:	2600      	movs	r6, #0
 8014082:	42a6      	cmp	r6, r4
 8014084:	d105      	bne.n	8014092 <__libc_init_array+0x2e>
 8014086:	bd70      	pop	{r4, r5, r6, pc}
 8014088:	f855 3b04 	ldr.w	r3, [r5], #4
 801408c:	4798      	blx	r3
 801408e:	3601      	adds	r6, #1
 8014090:	e7ee      	b.n	8014070 <__libc_init_array+0xc>
 8014092:	f855 3b04 	ldr.w	r3, [r5], #4
 8014096:	4798      	blx	r3
 8014098:	3601      	adds	r6, #1
 801409a:	e7f2      	b.n	8014082 <__libc_init_array+0x1e>
 801409c:	08014a8c 	.word	0x08014a8c
 80140a0:	08014a8c 	.word	0x08014a8c
 80140a4:	08014a8c 	.word	0x08014a8c
 80140a8:	08014a90 	.word	0x08014a90

080140ac <__retarget_lock_acquire_recursive>:
 80140ac:	4770      	bx	lr

080140ae <__retarget_lock_release_recursive>:
 80140ae:	4770      	bx	lr

080140b0 <strcpy>:
 80140b0:	4603      	mov	r3, r0
 80140b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80140b6:	f803 2b01 	strb.w	r2, [r3], #1
 80140ba:	2a00      	cmp	r2, #0
 80140bc:	d1f9      	bne.n	80140b2 <strcpy+0x2>
 80140be:	4770      	bx	lr

080140c0 <memcpy>:
 80140c0:	440a      	add	r2, r1
 80140c2:	4291      	cmp	r1, r2
 80140c4:	f100 33ff 	add.w	r3, r0, #4294967295
 80140c8:	d100      	bne.n	80140cc <memcpy+0xc>
 80140ca:	4770      	bx	lr
 80140cc:	b510      	push	{r4, lr}
 80140ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80140d2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80140d6:	4291      	cmp	r1, r2
 80140d8:	d1f9      	bne.n	80140ce <memcpy+0xe>
 80140da:	bd10      	pop	{r4, pc}

080140dc <_free_r>:
 80140dc:	b538      	push	{r3, r4, r5, lr}
 80140de:	4605      	mov	r5, r0
 80140e0:	2900      	cmp	r1, #0
 80140e2:	d041      	beq.n	8014168 <_free_r+0x8c>
 80140e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80140e8:	1f0c      	subs	r4, r1, #4
 80140ea:	2b00      	cmp	r3, #0
 80140ec:	bfb8      	it	lt
 80140ee:	18e4      	addlt	r4, r4, r3
 80140f0:	f000 f83e 	bl	8014170 <__malloc_lock>
 80140f4:	4a1d      	ldr	r2, [pc, #116]	@ (801416c <_free_r+0x90>)
 80140f6:	6813      	ldr	r3, [r2, #0]
 80140f8:	b933      	cbnz	r3, 8014108 <_free_r+0x2c>
 80140fa:	6063      	str	r3, [r4, #4]
 80140fc:	6014      	str	r4, [r2, #0]
 80140fe:	4628      	mov	r0, r5
 8014100:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014104:	f000 b83a 	b.w	801417c <__malloc_unlock>
 8014108:	42a3      	cmp	r3, r4
 801410a:	d908      	bls.n	801411e <_free_r+0x42>
 801410c:	6820      	ldr	r0, [r4, #0]
 801410e:	1821      	adds	r1, r4, r0
 8014110:	428b      	cmp	r3, r1
 8014112:	bf01      	itttt	eq
 8014114:	6819      	ldreq	r1, [r3, #0]
 8014116:	685b      	ldreq	r3, [r3, #4]
 8014118:	1809      	addeq	r1, r1, r0
 801411a:	6021      	streq	r1, [r4, #0]
 801411c:	e7ed      	b.n	80140fa <_free_r+0x1e>
 801411e:	461a      	mov	r2, r3
 8014120:	685b      	ldr	r3, [r3, #4]
 8014122:	b10b      	cbz	r3, 8014128 <_free_r+0x4c>
 8014124:	42a3      	cmp	r3, r4
 8014126:	d9fa      	bls.n	801411e <_free_r+0x42>
 8014128:	6811      	ldr	r1, [r2, #0]
 801412a:	1850      	adds	r0, r2, r1
 801412c:	42a0      	cmp	r0, r4
 801412e:	d10b      	bne.n	8014148 <_free_r+0x6c>
 8014130:	6820      	ldr	r0, [r4, #0]
 8014132:	4401      	add	r1, r0
 8014134:	1850      	adds	r0, r2, r1
 8014136:	4283      	cmp	r3, r0
 8014138:	6011      	str	r1, [r2, #0]
 801413a:	d1e0      	bne.n	80140fe <_free_r+0x22>
 801413c:	6818      	ldr	r0, [r3, #0]
 801413e:	685b      	ldr	r3, [r3, #4]
 8014140:	6053      	str	r3, [r2, #4]
 8014142:	4408      	add	r0, r1
 8014144:	6010      	str	r0, [r2, #0]
 8014146:	e7da      	b.n	80140fe <_free_r+0x22>
 8014148:	d902      	bls.n	8014150 <_free_r+0x74>
 801414a:	230c      	movs	r3, #12
 801414c:	602b      	str	r3, [r5, #0]
 801414e:	e7d6      	b.n	80140fe <_free_r+0x22>
 8014150:	6820      	ldr	r0, [r4, #0]
 8014152:	1821      	adds	r1, r4, r0
 8014154:	428b      	cmp	r3, r1
 8014156:	bf04      	itt	eq
 8014158:	6819      	ldreq	r1, [r3, #0]
 801415a:	685b      	ldreq	r3, [r3, #4]
 801415c:	6063      	str	r3, [r4, #4]
 801415e:	bf04      	itt	eq
 8014160:	1809      	addeq	r1, r1, r0
 8014162:	6021      	streq	r1, [r4, #0]
 8014164:	6054      	str	r4, [r2, #4]
 8014166:	e7ca      	b.n	80140fe <_free_r+0x22>
 8014168:	bd38      	pop	{r3, r4, r5, pc}
 801416a:	bf00      	nop
 801416c:	200027fc 	.word	0x200027fc

08014170 <__malloc_lock>:
 8014170:	4801      	ldr	r0, [pc, #4]	@ (8014178 <__malloc_lock+0x8>)
 8014172:	f7ff bf9b 	b.w	80140ac <__retarget_lock_acquire_recursive>
 8014176:	bf00      	nop
 8014178:	200027f8 	.word	0x200027f8

0801417c <__malloc_unlock>:
 801417c:	4801      	ldr	r0, [pc, #4]	@ (8014184 <__malloc_unlock+0x8>)
 801417e:	f7ff bf96 	b.w	80140ae <__retarget_lock_release_recursive>
 8014182:	bf00      	nop
 8014184:	200027f8 	.word	0x200027f8

08014188 <_init>:
 8014188:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801418a:	bf00      	nop
 801418c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801418e:	bc08      	pop	{r3}
 8014190:	469e      	mov	lr, r3
 8014192:	4770      	bx	lr

08014194 <_fini>:
 8014194:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014196:	bf00      	nop
 8014198:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801419a:	bc08      	pop	{r3}
 801419c:	469e      	mov	lr, r3
 801419e:	4770      	bx	lr
