0.7
2020.2
Oct 14 2022
05:20:55
D:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sim_1/imports/sim_sources/testbench.sv,1770326766,systemVerilog,,,,testbench,,uvm,,,,,,
D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Control.sv,1770326766,systemVerilog,D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sim_1/imports/sim_sources/testbench.sv;D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv;D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Processor.sv;D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Reg_4.sv;D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Register_unit.sv;D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv;D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Synchronizers.sv;D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/compute.sv,D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv,,$unit_Control_sv_1600465912;control,,uvm,,,,,,
D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv,1770326766,systemVerilog,,D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Processor.sv,,HexDriver,,uvm,,,,,,
D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Processor.sv,1770326766,systemVerilog,,D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Reg_4.sv,,Processor,,uvm,,,,,,
D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Reg_4.sv,1770326766,systemVerilog,,D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Register_unit.sv,,reg_4,,uvm,,,,,,
D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Register_unit.sv,1770326766,systemVerilog,,D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv,,register_unit,,uvm,,,,,,
D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv,1770326766,systemVerilog,,D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Synchronizers.sv,,router,,uvm,,,,,,
D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Synchronizers.sv,1770326766,systemVerilog,,D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/compute.sv,,sync_debounce,,uvm,,,,,,
D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/compute.sv,1770326766,systemVerilog,,D:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sim_1/imports/sim_sources/testbench.sv,,compute,,uvm,,,,,,
