
CortexM3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098fc  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  08009a10  08009a10  00019a10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f24  08009f24  00020238  2**0
                  CONTENTS
  4 .ARM          00000000  08009f24  08009f24  00020238  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009f24  08009f24  00020238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f24  08009f24  00019f24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009f28  08009f28  00019f28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  08009f2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a5c  20000238  0800a164  00020238  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c94  0800a164  00020c94  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014263  00000000  00000000  00020261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000033dc  00000000  00000000  000344c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb0  00000000  00000000  000378a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e68  00000000  00000000  00038850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a6f1  00000000  00000000  000396b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000121f8  00000000  00000000  00053da9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dc26  00000000  00000000  00065fa1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f3bc7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005448  00000000  00000000  000f3c1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000238 	.word	0x20000238
 800012c:	00000000 	.word	0x00000000
 8000130:	080099f4 	.word	0x080099f4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000023c 	.word	0x2000023c
 800014c:	080099f4 	.word	0x080099f4

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_d2iz>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a14:	d215      	bcs.n	8000a42 <__aeabi_d2iz+0x36>
 8000a16:	d511      	bpl.n	8000a3c <__aeabi_d2iz+0x30>
 8000a18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a20:	d912      	bls.n	8000a48 <__aeabi_d2iz+0x3c>
 8000a22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a32:	fa23 f002 	lsr.w	r0, r3, r2
 8000a36:	bf18      	it	ne
 8000a38:	4240      	negne	r0, r0
 8000a3a:	4770      	bx	lr
 8000a3c:	f04f 0000 	mov.w	r0, #0
 8000a40:	4770      	bx	lr
 8000a42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a46:	d105      	bne.n	8000a54 <__aeabi_d2iz+0x48>
 8000a48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	bf08      	it	eq
 8000a4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	bf00      	nop

08000a5c <__aeabi_d2uiz>:
 8000a5c:	004a      	lsls	r2, r1, #1
 8000a5e:	d211      	bcs.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a60:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a64:	d211      	bcs.n	8000a8a <__aeabi_d2uiz+0x2e>
 8000a66:	d50d      	bpl.n	8000a84 <__aeabi_d2uiz+0x28>
 8000a68:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a6c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a70:	d40e      	bmi.n	8000a90 <__aeabi_d2uiz+0x34>
 8000a72:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a7a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a82:	4770      	bx	lr
 8000a84:	f04f 0000 	mov.w	r0, #0
 8000a88:	4770      	bx	lr
 8000a8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a8e:	d102      	bne.n	8000a96 <__aeabi_d2uiz+0x3a>
 8000a90:	f04f 30ff 	mov.w	r0, #4294967295
 8000a94:	4770      	bx	lr
 8000a96:	f04f 0000 	mov.w	r0, #0
 8000a9a:	4770      	bx	lr

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_frsub>:
 8000b3c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b40:	e002      	b.n	8000b48 <__addsf3>
 8000b42:	bf00      	nop

08000b44 <__aeabi_fsub>:
 8000b44:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b48 <__addsf3>:
 8000b48:	0042      	lsls	r2, r0, #1
 8000b4a:	bf1f      	itttt	ne
 8000b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b50:	ea92 0f03 	teqne	r2, r3
 8000b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b5c:	d06a      	beq.n	8000c34 <__addsf3+0xec>
 8000b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b66:	bfc1      	itttt	gt
 8000b68:	18d2      	addgt	r2, r2, r3
 8000b6a:	4041      	eorgt	r1, r0
 8000b6c:	4048      	eorgt	r0, r1
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	2b19      	cmp	r3, #25
 8000b76:	bf88      	it	hi
 8000b78:	4770      	bxhi	lr
 8000b7a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b82:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b92:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4249      	negne	r1, r1
 8000b9a:	ea92 0f03 	teq	r2, r3
 8000b9e:	d03f      	beq.n	8000c20 <__addsf3+0xd8>
 8000ba0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba8:	eb10 000c 	adds.w	r0, r0, ip
 8000bac:	f1c3 0320 	rsb	r3, r3, #32
 8000bb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bb8:	d502      	bpl.n	8000bc0 <__addsf3+0x78>
 8000bba:	4249      	negs	r1, r1
 8000bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bc4:	d313      	bcc.n	8000bee <__addsf3+0xa6>
 8000bc6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bca:	d306      	bcc.n	8000bda <__addsf3+0x92>
 8000bcc:	0840      	lsrs	r0, r0, #1
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	f102 0201 	add.w	r2, r2, #1
 8000bd6:	2afe      	cmp	r2, #254	; 0xfe
 8000bd8:	d251      	bcs.n	8000c7e <__addsf3+0x136>
 8000bda:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be2:	bf08      	it	eq
 8000be4:	f020 0001 	biceq.w	r0, r0, #1
 8000be8:	ea40 0003 	orr.w	r0, r0, r3
 8000bec:	4770      	bx	lr
 8000bee:	0049      	lsls	r1, r1, #1
 8000bf0:	eb40 0000 	adc.w	r0, r0, r0
 8000bf4:	3a01      	subs	r2, #1
 8000bf6:	bf28      	it	cs
 8000bf8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000bfc:	d2ed      	bcs.n	8000bda <__addsf3+0x92>
 8000bfe:	fab0 fc80 	clz	ip, r0
 8000c02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c06:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c0e:	bfaa      	itet	ge
 8000c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c14:	4252      	neglt	r2, r2
 8000c16:	4318      	orrge	r0, r3
 8000c18:	bfbc      	itt	lt
 8000c1a:	40d0      	lsrlt	r0, r2
 8000c1c:	4318      	orrlt	r0, r3
 8000c1e:	4770      	bx	lr
 8000c20:	f092 0f00 	teq	r2, #0
 8000c24:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c28:	bf06      	itte	eq
 8000c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c2e:	3201      	addeq	r2, #1
 8000c30:	3b01      	subne	r3, #1
 8000c32:	e7b5      	b.n	8000ba0 <__addsf3+0x58>
 8000c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c3c:	bf18      	it	ne
 8000c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c42:	d021      	beq.n	8000c88 <__addsf3+0x140>
 8000c44:	ea92 0f03 	teq	r2, r3
 8000c48:	d004      	beq.n	8000c54 <__addsf3+0x10c>
 8000c4a:	f092 0f00 	teq	r2, #0
 8000c4e:	bf08      	it	eq
 8000c50:	4608      	moveq	r0, r1
 8000c52:	4770      	bx	lr
 8000c54:	ea90 0f01 	teq	r0, r1
 8000c58:	bf1c      	itt	ne
 8000c5a:	2000      	movne	r0, #0
 8000c5c:	4770      	bxne	lr
 8000c5e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c62:	d104      	bne.n	8000c6e <__addsf3+0x126>
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	bf28      	it	cs
 8000c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c6c:	4770      	bx	lr
 8000c6e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c72:	bf3c      	itt	cc
 8000c74:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c78:	4770      	bxcc	lr
 8000c7a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c86:	4770      	bx	lr
 8000c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c8c:	bf16      	itet	ne
 8000c8e:	4608      	movne	r0, r1
 8000c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c94:	4601      	movne	r1, r0
 8000c96:	0242      	lsls	r2, r0, #9
 8000c98:	bf06      	itte	eq
 8000c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c9e:	ea90 0f01 	teqeq	r0, r1
 8000ca2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_ui2f>:
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e004      	b.n	8000cb8 <__aeabi_i2f+0x8>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_i2f>:
 8000cb0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cb4:	bf48      	it	mi
 8000cb6:	4240      	negmi	r0, r0
 8000cb8:	ea5f 0c00 	movs.w	ip, r0
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	e01c      	b.n	8000d06 <__aeabi_l2f+0x2a>

08000ccc <__aeabi_ul2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e00a      	b.n	8000cf0 <__aeabi_l2f+0x14>
 8000cda:	bf00      	nop

08000cdc <__aeabi_l2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_l2f+0x14>
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	ea5f 0c01 	movs.w	ip, r1
 8000cf4:	bf02      	ittt	eq
 8000cf6:	4684      	moveq	ip, r0
 8000cf8:	4601      	moveq	r1, r0
 8000cfa:	2000      	moveq	r0, #0
 8000cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d00:	bf08      	it	eq
 8000d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d06:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d0a:	fabc f28c 	clz	r2, ip
 8000d0e:	3a08      	subs	r2, #8
 8000d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d14:	db10      	blt.n	8000d38 <__aeabi_l2f+0x5c>
 8000d16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d20:	f1c2 0220 	rsb	r2, r2, #32
 8000d24:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d28:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2c:	eb43 0002 	adc.w	r0, r3, r2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f102 0220 	add.w	r2, r2, #32
 8000d3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d40:	f1c2 0220 	rsb	r2, r2, #32
 8000d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d48:	fa21 f202 	lsr.w	r2, r1, r2
 8000d4c:	eb43 0002 	adc.w	r0, r3, r2
 8000d50:	bf08      	it	eq
 8000d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_fmul>:
 8000d58:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d60:	bf1e      	ittt	ne
 8000d62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d66:	ea92 0f0c 	teqne	r2, ip
 8000d6a:	ea93 0f0c 	teqne	r3, ip
 8000d6e:	d06f      	beq.n	8000e50 <__aeabi_fmul+0xf8>
 8000d70:	441a      	add	r2, r3
 8000d72:	ea80 0c01 	eor.w	ip, r0, r1
 8000d76:	0240      	lsls	r0, r0, #9
 8000d78:	bf18      	it	ne
 8000d7a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d7e:	d01e      	beq.n	8000dbe <__aeabi_fmul+0x66>
 8000d80:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d84:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d88:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d8c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d90:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d94:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d98:	bf3e      	ittt	cc
 8000d9a:	0049      	lslcc	r1, r1, #1
 8000d9c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000da0:	005b      	lslcc	r3, r3, #1
 8000da2:	ea40 0001 	orr.w	r0, r0, r1
 8000da6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000daa:	2afd      	cmp	r2, #253	; 0xfd
 8000dac:	d81d      	bhi.n	8000dea <__aeabi_fmul+0x92>
 8000dae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000db2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db6:	bf08      	it	eq
 8000db8:	f020 0001 	biceq.w	r0, r0, #1
 8000dbc:	4770      	bx	lr
 8000dbe:	f090 0f00 	teq	r0, #0
 8000dc2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dc6:	bf08      	it	eq
 8000dc8:	0249      	lsleq	r1, r1, #9
 8000dca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dce:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dd2:	3a7f      	subs	r2, #127	; 0x7f
 8000dd4:	bfc2      	ittt	gt
 8000dd6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dda:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dde:	4770      	bxgt	lr
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de4:	f04f 0300 	mov.w	r3, #0
 8000de8:	3a01      	subs	r2, #1
 8000dea:	dc5d      	bgt.n	8000ea8 <__aeabi_fmul+0x150>
 8000dec:	f112 0f19 	cmn.w	r2, #25
 8000df0:	bfdc      	itt	le
 8000df2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000df6:	4770      	bxle	lr
 8000df8:	f1c2 0200 	rsb	r2, r2, #0
 8000dfc:	0041      	lsls	r1, r0, #1
 8000dfe:	fa21 f102 	lsr.w	r1, r1, r2
 8000e02:	f1c2 0220 	rsb	r2, r2, #32
 8000e06:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e0a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e0e:	f140 0000 	adc.w	r0, r0, #0
 8000e12:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e16:	bf08      	it	eq
 8000e18:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1c:	4770      	bx	lr
 8000e1e:	f092 0f00 	teq	r2, #0
 8000e22:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e26:	bf02      	ittt	eq
 8000e28:	0040      	lsleq	r0, r0, #1
 8000e2a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e2e:	3a01      	subeq	r2, #1
 8000e30:	d0f9      	beq.n	8000e26 <__aeabi_fmul+0xce>
 8000e32:	ea40 000c 	orr.w	r0, r0, ip
 8000e36:	f093 0f00 	teq	r3, #0
 8000e3a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e3e:	bf02      	ittt	eq
 8000e40:	0049      	lsleq	r1, r1, #1
 8000e42:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e46:	3b01      	subeq	r3, #1
 8000e48:	d0f9      	beq.n	8000e3e <__aeabi_fmul+0xe6>
 8000e4a:	ea41 010c 	orr.w	r1, r1, ip
 8000e4e:	e78f      	b.n	8000d70 <__aeabi_fmul+0x18>
 8000e50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e54:	ea92 0f0c 	teq	r2, ip
 8000e58:	bf18      	it	ne
 8000e5a:	ea93 0f0c 	teqne	r3, ip
 8000e5e:	d00a      	beq.n	8000e76 <__aeabi_fmul+0x11e>
 8000e60:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e64:	bf18      	it	ne
 8000e66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	d1d8      	bne.n	8000e1e <__aeabi_fmul+0xc6>
 8000e6c:	ea80 0001 	eor.w	r0, r0, r1
 8000e70:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e74:	4770      	bx	lr
 8000e76:	f090 0f00 	teq	r0, #0
 8000e7a:	bf17      	itett	ne
 8000e7c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e80:	4608      	moveq	r0, r1
 8000e82:	f091 0f00 	teqne	r1, #0
 8000e86:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e8a:	d014      	beq.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e8c:	ea92 0f0c 	teq	r2, ip
 8000e90:	d101      	bne.n	8000e96 <__aeabi_fmul+0x13e>
 8000e92:	0242      	lsls	r2, r0, #9
 8000e94:	d10f      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e96:	ea93 0f0c 	teq	r3, ip
 8000e9a:	d103      	bne.n	8000ea4 <__aeabi_fmul+0x14c>
 8000e9c:	024b      	lsls	r3, r1, #9
 8000e9e:	bf18      	it	ne
 8000ea0:	4608      	movne	r0, r1
 8000ea2:	d108      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ea4:	ea80 0001 	eor.w	r0, r0, r1
 8000ea8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000eb4:	4770      	bx	lr
 8000eb6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000eba:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ebe:	4770      	bx	lr

08000ec0 <__aeabi_fdiv>:
 8000ec0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ec4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec8:	bf1e      	ittt	ne
 8000eca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ece:	ea92 0f0c 	teqne	r2, ip
 8000ed2:	ea93 0f0c 	teqne	r3, ip
 8000ed6:	d069      	beq.n	8000fac <__aeabi_fdiv+0xec>
 8000ed8:	eba2 0203 	sub.w	r2, r2, r3
 8000edc:	ea80 0c01 	eor.w	ip, r0, r1
 8000ee0:	0249      	lsls	r1, r1, #9
 8000ee2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ee6:	d037      	beq.n	8000f58 <__aeabi_fdiv+0x98>
 8000ee8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000eec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ef0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ef4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ef8:	428b      	cmp	r3, r1
 8000efa:	bf38      	it	cc
 8000efc:	005b      	lslcc	r3, r3, #1
 8000efe:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f02:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f06:	428b      	cmp	r3, r1
 8000f08:	bf24      	itt	cs
 8000f0a:	1a5b      	subcs	r3, r3, r1
 8000f0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f10:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f1a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f1e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f22:	bf24      	itt	cs
 8000f24:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f2c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f36:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f3a:	011b      	lsls	r3, r3, #4
 8000f3c:	bf18      	it	ne
 8000f3e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f42:	d1e0      	bne.n	8000f06 <__aeabi_fdiv+0x46>
 8000f44:	2afd      	cmp	r2, #253	; 0xfd
 8000f46:	f63f af50 	bhi.w	8000dea <__aeabi_fmul+0x92>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f50:	bf08      	it	eq
 8000f52:	f020 0001 	biceq.w	r0, r0, #1
 8000f56:	4770      	bx	lr
 8000f58:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f5c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f60:	327f      	adds	r2, #127	; 0x7f
 8000f62:	bfc2      	ittt	gt
 8000f64:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f68:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f6c:	4770      	bxgt	lr
 8000f6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f72:	f04f 0300 	mov.w	r3, #0
 8000f76:	3a01      	subs	r2, #1
 8000f78:	e737      	b.n	8000dea <__aeabi_fmul+0x92>
 8000f7a:	f092 0f00 	teq	r2, #0
 8000f7e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f82:	bf02      	ittt	eq
 8000f84:	0040      	lsleq	r0, r0, #1
 8000f86:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f8a:	3a01      	subeq	r2, #1
 8000f8c:	d0f9      	beq.n	8000f82 <__aeabi_fdiv+0xc2>
 8000f8e:	ea40 000c 	orr.w	r0, r0, ip
 8000f92:	f093 0f00 	teq	r3, #0
 8000f96:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f9a:	bf02      	ittt	eq
 8000f9c:	0049      	lsleq	r1, r1, #1
 8000f9e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fa2:	3b01      	subeq	r3, #1
 8000fa4:	d0f9      	beq.n	8000f9a <__aeabi_fdiv+0xda>
 8000fa6:	ea41 010c 	orr.w	r1, r1, ip
 8000faa:	e795      	b.n	8000ed8 <__aeabi_fdiv+0x18>
 8000fac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fb0:	ea92 0f0c 	teq	r2, ip
 8000fb4:	d108      	bne.n	8000fc8 <__aeabi_fdiv+0x108>
 8000fb6:	0242      	lsls	r2, r0, #9
 8000fb8:	f47f af7d 	bne.w	8000eb6 <__aeabi_fmul+0x15e>
 8000fbc:	ea93 0f0c 	teq	r3, ip
 8000fc0:	f47f af70 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e776      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fc8:	ea93 0f0c 	teq	r3, ip
 8000fcc:	d104      	bne.n	8000fd8 <__aeabi_fdiv+0x118>
 8000fce:	024b      	lsls	r3, r1, #9
 8000fd0:	f43f af4c 	beq.w	8000e6c <__aeabi_fmul+0x114>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e76e      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fd8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fdc:	bf18      	it	ne
 8000fde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fe2:	d1ca      	bne.n	8000f7a <__aeabi_fdiv+0xba>
 8000fe4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fe8:	f47f af5c 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fec:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000ff0:	f47f af3c 	bne.w	8000e6c <__aeabi_fmul+0x114>
 8000ff4:	e75f      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ff6:	bf00      	nop

08000ff8 <__gesf2>:
 8000ff8:	f04f 3cff 	mov.w	ip, #4294967295
 8000ffc:	e006      	b.n	800100c <__cmpsf2+0x4>
 8000ffe:	bf00      	nop

08001000 <__lesf2>:
 8001000:	f04f 0c01 	mov.w	ip, #1
 8001004:	e002      	b.n	800100c <__cmpsf2+0x4>
 8001006:	bf00      	nop

08001008 <__cmpsf2>:
 8001008:	f04f 0c01 	mov.w	ip, #1
 800100c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001010:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001014:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001018:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800101c:	bf18      	it	ne
 800101e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001022:	d011      	beq.n	8001048 <__cmpsf2+0x40>
 8001024:	b001      	add	sp, #4
 8001026:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800102a:	bf18      	it	ne
 800102c:	ea90 0f01 	teqne	r0, r1
 8001030:	bf58      	it	pl
 8001032:	ebb2 0003 	subspl.w	r0, r2, r3
 8001036:	bf88      	it	hi
 8001038:	17c8      	asrhi	r0, r1, #31
 800103a:	bf38      	it	cc
 800103c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001040:	bf18      	it	ne
 8001042:	f040 0001 	orrne.w	r0, r0, #1
 8001046:	4770      	bx	lr
 8001048:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800104c:	d102      	bne.n	8001054 <__cmpsf2+0x4c>
 800104e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001052:	d105      	bne.n	8001060 <__cmpsf2+0x58>
 8001054:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001058:	d1e4      	bne.n	8001024 <__cmpsf2+0x1c>
 800105a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800105e:	d0e1      	beq.n	8001024 <__cmpsf2+0x1c>
 8001060:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop

08001068 <__aeabi_cfrcmple>:
 8001068:	4684      	mov	ip, r0
 800106a:	4608      	mov	r0, r1
 800106c:	4661      	mov	r1, ip
 800106e:	e7ff      	b.n	8001070 <__aeabi_cfcmpeq>

08001070 <__aeabi_cfcmpeq>:
 8001070:	b50f      	push	{r0, r1, r2, r3, lr}
 8001072:	f7ff ffc9 	bl	8001008 <__cmpsf2>
 8001076:	2800      	cmp	r0, #0
 8001078:	bf48      	it	mi
 800107a:	f110 0f00 	cmnmi.w	r0, #0
 800107e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001080 <__aeabi_fcmpeq>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff fff4 	bl	8001070 <__aeabi_cfcmpeq>
 8001088:	bf0c      	ite	eq
 800108a:	2001      	moveq	r0, #1
 800108c:	2000      	movne	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmplt>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffea 	bl	8001070 <__aeabi_cfcmpeq>
 800109c:	bf34      	ite	cc
 800109e:	2001      	movcc	r0, #1
 80010a0:	2000      	movcs	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmple>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffe0 	bl	8001070 <__aeabi_cfcmpeq>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpge>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffd2 	bl	8001068 <__aeabi_cfrcmple>
 80010c4:	bf94      	ite	ls
 80010c6:	2001      	movls	r0, #1
 80010c8:	2000      	movhi	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_fcmpgt>:
 80010d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d4:	f7ff ffc8 	bl	8001068 <__aeabi_cfrcmple>
 80010d8:	bf34      	ite	cc
 80010da:	2001      	movcc	r0, #1
 80010dc:	2000      	movcs	r0, #0
 80010de:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e2:	bf00      	nop

080010e4 <__aeabi_f2uiz>:
 80010e4:	0042      	lsls	r2, r0, #1
 80010e6:	d20e      	bcs.n	8001106 <__aeabi_f2uiz+0x22>
 80010e8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010ec:	d30b      	bcc.n	8001106 <__aeabi_f2uiz+0x22>
 80010ee:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010f2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010f6:	d409      	bmi.n	800110c <__aeabi_f2uiz+0x28>
 80010f8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010fc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001100:	fa23 f002 	lsr.w	r0, r3, r2
 8001104:	4770      	bx	lr
 8001106:	f04f 0000 	mov.w	r0, #0
 800110a:	4770      	bx	lr
 800110c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001110:	d101      	bne.n	8001116 <__aeabi_f2uiz+0x32>
 8001112:	0242      	lsls	r2, r0, #9
 8001114:	d102      	bne.n	800111c <__aeabi_f2uiz+0x38>
 8001116:	f04f 30ff 	mov.w	r0, #4294967295
 800111a:	4770      	bx	lr
 800111c:	f04f 0000 	mov.w	r0, #0
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop

08001124 <__aeabi_d2lz>:
 8001124:	b538      	push	{r3, r4, r5, lr}
 8001126:	460c      	mov	r4, r1
 8001128:	4605      	mov	r5, r0
 800112a:	4621      	mov	r1, r4
 800112c:	4628      	mov	r0, r5
 800112e:	2200      	movs	r2, #0
 8001130:	2300      	movs	r3, #0
 8001132:	f7ff fc43 	bl	80009bc <__aeabi_dcmplt>
 8001136:	b928      	cbnz	r0, 8001144 <__aeabi_d2lz+0x20>
 8001138:	4628      	mov	r0, r5
 800113a:	4621      	mov	r1, r4
 800113c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001140:	f000 b80a 	b.w	8001158 <__aeabi_d2ulz>
 8001144:	4628      	mov	r0, r5
 8001146:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800114a:	f000 f805 	bl	8001158 <__aeabi_d2ulz>
 800114e:	4240      	negs	r0, r0
 8001150:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001154:	bd38      	pop	{r3, r4, r5, pc}
 8001156:	bf00      	nop

08001158 <__aeabi_d2ulz>:
 8001158:	b5d0      	push	{r4, r6, r7, lr}
 800115a:	2200      	movs	r2, #0
 800115c:	4b0b      	ldr	r3, [pc, #44]	; (800118c <__aeabi_d2ulz+0x34>)
 800115e:	4606      	mov	r6, r0
 8001160:	460f      	mov	r7, r1
 8001162:	f7ff f9b9 	bl	80004d8 <__aeabi_dmul>
 8001166:	f7ff fc79 	bl	8000a5c <__aeabi_d2uiz>
 800116a:	4604      	mov	r4, r0
 800116c:	f7ff f93a 	bl	80003e4 <__aeabi_ui2d>
 8001170:	2200      	movs	r2, #0
 8001172:	4b07      	ldr	r3, [pc, #28]	; (8001190 <__aeabi_d2ulz+0x38>)
 8001174:	f7ff f9b0 	bl	80004d8 <__aeabi_dmul>
 8001178:	4602      	mov	r2, r0
 800117a:	460b      	mov	r3, r1
 800117c:	4630      	mov	r0, r6
 800117e:	4639      	mov	r1, r7
 8001180:	f7fe fff2 	bl	8000168 <__aeabi_dsub>
 8001184:	f7ff fc6a 	bl	8000a5c <__aeabi_d2uiz>
 8001188:	4621      	mov	r1, r4
 800118a:	bdd0      	pop	{r4, r6, r7, pc}
 800118c:	3df00000 	.word	0x3df00000
 8001190:	41f00000 	.word	0x41f00000

08001194 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800119a:	f000 fd85 	bl	8001ca8 <HAL_Init>
  /* Configure the system clock */
  System_Clock_Config();
 800119e:	f004 fc76 	bl	8005a8e <System_Clock_Config>

  /* USER CODE BEGIN Init */
  LED_Init();
 80011a2:	f003 fdb3 	bl	8004d0c <LED_Init>
  Timer_Init();
 80011a6:	f004 fcbd 	bl	8005b24 <Timer_Init>
  Segment_Init();
 80011aa:	f004 f935 	bl	8005418 <Segment_Init>
  QEP_Init();
 80011ae:	f004 f88b 	bl	80052c8 <QEP_Init>
  PWM_Init(60000, 60000);
 80011b2:	f64e 2160 	movw	r1, #60000	; 0xea60
 80011b6:	f64e 2060 	movw	r0, #60000	; 0xea60
 80011ba:	f003 fe0d 	bl	8004dd8 <PWM_Init>
  //PWM_Init(20000);   
  PWM_Open(0,0);
 80011be:	f04f 0100 	mov.w	r1, #0
 80011c2:	2000      	movs	r0, #0
 80011c4:	f003 ff4c 	bl	8005060 <PWM_Open>
  //PWM_Open(0,3.5);
  Serial1_Init();
 80011c8:	f004 fa74 	bl	80056b4 <Serial1_Init>
  Serial2_Init();
 80011cc:	f004 fa9e 	bl	800570c <Serial2_Init>
  //PWM_Open(0,15);
  //PWM_Open(0,15);
  //PWM_Open(0,15);
  Serial_Open(0,115200,Serial_callback);
 80011d0:	4a37      	ldr	r2, [pc, #220]	; (80012b0 <main+0x11c>)
 80011d2:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80011d6:	2000      	movs	r0, #0
 80011d8:	f004 fac4 	bl	8005764 <Serial_Open>
  Serial_Open(1,115200,Serial_callback2);
 80011dc:	4a35      	ldr	r2, [pc, #212]	; (80012b4 <main+0x120>)
 80011de:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 80011e2:	2001      	movs	r0, #1
 80011e4:	f004 fabe 	bl	8005764 <Serial_Open>
  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */


  //LED interrupt
  Alarm_Open(ALARM4,1000,Blink);
 80011e8:	4a33      	ldr	r2, [pc, #204]	; (80012b8 <main+0x124>)
 80011ea:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80011ee:	2004      	movs	r0, #4
 80011f0:	f004 fd04 	bl	8005bfc <Alarm_Open>

  //Segment interrupt
  Alarm_Open(ALARM1,5,Segment_Power_ON);
 80011f4:	4a31      	ldr	r2, [pc, #196]	; (80012bc <main+0x128>)
 80011f6:	2105      	movs	r1, #5
 80011f8:	2001      	movs	r0, #1
 80011fa:	f004 fcff 	bl	8005bfc <Alarm_Open>
  //qep interrupt
  //Alarm_Open(ALARM2,5,QEP_Read);
  Alarm_Open(ALARM3,1000,Encoder_Data_Send_Segment);
 80011fe:	4a30      	ldr	r2, [pc, #192]	; (80012c0 <main+0x12c>)
 8001200:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001204:	2003      	movs	r0, #3
 8001206:	f004 fcf9 	bl	8005bfc <Alarm_Open>
  // Alarm_Open(ALARM4,500,Counter);
  //Alarm_Open(ALARM6,SERIAL_BUFFER_SIZE,Serial_Packet);
  Alarm_Open(ALARM5,100,GPS_Serial_Packet );
 800120a:	4a2e      	ldr	r2, [pc, #184]	; (80012c4 <main+0x130>)
 800120c:	2164      	movs	r1, #100	; 0x64
 800120e:	2005      	movs	r0, #5
 8001210:	f004 fcf4 	bl	8005bfc <Alarm_Open>
 //Alarm_Open(ALARM6,1000,GPS_Serial_Send );
  //Alarm_Open(ALARM6,SERIAL_BUFFER_SIZE,test_dynamix);
  //HAL_UART_Transmit(&huart2, "Start1OK\n", 10, 100);
  HAL_UART_Transmit(&huart3, "Start2OK\n", 10, 100);
 8001214:	2364      	movs	r3, #100	; 0x64
 8001216:	220a      	movs	r2, #10
 8001218:	492b      	ldr	r1, [pc, #172]	; (80012c8 <main+0x134>)
 800121a:	482c      	ldr	r0, [pc, #176]	; (80012cc <main+0x138>)
 800121c:	f002 fe6c 	bl	8003ef8 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  //PWM angle test2
  //float i=5.5;
  uint8_t id =0x0F , param_address =0x1E , param1 =0x200, param2 = 0x200;
 8001220:	230f      	movs	r3, #15
 8001222:	71fb      	strb	r3, [r7, #7]
 8001224:	231e      	movs	r3, #30
 8001226:	71bb      	strb	r3, [r7, #6]
 8001228:	2300      	movs	r3, #0
 800122a:	717b      	strb	r3, [r7, #5]
 800122c:	2300      	movs	r3, #0
 800122e:	713b      	strb	r3, [r7, #4]
  uint16_t param3=0x200, param4=0x200;
 8001230:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001234:	807b      	strh	r3, [r7, #2]
 8001236:	f44f 7300 	mov.w	r3, #512	; 0x200
 800123a:	803b      	strh	r3, [r7, #0]
	 //param1=Rx1_Array[2];
	 //param2=Rx1_Array[3];
	 //param3 = 0x0200;
	 //param4 = 0x0200;
	 //READ_DATA_Instruct(&dynamix_buffer, id,param_address,param1);
	 param3=0x200;
 800123c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001240:	807b      	strh	r3, [r7, #2]
	 param4=0x200;
 8001242:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001246:	803b      	strh	r3, [r7, #0]
	 WRITE_DATA_Instruct(&dynamix_buffer,id,param_address,param3,param4);
 8001248:	8878      	ldrh	r0, [r7, #2]
 800124a:	79ba      	ldrb	r2, [r7, #6]
 800124c:	79f9      	ldrb	r1, [r7, #7]
 800124e:	883b      	ldrh	r3, [r7, #0]
 8001250:	9300      	str	r3, [sp, #0]
 8001252:	4603      	mov	r3, r0
 8001254:	481e      	ldr	r0, [pc, #120]	; (80012d0 <main+0x13c>)
 8001256:	f003 fb39 	bl	80048cc <WRITE_DATA_Instruct>
	 //SYNC_WRITE_Instruct(&dynamix_buffer,0x1E,0x00,0x010,0x150,0x01,0x220,0x360,0x02,0x030,0x170,0x03,0x220,0x380);
	 Serial_Send(0,&dynamix_buffer,11);
 800125a:	220b      	movs	r2, #11
 800125c:	491c      	ldr	r1, [pc, #112]	; (80012d0 <main+0x13c>)
 800125e:	2000      	movs	r0, #0
 8001260:	f004 fb52 	bl	8005908 <Serial_Send>
	 Serial_Send(1,&dynamix_buffer,11);
 8001264:	220b      	movs	r2, #11
 8001266:	491a      	ldr	r1, [pc, #104]	; (80012d0 <main+0x13c>)
 8001268:	2001      	movs	r0, #1
 800126a:	f004 fb4d 	bl	8005908 <Serial_Send>
	 HAL_Delay(3000);
 800126e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001272:	f000 fd7b 	bl	8001d6c <HAL_Delay>
	 param3=0x20;
 8001276:	2320      	movs	r3, #32
 8001278:	807b      	strh	r3, [r7, #2]
	 param4=0x200;
 800127a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800127e:	803b      	strh	r3, [r7, #0]
	 WRITE_DATA_Instruct(&dynamix_buffer,id,param_address,param3,param4);
 8001280:	8878      	ldrh	r0, [r7, #2]
 8001282:	79ba      	ldrb	r2, [r7, #6]
 8001284:	79f9      	ldrb	r1, [r7, #7]
 8001286:	883b      	ldrh	r3, [r7, #0]
 8001288:	9300      	str	r3, [sp, #0]
 800128a:	4603      	mov	r3, r0
 800128c:	4810      	ldr	r0, [pc, #64]	; (80012d0 <main+0x13c>)
 800128e:	f003 fb1d 	bl	80048cc <WRITE_DATA_Instruct>
	 Serial_Send(0,&dynamix_buffer,11);
 8001292:	220b      	movs	r2, #11
 8001294:	490e      	ldr	r1, [pc, #56]	; (80012d0 <main+0x13c>)
 8001296:	2000      	movs	r0, #0
 8001298:	f004 fb36 	bl	8005908 <Serial_Send>
	 Serial_Send(1,&dynamix_buffer,11);
 800129c:	220b      	movs	r2, #11
 800129e:	490c      	ldr	r1, [pc, #48]	; (80012d0 <main+0x13c>)
 80012a0:	2001      	movs	r0, #1
 80012a2:	f004 fb31 	bl	8005908 <Serial_Send>
	 HAL_Delay(3000);
 80012a6:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80012aa:	f000 fd5f 	bl	8001d6c <HAL_Delay>
	 param3=0x200;
 80012ae:	e7c5      	b.n	800123c <main+0xa8>
 80012b0:	08001975 	.word	0x08001975
 80012b4:	080019e9 	.word	0x080019e9
 80012b8:	080012d5 	.word	0x080012d5
 80012bc:	08005575 	.word	0x08005575
 80012c0:	08001309 	.word	0x08001309
 80012c4:	08001329 	.word	0x08001329
 80012c8:	08009a10 	.word	0x08009a10
 80012cc:	20000304 	.word	0x20000304
 80012d0:	20000258 	.word	0x20000258

080012d4 <Blink>:




void Blink(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
	static uint8_t flag = 1;

	if(flag == 0)
 80012d8:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <Blink+0x30>)
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d107      	bne.n	80012f0 <Blink+0x1c>
	{
		LED_On_Unit(2,LED_ON);
 80012e0:	2100      	movs	r1, #0
 80012e2:	2002      	movs	r0, #2
 80012e4:	f003 fd48 	bl	8004d78 <LED_On_Unit>
 		flag = 1;
 80012e8:	4b06      	ldr	r3, [pc, #24]	; (8001304 <Blink+0x30>)
 80012ea:	2201      	movs	r2, #1
 80012ec:	701a      	strb	r2, [r3, #0]
	{
		LED_On_Unit(2,LED_OFF);

		flag = 0;
	}
}
 80012ee:	e006      	b.n	80012fe <Blink+0x2a>
		LED_On_Unit(2,LED_OFF);
 80012f0:	2101      	movs	r1, #1
 80012f2:	2002      	movs	r0, #2
 80012f4:	f003 fd40 	bl	8004d78 <LED_On_Unit>
		flag = 0;
 80012f8:	4b02      	ldr	r3, [pc, #8]	; (8001304 <Blink+0x30>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	701a      	strb	r2, [r3, #0]
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	20000001 	.word	0x20000001

08001308 <Encoder_Data_Send_Segment>:
	//  
	Segment_Set_Value(u16_count);
}

void Encoder_Data_Send_Segment(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
	//    
	uint16_t encoder_value = QEP_Get();
 800130e:	f003 ffcf 	bl	80052b0 <QEP_Get>
 8001312:	4603      	mov	r3, r0
 8001314:	80fb      	strh	r3, [r7, #6]
	//  
	Segment_Set_Value(encoder_value);
 8001316:	88fb      	ldrh	r3, [r7, #6]
 8001318:	4618      	mov	r0, r3
 800131a:	f004 f91b 	bl	8005554 <Segment_Set_Value>
}
 800131e:	bf00      	nop
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <GPS_Serial_Packet>:
float start_point_x =0;
float start_point_y =0;


void GPS_Serial_Packet(void)
{
 8001328:	b590      	push	{r4, r7, lr}
 800132a:	f2ad 7d24 	subw	sp, sp, #1828	; 0x724
 800132e:	af00      	add	r7, sp, #0
	uint8_t Gindex=0;
 8001330:	2300      	movs	r3, #0
 8001332:	f887 371f 	strb.w	r3, [r7, #1823]	; 0x71f
	//uint8_t Gindex_Save_Point_Dot[3] = {0,};
	//uint8_t dot_index =0;
	uint8_t serial_buffer[SERIAL_BUFFER_SIZE]={0,};
 8001336:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 800133a:	2200      	movs	r2, #0
 800133c:	601a      	str	r2, [r3, #0]
 800133e:	3304      	adds	r3, #4
 8001340:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8001344:	2100      	movs	r1, #0
 8001346:	4618      	mov	r0, r3
 8001348:	f004 fd1a 	bl	8005d80 <memset>
	uint8_t test_buf[20]={0,};
 800134c:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	3304      	adds	r3, #4
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
 800135e:	60da      	str	r2, [r3, #12]
	uint8_t Gps_buffer[60] = {0,};
 8001360:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8001364:	2200      	movs	r2, #0
 8001366:	601a      	str	r2, [r3, #0]
 8001368:	3304      	adds	r3, #4
 800136a:	2238      	movs	r2, #56	; 0x38
 800136c:	2100      	movs	r1, #0
 800136e:	4618      	mov	r0, r3
 8001370:	f004 fd06 	bl	8005d80 <memset>
	uint8_t Latitude_dec[10] ={0,};
 8001374:	f507 7325 	add.w	r3, r7, #660	; 0x294
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	3304      	adds	r3, #4
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	809a      	strh	r2, [r3, #4]
	uint8_t Latitude_decimal[100] = {'0',};
 8001384:	f507 730c 	add.w	r3, r7, #560	; 0x230
 8001388:	2230      	movs	r2, #48	; 0x30
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	3304      	adds	r3, #4
 800138e:	2260      	movs	r2, #96	; 0x60
 8001390:	2100      	movs	r1, #0
 8001392:	4618      	mov	r0, r3
 8001394:	f004 fcf4 	bl	8005d80 <memset>
	uint8_t Hardness_dec[10] ={0,};
 8001398:	f507 7309 	add.w	r3, r7, #548	; 0x224
 800139c:	2200      	movs	r2, #0
 800139e:	601a      	str	r2, [r3, #0]
 80013a0:	3304      	adds	r3, #4
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	809a      	strh	r2, [r3, #4]
	uint8_t Hardness_decimal[100] = {'0',};
 80013a8:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 80013ac:	2230      	movs	r2, #48	; 0x30
 80013ae:	601a      	str	r2, [r3, #0]
 80013b0:	3304      	adds	r3, #4
 80013b2:	2260      	movs	r2, #96	; 0x60
 80013b4:	2100      	movs	r1, #0
 80013b6:	4618      	mov	r0, r3
 80013b8:	f004 fce2 	bl	8005d80 <memset>
	uint8_t GPS_Point_Index[9] ={0,};
 80013bc:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 80013c0:	2200      	movs	r2, #0
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	3304      	adds	r3, #4
 80013c6:	2200      	movs	r2, #0
 80013c8:	601a      	str	r2, [r3, #0]
 80013ca:	711a      	strb	r2, [r3, #4]
	uint8_t Latitude_buffer[10]={0,};
 80013cc:	f507 73d4 	add.w	r3, r7, #424	; 0x1a8
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
 80013d4:	3304      	adds	r3, #4
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	809a      	strh	r2, [r3, #4]
	uint8_t Hardness_buffer[10]={0,};
 80013dc:	f507 73ce 	add.w	r3, r7, #412	; 0x19c
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	3304      	adds	r3, #4
 80013e6:	2200      	movs	r2, #0
 80013e8:	601a      	str	r2, [r3, #0]
 80013ea:	809a      	strh	r2, [r3, #4]
	uint8_t distance_buffer_x[100] ={'0',};
 80013ec:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80013f0:	2230      	movs	r2, #48	; 0x30
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	3304      	adds	r3, #4
 80013f6:	2260      	movs	r2, #96	; 0x60
 80013f8:	2100      	movs	r1, #0
 80013fa:	4618      	mov	r0, r3
 80013fc:	f004 fcc0 	bl	8005d80 <memset>
	uint8_t distance_buffer_y[100] ={'0',};
 8001400:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001404:	2230      	movs	r2, #48	; 0x30
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	3304      	adds	r3, #4
 800140a:	2260      	movs	r2, #96	; 0x60
 800140c:	2100      	movs	r1, #0
 800140e:	4618      	mov	r0, r3
 8001410:	f004 fcb6 	bl	8005d80 <memset>
	//uint8_t Latitude_String;
	//uint8_t Hardness_String;
	uint8_t Hardness_distance_buf[100] = {0,};
 8001414:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001418:	2200      	movs	r2, #0
 800141a:	601a      	str	r2, [r3, #0]
 800141c:	3304      	adds	r3, #4
 800141e:	2260      	movs	r2, #96	; 0x60
 8001420:	2100      	movs	r1, #0
 8001422:	4618      	mov	r0, r3
 8001424:	f004 fcac 	bl	8005d80 <memset>
	uint8_t Latitude_distance_buf[100] = {0,};
 8001428:	f107 030c 	add.w	r3, r7, #12
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	3304      	adds	r3, #4
 8001432:	2260      	movs	r2, #96	; 0x60
 8001434:	2100      	movs	r1, #0
 8001436:	4618      	mov	r0, r3
 8001438:	f004 fca2 	bl	8005d80 <memset>


	float Latitude1=0;
 800143c:	f04f 0300 	mov.w	r3, #0
 8001440:	f8c7 3708 	str.w	r3, [r7, #1800]	; 0x708
	float Hardness1=0;
 8001444:	f04f 0300 	mov.w	r3, #0
 8001448:	f8c7 3704 	str.w	r3, [r7, #1796]	; 0x704
	float Latitude1_dec = 0;
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	f8c7 3700 	str.w	r3, [r7, #1792]	; 0x700
	float Latitude1_decimal = 0;
 8001454:	f04f 0300 	mov.w	r3, #0
 8001458:	f8c7 36fc 	str.w	r3, [r7, #1788]	; 0x6fc
	float Hardness1_dec = 0;
 800145c:	f04f 0300 	mov.w	r3, #0
 8001460:	f8c7 36f8 	str.w	r3, [r7, #1784]	; 0x6f8
	float Hardness1_decimal = 0;
 8001464:	f04f 0300 	mov.w	r3, #0
 8001468:	f8c7 36f4 	str.w	r3, [r7, #1780]	; 0x6f4
	float Latitude2=36.83369; //37.565577
 800146c:	4b84      	ldr	r3, [pc, #528]	; (8001680 <GPS_Serial_Packet+0x358>)
 800146e:	f8c7 36f0 	str.w	r3, [r7, #1776]	; 0x6f0
	float Hardness2=127.18081; //126.978082
 8001472:	4b84      	ldr	r3, [pc, #528]	; (8001684 <GPS_Serial_Packet+0x35c>)
 8001474:	f8c7 36ec 	str.w	r3, [r7, #1772]	; 0x6ec
	float gps_coordinate[2] = {0,};
 8001478:	1d3b      	adds	r3, r7, #4
 800147a:	461a      	mov	r2, r3
 800147c:	2300      	movs	r3, #0
 800147e:	6013      	str	r3, [r2, #0]
 8001480:	6053      	str	r3, [r2, #4]
	double distance1 = 0;
 8001482:	f04f 0200 	mov.w	r2, #0
 8001486:	f04f 0300 	mov.w	r3, #0
 800148a:	f507 61dc 	add.w	r1, r7, #1760	; 0x6e0
 800148e:	e9c1 2300 	strd	r2, r3, [r1]
	float Hardness_distance=0;
 8001492:	f04f 0300 	mov.w	r3, #0
 8001496:	f8c7 36dc 	str.w	r3, [r7, #1756]	; 0x6dc
	float Latitude_distance=0;
 800149a:	f04f 0300 	mov.w	r3, #0
 800149e:	f8c7 36d8 	str.w	r3, [r7, #1752]	; 0x6d8
	float move_distance_x =0;
 80014a2:	f04f 0300 	mov.w	r3, #0
 80014a6:	f8c7 3718 	str.w	r3, [r7, #1816]	; 0x718
	float move_distance_y =0;
 80014aa:	f04f 0300 	mov.w	r3, #0
 80014ae:	f8c7 3714 	str.w	r3, [r7, #1812]	; 0x714

	if(GPS_Rx1_Flag ==1 && GPS_Rx1_Flag1==1)
 80014b2:	4b75      	ldr	r3, [pc, #468]	; (8001688 <GPS_Serial_Packet+0x360>)
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	f040 8243 	bne.w	8001942 <GPS_Serial_Packet+0x61a>
 80014bc:	4b73      	ldr	r3, [pc, #460]	; (800168c <GPS_Serial_Packet+0x364>)
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	f040 823e 	bne.w	8001942 <GPS_Serial_Packet+0x61a>
	{
		for(uint8_t i = 0; i<strlen(Rx1_Array);i++)
 80014c6:	2300      	movs	r3, #0
 80014c8:	f887 3713 	strb.w	r3, [r7, #1811]	; 0x713
 80014cc:	e00d      	b.n	80014ea <GPS_Serial_Packet+0x1c2>
		{
			serial_buffer[i] = Rx1_Array[i];
 80014ce:	f897 2713 	ldrb.w	r2, [r7, #1811]	; 0x713
 80014d2:	f897 3713 	ldrb.w	r3, [r7, #1811]	; 0x713
 80014d6:	496e      	ldr	r1, [pc, #440]	; (8001690 <GPS_Serial_Packet+0x368>)
 80014d8:	5c89      	ldrb	r1, [r1, r2]
 80014da:	f507 723c 	add.w	r2, r7, #752	; 0x2f0
 80014de:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i<strlen(Rx1_Array);i++)
 80014e0:	f897 3713 	ldrb.w	r3, [r7, #1811]	; 0x713
 80014e4:	3301      	adds	r3, #1
 80014e6:	f887 3713 	strb.w	r3, [r7, #1811]	; 0x713
 80014ea:	f897 4713 	ldrb.w	r4, [r7, #1811]	; 0x713
 80014ee:	4868      	ldr	r0, [pc, #416]	; (8001690 <GPS_Serial_Packet+0x368>)
 80014f0:	f7fe fe2e 	bl	8000150 <strlen>
 80014f4:	4603      	mov	r3, r0
 80014f6:	429c      	cmp	r4, r3
 80014f8:	d3e9      	bcc.n	80014ce <GPS_Serial_Packet+0x1a6>
		}
		Checksum_GPS(serial_buffer, GPS_Point_Index);
 80014fa:	f507 72da 	add.w	r2, r7, #436	; 0x1b4
 80014fe:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 8001502:	4611      	mov	r1, r2
 8001504:	4618      	mov	r0, r3
 8001506:	f003 fb2a 	bl	8004b5e <Checksum_GPS>
		if(serial_buffer[GPS_Point_Index[1]] == 'V')
 800150a:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 800150e:	785b      	ldrb	r3, [r3, #1]
 8001510:	461a      	mov	r2, r3
 8001512:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 8001516:	5c9b      	ldrb	r3, [r3, r2]
 8001518:	2b56      	cmp	r3, #86	; 0x56
 800151a:	d105      	bne.n	8001528 <GPS_Serial_Packet+0x200>
		{
			Serial_Send(0,"not_real_data\n",15);
 800151c:	220f      	movs	r2, #15
 800151e:	495d      	ldr	r1, [pc, #372]	; (8001694 <GPS_Serial_Packet+0x36c>)
 8001520:	2000      	movs	r0, #0
 8001522:	f004 f9f1 	bl	8005908 <Serial_Send>
 8001526:	e206      	b.n	8001936 <GPS_Serial_Packet+0x60e>
		}
		else if(serial_buffer[GPS_Point_Index[1]] == 'A')
 8001528:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 800152c:	785b      	ldrb	r3, [r3, #1]
 800152e:	461a      	mov	r2, r3
 8001530:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 8001534:	5c9b      	ldrb	r3, [r3, r2]
 8001536:	2b41      	cmp	r3, #65	; 0x41
 8001538:	f040 81fd 	bne.w	8001936 <GPS_Serial_Packet+0x60e>
		{
			serial_flag =1;
 800153c:	4b56      	ldr	r3, [pc, #344]	; (8001698 <GPS_Serial_Packet+0x370>)
 800153e:	2201      	movs	r2, #1
 8001540:	701a      	strb	r2, [r3, #0]
			if(serial_buffer[GPS_Point_Index[4]] == 'N')
 8001542:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8001546:	791b      	ldrb	r3, [r3, #4]
 8001548:	461a      	mov	r2, r3
 800154a:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 800154e:	5c9b      	ldrb	r3, [r3, r2]
 8001550:	2b4e      	cmp	r3, #78	; 0x4e
 8001552:	d150      	bne.n	80015f6 <GPS_Serial_Packet+0x2ce>
			{
				for(uint8_t i= GPS_Point_Index[2]+1 ;i<GPS_Point_Index[3]; i++ )
 8001554:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8001558:	789b      	ldrb	r3, [r3, #2]
 800155a:	3301      	adds	r3, #1
 800155c:	f887 3712 	strb.w	r3, [r7, #1810]	; 0x712
 8001560:	e012      	b.n	8001588 <GPS_Serial_Packet+0x260>
				{
					Gps_buffer[Gindex++] = serial_buffer[i];
 8001562:	f897 2712 	ldrb.w	r2, [r7, #1810]	; 0x712
 8001566:	f897 371f 	ldrb.w	r3, [r7, #1823]	; 0x71f
 800156a:	1c59      	adds	r1, r3, #1
 800156c:	f887 171f 	strb.w	r1, [r7, #1823]	; 0x71f
 8001570:	4619      	mov	r1, r3
 8001572:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 8001576:	5c9a      	ldrb	r2, [r3, r2]
 8001578:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 800157c:	545a      	strb	r2, [r3, r1]
				for(uint8_t i= GPS_Point_Index[2]+1 ;i<GPS_Point_Index[3]; i++ )
 800157e:	f897 3712 	ldrb.w	r3, [r7, #1810]	; 0x712
 8001582:	3301      	adds	r3, #1
 8001584:	f887 3712 	strb.w	r3, [r7, #1810]	; 0x712
 8001588:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 800158c:	78db      	ldrb	r3, [r3, #3]
 800158e:	f897 2712 	ldrb.w	r2, [r7, #1810]	; 0x712
 8001592:	429a      	cmp	r2, r3
 8001594:	d3e5      	bcc.n	8001562 <GPS_Serial_Packet+0x23a>
				}
				for(uint8_t j =0; j<Gindex; j++)
 8001596:	2300      	movs	r3, #0
 8001598:	f887 3711 	strb.w	r3, [r7, #1809]	; 0x711
 800159c:	e022      	b.n	80015e4 <GPS_Serial_Packet+0x2bc>
				{
					if(j == 0 || j == 1)
 800159e:	f897 3711 	ldrb.w	r3, [r7, #1809]	; 0x711
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d003      	beq.n	80015ae <GPS_Serial_Packet+0x286>
 80015a6:	f897 3711 	ldrb.w	r3, [r7, #1809]	; 0x711
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d10a      	bne.n	80015c4 <GPS_Serial_Packet+0x29c>
					Latitude_dec[j] = Gps_buffer[j];
 80015ae:	f897 2711 	ldrb.w	r2, [r7, #1809]	; 0x711
 80015b2:	f897 3711 	ldrb.w	r3, [r7, #1809]	; 0x711
 80015b6:	f507 7128 	add.w	r1, r7, #672	; 0x2a0
 80015ba:	5c89      	ldrb	r1, [r1, r2]
 80015bc:	f507 7225 	add.w	r2, r7, #660	; 0x294
 80015c0:	54d1      	strb	r1, [r2, r3]
 80015c2:	e00a      	b.n	80015da <GPS_Serial_Packet+0x2b2>
					else
					Latitude_decimal[j-2] = Gps_buffer[j];
 80015c4:	f897 2711 	ldrb.w	r2, [r7, #1809]	; 0x711
 80015c8:	f897 3711 	ldrb.w	r3, [r7, #1809]	; 0x711
 80015cc:	3b02      	subs	r3, #2
 80015ce:	f507 7128 	add.w	r1, r7, #672	; 0x2a0
 80015d2:	5c89      	ldrb	r1, [r1, r2]
 80015d4:	f507 720c 	add.w	r2, r7, #560	; 0x230
 80015d8:	54d1      	strb	r1, [r2, r3]
				for(uint8_t j =0; j<Gindex; j++)
 80015da:	f897 3711 	ldrb.w	r3, [r7, #1809]	; 0x711
 80015de:	3301      	adds	r3, #1
 80015e0:	f887 3711 	strb.w	r3, [r7, #1809]	; 0x711
 80015e4:	f897 2711 	ldrb.w	r2, [r7, #1809]	; 0x711
 80015e8:	f897 371f 	ldrb.w	r3, [r7, #1823]	; 0x71f
 80015ec:	429a      	cmp	r2, r3
 80015ee:	d3d6      	bcc.n	800159e <GPS_Serial_Packet+0x276>
				}
				Gindex =0;
 80015f0:	2300      	movs	r3, #0
 80015f2:	f887 371f 	strb.w	r3, [r7, #1823]	; 0x71f


			}
			if(serial_buffer[GPS_Point_Index[7]]=='E')
 80015f6:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 80015fa:	79db      	ldrb	r3, [r3, #7]
 80015fc:	461a      	mov	r2, r3
 80015fe:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 8001602:	5c9b      	ldrb	r3, [r3, r2]
 8001604:	2b45      	cmp	r3, #69	; 0x45
 8001606:	d162      	bne.n	80016ce <GPS_Serial_Packet+0x3a6>
			{
				for(uint8_t i= GPS_Point_Index[5]+1 ;i<GPS_Point_Index[6]; i++ )
 8001608:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 800160c:	795b      	ldrb	r3, [r3, #5]
 800160e:	3301      	adds	r3, #1
 8001610:	f887 3710 	strb.w	r3, [r7, #1808]	; 0x710
 8001614:	e012      	b.n	800163c <GPS_Serial_Packet+0x314>
				{
					Gps_buffer[Gindex++] = serial_buffer[i];
 8001616:	f897 2710 	ldrb.w	r2, [r7, #1808]	; 0x710
 800161a:	f897 371f 	ldrb.w	r3, [r7, #1823]	; 0x71f
 800161e:	1c59      	adds	r1, r3, #1
 8001620:	f887 171f 	strb.w	r1, [r7, #1823]	; 0x71f
 8001624:	4619      	mov	r1, r3
 8001626:	f507 733c 	add.w	r3, r7, #752	; 0x2f0
 800162a:	5c9a      	ldrb	r2, [r3, r2]
 800162c:	f507 7328 	add.w	r3, r7, #672	; 0x2a0
 8001630:	545a      	strb	r2, [r3, r1]
				for(uint8_t i= GPS_Point_Index[5]+1 ;i<GPS_Point_Index[6]; i++ )
 8001632:	f897 3710 	ldrb.w	r3, [r7, #1808]	; 0x710
 8001636:	3301      	adds	r3, #1
 8001638:	f887 3710 	strb.w	r3, [r7, #1808]	; 0x710
 800163c:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8001640:	799b      	ldrb	r3, [r3, #6]
 8001642:	f897 2710 	ldrb.w	r2, [r7, #1808]	; 0x710
 8001646:	429a      	cmp	r2, r3
 8001648:	d3e5      	bcc.n	8001616 <GPS_Serial_Packet+0x2ee>
				}
				for(uint8_t j =0;j<Gindex; j++)
 800164a:	2300      	movs	r3, #0
 800164c:	f887 370f 	strb.w	r3, [r7, #1807]	; 0x70f
 8001650:	e034      	b.n	80016bc <GPS_Serial_Packet+0x394>
				{
					if(j == 0 || j == 1 || j ==2)
 8001652:	f897 370f 	ldrb.w	r3, [r7, #1807]	; 0x70f
 8001656:	2b00      	cmp	r3, #0
 8001658:	d007      	beq.n	800166a <GPS_Serial_Packet+0x342>
 800165a:	f897 370f 	ldrb.w	r3, [r7, #1807]	; 0x70f
 800165e:	2b01      	cmp	r3, #1
 8001660:	d003      	beq.n	800166a <GPS_Serial_Packet+0x342>
 8001662:	f897 370f 	ldrb.w	r3, [r7, #1807]	; 0x70f
 8001666:	2b02      	cmp	r3, #2
 8001668:	d118      	bne.n	800169c <GPS_Serial_Packet+0x374>
					Hardness_dec[j] = Gps_buffer[j];
 800166a:	f897 270f 	ldrb.w	r2, [r7, #1807]	; 0x70f
 800166e:	f897 370f 	ldrb.w	r3, [r7, #1807]	; 0x70f
 8001672:	f507 7128 	add.w	r1, r7, #672	; 0x2a0
 8001676:	5c89      	ldrb	r1, [r1, r2]
 8001678:	f507 7209 	add.w	r2, r7, #548	; 0x224
 800167c:	54d1      	strb	r1, [r2, r3]
 800167e:	e018      	b.n	80016b2 <GPS_Serial_Packet+0x38a>
 8001680:	421355b3 	.word	0x421355b3
 8001684:	42fe5c93 	.word	0x42fe5c93
 8001688:	20000256 	.word	0x20000256
 800168c:	20000257 	.word	0x20000257
 8001690:	20000890 	.word	0x20000890
 8001694:	08009a1c 	.word	0x08009a1c
 8001698:	20000259 	.word	0x20000259
					else
					Hardness_decimal[j-3] = Gps_buffer[j];
 800169c:	f897 270f 	ldrb.w	r2, [r7, #1807]	; 0x70f
 80016a0:	f897 370f 	ldrb.w	r3, [r7, #1807]	; 0x70f
 80016a4:	3b03      	subs	r3, #3
 80016a6:	f507 7128 	add.w	r1, r7, #672	; 0x2a0
 80016aa:	5c89      	ldrb	r1, [r1, r2]
 80016ac:	f507 72e0 	add.w	r2, r7, #448	; 0x1c0
 80016b0:	54d1      	strb	r1, [r2, r3]
				for(uint8_t j =0;j<Gindex; j++)
 80016b2:	f897 370f 	ldrb.w	r3, [r7, #1807]	; 0x70f
 80016b6:	3301      	adds	r3, #1
 80016b8:	f887 370f 	strb.w	r3, [r7, #1807]	; 0x70f
 80016bc:	f897 270f 	ldrb.w	r2, [r7, #1807]	; 0x70f
 80016c0:	f897 371f 	ldrb.w	r3, [r7, #1823]	; 0x71f
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d3c4      	bcc.n	8001652 <GPS_Serial_Packet+0x32a>
				}
				Gindex =0;
 80016c8:	2300      	movs	r3, #0
 80016ca:	f887 371f 	strb.w	r3, [r7, #1823]	; 0x71f

			}


		//Serial_Send(0,Latitude_decimal,15);
		Latitude1_dec = atof(Latitude_dec);
 80016ce:	f507 7325 	add.w	r3, r7, #660	; 0x294
 80016d2:	4618      	mov	r0, r3
 80016d4:	f004 faf3 	bl	8005cbe <atof>
 80016d8:	4602      	mov	r2, r0
 80016da:	460b      	mov	r3, r1
 80016dc:	4610      	mov	r0, r2
 80016de:	4619      	mov	r1, r3
 80016e0:	f7ff f9dc 	bl	8000a9c <__aeabi_d2f>
 80016e4:	4603      	mov	r3, r0
 80016e6:	f8c7 3700 	str.w	r3, [r7, #1792]	; 0x700
		Latitude1_decimal = atof(Latitude_decimal);
 80016ea:	f507 730c 	add.w	r3, r7, #560	; 0x230
 80016ee:	4618      	mov	r0, r3
 80016f0:	f004 fae5 	bl	8005cbe <atof>
 80016f4:	4602      	mov	r2, r0
 80016f6:	460b      	mov	r3, r1
 80016f8:	4610      	mov	r0, r2
 80016fa:	4619      	mov	r1, r3
 80016fc:	f7ff f9ce 	bl	8000a9c <__aeabi_d2f>
 8001700:	4603      	mov	r3, r0
 8001702:	f8c7 36fc 	str.w	r3, [r7, #1788]	; 0x6fc
		//Serial_Send(0,Hardness_decimal,15);
		Hardness1_dec = atof(Hardness_dec);
 8001706:	f507 7309 	add.w	r3, r7, #548	; 0x224
 800170a:	4618      	mov	r0, r3
 800170c:	f004 fad7 	bl	8005cbe <atof>
 8001710:	4602      	mov	r2, r0
 8001712:	460b      	mov	r3, r1
 8001714:	4610      	mov	r0, r2
 8001716:	4619      	mov	r1, r3
 8001718:	f7ff f9c0 	bl	8000a9c <__aeabi_d2f>
 800171c:	4603      	mov	r3, r0
 800171e:	f8c7 36f8 	str.w	r3, [r7, #1784]	; 0x6f8
		Hardness1_decimal = atof(Hardness_decimal);
 8001722:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8001726:	4618      	mov	r0, r3
 8001728:	f004 fac9 	bl	8005cbe <atof>
 800172c:	4602      	mov	r2, r0
 800172e:	460b      	mov	r3, r1
 8001730:	4610      	mov	r0, r2
 8001732:	4619      	mov	r1, r3
 8001734:	f7ff f9b2 	bl	8000a9c <__aeabi_d2f>
 8001738:	4603      	mov	r3, r0
 800173a:	f8c7 36f4 	str.w	r3, [r7, #1780]	; 0x6f4
		gcvt(Latitude1_decimal,15,test_buf);
 800173e:	f8d7 06fc 	ldr.w	r0, [r7, #1788]	; 0x6fc
 8001742:	f7fe fe71 	bl	8000428 <__aeabi_f2d>
 8001746:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 800174a:	220f      	movs	r2, #15
 800174c:	f004 faba 	bl	8005cc4 <gcvt>
		gcvt(Hardness1_decimal,15,test_buf);
 8001750:	f8d7 06f4 	ldr.w	r0, [r7, #1780]	; 0x6f4
 8001754:	f7fe fe68 	bl	8000428 <__aeabi_f2d>
 8001758:	f507 7337 	add.w	r3, r7, #732	; 0x2dc
 800175c:	220f      	movs	r2, #15
 800175e:	f004 fab1 	bl	8005cc4 <gcvt>
		Latitude1_decimal = Latitude1_decimal /60.0;
 8001762:	497a      	ldr	r1, [pc, #488]	; (800194c <GPS_Serial_Packet+0x624>)
 8001764:	f8d7 06fc 	ldr.w	r0, [r7, #1788]	; 0x6fc
 8001768:	f7ff fbaa 	bl	8000ec0 <__aeabi_fdiv>
 800176c:	4603      	mov	r3, r0
 800176e:	f8c7 36fc 	str.w	r3, [r7, #1788]	; 0x6fc
		Latitude1 = Latitude1_dec + Latitude1_decimal;
 8001772:	f8d7 16fc 	ldr.w	r1, [r7, #1788]	; 0x6fc
 8001776:	f8d7 0700 	ldr.w	r0, [r7, #1792]	; 0x700
 800177a:	f7ff f9e5 	bl	8000b48 <__addsf3>
 800177e:	4603      	mov	r3, r0
 8001780:	f8c7 3708 	str.w	r3, [r7, #1800]	; 0x708
		Hardness1_decimal =Hardness1_decimal /60.0;
 8001784:	4971      	ldr	r1, [pc, #452]	; (800194c <GPS_Serial_Packet+0x624>)
 8001786:	f8d7 06f4 	ldr.w	r0, [r7, #1780]	; 0x6f4
 800178a:	f7ff fb99 	bl	8000ec0 <__aeabi_fdiv>
 800178e:	4603      	mov	r3, r0
 8001790:	f8c7 36f4 	str.w	r3, [r7, #1780]	; 0x6f4
		Hardness1 = Hardness1_dec + Hardness1_decimal;
 8001794:	f8d7 16f4 	ldr.w	r1, [r7, #1780]	; 0x6f4
 8001798:	f8d7 06f8 	ldr.w	r0, [r7, #1784]	; 0x6f8
 800179c:	f7ff f9d4 	bl	8000b48 <__addsf3>
 80017a0:	4603      	mov	r3, r0
 80017a2:	f8c7 3704 	str.w	r3, [r7, #1796]	; 0x704
		Latitude_distance = Gps_Latitude_Distance_Cal(Latitude1,Latitude2);
 80017a6:	f8d7 16f0 	ldr.w	r1, [r7, #1776]	; 0x6f0
 80017aa:	f8d7 0708 	ldr.w	r0, [r7, #1800]	; 0x708
 80017ae:	f003 fa4f 	bl	8004c50 <Gps_Latitude_Distance_Cal>
 80017b2:	f8c7 06d8 	str.w	r0, [r7, #1752]	; 0x6d8
		Hardness_distance = Gps_Hardness_Distance_Cal(Hardness1,Hardness2);
 80017b6:	f8d7 16ec 	ldr.w	r1, [r7, #1772]	; 0x6ec
 80017ba:	f8d7 0704 	ldr.w	r0, [r7, #1796]	; 0x704
 80017be:	f003 fa77 	bl	8004cb0 <Gps_Hardness_Distance_Cal>
 80017c2:	f8c7 06dc 	str.w	r0, [r7, #1756]	; 0x6dc


		if(point_flag != 2)
 80017c6:	4b62      	ldr	r3, [pc, #392]	; (8001950 <GPS_Serial_Packet+0x628>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b02      	cmp	r3, #2
 80017cc:	d011      	beq.n	80017f2 <GPS_Serial_Packet+0x4ca>
		{

			move_distance_x = Gps_Latitude_Distance_Cal(start_point_x, Latitude1);
 80017ce:	4b61      	ldr	r3, [pc, #388]	; (8001954 <GPS_Serial_Packet+0x62c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f8d7 1708 	ldr.w	r1, [r7, #1800]	; 0x708
 80017d6:	4618      	mov	r0, r3
 80017d8:	f003 fa3a 	bl	8004c50 <Gps_Latitude_Distance_Cal>
 80017dc:	f8c7 0718 	str.w	r0, [r7, #1816]	; 0x718
			move_distance_y = Gps_Hardness_Distance_Cal(start_point_y, Hardness1);
 80017e0:	4b5d      	ldr	r3, [pc, #372]	; (8001958 <GPS_Serial_Packet+0x630>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f8d7 1704 	ldr.w	r1, [r7, #1796]	; 0x704
 80017e8:	4618      	mov	r0, r3
 80017ea:	f003 fa61 	bl	8004cb0 <Gps_Hardness_Distance_Cal>
 80017ee:	f8c7 0714 	str.w	r0, [r7, #1812]	; 0x714
		}

		if((point_flag ==2))
 80017f2:	4b57      	ldr	r3, [pc, #348]	; (8001950 <GPS_Serial_Packet+0x628>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d14f      	bne.n	800189a <GPS_Serial_Packet+0x572>
		{
			for(uint8_t i=0 ; i<100; i++)
 80017fa:	2300      	movs	r3, #0
 80017fc:	f887 370e 	strb.w	r3, [r7, #1806]	; 0x70e
 8001800:	e010      	b.n	8001824 <GPS_Serial_Packet+0x4fc>
			{
				distance_buffer_x[i] = '0';
 8001802:	f897 370e 	ldrb.w	r3, [r7, #1806]	; 0x70e
 8001806:	f507 729c 	add.w	r2, r7, #312	; 0x138
 800180a:	2130      	movs	r1, #48	; 0x30
 800180c:	54d1      	strb	r1, [r2, r3]
				distance_buffer_y[i] = '0';
 800180e:	f897 370e 	ldrb.w	r3, [r7, #1806]	; 0x70e
 8001812:	f107 02d4 	add.w	r2, r7, #212	; 0xd4
 8001816:	2130      	movs	r1, #48	; 0x30
 8001818:	54d1      	strb	r1, [r2, r3]
			for(uint8_t i=0 ; i<100; i++)
 800181a:	f897 370e 	ldrb.w	r3, [r7, #1806]	; 0x70e
 800181e:	3301      	adds	r3, #1
 8001820:	f887 370e 	strb.w	r3, [r7, #1806]	; 0x70e
 8001824:	f897 370e 	ldrb.w	r3, [r7, #1806]	; 0x70e
 8001828:	2b63      	cmp	r3, #99	; 0x63
 800182a:	d9ea      	bls.n	8001802 <GPS_Serial_Packet+0x4da>
			}
			start_point_x = Latitude1;
 800182c:	4a49      	ldr	r2, [pc, #292]	; (8001954 <GPS_Serial_Packet+0x62c>)
 800182e:	f8d7 3708 	ldr.w	r3, [r7, #1800]	; 0x708
 8001832:	6013      	str	r3, [r2, #0]
			start_point_y = Hardness1;
 8001834:	4a48      	ldr	r2, [pc, #288]	; (8001958 <GPS_Serial_Packet+0x630>)
 8001836:	f8d7 3704 	ldr.w	r3, [r7, #1796]	; 0x704
 800183a:	6013      	str	r3, [r2, #0]
			gcvt(start_point_x,15,distance_buffer_x);
 800183c:	4b45      	ldr	r3, [pc, #276]	; (8001954 <GPS_Serial_Packet+0x62c>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4618      	mov	r0, r3
 8001842:	f7fe fdf1 	bl	8000428 <__aeabi_f2d>
 8001846:	f507 739c 	add.w	r3, r7, #312	; 0x138
 800184a:	220f      	movs	r2, #15
 800184c:	f004 fa3a 	bl	8005cc4 <gcvt>
			gcvt(start_point_y,15,distance_buffer_y);
 8001850:	4b41      	ldr	r3, [pc, #260]	; (8001958 <GPS_Serial_Packet+0x630>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4618      	mov	r0, r3
 8001856:	f7fe fde7 	bl	8000428 <__aeabi_f2d>
 800185a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800185e:	220f      	movs	r2, #15
 8001860:	f004 fa30 	bl	8005cc4 <gcvt>
			Serial_Send(1,"x0\n",4);
 8001864:	2204      	movs	r2, #4
 8001866:	493d      	ldr	r1, [pc, #244]	; (800195c <GPS_Serial_Packet+0x634>)
 8001868:	2001      	movs	r0, #1
 800186a:	f004 f84d 	bl	8005908 <Serial_Send>
			Serial_Send(1,distance_buffer_x,15);
 800186e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8001872:	220f      	movs	r2, #15
 8001874:	4619      	mov	r1, r3
 8001876:	2001      	movs	r0, #1
 8001878:	f004 f846 	bl	8005908 <Serial_Send>
			Serial_Send(1,"y0\n",4);
 800187c:	2204      	movs	r2, #4
 800187e:	4938      	ldr	r1, [pc, #224]	; (8001960 <GPS_Serial_Packet+0x638>)
 8001880:	2001      	movs	r0, #1
 8001882:	f004 f841 	bl	8005908 <Serial_Send>
			Serial_Send(1,distance_buffer_y,15);
 8001886:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800188a:	220f      	movs	r2, #15
 800188c:	4619      	mov	r1, r3
 800188e:	2001      	movs	r0, #1
 8001890:	f004 f83a 	bl	8005908 <Serial_Send>
			point_flag =0;
 8001894:	4b2e      	ldr	r3, [pc, #184]	; (8001950 <GPS_Serial_Packet+0x628>)
 8001896:	2200      	movs	r2, #0
 8001898:	701a      	strb	r2, [r3, #0]
		}
		if((move_distance_x !=0 && move_distance_y != 0))
 800189a:	f04f 0100 	mov.w	r1, #0
 800189e:	f8d7 0718 	ldr.w	r0, [r7, #1816]	; 0x718
 80018a2:	f7ff fbed 	bl	8001080 <__aeabi_fcmpeq>
 80018a6:	4603      	mov	r3, r0
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d132      	bne.n	8001912 <GPS_Serial_Packet+0x5ea>
 80018ac:	f04f 0100 	mov.w	r1, #0
 80018b0:	f8d7 0714 	ldr.w	r0, [r7, #1812]	; 0x714
 80018b4:	f7ff fbe4 	bl	8001080 <__aeabi_fcmpeq>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d129      	bne.n	8001912 <GPS_Serial_Packet+0x5ea>
		{
			gcvt(move_distance_x,15,distance_buffer_x);
 80018be:	f8d7 0718 	ldr.w	r0, [r7, #1816]	; 0x718
 80018c2:	f7fe fdb1 	bl	8000428 <__aeabi_f2d>
 80018c6:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80018ca:	220f      	movs	r2, #15
 80018cc:	f004 f9fa 	bl	8005cc4 <gcvt>
			gcvt(move_distance_y,15,distance_buffer_y);
 80018d0:	f8d7 0714 	ldr.w	r0, [r7, #1812]	; 0x714
 80018d4:	f7fe fda8 	bl	8000428 <__aeabi_f2d>
 80018d8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80018dc:	220f      	movs	r2, #15
 80018de:	f004 f9f1 	bl	8005cc4 <gcvt>
			Serial_Send(1,"x1\n",4);
 80018e2:	2204      	movs	r2, #4
 80018e4:	491f      	ldr	r1, [pc, #124]	; (8001964 <GPS_Serial_Packet+0x63c>)
 80018e6:	2001      	movs	r0, #1
 80018e8:	f004 f80e 	bl	8005908 <Serial_Send>
			Serial_Send(1,distance_buffer_x,15);
 80018ec:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80018f0:	220f      	movs	r2, #15
 80018f2:	4619      	mov	r1, r3
 80018f4:	2001      	movs	r0, #1
 80018f6:	f004 f807 	bl	8005908 <Serial_Send>
			Serial_Send(1,"y1\n",4);
 80018fa:	2204      	movs	r2, #4
 80018fc:	491a      	ldr	r1, [pc, #104]	; (8001968 <GPS_Serial_Packet+0x640>)
 80018fe:	2001      	movs	r0, #1
 8001900:	f004 f802 	bl	8005908 <Serial_Send>
			Serial_Send(1,distance_buffer_y,15);
 8001904:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001908:	220f      	movs	r2, #15
 800190a:	4619      	mov	r1, r3
 800190c:	2001      	movs	r0, #1
 800190e:	f003 fffb 	bl	8005908 <Serial_Send>

		}
		gcvt(Latitude_distance,15,Latitude_distance_buf);
 8001912:	f8d7 06d8 	ldr.w	r0, [r7, #1752]	; 0x6d8
 8001916:	f7fe fd87 	bl	8000428 <__aeabi_f2d>
 800191a:	f107 030c 	add.w	r3, r7, #12
 800191e:	220f      	movs	r2, #15
 8001920:	f004 f9d0 	bl	8005cc4 <gcvt>
		gcvt(Hardness_distance,15,Hardness_distance_buf);
 8001924:	f8d7 06dc 	ldr.w	r0, [r7, #1756]	; 0x6dc
 8001928:	f7fe fd7e 	bl	8000428 <__aeabi_f2d>
 800192c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001930:	220f      	movs	r2, #15
 8001932:	f004 f9c7 	bl	8005cc4 <gcvt>
		}
		//Serial_Send(1,serial_buffer,60);
		GPS_Rx1_Flag = 0;
 8001936:	4b0d      	ldr	r3, [pc, #52]	; (800196c <GPS_Serial_Packet+0x644>)
 8001938:	2200      	movs	r2, #0
 800193a:	701a      	strb	r2, [r3, #0]
		GPS_Rx1_Flag1 = 0;
 800193c:	4b0c      	ldr	r3, [pc, #48]	; (8001970 <GPS_Serial_Packet+0x648>)
 800193e:	2200      	movs	r2, #0
 8001940:	701a      	strb	r2, [r3, #0]

	}
}
 8001942:	bf00      	nop
 8001944:	f207 7724 	addw	r7, r7, #1828	; 0x724
 8001948:	46bd      	mov	sp, r7
 800194a:	bd90      	pop	{r4, r7, pc}
 800194c:	42700000 	.word	0x42700000
 8001950:	20000000 	.word	0x20000000
 8001954:	2000025c 	.word	0x2000025c
 8001958:	20000260 	.word	0x20000260
 800195c:	08009a2c 	.word	0x08009a2c
 8001960:	08009a30 	.word	0x08009a30
 8001964:	08009a34 	.word	0x08009a34
 8001968:	08009a38 	.word	0x08009a38
 800196c:	20000256 	.word	0x20000256
 8001970:	20000257 	.word	0x20000257

08001974 <Serial_callback>:
	Serial_Send(1,Rx1_Array,40);
}


void Serial_callback(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
	static uint8_t packet_count =0;
	//    
	  if(Rx1_Index  == SERIAL_BUFFER_SIZE)
		  Rx1_Index =0; //  
	  //       
	  uint8_t get_char =  Serial_Data_GET(0);
 800197a:	2000      	movs	r0, #0
 800197c:	f003 ff96 	bl	80058ac <Serial_Data_GET>
 8001980:	4603      	mov	r3, r0
 8001982:	71fb      	strb	r3, [r7, #7]
	  if(get_char == '$')
 8001984:	79fb      	ldrb	r3, [r7, #7]
 8001986:	2b24      	cmp	r3, #36	; 0x24
 8001988:	d108      	bne.n	800199c <Serial_callback+0x28>
	  {
		  Rx1_Index = 0;
 800198a:	4b12      	ldr	r3, [pc, #72]	; (80019d4 <Serial_callback+0x60>)
 800198c:	2200      	movs	r2, #0
 800198e:	701a      	strb	r2, [r3, #0]
		  GPS_Rx1_Flag = 1;
 8001990:	4b11      	ldr	r3, [pc, #68]	; (80019d8 <Serial_callback+0x64>)
 8001992:	2201      	movs	r2, #1
 8001994:	701a      	strb	r2, [r3, #0]
		  packet_count =0;
 8001996:	4b11      	ldr	r3, [pc, #68]	; (80019dc <Serial_callback+0x68>)
 8001998:	2200      	movs	r2, #0
 800199a:	701a      	strb	r2, [r3, #0]
	  }
	  if(get_char =='*')
 800199c:	79fb      	ldrb	r3, [r7, #7]
 800199e:	2b2a      	cmp	r3, #42	; 0x2a
 80019a0:	d105      	bne.n	80019ae <Serial_callback+0x3a>
	  {
		 GPS_Rx1_Flag1 = 1;
 80019a2:	4b0f      	ldr	r3, [pc, #60]	; (80019e0 <Serial_callback+0x6c>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	701a      	strb	r2, [r3, #0]
		 packet_count=2;
 80019a8:	4b0c      	ldr	r3, [pc, #48]	; (80019dc <Serial_callback+0x68>)
 80019aa:	2202      	movs	r2, #2
 80019ac:	701a      	strb	r2, [r3, #0]
	  }
	  if(packet_count != 2)
 80019ae:	4b0b      	ldr	r3, [pc, #44]	; (80019dc <Serial_callback+0x68>)
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	2b02      	cmp	r3, #2
 80019b4:	d009      	beq.n	80019ca <Serial_callback+0x56>
	  {
		  Rx1_Array[Rx1_Index++] = get_char;
 80019b6:	4b07      	ldr	r3, [pc, #28]	; (80019d4 <Serial_callback+0x60>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	1c5a      	adds	r2, r3, #1
 80019bc:	b2d1      	uxtb	r1, r2
 80019be:	4a05      	ldr	r2, [pc, #20]	; (80019d4 <Serial_callback+0x60>)
 80019c0:	7011      	strb	r1, [r2, #0]
 80019c2:	4619      	mov	r1, r3
 80019c4:	4a07      	ldr	r2, [pc, #28]	; (80019e4 <Serial_callback+0x70>)
 80019c6:	79fb      	ldrb	r3, [r7, #7]
 80019c8:	5453      	strb	r3, [r2, r1]
	  }
	  //Rx1_Array[Rx1_Index++] = get_char;
	  //Rx2_Array[Rx1_Index++] = get_char;
}
 80019ca:	bf00      	nop
 80019cc:	3708      	adds	r7, #8
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	20000254 	.word	0x20000254
 80019d8:	20000256 	.word	0x20000256
 80019dc:	20000264 	.word	0x20000264
 80019e0:	20000257 	.word	0x20000257
 80019e4:	20000890 	.word	0x20000890

080019e8 <Serial_callback2>:

void Serial_callback2(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0
	//    
	  if(Rx2_Index  == SERIAL_BUFFER_SIZE)
		  Rx2_Index =0; //  
	  //       
	  uint8_t get_char =  Serial_Data_GET(1);
 80019ee:	2001      	movs	r0, #1
 80019f0:	f003 ff5c 	bl	80058ac <Serial_Data_GET>
 80019f4:	4603      	mov	r3, r0
 80019f6:	71fb      	strb	r3, [r7, #7]
	  /*if(get_char == '$')
	  {
		  Rx2_Index = 0;
		  GPS_Rx2_Flag = 1;
	  }*/
	  Rx2_Array[Rx2_Index++] = get_char;
 80019f8:	4b06      	ldr	r3, [pc, #24]	; (8001a14 <Serial_callback2+0x2c>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	1c5a      	adds	r2, r3, #1
 80019fe:	b2d1      	uxtb	r1, r2
 8001a00:	4a04      	ldr	r2, [pc, #16]	; (8001a14 <Serial_callback2+0x2c>)
 8001a02:	7011      	strb	r1, [r2, #0]
 8001a04:	4619      	mov	r1, r3
 8001a06:	4a04      	ldr	r2, [pc, #16]	; (8001a18 <Serial_callback2+0x30>)
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	5453      	strb	r3, [r2, r1]
	 // Serial_Send(1,Rx2_Array,10);
}
 8001a0c:	bf00      	nop
 8001a0e:	3708      	adds	r7, #8
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	20000255 	.word	0x20000255
 8001a18:	20000390 	.word	0x20000390

08001a1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001a22:	4b15      	ldr	r3, [pc, #84]	; (8001a78 <HAL_MspInit+0x5c>)
 8001a24:	699b      	ldr	r3, [r3, #24]
 8001a26:	4a14      	ldr	r2, [pc, #80]	; (8001a78 <HAL_MspInit+0x5c>)
 8001a28:	f043 0301 	orr.w	r3, r3, #1
 8001a2c:	6193      	str	r3, [r2, #24]
 8001a2e:	4b12      	ldr	r3, [pc, #72]	; (8001a78 <HAL_MspInit+0x5c>)
 8001a30:	699b      	ldr	r3, [r3, #24]
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	60bb      	str	r3, [r7, #8]
 8001a38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a3a:	4b0f      	ldr	r3, [pc, #60]	; (8001a78 <HAL_MspInit+0x5c>)
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	4a0e      	ldr	r2, [pc, #56]	; (8001a78 <HAL_MspInit+0x5c>)
 8001a40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a44:	61d3      	str	r3, [r2, #28]
 8001a46:	4b0c      	ldr	r3, [pc, #48]	; (8001a78 <HAL_MspInit+0x5c>)
 8001a48:	69db      	ldr	r3, [r3, #28]
 8001a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4e:	607b      	str	r3, [r7, #4]
 8001a50:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8001a52:	4b0a      	ldr	r3, [pc, #40]	; (8001a7c <HAL_MspInit+0x60>)
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a5e:	60fb      	str	r3, [r7, #12]
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001a66:	60fb      	str	r3, [r7, #12]
 8001a68:	4a04      	ldr	r2, [pc, #16]	; (8001a7c <HAL_MspInit+0x60>)
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a6e:	bf00      	nop
 8001a70:	3714      	adds	r7, #20
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bc80      	pop	{r7}
 8001a76:	4770      	bx	lr
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	40010000 	.word	0x40010000

08001a80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a84:	e7fe      	b.n	8001a84 <NMI_Handler+0x4>

08001a86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a86:	b480      	push	{r7}
 8001a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a8a:	e7fe      	b.n	8001a8a <HardFault_Handler+0x4>

08001a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a90:	e7fe      	b.n	8001a90 <MemManage_Handler+0x4>

08001a92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a92:	b480      	push	{r7}
 8001a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a96:	e7fe      	b.n	8001a96 <BusFault_Handler+0x4>

08001a98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a9c:	e7fe      	b.n	8001a9c <UsageFault_Handler+0x4>

08001a9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aa2:	bf00      	nop
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bc80      	pop	{r7}
 8001aa8:	4770      	bx	lr

08001aaa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bc80      	pop	{r7}
 8001ab4:	4770      	bx	lr

08001ab6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ab6:	b480      	push	{r7}
 8001ab8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bc80      	pop	{r7}
 8001ac0:	4770      	bx	lr

08001ac2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ac2:	b580      	push	{r7, lr}
 8001ac4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ac6:	f000 f935 	bl	8001d34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}

08001ace <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	af00      	add	r7, sp, #0
	return 1;
 8001ad2:	2301      	movs	r3, #1
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr

08001adc <_kill>:

int _kill(int pid, int sig)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
 8001ae4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ae6:	f004 f911 	bl	8005d0c <__errno>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2216      	movs	r2, #22
 8001aee:	601a      	str	r2, [r3, #0]
	return -1;
 8001af0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001af4:	4618      	mov	r0, r3
 8001af6:	3708      	adds	r7, #8
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}

08001afc <_exit>:

void _exit (int status)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b04:	f04f 31ff 	mov.w	r1, #4294967295
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f7ff ffe7 	bl	8001adc <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b0e:	e7fe      	b.n	8001b0e <_exit+0x12>

08001b10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]
 8001b20:	e00a      	b.n	8001b38 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b22:	f3af 8000 	nop.w
 8001b26:	4601      	mov	r1, r0
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	1c5a      	adds	r2, r3, #1
 8001b2c:	60ba      	str	r2, [r7, #8]
 8001b2e:	b2ca      	uxtb	r2, r1
 8001b30:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	3301      	adds	r3, #1
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	697a      	ldr	r2, [r7, #20]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	dbf0      	blt.n	8001b22 <_read+0x12>
	}

return len;
 8001b40:	687b      	ldr	r3, [r7, #4]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b086      	sub	sp, #24
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	60f8      	str	r0, [r7, #12]
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b56:	2300      	movs	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]
 8001b5a:	e009      	b.n	8001b70 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	1c5a      	adds	r2, r3, #1
 8001b60:	60ba      	str	r2, [r7, #8]
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	617b      	str	r3, [r7, #20]
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	dbf1      	blt.n	8001b5c <_write+0x12>
	}
	return len;
 8001b78:	687b      	ldr	r3, [r7, #4]
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <_close>:

int _close(int file)
{
 8001b82:	b480      	push	{r7}
 8001b84:	b083      	sub	sp, #12
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
	return -1;
 8001b8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr

08001b98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ba8:	605a      	str	r2, [r3, #4]
	return 0;
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr

08001bb6 <_isatty>:

int _isatty(int file)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
	return 1;
 8001bbe:	2301      	movs	r3, #1
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr

08001bca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b085      	sub	sp, #20
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	60f8      	str	r0, [r7, #12]
 8001bd2:	60b9      	str	r1, [r7, #8]
 8001bd4:	607a      	str	r2, [r7, #4]
	return 0;
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bc80      	pop	{r7}
 8001be0:	4770      	bx	lr
	...

08001be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bec:	4a14      	ldr	r2, [pc, #80]	; (8001c40 <_sbrk+0x5c>)
 8001bee:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <_sbrk+0x60>)
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bf8:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <_sbrk+0x64>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d102      	bne.n	8001c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c00:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <_sbrk+0x64>)
 8001c02:	4a12      	ldr	r2, [pc, #72]	; (8001c4c <_sbrk+0x68>)
 8001c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <_sbrk+0x64>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d207      	bcs.n	8001c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c14:	f004 f87a 	bl	8005d0c <__errno>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	220c      	movs	r2, #12
 8001c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c22:	e009      	b.n	8001c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c24:	4b08      	ldr	r3, [pc, #32]	; (8001c48 <_sbrk+0x64>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c2a:	4b07      	ldr	r3, [pc, #28]	; (8001c48 <_sbrk+0x64>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4413      	add	r3, r2
 8001c32:	4a05      	ldr	r2, [pc, #20]	; (8001c48 <_sbrk+0x64>)
 8001c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c36:	68fb      	ldr	r3, [r7, #12]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3718      	adds	r7, #24
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20005000 	.word	0x20005000
 8001c44:	00000400 	.word	0x00000400
 8001c48:	20000268 	.word	0x20000268
 8001c4c:	20000c98 	.word	0x20000c98

08001c50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr

08001c5c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c5c:	480c      	ldr	r0, [pc, #48]	; (8001c90 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001c5e:	490d      	ldr	r1, [pc, #52]	; (8001c94 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001c60:	4a0d      	ldr	r2, [pc, #52]	; (8001c98 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001c62:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c64:	e002      	b.n	8001c6c <LoopCopyDataInit>

08001c66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c6a:	3304      	adds	r3, #4

08001c6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c70:	d3f9      	bcc.n	8001c66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c72:	4a0a      	ldr	r2, [pc, #40]	; (8001c9c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001c74:	4c0a      	ldr	r4, [pc, #40]	; (8001ca0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001c76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c78:	e001      	b.n	8001c7e <LoopFillZerobss>

08001c7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c7c:	3204      	adds	r2, #4

08001c7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c80:	d3fb      	bcc.n	8001c7a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001c82:	f7ff ffe5 	bl	8001c50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c86:	f004 f847 	bl	8005d18 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c8a:	f7ff fa83 	bl	8001194 <main>
  bx lr
 8001c8e:	4770      	bx	lr
  ldr r0, =_sdata
 8001c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c94:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8001c98:	08009f2c 	.word	0x08009f2c
  ldr r2, =_sbss
 8001c9c:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8001ca0:	20000c94 	.word	0x20000c94

08001ca4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ca4:	e7fe      	b.n	8001ca4 <ADC1_2_IRQHandler>
	...

08001ca8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cac:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <HAL_Init+0x28>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a07      	ldr	r2, [pc, #28]	; (8001cd0 <HAL_Init+0x28>)
 8001cb2:	f043 0310 	orr.w	r3, r3, #16
 8001cb6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cb8:	2003      	movs	r0, #3
 8001cba:	f000 f967 	bl	8001f8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cbe:	2000      	movs	r0, #0
 8001cc0:	f000 f808 	bl	8001cd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cc4:	f7ff feaa 	bl	8001a1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40022000 	.word	0x40022000

08001cd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cdc:	4b12      	ldr	r3, [pc, #72]	; (8001d28 <HAL_InitTick+0x54>)
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	4b12      	ldr	r3, [pc, #72]	; (8001d2c <HAL_InitTick+0x58>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f000 f97f 	bl	8001ff6 <HAL_SYSTICK_Config>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e00e      	b.n	8001d20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2b0f      	cmp	r3, #15
 8001d06:	d80a      	bhi.n	8001d1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	6879      	ldr	r1, [r7, #4]
 8001d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d10:	f000 f947 	bl	8001fa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d14:	4a06      	ldr	r2, [pc, #24]	; (8001d30 <HAL_InitTick+0x5c>)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	e000      	b.n	8001d20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3708      	adds	r7, #8
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	20000004 	.word	0x20000004
 8001d2c:	2000000c 	.word	0x2000000c
 8001d30:	20000008 	.word	0x20000008

08001d34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d38:	4b05      	ldr	r3, [pc, #20]	; (8001d50 <HAL_IncTick+0x1c>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	4b05      	ldr	r3, [pc, #20]	; (8001d54 <HAL_IncTick+0x20>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4413      	add	r3, r2
 8001d44:	4a03      	ldr	r2, [pc, #12]	; (8001d54 <HAL_IncTick+0x20>)
 8001d46:	6013      	str	r3, [r2, #0]
}
 8001d48:	bf00      	nop
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr
 8001d50:	2000000c 	.word	0x2000000c
 8001d54:	20000c78 	.word	0x20000c78

08001d58 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d5c:	4b02      	ldr	r3, [pc, #8]	; (8001d68 <HAL_GetTick+0x10>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr
 8001d68:	20000c78 	.word	0x20000c78

08001d6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d74:	f7ff fff0 	bl	8001d58 <HAL_GetTick>
 8001d78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d84:	d005      	beq.n	8001d92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d86:	4b0a      	ldr	r3, [pc, #40]	; (8001db0 <HAL_Delay+0x44>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4413      	add	r3, r2
 8001d90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d92:	bf00      	nop
 8001d94:	f7ff ffe0 	bl	8001d58 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	68fa      	ldr	r2, [r7, #12]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d8f7      	bhi.n	8001d94 <HAL_Delay+0x28>
  {
  }
}
 8001da4:	bf00      	nop
 8001da6:	bf00      	nop
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	2000000c 	.word	0x2000000c

08001db4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b085      	sub	sp, #20
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	f003 0307 	and.w	r3, r3, #7
 8001dc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001dc4:	4b0c      	ldr	r3, [pc, #48]	; (8001df8 <__NVIC_SetPriorityGrouping+0x44>)
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dca:	68ba      	ldr	r2, [r7, #8]
 8001dcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ddc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001de0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001de4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001de6:	4a04      	ldr	r2, [pc, #16]	; (8001df8 <__NVIC_SetPriorityGrouping+0x44>)
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	60d3      	str	r3, [r2, #12]
}
 8001dec:	bf00      	nop
 8001dee:	3714      	adds	r7, #20
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bc80      	pop	{r7}
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	e000ed00 	.word	0xe000ed00

08001dfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e00:	4b04      	ldr	r3, [pc, #16]	; (8001e14 <__NVIC_GetPriorityGrouping+0x18>)
 8001e02:	68db      	ldr	r3, [r3, #12]
 8001e04:	0a1b      	lsrs	r3, r3, #8
 8001e06:	f003 0307 	and.w	r3, r3, #7
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bc80      	pop	{r7}
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	e000ed00 	.word	0xe000ed00

08001e18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e18:	b480      	push	{r7}
 8001e1a:	b083      	sub	sp, #12
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	db0b      	blt.n	8001e42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e2a:	79fb      	ldrb	r3, [r7, #7]
 8001e2c:	f003 021f 	and.w	r2, r3, #31
 8001e30:	4906      	ldr	r1, [pc, #24]	; (8001e4c <__NVIC_EnableIRQ+0x34>)
 8001e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e36:	095b      	lsrs	r3, r3, #5
 8001e38:	2001      	movs	r0, #1
 8001e3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e42:	bf00      	nop
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bc80      	pop	{r7}
 8001e4a:	4770      	bx	lr
 8001e4c:	e000e100 	.word	0xe000e100

08001e50 <__NVIC_GetActive>:
  \return             0  Interrupt status is not active.
  \return             1  Interrupt status is active.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b083      	sub	sp, #12
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	4603      	mov	r3, r0
 8001e58:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	db0e      	blt.n	8001e80 <__NVIC_GetActive+0x30>
  {
    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8001e62:	4a0a      	ldr	r2, [pc, #40]	; (8001e8c <__NVIC_GetActive+0x3c>)
 8001e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e68:	095b      	lsrs	r3, r3, #5
 8001e6a:	3380      	adds	r3, #128	; 0x80
 8001e6c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001e70:	79fb      	ldrb	r3, [r7, #7]
 8001e72:	f003 031f 	and.w	r3, r3, #31
 8001e76:	fa22 f303 	lsr.w	r3, r2, r3
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	e000      	b.n	8001e82 <__NVIC_GetActive+0x32>
  }
  else
  {
    return(0U);
 8001e80:	2300      	movs	r3, #0
  }
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	370c      	adds	r7, #12
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bc80      	pop	{r7}
 8001e8a:	4770      	bx	lr
 8001e8c:	e000e100 	.word	0xe000e100

08001e90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	4603      	mov	r3, r0
 8001e98:	6039      	str	r1, [r7, #0]
 8001e9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	db0a      	blt.n	8001eba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	b2da      	uxtb	r2, r3
 8001ea8:	490c      	ldr	r1, [pc, #48]	; (8001edc <__NVIC_SetPriority+0x4c>)
 8001eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eae:	0112      	lsls	r2, r2, #4
 8001eb0:	b2d2      	uxtb	r2, r2
 8001eb2:	440b      	add	r3, r1
 8001eb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001eb8:	e00a      	b.n	8001ed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	b2da      	uxtb	r2, r3
 8001ebe:	4908      	ldr	r1, [pc, #32]	; (8001ee0 <__NVIC_SetPriority+0x50>)
 8001ec0:	79fb      	ldrb	r3, [r7, #7]
 8001ec2:	f003 030f 	and.w	r3, r3, #15
 8001ec6:	3b04      	subs	r3, #4
 8001ec8:	0112      	lsls	r2, r2, #4
 8001eca:	b2d2      	uxtb	r2, r2
 8001ecc:	440b      	add	r3, r1
 8001ece:	761a      	strb	r2, [r3, #24]
}
 8001ed0:	bf00      	nop
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bc80      	pop	{r7}
 8001ed8:	4770      	bx	lr
 8001eda:	bf00      	nop
 8001edc:	e000e100 	.word	0xe000e100
 8001ee0:	e000ed00 	.word	0xe000ed00

08001ee4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b089      	sub	sp, #36	; 0x24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f003 0307 	and.w	r3, r3, #7
 8001ef6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	f1c3 0307 	rsb	r3, r3, #7
 8001efe:	2b04      	cmp	r3, #4
 8001f00:	bf28      	it	cs
 8001f02:	2304      	movcs	r3, #4
 8001f04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	3304      	adds	r3, #4
 8001f0a:	2b06      	cmp	r3, #6
 8001f0c:	d902      	bls.n	8001f14 <NVIC_EncodePriority+0x30>
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	3b03      	subs	r3, #3
 8001f12:	e000      	b.n	8001f16 <NVIC_EncodePriority+0x32>
 8001f14:	2300      	movs	r3, #0
 8001f16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f18:	f04f 32ff 	mov.w	r2, #4294967295
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f22:	43da      	mvns	r2, r3
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	401a      	ands	r2, r3
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	fa01 f303 	lsl.w	r3, r1, r3
 8001f36:	43d9      	mvns	r1, r3
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f3c:	4313      	orrs	r3, r2
         );
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	3724      	adds	r7, #36	; 0x24
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bc80      	pop	{r7}
 8001f46:	4770      	bx	lr

08001f48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b082      	sub	sp, #8
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	3b01      	subs	r3, #1
 8001f54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001f58:	d301      	bcc.n	8001f5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e00f      	b.n	8001f7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f5e:	4a0a      	ldr	r2, [pc, #40]	; (8001f88 <SysTick_Config+0x40>)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	3b01      	subs	r3, #1
 8001f64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f66:	210f      	movs	r1, #15
 8001f68:	f04f 30ff 	mov.w	r0, #4294967295
 8001f6c:	f7ff ff90 	bl	8001e90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f70:	4b05      	ldr	r3, [pc, #20]	; (8001f88 <SysTick_Config+0x40>)
 8001f72:	2200      	movs	r2, #0
 8001f74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f76:	4b04      	ldr	r3, [pc, #16]	; (8001f88 <SysTick_Config+0x40>)
 8001f78:	2207      	movs	r2, #7
 8001f7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f7c:	2300      	movs	r3, #0
}
 8001f7e:	4618      	mov	r0, r3
 8001f80:	3708      	adds	r7, #8
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	e000e010 	.word	0xe000e010

08001f8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f7ff ff0d 	bl	8001db4 <__NVIC_SetPriorityGrouping>
}
 8001f9a:	bf00      	nop
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fa2:	b580      	push	{r7, lr}
 8001fa4:	b086      	sub	sp, #24
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	4603      	mov	r3, r0
 8001faa:	60b9      	str	r1, [r7, #8]
 8001fac:	607a      	str	r2, [r7, #4]
 8001fae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fb4:	f7ff ff22 	bl	8001dfc <__NVIC_GetPriorityGrouping>
 8001fb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	68b9      	ldr	r1, [r7, #8]
 8001fbe:	6978      	ldr	r0, [r7, #20]
 8001fc0:	f7ff ff90 	bl	8001ee4 <NVIC_EncodePriority>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fca:	4611      	mov	r1, r2
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ff5f 	bl	8001e90 <__NVIC_SetPriority>
}
 8001fd2:	bf00      	nop
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b082      	sub	sp, #8
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f7ff ff15 	bl	8001e18 <__NVIC_EnableIRQ>
}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}

08001ff6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ff6:	b580      	push	{r7, lr}
 8001ff8:	b082      	sub	sp, #8
 8001ffa:	af00      	add	r7, sp, #0
 8001ffc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ffe:	6878      	ldr	r0, [r7, #4]
 8002000:	f7ff ffa2 	bl	8001f48 <SysTick_Config>
 8002004:	4603      	mov	r3, r0
}
 8002006:	4618      	mov	r0, r3
 8002008:	3708      	adds	r7, #8
 800200a:	46bd      	mov	sp, r7
 800200c:	bd80      	pop	{r7, pc}

0800200e <HAL_NVIC_GetActive>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
{
 800200e:	b580      	push	{r7, lr}
 8002010:	b082      	sub	sp, #8
 8002012:	af00      	add	r7, sp, #0
 8002014:	4603      	mov	r3, r0
 8002016:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Return 1 if active else 0 */
  return NVIC_GetActive(IRQn);
 8002018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800201c:	4618      	mov	r0, r3
 800201e:	f7ff ff17 	bl	8001e50 <__NVIC_GetActive>
 8002022:	4603      	mov	r3, r0
}
 8002024:	4618      	mov	r0, r3
 8002026:	3708      	adds	r7, #8
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}

0800202c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800202c:	b480      	push	{r7}
 800202e:	b085      	sub	sp, #20
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002034:	2300      	movs	r3, #0
 8002036:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800203e:	2b02      	cmp	r3, #2
 8002040:	d008      	beq.n	8002054 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2204      	movs	r2, #4
 8002046:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e020      	b.n	8002096 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f022 020e 	bic.w	r2, r2, #14
 8002062:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f022 0201 	bic.w	r2, r2, #1
 8002072:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800207c:	2101      	movs	r1, #1
 800207e:	fa01 f202 	lsl.w	r2, r1, r2
 8002082:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2201      	movs	r2, #1
 8002088:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2200      	movs	r2, #0
 8002090:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002094:	7bfb      	ldrb	r3, [r7, #15]
}
 8002096:	4618      	mov	r0, r3
 8002098:	3714      	adds	r7, #20
 800209a:	46bd      	mov	sp, r7
 800209c:	bc80      	pop	{r7}
 800209e:	4770      	bx	lr

080020a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b084      	sub	sp, #16
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020a8:	2300      	movs	r3, #0
 80020aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d005      	beq.n	80020c2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2204      	movs	r2, #4
 80020ba:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	73fb      	strb	r3, [r7, #15]
 80020c0:	e051      	b.n	8002166 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 020e 	bic.w	r2, r2, #14
 80020d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f022 0201 	bic.w	r2, r2, #1
 80020e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a22      	ldr	r2, [pc, #136]	; (8002170 <HAL_DMA_Abort_IT+0xd0>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d029      	beq.n	8002140 <HAL_DMA_Abort_IT+0xa0>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a20      	ldr	r2, [pc, #128]	; (8002174 <HAL_DMA_Abort_IT+0xd4>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d022      	beq.n	800213c <HAL_DMA_Abort_IT+0x9c>
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a1f      	ldr	r2, [pc, #124]	; (8002178 <HAL_DMA_Abort_IT+0xd8>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d01a      	beq.n	8002136 <HAL_DMA_Abort_IT+0x96>
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a1d      	ldr	r2, [pc, #116]	; (800217c <HAL_DMA_Abort_IT+0xdc>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d012      	beq.n	8002130 <HAL_DMA_Abort_IT+0x90>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a1c      	ldr	r2, [pc, #112]	; (8002180 <HAL_DMA_Abort_IT+0xe0>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d00a      	beq.n	800212a <HAL_DMA_Abort_IT+0x8a>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a1a      	ldr	r2, [pc, #104]	; (8002184 <HAL_DMA_Abort_IT+0xe4>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d102      	bne.n	8002124 <HAL_DMA_Abort_IT+0x84>
 800211e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002122:	e00e      	b.n	8002142 <HAL_DMA_Abort_IT+0xa2>
 8002124:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002128:	e00b      	b.n	8002142 <HAL_DMA_Abort_IT+0xa2>
 800212a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800212e:	e008      	b.n	8002142 <HAL_DMA_Abort_IT+0xa2>
 8002130:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002134:	e005      	b.n	8002142 <HAL_DMA_Abort_IT+0xa2>
 8002136:	f44f 7380 	mov.w	r3, #256	; 0x100
 800213a:	e002      	b.n	8002142 <HAL_DMA_Abort_IT+0xa2>
 800213c:	2310      	movs	r3, #16
 800213e:	e000      	b.n	8002142 <HAL_DMA_Abort_IT+0xa2>
 8002140:	2301      	movs	r3, #1
 8002142:	4a11      	ldr	r2, [pc, #68]	; (8002188 <HAL_DMA_Abort_IT+0xe8>)
 8002144:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2201      	movs	r2, #1
 800214a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800215a:	2b00      	cmp	r3, #0
 800215c:	d003      	beq.n	8002166 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	4798      	blx	r3
    } 
  }
  return status;
 8002166:	7bfb      	ldrb	r3, [r7, #15]
}
 8002168:	4618      	mov	r0, r3
 800216a:	3710      	adds	r7, #16
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}
 8002170:	40020008 	.word	0x40020008
 8002174:	4002001c 	.word	0x4002001c
 8002178:	40020030 	.word	0x40020030
 800217c:	40020044 	.word	0x40020044
 8002180:	40020058 	.word	0x40020058
 8002184:	4002006c 	.word	0x4002006c
 8002188:	40020000 	.word	0x40020000

0800218c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800218c:	b480      	push	{r7}
 800218e:	b08b      	sub	sp, #44	; 0x2c
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
 8002194:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002196:	2300      	movs	r3, #0
 8002198:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800219a:	2300      	movs	r3, #0
 800219c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800219e:	e169      	b.n	8002474 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80021a0:	2201      	movs	r2, #1
 80021a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a4:	fa02 f303 	lsl.w	r3, r2, r3
 80021a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	69fa      	ldr	r2, [r7, #28]
 80021b0:	4013      	ands	r3, r2
 80021b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80021b4:	69ba      	ldr	r2, [r7, #24]
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	f040 8158 	bne.w	800246e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	4a9a      	ldr	r2, [pc, #616]	; (800242c <HAL_GPIO_Init+0x2a0>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d05e      	beq.n	8002286 <HAL_GPIO_Init+0xfa>
 80021c8:	4a98      	ldr	r2, [pc, #608]	; (800242c <HAL_GPIO_Init+0x2a0>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d875      	bhi.n	80022ba <HAL_GPIO_Init+0x12e>
 80021ce:	4a98      	ldr	r2, [pc, #608]	; (8002430 <HAL_GPIO_Init+0x2a4>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d058      	beq.n	8002286 <HAL_GPIO_Init+0xfa>
 80021d4:	4a96      	ldr	r2, [pc, #600]	; (8002430 <HAL_GPIO_Init+0x2a4>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d86f      	bhi.n	80022ba <HAL_GPIO_Init+0x12e>
 80021da:	4a96      	ldr	r2, [pc, #600]	; (8002434 <HAL_GPIO_Init+0x2a8>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d052      	beq.n	8002286 <HAL_GPIO_Init+0xfa>
 80021e0:	4a94      	ldr	r2, [pc, #592]	; (8002434 <HAL_GPIO_Init+0x2a8>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d869      	bhi.n	80022ba <HAL_GPIO_Init+0x12e>
 80021e6:	4a94      	ldr	r2, [pc, #592]	; (8002438 <HAL_GPIO_Init+0x2ac>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d04c      	beq.n	8002286 <HAL_GPIO_Init+0xfa>
 80021ec:	4a92      	ldr	r2, [pc, #584]	; (8002438 <HAL_GPIO_Init+0x2ac>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d863      	bhi.n	80022ba <HAL_GPIO_Init+0x12e>
 80021f2:	4a92      	ldr	r2, [pc, #584]	; (800243c <HAL_GPIO_Init+0x2b0>)
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d046      	beq.n	8002286 <HAL_GPIO_Init+0xfa>
 80021f8:	4a90      	ldr	r2, [pc, #576]	; (800243c <HAL_GPIO_Init+0x2b0>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d85d      	bhi.n	80022ba <HAL_GPIO_Init+0x12e>
 80021fe:	2b12      	cmp	r3, #18
 8002200:	d82a      	bhi.n	8002258 <HAL_GPIO_Init+0xcc>
 8002202:	2b12      	cmp	r3, #18
 8002204:	d859      	bhi.n	80022ba <HAL_GPIO_Init+0x12e>
 8002206:	a201      	add	r2, pc, #4	; (adr r2, 800220c <HAL_GPIO_Init+0x80>)
 8002208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800220c:	08002287 	.word	0x08002287
 8002210:	08002261 	.word	0x08002261
 8002214:	08002273 	.word	0x08002273
 8002218:	080022b5 	.word	0x080022b5
 800221c:	080022bb 	.word	0x080022bb
 8002220:	080022bb 	.word	0x080022bb
 8002224:	080022bb 	.word	0x080022bb
 8002228:	080022bb 	.word	0x080022bb
 800222c:	080022bb 	.word	0x080022bb
 8002230:	080022bb 	.word	0x080022bb
 8002234:	080022bb 	.word	0x080022bb
 8002238:	080022bb 	.word	0x080022bb
 800223c:	080022bb 	.word	0x080022bb
 8002240:	080022bb 	.word	0x080022bb
 8002244:	080022bb 	.word	0x080022bb
 8002248:	080022bb 	.word	0x080022bb
 800224c:	080022bb 	.word	0x080022bb
 8002250:	08002269 	.word	0x08002269
 8002254:	0800227d 	.word	0x0800227d
 8002258:	4a79      	ldr	r2, [pc, #484]	; (8002440 <HAL_GPIO_Init+0x2b4>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d013      	beq.n	8002286 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800225e:	e02c      	b.n	80022ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	623b      	str	r3, [r7, #32]
          break;
 8002266:	e029      	b.n	80022bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	3304      	adds	r3, #4
 800226e:	623b      	str	r3, [r7, #32]
          break;
 8002270:	e024      	b.n	80022bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	3308      	adds	r3, #8
 8002278:	623b      	str	r3, [r7, #32]
          break;
 800227a:	e01f      	b.n	80022bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	330c      	adds	r3, #12
 8002282:	623b      	str	r3, [r7, #32]
          break;
 8002284:	e01a      	b.n	80022bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d102      	bne.n	8002294 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800228e:	2304      	movs	r3, #4
 8002290:	623b      	str	r3, [r7, #32]
          break;
 8002292:	e013      	b.n	80022bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	2b01      	cmp	r3, #1
 800229a:	d105      	bne.n	80022a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800229c:	2308      	movs	r3, #8
 800229e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	69fa      	ldr	r2, [r7, #28]
 80022a4:	611a      	str	r2, [r3, #16]
          break;
 80022a6:	e009      	b.n	80022bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80022a8:	2308      	movs	r3, #8
 80022aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	69fa      	ldr	r2, [r7, #28]
 80022b0:	615a      	str	r2, [r3, #20]
          break;
 80022b2:	e003      	b.n	80022bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80022b4:	2300      	movs	r3, #0
 80022b6:	623b      	str	r3, [r7, #32]
          break;
 80022b8:	e000      	b.n	80022bc <HAL_GPIO_Init+0x130>
          break;
 80022ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	2bff      	cmp	r3, #255	; 0xff
 80022c0:	d801      	bhi.n	80022c6 <HAL_GPIO_Init+0x13a>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	e001      	b.n	80022ca <HAL_GPIO_Init+0x13e>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	3304      	adds	r3, #4
 80022ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80022cc:	69bb      	ldr	r3, [r7, #24]
 80022ce:	2bff      	cmp	r3, #255	; 0xff
 80022d0:	d802      	bhi.n	80022d8 <HAL_GPIO_Init+0x14c>
 80022d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	e002      	b.n	80022de <HAL_GPIO_Init+0x152>
 80022d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022da:	3b08      	subs	r3, #8
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	210f      	movs	r1, #15
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	fa01 f303 	lsl.w	r3, r1, r3
 80022ec:	43db      	mvns	r3, r3
 80022ee:	401a      	ands	r2, r3
 80022f0:	6a39      	ldr	r1, [r7, #32]
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	fa01 f303 	lsl.w	r3, r1, r3
 80022f8:	431a      	orrs	r2, r3
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002306:	2b00      	cmp	r3, #0
 8002308:	f000 80b1 	beq.w	800246e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800230c:	4b4d      	ldr	r3, [pc, #308]	; (8002444 <HAL_GPIO_Init+0x2b8>)
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	4a4c      	ldr	r2, [pc, #304]	; (8002444 <HAL_GPIO_Init+0x2b8>)
 8002312:	f043 0301 	orr.w	r3, r3, #1
 8002316:	6193      	str	r3, [r2, #24]
 8002318:	4b4a      	ldr	r3, [pc, #296]	; (8002444 <HAL_GPIO_Init+0x2b8>)
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	f003 0301 	and.w	r3, r3, #1
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002324:	4a48      	ldr	r2, [pc, #288]	; (8002448 <HAL_GPIO_Init+0x2bc>)
 8002326:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002328:	089b      	lsrs	r3, r3, #2
 800232a:	3302      	adds	r3, #2
 800232c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002330:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002334:	f003 0303 	and.w	r3, r3, #3
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	220f      	movs	r2, #15
 800233c:	fa02 f303 	lsl.w	r3, r2, r3
 8002340:	43db      	mvns	r3, r3
 8002342:	68fa      	ldr	r2, [r7, #12]
 8002344:	4013      	ands	r3, r2
 8002346:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	4a40      	ldr	r2, [pc, #256]	; (800244c <HAL_GPIO_Init+0x2c0>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d013      	beq.n	8002378 <HAL_GPIO_Init+0x1ec>
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	4a3f      	ldr	r2, [pc, #252]	; (8002450 <HAL_GPIO_Init+0x2c4>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d00d      	beq.n	8002374 <HAL_GPIO_Init+0x1e8>
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	4a3e      	ldr	r2, [pc, #248]	; (8002454 <HAL_GPIO_Init+0x2c8>)
 800235c:	4293      	cmp	r3, r2
 800235e:	d007      	beq.n	8002370 <HAL_GPIO_Init+0x1e4>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a3d      	ldr	r2, [pc, #244]	; (8002458 <HAL_GPIO_Init+0x2cc>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d101      	bne.n	800236c <HAL_GPIO_Init+0x1e0>
 8002368:	2303      	movs	r3, #3
 800236a:	e006      	b.n	800237a <HAL_GPIO_Init+0x1ee>
 800236c:	2304      	movs	r3, #4
 800236e:	e004      	b.n	800237a <HAL_GPIO_Init+0x1ee>
 8002370:	2302      	movs	r3, #2
 8002372:	e002      	b.n	800237a <HAL_GPIO_Init+0x1ee>
 8002374:	2301      	movs	r3, #1
 8002376:	e000      	b.n	800237a <HAL_GPIO_Init+0x1ee>
 8002378:	2300      	movs	r3, #0
 800237a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800237c:	f002 0203 	and.w	r2, r2, #3
 8002380:	0092      	lsls	r2, r2, #2
 8002382:	4093      	lsls	r3, r2
 8002384:	68fa      	ldr	r2, [r7, #12]
 8002386:	4313      	orrs	r3, r2
 8002388:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800238a:	492f      	ldr	r1, [pc, #188]	; (8002448 <HAL_GPIO_Init+0x2bc>)
 800238c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238e:	089b      	lsrs	r3, r3, #2
 8002390:	3302      	adds	r3, #2
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d006      	beq.n	80023b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80023a4:	4b2d      	ldr	r3, [pc, #180]	; (800245c <HAL_GPIO_Init+0x2d0>)
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	492c      	ldr	r1, [pc, #176]	; (800245c <HAL_GPIO_Init+0x2d0>)
 80023aa:	69bb      	ldr	r3, [r7, #24]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	600b      	str	r3, [r1, #0]
 80023b0:	e006      	b.n	80023c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80023b2:	4b2a      	ldr	r3, [pc, #168]	; (800245c <HAL_GPIO_Init+0x2d0>)
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	69bb      	ldr	r3, [r7, #24]
 80023b8:	43db      	mvns	r3, r3
 80023ba:	4928      	ldr	r1, [pc, #160]	; (800245c <HAL_GPIO_Init+0x2d0>)
 80023bc:	4013      	ands	r3, r2
 80023be:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d006      	beq.n	80023da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80023cc:	4b23      	ldr	r3, [pc, #140]	; (800245c <HAL_GPIO_Init+0x2d0>)
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	4922      	ldr	r1, [pc, #136]	; (800245c <HAL_GPIO_Init+0x2d0>)
 80023d2:	69bb      	ldr	r3, [r7, #24]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	604b      	str	r3, [r1, #4]
 80023d8:	e006      	b.n	80023e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80023da:	4b20      	ldr	r3, [pc, #128]	; (800245c <HAL_GPIO_Init+0x2d0>)
 80023dc:	685a      	ldr	r2, [r3, #4]
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	43db      	mvns	r3, r3
 80023e2:	491e      	ldr	r1, [pc, #120]	; (800245c <HAL_GPIO_Init+0x2d0>)
 80023e4:	4013      	ands	r3, r2
 80023e6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d006      	beq.n	8002402 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80023f4:	4b19      	ldr	r3, [pc, #100]	; (800245c <HAL_GPIO_Init+0x2d0>)
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	4918      	ldr	r1, [pc, #96]	; (800245c <HAL_GPIO_Init+0x2d0>)
 80023fa:	69bb      	ldr	r3, [r7, #24]
 80023fc:	4313      	orrs	r3, r2
 80023fe:	608b      	str	r3, [r1, #8]
 8002400:	e006      	b.n	8002410 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002402:	4b16      	ldr	r3, [pc, #88]	; (800245c <HAL_GPIO_Init+0x2d0>)
 8002404:	689a      	ldr	r2, [r3, #8]
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	43db      	mvns	r3, r3
 800240a:	4914      	ldr	r1, [pc, #80]	; (800245c <HAL_GPIO_Init+0x2d0>)
 800240c:	4013      	ands	r3, r2
 800240e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002418:	2b00      	cmp	r3, #0
 800241a:	d021      	beq.n	8002460 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800241c:	4b0f      	ldr	r3, [pc, #60]	; (800245c <HAL_GPIO_Init+0x2d0>)
 800241e:	68da      	ldr	r2, [r3, #12]
 8002420:	490e      	ldr	r1, [pc, #56]	; (800245c <HAL_GPIO_Init+0x2d0>)
 8002422:	69bb      	ldr	r3, [r7, #24]
 8002424:	4313      	orrs	r3, r2
 8002426:	60cb      	str	r3, [r1, #12]
 8002428:	e021      	b.n	800246e <HAL_GPIO_Init+0x2e2>
 800242a:	bf00      	nop
 800242c:	10320000 	.word	0x10320000
 8002430:	10310000 	.word	0x10310000
 8002434:	10220000 	.word	0x10220000
 8002438:	10210000 	.word	0x10210000
 800243c:	10120000 	.word	0x10120000
 8002440:	10110000 	.word	0x10110000
 8002444:	40021000 	.word	0x40021000
 8002448:	40010000 	.word	0x40010000
 800244c:	40010800 	.word	0x40010800
 8002450:	40010c00 	.word	0x40010c00
 8002454:	40011000 	.word	0x40011000
 8002458:	40011400 	.word	0x40011400
 800245c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002460:	4b0b      	ldr	r3, [pc, #44]	; (8002490 <HAL_GPIO_Init+0x304>)
 8002462:	68da      	ldr	r2, [r3, #12]
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	43db      	mvns	r3, r3
 8002468:	4909      	ldr	r1, [pc, #36]	; (8002490 <HAL_GPIO_Init+0x304>)
 800246a:	4013      	ands	r3, r2
 800246c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800246e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002470:	3301      	adds	r3, #1
 8002472:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800247a:	fa22 f303 	lsr.w	r3, r2, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	f47f ae8e 	bne.w	80021a0 <HAL_GPIO_Init+0x14>
  }
}
 8002484:	bf00      	nop
 8002486:	bf00      	nop
 8002488:	372c      	adds	r7, #44	; 0x2c
 800248a:	46bd      	mov	sp, r7
 800248c:	bc80      	pop	{r7}
 800248e:	4770      	bx	lr
 8002490:	40010400 	.word	0x40010400

08002494 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	460b      	mov	r3, r1
 800249e:	807b      	strh	r3, [r7, #2]
 80024a0:	4613      	mov	r3, r2
 80024a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024a4:	787b      	ldrb	r3, [r7, #1]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d003      	beq.n	80024b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024aa:	887a      	ldrh	r2, [r7, #2]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80024b0:	e003      	b.n	80024ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80024b2:	887b      	ldrh	r3, [r7, #2]
 80024b4:	041a      	lsls	r2, r3, #16
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	611a      	str	r2, [r3, #16]
}
 80024ba:	bf00      	nop
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	bc80      	pop	{r7}
 80024c2:	4770      	bx	lr

080024c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e26c      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	2b00      	cmp	r3, #0
 80024e0:	f000 8087 	beq.w	80025f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024e4:	4b92      	ldr	r3, [pc, #584]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f003 030c 	and.w	r3, r3, #12
 80024ec:	2b04      	cmp	r3, #4
 80024ee:	d00c      	beq.n	800250a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024f0:	4b8f      	ldr	r3, [pc, #572]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f003 030c 	and.w	r3, r3, #12
 80024f8:	2b08      	cmp	r3, #8
 80024fa:	d112      	bne.n	8002522 <HAL_RCC_OscConfig+0x5e>
 80024fc:	4b8c      	ldr	r3, [pc, #560]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002504:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002508:	d10b      	bne.n	8002522 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800250a:	4b89      	ldr	r3, [pc, #548]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d06c      	beq.n	80025f0 <HAL_RCC_OscConfig+0x12c>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d168      	bne.n	80025f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e246      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800252a:	d106      	bne.n	800253a <HAL_RCC_OscConfig+0x76>
 800252c:	4b80      	ldr	r3, [pc, #512]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4a7f      	ldr	r2, [pc, #508]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002532:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002536:	6013      	str	r3, [r2, #0]
 8002538:	e02e      	b.n	8002598 <HAL_RCC_OscConfig+0xd4>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d10c      	bne.n	800255c <HAL_RCC_OscConfig+0x98>
 8002542:	4b7b      	ldr	r3, [pc, #492]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a7a      	ldr	r2, [pc, #488]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002548:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800254c:	6013      	str	r3, [r2, #0]
 800254e:	4b78      	ldr	r3, [pc, #480]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4a77      	ldr	r2, [pc, #476]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002554:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002558:	6013      	str	r3, [r2, #0]
 800255a:	e01d      	b.n	8002598 <HAL_RCC_OscConfig+0xd4>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002564:	d10c      	bne.n	8002580 <HAL_RCC_OscConfig+0xbc>
 8002566:	4b72      	ldr	r3, [pc, #456]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4a71      	ldr	r2, [pc, #452]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800256c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002570:	6013      	str	r3, [r2, #0]
 8002572:	4b6f      	ldr	r3, [pc, #444]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a6e      	ldr	r2, [pc, #440]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800257c:	6013      	str	r3, [r2, #0]
 800257e:	e00b      	b.n	8002598 <HAL_RCC_OscConfig+0xd4>
 8002580:	4b6b      	ldr	r3, [pc, #428]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a6a      	ldr	r2, [pc, #424]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002586:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800258a:	6013      	str	r3, [r2, #0]
 800258c:	4b68      	ldr	r3, [pc, #416]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a67      	ldr	r2, [pc, #412]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002592:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002596:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	2b00      	cmp	r3, #0
 800259e:	d013      	beq.n	80025c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a0:	f7ff fbda 	bl	8001d58 <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025a8:	f7ff fbd6 	bl	8001d58 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b64      	cmp	r3, #100	; 0x64
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e1fa      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025ba:	4b5d      	ldr	r3, [pc, #372]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d0f0      	beq.n	80025a8 <HAL_RCC_OscConfig+0xe4>
 80025c6:	e014      	b.n	80025f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025c8:	f7ff fbc6 	bl	8001d58 <HAL_GetTick>
 80025cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ce:	e008      	b.n	80025e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025d0:	f7ff fbc2 	bl	8001d58 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	693b      	ldr	r3, [r7, #16]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	2b64      	cmp	r3, #100	; 0x64
 80025dc:	d901      	bls.n	80025e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80025de:	2303      	movs	r3, #3
 80025e0:	e1e6      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025e2:	4b53      	ldr	r3, [pc, #332]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1f0      	bne.n	80025d0 <HAL_RCC_OscConfig+0x10c>
 80025ee:	e000      	b.n	80025f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0302 	and.w	r3, r3, #2
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d063      	beq.n	80026c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025fe:	4b4c      	ldr	r3, [pc, #304]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	f003 030c 	and.w	r3, r3, #12
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00b      	beq.n	8002622 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800260a:	4b49      	ldr	r3, [pc, #292]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f003 030c 	and.w	r3, r3, #12
 8002612:	2b08      	cmp	r3, #8
 8002614:	d11c      	bne.n	8002650 <HAL_RCC_OscConfig+0x18c>
 8002616:	4b46      	ldr	r3, [pc, #280]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800261e:	2b00      	cmp	r3, #0
 8002620:	d116      	bne.n	8002650 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002622:	4b43      	ldr	r3, [pc, #268]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	2b00      	cmp	r3, #0
 800262c:	d005      	beq.n	800263a <HAL_RCC_OscConfig+0x176>
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	691b      	ldr	r3, [r3, #16]
 8002632:	2b01      	cmp	r3, #1
 8002634:	d001      	beq.n	800263a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	e1ba      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800263a:	4b3d      	ldr	r3, [pc, #244]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	695b      	ldr	r3, [r3, #20]
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	4939      	ldr	r1, [pc, #228]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800264a:	4313      	orrs	r3, r2
 800264c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800264e:	e03a      	b.n	80026c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	691b      	ldr	r3, [r3, #16]
 8002654:	2b00      	cmp	r3, #0
 8002656:	d020      	beq.n	800269a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002658:	4b36      	ldr	r3, [pc, #216]	; (8002734 <HAL_RCC_OscConfig+0x270>)
 800265a:	2201      	movs	r2, #1
 800265c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800265e:	f7ff fb7b 	bl	8001d58 <HAL_GetTick>
 8002662:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002664:	e008      	b.n	8002678 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002666:	f7ff fb77 	bl	8001d58 <HAL_GetTick>
 800266a:	4602      	mov	r2, r0
 800266c:	693b      	ldr	r3, [r7, #16]
 800266e:	1ad3      	subs	r3, r2, r3
 8002670:	2b02      	cmp	r3, #2
 8002672:	d901      	bls.n	8002678 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002674:	2303      	movs	r3, #3
 8002676:	e19b      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002678:	4b2d      	ldr	r3, [pc, #180]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0302 	and.w	r3, r3, #2
 8002680:	2b00      	cmp	r3, #0
 8002682:	d0f0      	beq.n	8002666 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002684:	4b2a      	ldr	r3, [pc, #168]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	695b      	ldr	r3, [r3, #20]
 8002690:	00db      	lsls	r3, r3, #3
 8002692:	4927      	ldr	r1, [pc, #156]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 8002694:	4313      	orrs	r3, r2
 8002696:	600b      	str	r3, [r1, #0]
 8002698:	e015      	b.n	80026c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800269a:	4b26      	ldr	r3, [pc, #152]	; (8002734 <HAL_RCC_OscConfig+0x270>)
 800269c:	2200      	movs	r2, #0
 800269e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026a0:	f7ff fb5a 	bl	8001d58 <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026a6:	e008      	b.n	80026ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026a8:	f7ff fb56 	bl	8001d58 <HAL_GetTick>
 80026ac:	4602      	mov	r2, r0
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	1ad3      	subs	r3, r2, r3
 80026b2:	2b02      	cmp	r3, #2
 80026b4:	d901      	bls.n	80026ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80026b6:	2303      	movs	r3, #3
 80026b8:	e17a      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026ba:	4b1d      	ldr	r3, [pc, #116]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d1f0      	bne.n	80026a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f003 0308 	and.w	r3, r3, #8
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d03a      	beq.n	8002748 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d019      	beq.n	800270e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026da:	4b17      	ldr	r3, [pc, #92]	; (8002738 <HAL_RCC_OscConfig+0x274>)
 80026dc:	2201      	movs	r2, #1
 80026de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026e0:	f7ff fb3a 	bl	8001d58 <HAL_GetTick>
 80026e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026e6:	e008      	b.n	80026fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026e8:	f7ff fb36 	bl	8001d58 <HAL_GetTick>
 80026ec:	4602      	mov	r2, r0
 80026ee:	693b      	ldr	r3, [r7, #16]
 80026f0:	1ad3      	subs	r3, r2, r3
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	d901      	bls.n	80026fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e15a      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026fa:	4b0d      	ldr	r3, [pc, #52]	; (8002730 <HAL_RCC_OscConfig+0x26c>)
 80026fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fe:	f003 0302 	and.w	r3, r3, #2
 8002702:	2b00      	cmp	r3, #0
 8002704:	d0f0      	beq.n	80026e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002706:	2001      	movs	r0, #1
 8002708:	f000 fad8 	bl	8002cbc <RCC_Delay>
 800270c:	e01c      	b.n	8002748 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800270e:	4b0a      	ldr	r3, [pc, #40]	; (8002738 <HAL_RCC_OscConfig+0x274>)
 8002710:	2200      	movs	r2, #0
 8002712:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002714:	f7ff fb20 	bl	8001d58 <HAL_GetTick>
 8002718:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800271a:	e00f      	b.n	800273c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800271c:	f7ff fb1c 	bl	8001d58 <HAL_GetTick>
 8002720:	4602      	mov	r2, r0
 8002722:	693b      	ldr	r3, [r7, #16]
 8002724:	1ad3      	subs	r3, r2, r3
 8002726:	2b02      	cmp	r3, #2
 8002728:	d908      	bls.n	800273c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800272a:	2303      	movs	r3, #3
 800272c:	e140      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
 800272e:	bf00      	nop
 8002730:	40021000 	.word	0x40021000
 8002734:	42420000 	.word	0x42420000
 8002738:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800273c:	4b9e      	ldr	r3, [pc, #632]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 800273e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002740:	f003 0302 	and.w	r3, r3, #2
 8002744:	2b00      	cmp	r3, #0
 8002746:	d1e9      	bne.n	800271c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f003 0304 	and.w	r3, r3, #4
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 80a6 	beq.w	80028a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002756:	2300      	movs	r3, #0
 8002758:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800275a:	4b97      	ldr	r3, [pc, #604]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 800275c:	69db      	ldr	r3, [r3, #28]
 800275e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d10d      	bne.n	8002782 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002766:	4b94      	ldr	r3, [pc, #592]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 8002768:	69db      	ldr	r3, [r3, #28]
 800276a:	4a93      	ldr	r2, [pc, #588]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 800276c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002770:	61d3      	str	r3, [r2, #28]
 8002772:	4b91      	ldr	r3, [pc, #580]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 8002774:	69db      	ldr	r3, [r3, #28]
 8002776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800277a:	60bb      	str	r3, [r7, #8]
 800277c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800277e:	2301      	movs	r3, #1
 8002780:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002782:	4b8e      	ldr	r3, [pc, #568]	; (80029bc <HAL_RCC_OscConfig+0x4f8>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800278a:	2b00      	cmp	r3, #0
 800278c:	d118      	bne.n	80027c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800278e:	4b8b      	ldr	r3, [pc, #556]	; (80029bc <HAL_RCC_OscConfig+0x4f8>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a8a      	ldr	r2, [pc, #552]	; (80029bc <HAL_RCC_OscConfig+0x4f8>)
 8002794:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002798:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800279a:	f7ff fadd 	bl	8001d58 <HAL_GetTick>
 800279e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027a0:	e008      	b.n	80027b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027a2:	f7ff fad9 	bl	8001d58 <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	2b64      	cmp	r3, #100	; 0x64
 80027ae:	d901      	bls.n	80027b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80027b0:	2303      	movs	r3, #3
 80027b2:	e0fd      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b4:	4b81      	ldr	r3, [pc, #516]	; (80029bc <HAL_RCC_OscConfig+0x4f8>)
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d0f0      	beq.n	80027a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d106      	bne.n	80027d6 <HAL_RCC_OscConfig+0x312>
 80027c8:	4b7b      	ldr	r3, [pc, #492]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	4a7a      	ldr	r2, [pc, #488]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 80027ce:	f043 0301 	orr.w	r3, r3, #1
 80027d2:	6213      	str	r3, [r2, #32]
 80027d4:	e02d      	b.n	8002832 <HAL_RCC_OscConfig+0x36e>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	68db      	ldr	r3, [r3, #12]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d10c      	bne.n	80027f8 <HAL_RCC_OscConfig+0x334>
 80027de:	4b76      	ldr	r3, [pc, #472]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 80027e0:	6a1b      	ldr	r3, [r3, #32]
 80027e2:	4a75      	ldr	r2, [pc, #468]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 80027e4:	f023 0301 	bic.w	r3, r3, #1
 80027e8:	6213      	str	r3, [r2, #32]
 80027ea:	4b73      	ldr	r3, [pc, #460]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 80027ec:	6a1b      	ldr	r3, [r3, #32]
 80027ee:	4a72      	ldr	r2, [pc, #456]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 80027f0:	f023 0304 	bic.w	r3, r3, #4
 80027f4:	6213      	str	r3, [r2, #32]
 80027f6:	e01c      	b.n	8002832 <HAL_RCC_OscConfig+0x36e>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	68db      	ldr	r3, [r3, #12]
 80027fc:	2b05      	cmp	r3, #5
 80027fe:	d10c      	bne.n	800281a <HAL_RCC_OscConfig+0x356>
 8002800:	4b6d      	ldr	r3, [pc, #436]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 8002802:	6a1b      	ldr	r3, [r3, #32]
 8002804:	4a6c      	ldr	r2, [pc, #432]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 8002806:	f043 0304 	orr.w	r3, r3, #4
 800280a:	6213      	str	r3, [r2, #32]
 800280c:	4b6a      	ldr	r3, [pc, #424]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 800280e:	6a1b      	ldr	r3, [r3, #32]
 8002810:	4a69      	ldr	r2, [pc, #420]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 8002812:	f043 0301 	orr.w	r3, r3, #1
 8002816:	6213      	str	r3, [r2, #32]
 8002818:	e00b      	b.n	8002832 <HAL_RCC_OscConfig+0x36e>
 800281a:	4b67      	ldr	r3, [pc, #412]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 800281c:	6a1b      	ldr	r3, [r3, #32]
 800281e:	4a66      	ldr	r2, [pc, #408]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 8002820:	f023 0301 	bic.w	r3, r3, #1
 8002824:	6213      	str	r3, [r2, #32]
 8002826:	4b64      	ldr	r3, [pc, #400]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 8002828:	6a1b      	ldr	r3, [r3, #32]
 800282a:	4a63      	ldr	r2, [pc, #396]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 800282c:	f023 0304 	bic.w	r3, r3, #4
 8002830:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	68db      	ldr	r3, [r3, #12]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d015      	beq.n	8002866 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800283a:	f7ff fa8d 	bl	8001d58 <HAL_GetTick>
 800283e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002840:	e00a      	b.n	8002858 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002842:	f7ff fa89 	bl	8001d58 <HAL_GetTick>
 8002846:	4602      	mov	r2, r0
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	1ad3      	subs	r3, r2, r3
 800284c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002850:	4293      	cmp	r3, r2
 8002852:	d901      	bls.n	8002858 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e0ab      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002858:	4b57      	ldr	r3, [pc, #348]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 800285a:	6a1b      	ldr	r3, [r3, #32]
 800285c:	f003 0302 	and.w	r3, r3, #2
 8002860:	2b00      	cmp	r3, #0
 8002862:	d0ee      	beq.n	8002842 <HAL_RCC_OscConfig+0x37e>
 8002864:	e014      	b.n	8002890 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002866:	f7ff fa77 	bl	8001d58 <HAL_GetTick>
 800286a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800286c:	e00a      	b.n	8002884 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800286e:	f7ff fa73 	bl	8001d58 <HAL_GetTick>
 8002872:	4602      	mov	r2, r0
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	1ad3      	subs	r3, r2, r3
 8002878:	f241 3288 	movw	r2, #5000	; 0x1388
 800287c:	4293      	cmp	r3, r2
 800287e:	d901      	bls.n	8002884 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002880:	2303      	movs	r3, #3
 8002882:	e095      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002884:	4b4c      	ldr	r3, [pc, #304]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 8002886:	6a1b      	ldr	r3, [r3, #32]
 8002888:	f003 0302 	and.w	r3, r3, #2
 800288c:	2b00      	cmp	r3, #0
 800288e:	d1ee      	bne.n	800286e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002890:	7dfb      	ldrb	r3, [r7, #23]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d105      	bne.n	80028a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002896:	4b48      	ldr	r3, [pc, #288]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	4a47      	ldr	r2, [pc, #284]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 800289c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	69db      	ldr	r3, [r3, #28]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 8081 	beq.w	80029ae <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028ac:	4b42      	ldr	r3, [pc, #264]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	f003 030c 	and.w	r3, r3, #12
 80028b4:	2b08      	cmp	r3, #8
 80028b6:	d061      	beq.n	800297c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	69db      	ldr	r3, [r3, #28]
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d146      	bne.n	800294e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028c0:	4b3f      	ldr	r3, [pc, #252]	; (80029c0 <HAL_RCC_OscConfig+0x4fc>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c6:	f7ff fa47 	bl	8001d58 <HAL_GetTick>
 80028ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028cc:	e008      	b.n	80028e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028ce:	f7ff fa43 	bl	8001d58 <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	2b02      	cmp	r3, #2
 80028da:	d901      	bls.n	80028e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80028dc:	2303      	movs	r3, #3
 80028de:	e067      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028e0:	4b35      	ldr	r3, [pc, #212]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d1f0      	bne.n	80028ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a1b      	ldr	r3, [r3, #32]
 80028f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028f4:	d108      	bne.n	8002908 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028f6:	4b30      	ldr	r3, [pc, #192]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	492d      	ldr	r1, [pc, #180]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 8002904:	4313      	orrs	r3, r2
 8002906:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002908:	4b2b      	ldr	r3, [pc, #172]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a19      	ldr	r1, [r3, #32]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002918:	430b      	orrs	r3, r1
 800291a:	4927      	ldr	r1, [pc, #156]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 800291c:	4313      	orrs	r3, r2
 800291e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002920:	4b27      	ldr	r3, [pc, #156]	; (80029c0 <HAL_RCC_OscConfig+0x4fc>)
 8002922:	2201      	movs	r2, #1
 8002924:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002926:	f7ff fa17 	bl	8001d58 <HAL_GetTick>
 800292a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800292c:	e008      	b.n	8002940 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800292e:	f7ff fa13 	bl	8001d58 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	2b02      	cmp	r3, #2
 800293a:	d901      	bls.n	8002940 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800293c:	2303      	movs	r3, #3
 800293e:	e037      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002940:	4b1d      	ldr	r3, [pc, #116]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002948:	2b00      	cmp	r3, #0
 800294a:	d0f0      	beq.n	800292e <HAL_RCC_OscConfig+0x46a>
 800294c:	e02f      	b.n	80029ae <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800294e:	4b1c      	ldr	r3, [pc, #112]	; (80029c0 <HAL_RCC_OscConfig+0x4fc>)
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002954:	f7ff fa00 	bl	8001d58 <HAL_GetTick>
 8002958:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800295a:	e008      	b.n	800296e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800295c:	f7ff f9fc 	bl	8001d58 <HAL_GetTick>
 8002960:	4602      	mov	r2, r0
 8002962:	693b      	ldr	r3, [r7, #16]
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d901      	bls.n	800296e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	e020      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800296e:	4b12      	ldr	r3, [pc, #72]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d1f0      	bne.n	800295c <HAL_RCC_OscConfig+0x498>
 800297a:	e018      	b.n	80029ae <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	69db      	ldr	r3, [r3, #28]
 8002980:	2b01      	cmp	r3, #1
 8002982:	d101      	bne.n	8002988 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002984:	2301      	movs	r3, #1
 8002986:	e013      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002988:	4b0b      	ldr	r3, [pc, #44]	; (80029b8 <HAL_RCC_OscConfig+0x4f4>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6a1b      	ldr	r3, [r3, #32]
 8002998:	429a      	cmp	r2, r3
 800299a:	d106      	bne.n	80029aa <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029a6:	429a      	cmp	r2, r3
 80029a8:	d001      	beq.n	80029ae <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e000      	b.n	80029b0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3718      	adds	r7, #24
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	40021000 	.word	0x40021000
 80029bc:	40007000 	.word	0x40007000
 80029c0:	42420060 	.word	0x42420060

080029c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d101      	bne.n	80029d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e0d0      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029d8:	4b6a      	ldr	r3, [pc, #424]	; (8002b84 <HAL_RCC_ClockConfig+0x1c0>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0307 	and.w	r3, r3, #7
 80029e0:	683a      	ldr	r2, [r7, #0]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d910      	bls.n	8002a08 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029e6:	4b67      	ldr	r3, [pc, #412]	; (8002b84 <HAL_RCC_ClockConfig+0x1c0>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f023 0207 	bic.w	r2, r3, #7
 80029ee:	4965      	ldr	r1, [pc, #404]	; (8002b84 <HAL_RCC_ClockConfig+0x1c0>)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029f6:	4b63      	ldr	r3, [pc, #396]	; (8002b84 <HAL_RCC_ClockConfig+0x1c0>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0307 	and.w	r3, r3, #7
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d001      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002a04:	2301      	movs	r3, #1
 8002a06:	e0b8      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0302 	and.w	r3, r3, #2
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d020      	beq.n	8002a56 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d005      	beq.n	8002a2c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a20:	4b59      	ldr	r3, [pc, #356]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	4a58      	ldr	r2, [pc, #352]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002a26:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a2a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0308 	and.w	r3, r3, #8
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d005      	beq.n	8002a44 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a38:	4b53      	ldr	r3, [pc, #332]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	4a52      	ldr	r2, [pc, #328]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002a3e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002a42:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a44:	4b50      	ldr	r3, [pc, #320]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	494d      	ldr	r1, [pc, #308]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002a52:	4313      	orrs	r3, r2
 8002a54:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 0301 	and.w	r3, r3, #1
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d040      	beq.n	8002ae4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	2b01      	cmp	r3, #1
 8002a68:	d107      	bne.n	8002a7a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a6a:	4b47      	ldr	r3, [pc, #284]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d115      	bne.n	8002aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a76:	2301      	movs	r3, #1
 8002a78:	e07f      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	685b      	ldr	r3, [r3, #4]
 8002a7e:	2b02      	cmp	r3, #2
 8002a80:	d107      	bne.n	8002a92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a82:	4b41      	ldr	r3, [pc, #260]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d109      	bne.n	8002aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e073      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a92:	4b3d      	ldr	r3, [pc, #244]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0302 	and.w	r3, r3, #2
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d101      	bne.n	8002aa2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e06b      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002aa2:	4b39      	ldr	r3, [pc, #228]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f023 0203 	bic.w	r2, r3, #3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	4936      	ldr	r1, [pc, #216]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ab4:	f7ff f950 	bl	8001d58 <HAL_GetTick>
 8002ab8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aba:	e00a      	b.n	8002ad2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002abc:	f7ff f94c 	bl	8001d58 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e053      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ad2:	4b2d      	ldr	r3, [pc, #180]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	f003 020c 	and.w	r2, r3, #12
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	685b      	ldr	r3, [r3, #4]
 8002ade:	009b      	lsls	r3, r3, #2
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d1eb      	bne.n	8002abc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ae4:	4b27      	ldr	r3, [pc, #156]	; (8002b84 <HAL_RCC_ClockConfig+0x1c0>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 0307 	and.w	r3, r3, #7
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d210      	bcs.n	8002b14 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002af2:	4b24      	ldr	r3, [pc, #144]	; (8002b84 <HAL_RCC_ClockConfig+0x1c0>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f023 0207 	bic.w	r2, r3, #7
 8002afa:	4922      	ldr	r1, [pc, #136]	; (8002b84 <HAL_RCC_ClockConfig+0x1c0>)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	4313      	orrs	r3, r2
 8002b00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b02:	4b20      	ldr	r3, [pc, #128]	; (8002b84 <HAL_RCC_ClockConfig+0x1c0>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f003 0307 	and.w	r3, r3, #7
 8002b0a:	683a      	ldr	r2, [r7, #0]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d001      	beq.n	8002b14 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e032      	b.n	8002b7a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 0304 	and.w	r3, r3, #4
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d008      	beq.n	8002b32 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b20:	4b19      	ldr	r3, [pc, #100]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	4916      	ldr	r1, [pc, #88]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0308 	and.w	r3, r3, #8
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d009      	beq.n	8002b52 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b3e:	4b12      	ldr	r3, [pc, #72]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	691b      	ldr	r3, [r3, #16]
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	490e      	ldr	r1, [pc, #56]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b52:	f000 f821 	bl	8002b98 <HAL_RCC_GetSysClockFreq>
 8002b56:	4602      	mov	r2, r0
 8002b58:	4b0b      	ldr	r3, [pc, #44]	; (8002b88 <HAL_RCC_ClockConfig+0x1c4>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	091b      	lsrs	r3, r3, #4
 8002b5e:	f003 030f 	and.w	r3, r3, #15
 8002b62:	490a      	ldr	r1, [pc, #40]	; (8002b8c <HAL_RCC_ClockConfig+0x1c8>)
 8002b64:	5ccb      	ldrb	r3, [r1, r3]
 8002b66:	fa22 f303 	lsr.w	r3, r2, r3
 8002b6a:	4a09      	ldr	r2, [pc, #36]	; (8002b90 <HAL_RCC_ClockConfig+0x1cc>)
 8002b6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b6e:	4b09      	ldr	r3, [pc, #36]	; (8002b94 <HAL_RCC_ClockConfig+0x1d0>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7ff f8ae 	bl	8001cd4 <HAL_InitTick>

  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3710      	adds	r7, #16
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	40022000 	.word	0x40022000
 8002b88:	40021000 	.word	0x40021000
 8002b8c:	08009a4c 	.word	0x08009a4c
 8002b90:	20000004 	.word	0x20000004
 8002b94:	20000008 	.word	0x20000008

08002b98 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b98:	b490      	push	{r4, r7}
 8002b9a:	b08a      	sub	sp, #40	; 0x28
 8002b9c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002b9e:	4b2a      	ldr	r3, [pc, #168]	; (8002c48 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002ba0:	1d3c      	adds	r4, r7, #4
 8002ba2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002ba4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002ba8:	f240 2301 	movw	r3, #513	; 0x201
 8002bac:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	61fb      	str	r3, [r7, #28]
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	61bb      	str	r3, [r7, #24]
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	627b      	str	r3, [r7, #36]	; 0x24
 8002bba:	2300      	movs	r3, #0
 8002bbc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002bc2:	4b22      	ldr	r3, [pc, #136]	; (8002c4c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bc8:	69fb      	ldr	r3, [r7, #28]
 8002bca:	f003 030c 	and.w	r3, r3, #12
 8002bce:	2b04      	cmp	r3, #4
 8002bd0:	d002      	beq.n	8002bd8 <HAL_RCC_GetSysClockFreq+0x40>
 8002bd2:	2b08      	cmp	r3, #8
 8002bd4:	d003      	beq.n	8002bde <HAL_RCC_GetSysClockFreq+0x46>
 8002bd6:	e02d      	b.n	8002c34 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002bd8:	4b1d      	ldr	r3, [pc, #116]	; (8002c50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002bda:	623b      	str	r3, [r7, #32]
      break;
 8002bdc:	e02d      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	0c9b      	lsrs	r3, r3, #18
 8002be2:	f003 030f 	and.w	r3, r3, #15
 8002be6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002bea:	4413      	add	r3, r2
 8002bec:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002bf0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d013      	beq.n	8002c24 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bfc:	4b13      	ldr	r3, [pc, #76]	; (8002c4c <HAL_RCC_GetSysClockFreq+0xb4>)
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	0c5b      	lsrs	r3, r3, #17
 8002c02:	f003 0301 	and.w	r3, r3, #1
 8002c06:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002c0a:	4413      	add	r3, r2
 8002c0c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002c10:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	4a0e      	ldr	r2, [pc, #56]	; (8002c50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c16:	fb02 f203 	mul.w	r2, r2, r3
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c20:	627b      	str	r3, [r7, #36]	; 0x24
 8002c22:	e004      	b.n	8002c2e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	4a0b      	ldr	r2, [pc, #44]	; (8002c54 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002c28:	fb02 f303 	mul.w	r3, r2, r3
 8002c2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c30:	623b      	str	r3, [r7, #32]
      break;
 8002c32:	e002      	b.n	8002c3a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c34:	4b06      	ldr	r3, [pc, #24]	; (8002c50 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002c36:	623b      	str	r3, [r7, #32]
      break;
 8002c38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c3a:	6a3b      	ldr	r3, [r7, #32]
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	3728      	adds	r7, #40	; 0x28
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bc90      	pop	{r4, r7}
 8002c44:	4770      	bx	lr
 8002c46:	bf00      	nop
 8002c48:	08009a3c 	.word	0x08009a3c
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	007a1200 	.word	0x007a1200
 8002c54:	003d0900 	.word	0x003d0900

08002c58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c5c:	4b02      	ldr	r3, [pc, #8]	; (8002c68 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bc80      	pop	{r7}
 8002c66:	4770      	bx	lr
 8002c68:	20000004 	.word	0x20000004

08002c6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c70:	f7ff fff2 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 8002c74:	4602      	mov	r2, r0
 8002c76:	4b05      	ldr	r3, [pc, #20]	; (8002c8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c78:	685b      	ldr	r3, [r3, #4]
 8002c7a:	0a1b      	lsrs	r3, r3, #8
 8002c7c:	f003 0307 	and.w	r3, r3, #7
 8002c80:	4903      	ldr	r1, [pc, #12]	; (8002c90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c82:	5ccb      	ldrb	r3, [r1, r3]
 8002c84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40021000 	.word	0x40021000
 8002c90:	08009a5c 	.word	0x08009a5c

08002c94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c98:	f7ff ffde 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 8002c9c:	4602      	mov	r2, r0
 8002c9e:	4b05      	ldr	r3, [pc, #20]	; (8002cb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	0adb      	lsrs	r3, r3, #11
 8002ca4:	f003 0307 	and.w	r3, r3, #7
 8002ca8:	4903      	ldr	r1, [pc, #12]	; (8002cb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002caa:	5ccb      	ldrb	r3, [r1, r3]
 8002cac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	08009a5c 	.word	0x08009a5c

08002cbc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002cc4:	4b0a      	ldr	r3, [pc, #40]	; (8002cf0 <RCC_Delay+0x34>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a0a      	ldr	r2, [pc, #40]	; (8002cf4 <RCC_Delay+0x38>)
 8002cca:	fba2 2303 	umull	r2, r3, r2, r3
 8002cce:	0a5b      	lsrs	r3, r3, #9
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	fb02 f303 	mul.w	r3, r2, r3
 8002cd6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002cd8:	bf00      	nop
  }
  while (Delay --);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	1e5a      	subs	r2, r3, #1
 8002cde:	60fa      	str	r2, [r7, #12]
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1f9      	bne.n	8002cd8 <RCC_Delay+0x1c>
}
 8002ce4:	bf00      	nop
 8002ce6:	bf00      	nop
 8002ce8:	3714      	adds	r7, #20
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr
 8002cf0:	20000004 	.word	0x20000004
 8002cf4:	10624dd3 	.word	0x10624dd3

08002cf8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e041      	b.n	8002d8e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d106      	bne.n	8002d24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	2200      	movs	r2, #0
 8002d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d1e:	6878      	ldr	r0, [r7, #4]
 8002d20:	f000 f839 	bl	8002d96 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2202      	movs	r2, #2
 8002d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	3304      	adds	r3, #4
 8002d34:	4619      	mov	r1, r3
 8002d36:	4610      	mov	r0, r2
 8002d38:	f000 fd74 	bl	8003824 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2201      	movs	r2, #1
 8002d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3708      	adds	r7, #8
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}

08002d96 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002d96:	b480      	push	{r7}
 8002d98:	b083      	sub	sp, #12
 8002d9a:	af00      	add	r7, sp, #0
 8002d9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bc80      	pop	{r7}
 8002da6:	4770      	bx	lr

08002da8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002db6:	b2db      	uxtb	r3, r3
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d001      	beq.n	8002dc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e03a      	b.n	8002e36 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2202      	movs	r2, #2
 8002dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	68da      	ldr	r2, [r3, #12]
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f042 0201 	orr.w	r2, r2, #1
 8002dd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a18      	ldr	r2, [pc, #96]	; (8002e40 <HAL_TIM_Base_Start_IT+0x98>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d00e      	beq.n	8002e00 <HAL_TIM_Base_Start_IT+0x58>
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dea:	d009      	beq.n	8002e00 <HAL_TIM_Base_Start_IT+0x58>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a14      	ldr	r2, [pc, #80]	; (8002e44 <HAL_TIM_Base_Start_IT+0x9c>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d004      	beq.n	8002e00 <HAL_TIM_Base_Start_IT+0x58>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4a13      	ldr	r2, [pc, #76]	; (8002e48 <HAL_TIM_Base_Start_IT+0xa0>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d111      	bne.n	8002e24 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	f003 0307 	and.w	r3, r3, #7
 8002e0a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2b06      	cmp	r3, #6
 8002e10:	d010      	beq.n	8002e34 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f042 0201 	orr.w	r2, r2, #1
 8002e20:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e22:	e007      	b.n	8002e34 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f042 0201 	orr.w	r2, r2, #1
 8002e32:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3714      	adds	r7, #20
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bc80      	pop	{r7}
 8002e3e:	4770      	bx	lr
 8002e40:	40012c00 	.word	0x40012c00
 8002e44:	40000400 	.word	0x40000400
 8002e48:	40000800 	.word	0x40000800

08002e4c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b082      	sub	sp, #8
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d101      	bne.n	8002e5e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e041      	b.n	8002ee2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d106      	bne.n	8002e78 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 f839 	bl	8002eea <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2202      	movs	r2, #2
 8002e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3304      	adds	r3, #4
 8002e88:	4619      	mov	r1, r3
 8002e8a:	4610      	mov	r0, r2
 8002e8c:	f000 fcca 	bl	8003824 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2201      	movs	r2, #1
 8002ea4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2201      	movs	r2, #1
 8002ebc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2201      	movs	r2, #1
 8002ecc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	2201      	movs	r2, #1
 8002ed4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2201      	movs	r2, #1
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3708      	adds	r7, #8
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002eea:	b480      	push	{r7}
 8002eec:	b083      	sub	sp, #12
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002ef2:	bf00      	nop
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bc80      	pop	{r7}
 8002efa:	4770      	bx	lr

08002efc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d109      	bne.n	8002f20 <HAL_TIM_PWM_Start+0x24>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	bf14      	ite	ne
 8002f18:	2301      	movne	r3, #1
 8002f1a:	2300      	moveq	r3, #0
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	e022      	b.n	8002f66 <HAL_TIM_PWM_Start+0x6a>
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	2b04      	cmp	r3, #4
 8002f24:	d109      	bne.n	8002f3a <HAL_TIM_PWM_Start+0x3e>
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	bf14      	ite	ne
 8002f32:	2301      	movne	r3, #1
 8002f34:	2300      	moveq	r3, #0
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	e015      	b.n	8002f66 <HAL_TIM_PWM_Start+0x6a>
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	2b08      	cmp	r3, #8
 8002f3e:	d109      	bne.n	8002f54 <HAL_TIM_PWM_Start+0x58>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	bf14      	ite	ne
 8002f4c:	2301      	movne	r3, #1
 8002f4e:	2300      	moveq	r3, #0
 8002f50:	b2db      	uxtb	r3, r3
 8002f52:	e008      	b.n	8002f66 <HAL_TIM_PWM_Start+0x6a>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	2b01      	cmp	r3, #1
 8002f5e:	bf14      	ite	ne
 8002f60:	2301      	movne	r3, #1
 8002f62:	2300      	moveq	r3, #0
 8002f64:	b2db      	uxtb	r3, r3
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e05e      	b.n	800302c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d104      	bne.n	8002f7e <HAL_TIM_PWM_Start+0x82>
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2202      	movs	r2, #2
 8002f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f7c:	e013      	b.n	8002fa6 <HAL_TIM_PWM_Start+0xaa>
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	2b04      	cmp	r3, #4
 8002f82:	d104      	bne.n	8002f8e <HAL_TIM_PWM_Start+0x92>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2202      	movs	r2, #2
 8002f88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f8c:	e00b      	b.n	8002fa6 <HAL_TIM_PWM_Start+0xaa>
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	2b08      	cmp	r3, #8
 8002f92:	d104      	bne.n	8002f9e <HAL_TIM_PWM_Start+0xa2>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2202      	movs	r2, #2
 8002f98:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f9c:	e003      	b.n	8002fa6 <HAL_TIM_PWM_Start+0xaa>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2202      	movs	r2, #2
 8002fa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	2201      	movs	r2, #1
 8002fac:	6839      	ldr	r1, [r7, #0]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f000 feb8 	bl	8003d24 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a1e      	ldr	r2, [pc, #120]	; (8003034 <HAL_TIM_PWM_Start+0x138>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d107      	bne.n	8002fce <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002fcc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a18      	ldr	r2, [pc, #96]	; (8003034 <HAL_TIM_PWM_Start+0x138>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d00e      	beq.n	8002ff6 <HAL_TIM_PWM_Start+0xfa>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fe0:	d009      	beq.n	8002ff6 <HAL_TIM_PWM_Start+0xfa>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a14      	ldr	r2, [pc, #80]	; (8003038 <HAL_TIM_PWM_Start+0x13c>)
 8002fe8:	4293      	cmp	r3, r2
 8002fea:	d004      	beq.n	8002ff6 <HAL_TIM_PWM_Start+0xfa>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a12      	ldr	r2, [pc, #72]	; (800303c <HAL_TIM_PWM_Start+0x140>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d111      	bne.n	800301a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2b06      	cmp	r3, #6
 8003006:	d010      	beq.n	800302a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f042 0201 	orr.w	r2, r2, #1
 8003016:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003018:	e007      	b.n	800302a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f042 0201 	orr.w	r2, r2, #1
 8003028:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800302a:	2300      	movs	r3, #0
}
 800302c:	4618      	mov	r0, r3
 800302e:	3710      	adds	r7, #16
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	40012c00 	.word	0x40012c00
 8003038:	40000400 	.word	0x40000400
 800303c:	40000800 	.word	0x40000800

08003040 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b086      	sub	sp, #24
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d101      	bne.n	8003054 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e093      	b.n	800317c <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800305a:	b2db      	uxtb	r3, r3
 800305c:	2b00      	cmp	r3, #0
 800305e:	d106      	bne.n	800306e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003068:	6878      	ldr	r0, [r7, #4]
 800306a:	f000 f88b 	bl	8003184 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2202      	movs	r2, #2
 8003072:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	689b      	ldr	r3, [r3, #8]
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	6812      	ldr	r2, [r2, #0]
 8003080:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003084:	f023 0307 	bic.w	r3, r3, #7
 8003088:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	3304      	adds	r3, #4
 8003092:	4619      	mov	r1, r3
 8003094:	4610      	mov	r0, r2
 8003096:	f000 fbc5 	bl	8003824 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	689b      	ldr	r3, [r3, #8]
 80030a0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	6a1b      	ldr	r3, [r3, #32]
 80030b0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	697a      	ldr	r2, [r7, #20]
 80030b8:	4313      	orrs	r3, r2
 80030ba:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030c2:	f023 0303 	bic.w	r3, r3, #3
 80030c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	689a      	ldr	r2, [r3, #8]
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	021b      	lsls	r3, r3, #8
 80030d2:	4313      	orrs	r3, r2
 80030d4:	693a      	ldr	r2, [r7, #16]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80030e0:	f023 030c 	bic.w	r3, r3, #12
 80030e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80030ec:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80030f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	68da      	ldr	r2, [r3, #12]
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	69db      	ldr	r3, [r3, #28]
 80030fa:	021b      	lsls	r3, r3, #8
 80030fc:	4313      	orrs	r3, r2
 80030fe:	693a      	ldr	r2, [r7, #16]
 8003100:	4313      	orrs	r3, r2
 8003102:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003104:	683b      	ldr	r3, [r7, #0]
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	011a      	lsls	r2, r3, #4
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	031b      	lsls	r3, r3, #12
 8003110:	4313      	orrs	r3, r2
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	4313      	orrs	r3, r2
 8003116:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800311e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	695b      	ldr	r3, [r3, #20]
 8003128:	011b      	lsls	r3, r3, #4
 800312a:	4313      	orrs	r3, r2
 800312c:	68fa      	ldr	r2, [r7, #12]
 800312e:	4313      	orrs	r3, r2
 8003130:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	697a      	ldr	r2, [r7, #20]
 8003138:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	693a      	ldr	r2, [r7, #16]
 8003140:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	68fa      	ldr	r2, [r7, #12]
 8003148:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2201      	movs	r2, #1
 800314e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2201      	movs	r2, #1
 8003156:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2201      	movs	r2, #1
 800315e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2201      	movs	r2, #1
 8003166:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2201      	movs	r2, #1
 800316e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2201      	movs	r2, #1
 8003176:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	3718      	adds	r7, #24
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <HAL_TIM_Encoder_MspInit>:
  * @brief  Initializes the TIM Encoder Interface MSP.
  * @param  htim TIM Encoder Interface handle
  * @retval None
  */
__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
{
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Encoder_MspInit could be implemented in the user file
   */
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	bc80      	pop	{r7}
 8003194:	4770      	bx	lr

08003196 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003196:	b580      	push	{r7, lr}
 8003198:	b084      	sub	sp, #16
 800319a:	af00      	add	r7, sp, #0
 800319c:	6078      	str	r0, [r7, #4]
 800319e:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80031a6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80031ae:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80031b6:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80031be:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d110      	bne.n	80031e8 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80031c6:	7bfb      	ldrb	r3, [r7, #15]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d102      	bne.n	80031d2 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80031cc:	7b7b      	ldrb	r3, [r7, #13]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d001      	beq.n	80031d6 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e069      	b.n	80032aa <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2202      	movs	r2, #2
 80031da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2202      	movs	r2, #2
 80031e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80031e6:	e031      	b.n	800324c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	d110      	bne.n	8003210 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80031ee:	7bbb      	ldrb	r3, [r7, #14]
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d102      	bne.n	80031fa <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80031f4:	7b3b      	ldrb	r3, [r7, #12]
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d001      	beq.n	80031fe <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e055      	b.n	80032aa <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2202      	movs	r2, #2
 8003202:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2202      	movs	r2, #2
 800320a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800320e:	e01d      	b.n	800324c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003210:	7bfb      	ldrb	r3, [r7, #15]
 8003212:	2b01      	cmp	r3, #1
 8003214:	d108      	bne.n	8003228 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003216:	7bbb      	ldrb	r3, [r7, #14]
 8003218:	2b01      	cmp	r3, #1
 800321a:	d105      	bne.n	8003228 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800321c:	7b7b      	ldrb	r3, [r7, #13]
 800321e:	2b01      	cmp	r3, #1
 8003220:	d102      	bne.n	8003228 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003222:	7b3b      	ldrb	r3, [r7, #12]
 8003224:	2b01      	cmp	r3, #1
 8003226:	d001      	beq.n	800322c <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e03e      	b.n	80032aa <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2202      	movs	r2, #2
 8003230:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2202      	movs	r2, #2
 8003238:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2202      	movs	r2, #2
 8003240:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2202      	movs	r2, #2
 8003248:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d003      	beq.n	800325a <HAL_TIM_Encoder_Start+0xc4>
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	2b04      	cmp	r3, #4
 8003256:	d008      	beq.n	800326a <HAL_TIM_Encoder_Start+0xd4>
 8003258:	e00f      	b.n	800327a <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2201      	movs	r2, #1
 8003260:	2100      	movs	r1, #0
 8003262:	4618      	mov	r0, r3
 8003264:	f000 fd5e 	bl	8003d24 <TIM_CCxChannelCmd>
      break;
 8003268:	e016      	b.n	8003298 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2201      	movs	r2, #1
 8003270:	2104      	movs	r1, #4
 8003272:	4618      	mov	r0, r3
 8003274:	f000 fd56 	bl	8003d24 <TIM_CCxChannelCmd>
      break;
 8003278:	e00e      	b.n	8003298 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	2201      	movs	r2, #1
 8003280:	2100      	movs	r1, #0
 8003282:	4618      	mov	r0, r3
 8003284:	f000 fd4e 	bl	8003d24 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2201      	movs	r2, #1
 800328e:	2104      	movs	r1, #4
 8003290:	4618      	mov	r0, r3
 8003292:	f000 fd47 	bl	8003d24 <TIM_CCxChannelCmd>
      break;
 8003296:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681a      	ldr	r2, [r3, #0]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f042 0201 	orr.w	r2, r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	b082      	sub	sp, #8
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d122      	bne.n	800330e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68db      	ldr	r3, [r3, #12]
 80032ce:	f003 0302 	and.w	r3, r3, #2
 80032d2:	2b02      	cmp	r3, #2
 80032d4:	d11b      	bne.n	800330e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f06f 0202 	mvn.w	r2, #2
 80032de:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	699b      	ldr	r3, [r3, #24]
 80032ec:	f003 0303 	and.w	r3, r3, #3
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d003      	beq.n	80032fc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f000 fa79 	bl	80037ec <HAL_TIM_IC_CaptureCallback>
 80032fa:	e005      	b.n	8003308 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f000 fa6c 	bl	80037da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 fa7b 	bl	80037fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	691b      	ldr	r3, [r3, #16]
 8003314:	f003 0304 	and.w	r3, r3, #4
 8003318:	2b04      	cmp	r3, #4
 800331a:	d122      	bne.n	8003362 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	68db      	ldr	r3, [r3, #12]
 8003322:	f003 0304 	and.w	r3, r3, #4
 8003326:	2b04      	cmp	r3, #4
 8003328:	d11b      	bne.n	8003362 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f06f 0204 	mvn.w	r2, #4
 8003332:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2202      	movs	r2, #2
 8003338:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003344:	2b00      	cmp	r3, #0
 8003346:	d003      	beq.n	8003350 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f000 fa4f 	bl	80037ec <HAL_TIM_IC_CaptureCallback>
 800334e:	e005      	b.n	800335c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	f000 fa42 	bl	80037da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f000 fa51 	bl	80037fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2200      	movs	r2, #0
 8003360:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	691b      	ldr	r3, [r3, #16]
 8003368:	f003 0308 	and.w	r3, r3, #8
 800336c:	2b08      	cmp	r3, #8
 800336e:	d122      	bne.n	80033b6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	68db      	ldr	r3, [r3, #12]
 8003376:	f003 0308 	and.w	r3, r3, #8
 800337a:	2b08      	cmp	r3, #8
 800337c:	d11b      	bne.n	80033b6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f06f 0208 	mvn.w	r2, #8
 8003386:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2204      	movs	r2, #4
 800338c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	69db      	ldr	r3, [r3, #28]
 8003394:	f003 0303 	and.w	r3, r3, #3
 8003398:	2b00      	cmp	r3, #0
 800339a:	d003      	beq.n	80033a4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f000 fa25 	bl	80037ec <HAL_TIM_IC_CaptureCallback>
 80033a2:	e005      	b.n	80033b0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	f000 fa18 	bl	80037da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	f000 fa27 	bl	80037fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	2200      	movs	r2, #0
 80033b4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	691b      	ldr	r3, [r3, #16]
 80033bc:	f003 0310 	and.w	r3, r3, #16
 80033c0:	2b10      	cmp	r3, #16
 80033c2:	d122      	bne.n	800340a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	68db      	ldr	r3, [r3, #12]
 80033ca:	f003 0310 	and.w	r3, r3, #16
 80033ce:	2b10      	cmp	r3, #16
 80033d0:	d11b      	bne.n	800340a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f06f 0210 	mvn.w	r2, #16
 80033da:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2208      	movs	r2, #8
 80033e0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	69db      	ldr	r3, [r3, #28]
 80033e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d003      	beq.n	80033f8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f000 f9fb 	bl	80037ec <HAL_TIM_IC_CaptureCallback>
 80033f6:	e005      	b.n	8003404 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f000 f9ee 	bl	80037da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f000 f9fd 	bl	80037fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	691b      	ldr	r3, [r3, #16]
 8003410:	f003 0301 	and.w	r3, r3, #1
 8003414:	2b01      	cmp	r3, #1
 8003416:	d10e      	bne.n	8003436 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	f003 0301 	and.w	r3, r3, #1
 8003422:	2b01      	cmp	r3, #1
 8003424:	d107      	bne.n	8003436 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f06f 0201 	mvn.w	r2, #1
 800342e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f000 f9c9 	bl	80037c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	691b      	ldr	r3, [r3, #16]
 800343c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003440:	2b80      	cmp	r3, #128	; 0x80
 8003442:	d10e      	bne.n	8003462 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800344e:	2b80      	cmp	r3, #128	; 0x80
 8003450:	d107      	bne.n	8003462 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800345a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f000 fcec 	bl	8003e3a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	691b      	ldr	r3, [r3, #16]
 8003468:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800346c:	2b40      	cmp	r3, #64	; 0x40
 800346e:	d10e      	bne.n	800348e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	68db      	ldr	r3, [r3, #12]
 8003476:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800347a:	2b40      	cmp	r3, #64	; 0x40
 800347c:	d107      	bne.n	800348e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003486:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003488:	6878      	ldr	r0, [r7, #4]
 800348a:	f000 f9c1 	bl	8003810 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	691b      	ldr	r3, [r3, #16]
 8003494:	f003 0320 	and.w	r3, r3, #32
 8003498:	2b20      	cmp	r3, #32
 800349a:	d10e      	bne.n	80034ba <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	f003 0320 	and.w	r3, r3, #32
 80034a6:	2b20      	cmp	r3, #32
 80034a8:	d107      	bne.n	80034ba <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f06f 0220 	mvn.w	r2, #32
 80034b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 fcb7 	bl	8003e28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80034ba:	bf00      	nop
 80034bc:	3708      	adds	r7, #8
 80034be:	46bd      	mov	sp, r7
 80034c0:	bd80      	pop	{r7, pc}
	...

080034c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d101      	bne.n	80034de <HAL_TIM_PWM_ConfigChannel+0x1a>
 80034da:	2302      	movs	r3, #2
 80034dc:	e0ac      	b.n	8003638 <HAL_TIM_PWM_ConfigChannel+0x174>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2201      	movs	r2, #1
 80034e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2b0c      	cmp	r3, #12
 80034ea:	f200 809f 	bhi.w	800362c <HAL_TIM_PWM_ConfigChannel+0x168>
 80034ee:	a201      	add	r2, pc, #4	; (adr r2, 80034f4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80034f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f4:	08003529 	.word	0x08003529
 80034f8:	0800362d 	.word	0x0800362d
 80034fc:	0800362d 	.word	0x0800362d
 8003500:	0800362d 	.word	0x0800362d
 8003504:	08003569 	.word	0x08003569
 8003508:	0800362d 	.word	0x0800362d
 800350c:	0800362d 	.word	0x0800362d
 8003510:	0800362d 	.word	0x0800362d
 8003514:	080035ab 	.word	0x080035ab
 8003518:	0800362d 	.word	0x0800362d
 800351c:	0800362d 	.word	0x0800362d
 8003520:	0800362d 	.word	0x0800362d
 8003524:	080035eb 	.word	0x080035eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68b9      	ldr	r1, [r7, #8]
 800352e:	4618      	mov	r0, r3
 8003530:	f000 f9da 	bl	80038e8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	699a      	ldr	r2, [r3, #24]
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f042 0208 	orr.w	r2, r2, #8
 8003542:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	699a      	ldr	r2, [r3, #24]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f022 0204 	bic.w	r2, r2, #4
 8003552:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	6999      	ldr	r1, [r3, #24]
 800355a:	68bb      	ldr	r3, [r7, #8]
 800355c:	691a      	ldr	r2, [r3, #16]
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	430a      	orrs	r2, r1
 8003564:	619a      	str	r2, [r3, #24]
      break;
 8003566:	e062      	b.n	800362e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68b9      	ldr	r1, [r7, #8]
 800356e:	4618      	mov	r0, r3
 8003570:	f000 fa20 	bl	80039b4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	699a      	ldr	r2, [r3, #24]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003582:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	699a      	ldr	r2, [r3, #24]
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003592:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6999      	ldr	r1, [r3, #24]
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	021a      	lsls	r2, r3, #8
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	619a      	str	r2, [r3, #24]
      break;
 80035a8:	e041      	b.n	800362e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	68b9      	ldr	r1, [r7, #8]
 80035b0:	4618      	mov	r0, r3
 80035b2:	f000 fa69 	bl	8003a88 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	69da      	ldr	r2, [r3, #28]
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f042 0208 	orr.w	r2, r2, #8
 80035c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	69da      	ldr	r2, [r3, #28]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f022 0204 	bic.w	r2, r2, #4
 80035d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	69d9      	ldr	r1, [r3, #28]
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	691a      	ldr	r2, [r3, #16]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	61da      	str	r2, [r3, #28]
      break;
 80035e8:	e021      	b.n	800362e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	68b9      	ldr	r1, [r7, #8]
 80035f0:	4618      	mov	r0, r3
 80035f2:	f000 fab3 	bl	8003b5c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	69da      	ldr	r2, [r3, #28]
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003604:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	69da      	ldr	r2, [r3, #28]
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003614:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	69d9      	ldr	r1, [r3, #28]
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	691b      	ldr	r3, [r3, #16]
 8003620:	021a      	lsls	r2, r3, #8
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	430a      	orrs	r2, r1
 8003628:	61da      	str	r2, [r3, #28]
      break;
 800362a:	e000      	b.n	800362e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800362c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2200      	movs	r2, #0
 8003632:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003636:	2300      	movs	r3, #0
}
 8003638:	4618      	mov	r0, r3
 800363a:	3710      	adds	r7, #16
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}

08003640 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
 8003648:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003650:	2b01      	cmp	r3, #1
 8003652:	d101      	bne.n	8003658 <HAL_TIM_ConfigClockSource+0x18>
 8003654:	2302      	movs	r3, #2
 8003656:	e0b3      	b.n	80037c0 <HAL_TIM_ConfigClockSource+0x180>
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2202      	movs	r2, #2
 8003664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	689b      	ldr	r3, [r3, #8]
 800366e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003676:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800367e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68fa      	ldr	r2, [r7, #12]
 8003686:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003690:	d03e      	beq.n	8003710 <HAL_TIM_ConfigClockSource+0xd0>
 8003692:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003696:	f200 8087 	bhi.w	80037a8 <HAL_TIM_ConfigClockSource+0x168>
 800369a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800369e:	f000 8085 	beq.w	80037ac <HAL_TIM_ConfigClockSource+0x16c>
 80036a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036a6:	d87f      	bhi.n	80037a8 <HAL_TIM_ConfigClockSource+0x168>
 80036a8:	2b70      	cmp	r3, #112	; 0x70
 80036aa:	d01a      	beq.n	80036e2 <HAL_TIM_ConfigClockSource+0xa2>
 80036ac:	2b70      	cmp	r3, #112	; 0x70
 80036ae:	d87b      	bhi.n	80037a8 <HAL_TIM_ConfigClockSource+0x168>
 80036b0:	2b60      	cmp	r3, #96	; 0x60
 80036b2:	d050      	beq.n	8003756 <HAL_TIM_ConfigClockSource+0x116>
 80036b4:	2b60      	cmp	r3, #96	; 0x60
 80036b6:	d877      	bhi.n	80037a8 <HAL_TIM_ConfigClockSource+0x168>
 80036b8:	2b50      	cmp	r3, #80	; 0x50
 80036ba:	d03c      	beq.n	8003736 <HAL_TIM_ConfigClockSource+0xf6>
 80036bc:	2b50      	cmp	r3, #80	; 0x50
 80036be:	d873      	bhi.n	80037a8 <HAL_TIM_ConfigClockSource+0x168>
 80036c0:	2b40      	cmp	r3, #64	; 0x40
 80036c2:	d058      	beq.n	8003776 <HAL_TIM_ConfigClockSource+0x136>
 80036c4:	2b40      	cmp	r3, #64	; 0x40
 80036c6:	d86f      	bhi.n	80037a8 <HAL_TIM_ConfigClockSource+0x168>
 80036c8:	2b30      	cmp	r3, #48	; 0x30
 80036ca:	d064      	beq.n	8003796 <HAL_TIM_ConfigClockSource+0x156>
 80036cc:	2b30      	cmp	r3, #48	; 0x30
 80036ce:	d86b      	bhi.n	80037a8 <HAL_TIM_ConfigClockSource+0x168>
 80036d0:	2b20      	cmp	r3, #32
 80036d2:	d060      	beq.n	8003796 <HAL_TIM_ConfigClockSource+0x156>
 80036d4:	2b20      	cmp	r3, #32
 80036d6:	d867      	bhi.n	80037a8 <HAL_TIM_ConfigClockSource+0x168>
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d05c      	beq.n	8003796 <HAL_TIM_ConfigClockSource+0x156>
 80036dc:	2b10      	cmp	r3, #16
 80036de:	d05a      	beq.n	8003796 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80036e0:	e062      	b.n	80037a8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6818      	ldr	r0, [r3, #0]
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	6899      	ldr	r1, [r3, #8]
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	685a      	ldr	r2, [r3, #4]
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	f000 faf8 	bl	8003ce6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003704:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68fa      	ldr	r2, [r7, #12]
 800370c:	609a      	str	r2, [r3, #8]
      break;
 800370e:	e04e      	b.n	80037ae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6818      	ldr	r0, [r3, #0]
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	6899      	ldr	r1, [r3, #8]
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	685a      	ldr	r2, [r3, #4]
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	f000 fae1 	bl	8003ce6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689a      	ldr	r2, [r3, #8]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003732:	609a      	str	r2, [r3, #8]
      break;
 8003734:	e03b      	b.n	80037ae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6818      	ldr	r0, [r3, #0]
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	6859      	ldr	r1, [r3, #4]
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	68db      	ldr	r3, [r3, #12]
 8003742:	461a      	mov	r2, r3
 8003744:	f000 fa58 	bl	8003bf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	2150      	movs	r1, #80	; 0x50
 800374e:	4618      	mov	r0, r3
 8003750:	f000 faaf 	bl	8003cb2 <TIM_ITRx_SetConfig>
      break;
 8003754:	e02b      	b.n	80037ae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6818      	ldr	r0, [r3, #0]
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	6859      	ldr	r1, [r3, #4]
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	68db      	ldr	r3, [r3, #12]
 8003762:	461a      	mov	r2, r3
 8003764:	f000 fa76 	bl	8003c54 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	2160      	movs	r1, #96	; 0x60
 800376e:	4618      	mov	r0, r3
 8003770:	f000 fa9f 	bl	8003cb2 <TIM_ITRx_SetConfig>
      break;
 8003774:	e01b      	b.n	80037ae <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6818      	ldr	r0, [r3, #0]
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	6859      	ldr	r1, [r3, #4]
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	461a      	mov	r2, r3
 8003784:	f000 fa38 	bl	8003bf8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2140      	movs	r1, #64	; 0x40
 800378e:	4618      	mov	r0, r3
 8003790:	f000 fa8f 	bl	8003cb2 <TIM_ITRx_SetConfig>
      break;
 8003794:	e00b      	b.n	80037ae <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4619      	mov	r1, r3
 80037a0:	4610      	mov	r0, r2
 80037a2:	f000 fa86 	bl	8003cb2 <TIM_ITRx_SetConfig>
        break;
 80037a6:	e002      	b.n	80037ae <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80037a8:	bf00      	nop
 80037aa:	e000      	b.n	80037ae <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80037ac:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2201      	movs	r2, #1
 80037b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2200      	movs	r2, #0
 80037ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037be:	2300      	movs	r3, #0
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bc80      	pop	{r7}
 80037d8:	4770      	bx	lr

080037da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037da:	b480      	push	{r7}
 80037dc:	b083      	sub	sp, #12
 80037de:	af00      	add	r7, sp, #0
 80037e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037e2:	bf00      	nop
 80037e4:	370c      	adds	r7, #12
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bc80      	pop	{r7}
 80037ea:	4770      	bx	lr

080037ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037ec:	b480      	push	{r7}
 80037ee:	b083      	sub	sp, #12
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bc80      	pop	{r7}
 80037fc:	4770      	bx	lr

080037fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037fe:	b480      	push	{r7}
 8003800:	b083      	sub	sp, #12
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003806:	bf00      	nop
 8003808:	370c      	adds	r7, #12
 800380a:	46bd      	mov	sp, r7
 800380c:	bc80      	pop	{r7}
 800380e:	4770      	bx	lr

08003810 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003818:	bf00      	nop
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	bc80      	pop	{r7}
 8003820:	4770      	bx	lr
	...

08003824 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003824:	b480      	push	{r7}
 8003826:	b085      	sub	sp, #20
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	4a29      	ldr	r2, [pc, #164]	; (80038dc <TIM_Base_SetConfig+0xb8>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d00b      	beq.n	8003854 <TIM_Base_SetConfig+0x30>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003842:	d007      	beq.n	8003854 <TIM_Base_SetConfig+0x30>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a26      	ldr	r2, [pc, #152]	; (80038e0 <TIM_Base_SetConfig+0xbc>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d003      	beq.n	8003854 <TIM_Base_SetConfig+0x30>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4a25      	ldr	r2, [pc, #148]	; (80038e4 <TIM_Base_SetConfig+0xc0>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d108      	bne.n	8003866 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800385a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	4313      	orrs	r3, r2
 8003864:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a1c      	ldr	r2, [pc, #112]	; (80038dc <TIM_Base_SetConfig+0xb8>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d00b      	beq.n	8003886 <TIM_Base_SetConfig+0x62>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003874:	d007      	beq.n	8003886 <TIM_Base_SetConfig+0x62>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a19      	ldr	r2, [pc, #100]	; (80038e0 <TIM_Base_SetConfig+0xbc>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d003      	beq.n	8003886 <TIM_Base_SetConfig+0x62>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a18      	ldr	r2, [pc, #96]	; (80038e4 <TIM_Base_SetConfig+0xc0>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d108      	bne.n	8003898 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800388c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	68db      	ldr	r3, [r3, #12]
 8003892:	68fa      	ldr	r2, [r7, #12]
 8003894:	4313      	orrs	r3, r2
 8003896:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	695b      	ldr	r3, [r3, #20]
 80038a2:	4313      	orrs	r3, r2
 80038a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	68fa      	ldr	r2, [r7, #12]
 80038aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	689a      	ldr	r2, [r3, #8]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	4a07      	ldr	r2, [pc, #28]	; (80038dc <TIM_Base_SetConfig+0xb8>)
 80038c0:	4293      	cmp	r3, r2
 80038c2:	d103      	bne.n	80038cc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038c4:	683b      	ldr	r3, [r7, #0]
 80038c6:	691a      	ldr	r2, [r3, #16]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	615a      	str	r2, [r3, #20]
}
 80038d2:	bf00      	nop
 80038d4:	3714      	adds	r7, #20
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr
 80038dc:	40012c00 	.word	0x40012c00
 80038e0:	40000400 	.word	0x40000400
 80038e4:	40000800 	.word	0x40000800

080038e8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b087      	sub	sp, #28
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6a1b      	ldr	r3, [r3, #32]
 80038f6:	f023 0201 	bic.w	r2, r3, #1
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6a1b      	ldr	r3, [r3, #32]
 8003902:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003916:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f023 0303 	bic.w	r3, r3, #3
 800391e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	68fa      	ldr	r2, [r7, #12]
 8003926:	4313      	orrs	r3, r2
 8003928:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f023 0302 	bic.w	r3, r3, #2
 8003930:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	697a      	ldr	r2, [r7, #20]
 8003938:	4313      	orrs	r3, r2
 800393a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a1c      	ldr	r2, [pc, #112]	; (80039b0 <TIM_OC1_SetConfig+0xc8>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d10c      	bne.n	800395e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	f023 0308 	bic.w	r3, r3, #8
 800394a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	697a      	ldr	r2, [r7, #20]
 8003952:	4313      	orrs	r3, r2
 8003954:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003956:	697b      	ldr	r3, [r7, #20]
 8003958:	f023 0304 	bic.w	r3, r3, #4
 800395c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	4a13      	ldr	r2, [pc, #76]	; (80039b0 <TIM_OC1_SetConfig+0xc8>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d111      	bne.n	800398a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800396c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003974:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	4313      	orrs	r3, r2
 800397e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	699b      	ldr	r3, [r3, #24]
 8003984:	693a      	ldr	r2, [r7, #16]
 8003986:	4313      	orrs	r3, r2
 8003988:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	693a      	ldr	r2, [r7, #16]
 800398e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68fa      	ldr	r2, [r7, #12]
 8003994:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	685a      	ldr	r2, [r3, #4]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	621a      	str	r2, [r3, #32]
}
 80039a4:	bf00      	nop
 80039a6:	371c      	adds	r7, #28
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bc80      	pop	{r7}
 80039ac:	4770      	bx	lr
 80039ae:	bf00      	nop
 80039b0:	40012c00 	.word	0x40012c00

080039b4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80039b4:	b480      	push	{r7}
 80039b6:	b087      	sub	sp, #28
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
 80039bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a1b      	ldr	r3, [r3, #32]
 80039c2:	f023 0210 	bic.w	r2, r3, #16
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6a1b      	ldr	r3, [r3, #32]
 80039ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	699b      	ldr	r3, [r3, #24]
 80039da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80039ea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	021b      	lsls	r3, r3, #8
 80039f2:	68fa      	ldr	r2, [r7, #12]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	f023 0320 	bic.w	r3, r3, #32
 80039fe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	011b      	lsls	r3, r3, #4
 8003a06:	697a      	ldr	r2, [r7, #20]
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a1d      	ldr	r2, [pc, #116]	; (8003a84 <TIM_OC2_SetConfig+0xd0>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d10d      	bne.n	8003a30 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	011b      	lsls	r3, r3, #4
 8003a22:	697a      	ldr	r2, [r7, #20]
 8003a24:	4313      	orrs	r3, r2
 8003a26:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a2e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	4a14      	ldr	r2, [pc, #80]	; (8003a84 <TIM_OC2_SetConfig+0xd0>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d113      	bne.n	8003a60 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	695b      	ldr	r3, [r3, #20]
 8003a4c:	009b      	lsls	r3, r3, #2
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	699b      	ldr	r3, [r3, #24]
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	693a      	ldr	r2, [r7, #16]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	68fa      	ldr	r2, [r7, #12]
 8003a6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	685a      	ldr	r2, [r3, #4]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	697a      	ldr	r2, [r7, #20]
 8003a78:	621a      	str	r2, [r3, #32]
}
 8003a7a:	bf00      	nop
 8003a7c:	371c      	adds	r7, #28
 8003a7e:	46bd      	mov	sp, r7
 8003a80:	bc80      	pop	{r7}
 8003a82:	4770      	bx	lr
 8003a84:	40012c00 	.word	0x40012c00

08003a88 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b087      	sub	sp, #28
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6a1b      	ldr	r3, [r3, #32]
 8003a96:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6a1b      	ldr	r3, [r3, #32]
 8003aa2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	69db      	ldr	r3, [r3, #28]
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ab6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f023 0303 	bic.w	r3, r3, #3
 8003abe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	68fa      	ldr	r2, [r7, #12]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003ad0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	689b      	ldr	r3, [r3, #8]
 8003ad6:	021b      	lsls	r3, r3, #8
 8003ad8:	697a      	ldr	r2, [r7, #20]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a1d      	ldr	r2, [pc, #116]	; (8003b58 <TIM_OC3_SetConfig+0xd0>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d10d      	bne.n	8003b02 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003aec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	68db      	ldr	r3, [r3, #12]
 8003af2:	021b      	lsls	r3, r3, #8
 8003af4:	697a      	ldr	r2, [r7, #20]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003afa:	697b      	ldr	r3, [r7, #20]
 8003afc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	4a14      	ldr	r2, [pc, #80]	; (8003b58 <TIM_OC3_SetConfig+0xd0>)
 8003b06:	4293      	cmp	r3, r2
 8003b08:	d113      	bne.n	8003b32 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b10:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b18:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	695b      	ldr	r3, [r3, #20]
 8003b1e:	011b      	lsls	r3, r3, #4
 8003b20:	693a      	ldr	r2, [r7, #16]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	011b      	lsls	r3, r3, #4
 8003b2c:	693a      	ldr	r2, [r7, #16]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	693a      	ldr	r2, [r7, #16]
 8003b36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	685a      	ldr	r2, [r3, #4]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	697a      	ldr	r2, [r7, #20]
 8003b4a:	621a      	str	r2, [r3, #32]
}
 8003b4c:	bf00      	nop
 8003b4e:	371c      	adds	r7, #28
 8003b50:	46bd      	mov	sp, r7
 8003b52:	bc80      	pop	{r7}
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	40012c00 	.word	0x40012c00

08003b5c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b087      	sub	sp, #28
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	6a1b      	ldr	r3, [r3, #32]
 8003b6a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a1b      	ldr	r3, [r3, #32]
 8003b76:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	69db      	ldr	r3, [r3, #28]
 8003b82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003b8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	021b      	lsls	r3, r3, #8
 8003b9a:	68fa      	ldr	r2, [r7, #12]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003ba6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	031b      	lsls	r3, r3, #12
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a0f      	ldr	r2, [pc, #60]	; (8003bf4 <TIM_OC4_SetConfig+0x98>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d109      	bne.n	8003bd0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003bc2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	695b      	ldr	r3, [r3, #20]
 8003bc8:	019b      	lsls	r3, r3, #6
 8003bca:	697a      	ldr	r2, [r7, #20]
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685a      	ldr	r2, [r3, #4]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	693a      	ldr	r2, [r7, #16]
 8003be8:	621a      	str	r2, [r3, #32]
}
 8003bea:	bf00      	nop
 8003bec:	371c      	adds	r7, #28
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bc80      	pop	{r7}
 8003bf2:	4770      	bx	lr
 8003bf4:	40012c00 	.word	0x40012c00

08003bf8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b087      	sub	sp, #28
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	6a1b      	ldr	r3, [r3, #32]
 8003c08:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	f023 0201 	bic.w	r2, r3, #1
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003c1c:	693b      	ldr	r3, [r7, #16]
 8003c1e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c22:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	011b      	lsls	r3, r3, #4
 8003c28:	693a      	ldr	r2, [r7, #16]
 8003c2a:	4313      	orrs	r3, r2
 8003c2c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	f023 030a 	bic.w	r3, r3, #10
 8003c34:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003c36:	697a      	ldr	r2, [r7, #20]
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	693a      	ldr	r2, [r7, #16]
 8003c42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	621a      	str	r2, [r3, #32]
}
 8003c4a:	bf00      	nop
 8003c4c:	371c      	adds	r7, #28
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bc80      	pop	{r7}
 8003c52:	4770      	bx	lr

08003c54 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b087      	sub	sp, #28
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	6a1b      	ldr	r3, [r3, #32]
 8003c64:	f023 0210 	bic.w	r2, r3, #16
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	699b      	ldr	r3, [r3, #24]
 8003c70:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6a1b      	ldr	r3, [r3, #32]
 8003c76:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003c7e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	031b      	lsls	r3, r3, #12
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003c90:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	011b      	lsls	r3, r3, #4
 8003c96:	693a      	ldr	r2, [r7, #16]
 8003c98:	4313      	orrs	r3, r2
 8003c9a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	697a      	ldr	r2, [r7, #20]
 8003ca0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	693a      	ldr	r2, [r7, #16]
 8003ca6:	621a      	str	r2, [r3, #32]
}
 8003ca8:	bf00      	nop
 8003caa:	371c      	adds	r7, #28
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bc80      	pop	{r7}
 8003cb0:	4770      	bx	lr

08003cb2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003cb2:	b480      	push	{r7}
 8003cb4:	b085      	sub	sp, #20
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
 8003cba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003cc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003cca:	683a      	ldr	r2, [r7, #0]
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	f043 0307 	orr.w	r3, r3, #7
 8003cd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	68fa      	ldr	r2, [r7, #12]
 8003cda:	609a      	str	r2, [r3, #8]
}
 8003cdc:	bf00      	nop
 8003cde:	3714      	adds	r7, #20
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bc80      	pop	{r7}
 8003ce4:	4770      	bx	lr

08003ce6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b087      	sub	sp, #28
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	60f8      	str	r0, [r7, #12]
 8003cee:	60b9      	str	r1, [r7, #8]
 8003cf0:	607a      	str	r2, [r7, #4]
 8003cf2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d00:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	021a      	lsls	r2, r3, #8
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	697a      	ldr	r2, [r7, #20]
 8003d10:	4313      	orrs	r3, r2
 8003d12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	697a      	ldr	r2, [r7, #20]
 8003d18:	609a      	str	r2, [r3, #8]
}
 8003d1a:	bf00      	nop
 8003d1c:	371c      	adds	r7, #28
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bc80      	pop	{r7}
 8003d22:	4770      	bx	lr

08003d24 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b087      	sub	sp, #28
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	f003 031f 	and.w	r3, r3, #31
 8003d36:	2201      	movs	r2, #1
 8003d38:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	6a1a      	ldr	r2, [r3, #32]
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	43db      	mvns	r3, r3
 8003d46:	401a      	ands	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6a1a      	ldr	r2, [r3, #32]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	f003 031f 	and.w	r3, r3, #31
 8003d56:	6879      	ldr	r1, [r7, #4]
 8003d58:	fa01 f303 	lsl.w	r3, r1, r3
 8003d5c:	431a      	orrs	r2, r3
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	621a      	str	r2, [r3, #32]
}
 8003d62:	bf00      	nop
 8003d64:	371c      	adds	r7, #28
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bc80      	pop	{r7}
 8003d6a:	4770      	bx	lr

08003d6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d101      	bne.n	8003d84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003d80:	2302      	movs	r3, #2
 8003d82:	e046      	b.n	8003e12 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	689b      	ldr	r3, [r3, #8]
 8003da2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003daa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68fa      	ldr	r2, [r7, #12]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	68fa      	ldr	r2, [r7, #12]
 8003dbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a16      	ldr	r2, [pc, #88]	; (8003e1c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d00e      	beq.n	8003de6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003dd0:	d009      	beq.n	8003de6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a12      	ldr	r2, [pc, #72]	; (8003e20 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d004      	beq.n	8003de6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a10      	ldr	r2, [pc, #64]	; (8003e24 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d10c      	bne.n	8003e00 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003de6:	68bb      	ldr	r3, [r7, #8]
 8003de8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003dec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	68ba      	ldr	r2, [r7, #8]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68ba      	ldr	r2, [r7, #8]
 8003dfe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2201      	movs	r2, #1
 8003e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3714      	adds	r7, #20
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bc80      	pop	{r7}
 8003e1a:	4770      	bx	lr
 8003e1c:	40012c00 	.word	0x40012c00
 8003e20:	40000400 	.word	0x40000400
 8003e24:	40000800 	.word	0x40000800

08003e28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bc80      	pop	{r7}
 8003e38:	4770      	bx	lr

08003e3a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	b083      	sub	sp, #12
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e42:	bf00      	nop
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bc80      	pop	{r7}
 8003e4a:	4770      	bx	lr

08003e4c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b082      	sub	sp, #8
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d101      	bne.n	8003e5e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e03f      	b.n	8003ede <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d106      	bne.n	8003e78 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f000 f837 	bl	8003ee6 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2224      	movs	r2, #36	; 0x24
 8003e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	68da      	ldr	r2, [r3, #12]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e8e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 fc8d 	bl	80047b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	691a      	ldr	r2, [r3, #16]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ea4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	695a      	ldr	r2, [r3, #20]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003eb4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	68da      	ldr	r2, [r3, #12]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ec4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2220      	movs	r2, #32
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2220      	movs	r2, #32
 8003ed8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003edc:	2300      	movs	r3, #0
}
 8003ede:	4618      	mov	r0, r3
 8003ee0:	3708      	adds	r7, #8
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}

08003ee6 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8003ee6:	b480      	push	{r7}
 8003ee8:	b083      	sub	sp, #12
 8003eea:	af00      	add	r7, sp, #0
 8003eec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 8003eee:	bf00      	nop
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bc80      	pop	{r7}
 8003ef6:	4770      	bx	lr

08003ef8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b08a      	sub	sp, #40	; 0x28
 8003efc:	af02      	add	r7, sp, #8
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	603b      	str	r3, [r7, #0]
 8003f04:	4613      	mov	r3, r2
 8003f06:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	2b20      	cmp	r3, #32
 8003f16:	d17c      	bne.n	8004012 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f18:	68bb      	ldr	r3, [r7, #8]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d002      	beq.n	8003f24 <HAL_UART_Transmit+0x2c>
 8003f1e:	88fb      	ldrh	r3, [r7, #6]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d101      	bne.n	8003f28 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e075      	b.n	8004014 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d101      	bne.n	8003f36 <HAL_UART_Transmit+0x3e>
 8003f32:	2302      	movs	r3, #2
 8003f34:	e06e      	b.n	8004014 <HAL_UART_Transmit+0x11c>
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2221      	movs	r2, #33	; 0x21
 8003f48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f4c:	f7fd ff04 	bl	8001d58 <HAL_GetTick>
 8003f50:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	88fa      	ldrh	r2, [r7, #6]
 8003f56:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	88fa      	ldrh	r2, [r7, #6]
 8003f5c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f66:	d108      	bne.n	8003f7a <HAL_UART_Transmit+0x82>
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	691b      	ldr	r3, [r3, #16]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d104      	bne.n	8003f7a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003f70:	2300      	movs	r3, #0
 8003f72:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	61bb      	str	r3, [r7, #24]
 8003f78:	e003      	b.n	8003f82 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003f8a:	e02a      	b.n	8003fe2 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	9300      	str	r3, [sp, #0]
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	2200      	movs	r2, #0
 8003f94:	2180      	movs	r1, #128	; 0x80
 8003f96:	68f8      	ldr	r0, [r7, #12]
 8003f98:	f000 fa37 	bl	800440a <UART_WaitOnFlagUntilTimeout>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d001      	beq.n	8003fa6 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e036      	b.n	8004014 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003fa6:	69fb      	ldr	r3, [r7, #28]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d10b      	bne.n	8003fc4 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	881b      	ldrh	r3, [r3, #0]
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fba:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	3302      	adds	r3, #2
 8003fc0:	61bb      	str	r3, [r7, #24]
 8003fc2:	e007      	b.n	8003fd4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003fc4:	69fb      	ldr	r3, [r7, #28]
 8003fc6:	781a      	ldrb	r2, [r3, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003fce:	69fb      	ldr	r3, [r7, #28]
 8003fd0:	3301      	adds	r3, #1
 8003fd2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	3b01      	subs	r3, #1
 8003fdc:	b29a      	uxth	r2, r3
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d1cf      	bne.n	8003f8c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	9300      	str	r3, [sp, #0]
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	2140      	movs	r1, #64	; 0x40
 8003ff6:	68f8      	ldr	r0, [r7, #12]
 8003ff8:	f000 fa07 	bl	800440a <UART_WaitOnFlagUntilTimeout>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e006      	b.n	8004014 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2220      	movs	r2, #32
 800400a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800400e:	2300      	movs	r3, #0
 8004010:	e000      	b.n	8004014 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004012:	2302      	movs	r3, #2
  }
}
 8004014:	4618      	mov	r0, r3
 8004016:	3720      	adds	r7, #32
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	4613      	mov	r3, r2
 8004028:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004030:	b2db      	uxtb	r3, r3
 8004032:	2b20      	cmp	r3, #32
 8004034:	d11d      	bne.n	8004072 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d002      	beq.n	8004042 <HAL_UART_Receive_IT+0x26>
 800403c:	88fb      	ldrh	r3, [r7, #6]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e016      	b.n	8004074 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800404c:	2b01      	cmp	r3, #1
 800404e:	d101      	bne.n	8004054 <HAL_UART_Receive_IT+0x38>
 8004050:	2302      	movs	r3, #2
 8004052:	e00f      	b.n	8004074 <HAL_UART_Receive_IT+0x58>
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004062:	88fb      	ldrh	r3, [r7, #6]
 8004064:	461a      	mov	r2, r3
 8004066:	68b9      	ldr	r1, [r7, #8]
 8004068:	68f8      	ldr	r0, [r7, #12]
 800406a:	f000 fa18 	bl	800449e <UART_Start_Receive_IT>
 800406e:	4603      	mov	r3, r0
 8004070:	e000      	b.n	8004074 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004072:	2302      	movs	r3, #2
  }
}
 8004074:	4618      	mov	r0, r3
 8004076:	3710      	adds	r7, #16
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b08a      	sub	sp, #40	; 0x28
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	695b      	ldr	r3, [r3, #20]
 800409a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800409c:	2300      	movs	r3, #0
 800409e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80040a0:	2300      	movs	r3, #0
 80040a2:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a6:	f003 030f 	and.w	r3, r3, #15
 80040aa:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80040ac:	69bb      	ldr	r3, [r7, #24]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d10d      	bne.n	80040ce <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040b4:	f003 0320 	and.w	r3, r3, #32
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d008      	beq.n	80040ce <HAL_UART_IRQHandler+0x52>
 80040bc:	6a3b      	ldr	r3, [r7, #32]
 80040be:	f003 0320 	and.w	r3, r3, #32
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 fac9 	bl	800465e <UART_Receive_IT>
      return;
 80040cc:	e17b      	b.n	80043c6 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	f000 80b1 	beq.w	8004238 <HAL_UART_IRQHandler+0x1bc>
 80040d6:	69fb      	ldr	r3, [r7, #28]
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d105      	bne.n	80040ec <HAL_UART_IRQHandler+0x70>
 80040e0:	6a3b      	ldr	r3, [r7, #32]
 80040e2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	f000 80a6 	beq.w	8004238 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80040ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d00a      	beq.n	800410c <HAL_UART_IRQHandler+0x90>
 80040f6:	6a3b      	ldr	r3, [r7, #32]
 80040f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d005      	beq.n	800410c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004104:	f043 0201 	orr.w	r2, r3, #1
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800410c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800410e:	f003 0304 	and.w	r3, r3, #4
 8004112:	2b00      	cmp	r3, #0
 8004114:	d00a      	beq.n	800412c <HAL_UART_IRQHandler+0xb0>
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	f003 0301 	and.w	r3, r3, #1
 800411c:	2b00      	cmp	r3, #0
 800411e:	d005      	beq.n	800412c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004124:	f043 0202 	orr.w	r2, r3, #2
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800412c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00a      	beq.n	800414c <HAL_UART_IRQHandler+0xd0>
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	f003 0301 	and.w	r3, r3, #1
 800413c:	2b00      	cmp	r3, #0
 800413e:	d005      	beq.n	800414c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004144:	f043 0204 	orr.w	r2, r3, #4
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800414c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414e:	f003 0308 	and.w	r3, r3, #8
 8004152:	2b00      	cmp	r3, #0
 8004154:	d00f      	beq.n	8004176 <HAL_UART_IRQHandler+0xfa>
 8004156:	6a3b      	ldr	r3, [r7, #32]
 8004158:	f003 0320 	and.w	r3, r3, #32
 800415c:	2b00      	cmp	r3, #0
 800415e:	d104      	bne.n	800416a <HAL_UART_IRQHandler+0xee>
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	f003 0301 	and.w	r3, r3, #1
 8004166:	2b00      	cmp	r3, #0
 8004168:	d005      	beq.n	8004176 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800416e:	f043 0208 	orr.w	r2, r3, #8
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417a:	2b00      	cmp	r3, #0
 800417c:	f000 811e 	beq.w	80043bc <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004182:	f003 0320 	and.w	r3, r3, #32
 8004186:	2b00      	cmp	r3, #0
 8004188:	d007      	beq.n	800419a <HAL_UART_IRQHandler+0x11e>
 800418a:	6a3b      	ldr	r3, [r7, #32]
 800418c:	f003 0320 	and.w	r3, r3, #32
 8004190:	2b00      	cmp	r3, #0
 8004192:	d002      	beq.n	800419a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f000 fa62 	bl	800465e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	695b      	ldr	r3, [r3, #20]
 80041a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	bf14      	ite	ne
 80041a8:	2301      	movne	r3, #1
 80041aa:	2300      	moveq	r3, #0
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b4:	f003 0308 	and.w	r3, r3, #8
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d102      	bne.n	80041c2 <HAL_UART_IRQHandler+0x146>
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d031      	beq.n	8004226 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 f9a4 	bl	8004510 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	695b      	ldr	r3, [r3, #20]
 80041ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d023      	beq.n	800421e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	695a      	ldr	r2, [r3, #20]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041e4:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d013      	beq.n	8004216 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f2:	4a76      	ldr	r2, [pc, #472]	; (80043cc <HAL_UART_IRQHandler+0x350>)
 80041f4:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041fa:	4618      	mov	r0, r3
 80041fc:	f7fd ff50 	bl	80020a0 <HAL_DMA_Abort_IT>
 8004200:	4603      	mov	r3, r0
 8004202:	2b00      	cmp	r3, #0
 8004204:	d016      	beq.n	8004234 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800420a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800420c:	687a      	ldr	r2, [r7, #4]
 800420e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004210:	4610      	mov	r0, r2
 8004212:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004214:	e00e      	b.n	8004234 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 f8e3 	bl	80043e2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800421c:	e00a      	b.n	8004234 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 f8df 	bl	80043e2 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004224:	e006      	b.n	8004234 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004226:	6878      	ldr	r0, [r7, #4]
 8004228:	f000 f8db 	bl	80043e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2200      	movs	r2, #0
 8004230:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004232:	e0c3      	b.n	80043bc <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004234:	bf00      	nop
    return;
 8004236:	e0c1      	b.n	80043bc <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800423c:	2b01      	cmp	r3, #1
 800423e:	f040 80a1 	bne.w	8004384 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8004242:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004244:	f003 0310 	and.w	r3, r3, #16
 8004248:	2b00      	cmp	r3, #0
 800424a:	f000 809b 	beq.w	8004384 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800424e:	6a3b      	ldr	r3, [r7, #32]
 8004250:	f003 0310 	and.w	r3, r3, #16
 8004254:	2b00      	cmp	r3, #0
 8004256:	f000 8095 	beq.w	8004384 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800425a:	2300      	movs	r3, #0
 800425c:	60fb      	str	r3, [r7, #12]
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	60fb      	str	r3, [r7, #12]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	60fb      	str	r3, [r7, #12]
 800426e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	695b      	ldr	r3, [r3, #20]
 8004276:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800427a:	2b00      	cmp	r3, #0
 800427c:	d04e      	beq.n	800431c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	685b      	ldr	r3, [r3, #4]
 8004286:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8004288:	8a3b      	ldrh	r3, [r7, #16]
 800428a:	2b00      	cmp	r3, #0
 800428c:	f000 8098 	beq.w	80043c0 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004294:	8a3a      	ldrh	r2, [r7, #16]
 8004296:	429a      	cmp	r2, r3
 8004298:	f080 8092 	bcs.w	80043c0 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	8a3a      	ldrh	r2, [r7, #16]
 80042a0:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042a6:	699b      	ldr	r3, [r3, #24]
 80042a8:	2b20      	cmp	r3, #32
 80042aa:	d02b      	beq.n	8004304 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68da      	ldr	r2, [r3, #12]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80042ba:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695a      	ldr	r2, [r3, #20]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f022 0201 	bic.w	r2, r2, #1
 80042ca:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	695a      	ldr	r2, [r3, #20]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80042da:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2220      	movs	r2, #32
 80042e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2200      	movs	r2, #0
 80042e8:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68da      	ldr	r2, [r3, #12]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f022 0210 	bic.w	r2, r2, #16
 80042f8:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042fe:	4618      	mov	r0, r3
 8004300:	f7fd fe94 	bl	800202c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800430c:	b29b      	uxth	r3, r3
 800430e:	1ad3      	subs	r3, r2, r3
 8004310:	b29b      	uxth	r3, r3
 8004312:	4619      	mov	r1, r3
 8004314:	6878      	ldr	r0, [r7, #4]
 8004316:	f000 f86d 	bl	80043f4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800431a:	e051      	b.n	80043c0 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004324:	b29b      	uxth	r3, r3
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800432e:	b29b      	uxth	r3, r3
 8004330:	2b00      	cmp	r3, #0
 8004332:	d047      	beq.n	80043c4 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8004334:	8a7b      	ldrh	r3, [r7, #18]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d044      	beq.n	80043c4 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	68da      	ldr	r2, [r3, #12]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004348:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	695a      	ldr	r2, [r3, #20]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 0201 	bic.w	r2, r2, #1
 8004358:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2220      	movs	r2, #32
 800435e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2200      	movs	r2, #0
 8004366:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68da      	ldr	r2, [r3, #12]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f022 0210 	bic.w	r2, r2, #16
 8004376:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004378:	8a7b      	ldrh	r3, [r7, #18]
 800437a:	4619      	mov	r1, r3
 800437c:	6878      	ldr	r0, [r7, #4]
 800437e:	f000 f839 	bl	80043f4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8004382:	e01f      	b.n	80043c4 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800438a:	2b00      	cmp	r3, #0
 800438c:	d008      	beq.n	80043a0 <HAL_UART_IRQHandler+0x324>
 800438e:	6a3b      	ldr	r3, [r7, #32]
 8004390:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004394:	2b00      	cmp	r3, #0
 8004396:	d003      	beq.n	80043a0 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8004398:	6878      	ldr	r0, [r7, #4]
 800439a:	f000 f8f9 	bl	8004590 <UART_Transmit_IT>
    return;
 800439e:	e012      	b.n	80043c6 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80043a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d00d      	beq.n	80043c6 <HAL_UART_IRQHandler+0x34a>
 80043aa:	6a3b      	ldr	r3, [r7, #32]
 80043ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d008      	beq.n	80043c6 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f93a 	bl	800462e <UART_EndTransmit_IT>
    return;
 80043ba:	e004      	b.n	80043c6 <HAL_UART_IRQHandler+0x34a>
    return;
 80043bc:	bf00      	nop
 80043be:	e002      	b.n	80043c6 <HAL_UART_IRQHandler+0x34a>
      return;
 80043c0:	bf00      	nop
 80043c2:	e000      	b.n	80043c6 <HAL_UART_IRQHandler+0x34a>
      return;
 80043c4:	bf00      	nop
  }
}
 80043c6:	3728      	adds	r7, #40	; 0x28
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	08004569 	.word	0x08004569

080043d0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80043d8:	bf00      	nop
 80043da:	370c      	adds	r7, #12
 80043dc:	46bd      	mov	sp, r7
 80043de:	bc80      	pop	{r7}
 80043e0:	4770      	bx	lr

080043e2 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b083      	sub	sp, #12
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80043ea:	bf00      	nop
 80043ec:	370c      	adds	r7, #12
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bc80      	pop	{r7}
 80043f2:	4770      	bx	lr

080043f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
 80043fc:	460b      	mov	r3, r1
 80043fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004400:	bf00      	nop
 8004402:	370c      	adds	r7, #12
 8004404:	46bd      	mov	sp, r7
 8004406:	bc80      	pop	{r7}
 8004408:	4770      	bx	lr

0800440a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800440a:	b580      	push	{r7, lr}
 800440c:	b084      	sub	sp, #16
 800440e:	af00      	add	r7, sp, #0
 8004410:	60f8      	str	r0, [r7, #12]
 8004412:	60b9      	str	r1, [r7, #8]
 8004414:	603b      	str	r3, [r7, #0]
 8004416:	4613      	mov	r3, r2
 8004418:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800441a:	e02c      	b.n	8004476 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004422:	d028      	beq.n	8004476 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d007      	beq.n	800443a <UART_WaitOnFlagUntilTimeout+0x30>
 800442a:	f7fd fc95 	bl	8001d58 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	69ba      	ldr	r2, [r7, #24]
 8004436:	429a      	cmp	r2, r3
 8004438:	d21d      	bcs.n	8004476 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	68da      	ldr	r2, [r3, #12]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004448:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	695a      	ldr	r2, [r3, #20]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f022 0201 	bic.w	r2, r2, #1
 8004458:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2220      	movs	r2, #32
 800445e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2220      	movs	r2, #32
 8004466:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e00f      	b.n	8004496 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	681a      	ldr	r2, [r3, #0]
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	4013      	ands	r3, r2
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	429a      	cmp	r2, r3
 8004484:	bf0c      	ite	eq
 8004486:	2301      	moveq	r3, #1
 8004488:	2300      	movne	r3, #0
 800448a:	b2db      	uxtb	r3, r3
 800448c:	461a      	mov	r2, r3
 800448e:	79fb      	ldrb	r3, [r7, #7]
 8004490:	429a      	cmp	r2, r3
 8004492:	d0c3      	beq.n	800441c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800449e:	b480      	push	{r7}
 80044a0:	b085      	sub	sp, #20
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	60f8      	str	r0, [r7, #12]
 80044a6:	60b9      	str	r1, [r7, #8]
 80044a8:	4613      	mov	r3, r2
 80044aa:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	68ba      	ldr	r2, [r7, #8]
 80044b0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	88fa      	ldrh	r2, [r7, #6]
 80044b6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	88fa      	ldrh	r2, [r7, #6]
 80044bc:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	2200      	movs	r2, #0
 80044c2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2222      	movs	r2, #34	; 0x22
 80044c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2200      	movs	r2, #0
 80044d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68da      	ldr	r2, [r3, #12]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044e2:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	695a      	ldr	r2, [r3, #20]
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f042 0201 	orr.w	r2, r2, #1
 80044f2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68da      	ldr	r2, [r3, #12]
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f042 0220 	orr.w	r2, r2, #32
 8004502:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004504:	2300      	movs	r3, #0
}
 8004506:	4618      	mov	r0, r3
 8004508:	3714      	adds	r7, #20
 800450a:	46bd      	mov	sp, r7
 800450c:	bc80      	pop	{r7}
 800450e:	4770      	bx	lr

08004510 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004510:	b480      	push	{r7}
 8004512:	b083      	sub	sp, #12
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68da      	ldr	r2, [r3, #12]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004526:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	695a      	ldr	r2, [r3, #20]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f022 0201 	bic.w	r2, r2, #1
 8004536:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800453c:	2b01      	cmp	r3, #1
 800453e:	d107      	bne.n	8004550 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	68da      	ldr	r2, [r3, #12]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 0210 	bic.w	r2, r2, #16
 800454e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2220      	movs	r2, #32
 8004554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2200      	movs	r2, #0
 800455c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800455e:	bf00      	nop
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	bc80      	pop	{r7}
 8004566:	4770      	bx	lr

08004568 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	b084      	sub	sp, #16
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004574:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2200      	movs	r2, #0
 8004580:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004582:	68f8      	ldr	r0, [r7, #12]
 8004584:	f7ff ff2d 	bl	80043e2 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004588:	bf00      	nop
 800458a:	3710      	adds	r7, #16
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004590:	b480      	push	{r7}
 8004592:	b085      	sub	sp, #20
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	2b21      	cmp	r3, #33	; 0x21
 80045a2:	d13e      	bne.n	8004622 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045ac:	d114      	bne.n	80045d8 <UART_Transmit_IT+0x48>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	691b      	ldr	r3, [r3, #16]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d110      	bne.n	80045d8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a1b      	ldr	r3, [r3, #32]
 80045ba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	881b      	ldrh	r3, [r3, #0]
 80045c0:	461a      	mov	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80045ca:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	1c9a      	adds	r2, r3, #2
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	621a      	str	r2, [r3, #32]
 80045d6:	e008      	b.n	80045ea <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	1c59      	adds	r1, r3, #1
 80045de:	687a      	ldr	r2, [r7, #4]
 80045e0:	6211      	str	r1, [r2, #32]
 80045e2:	781a      	ldrb	r2, [r3, #0]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	3b01      	subs	r3, #1
 80045f2:	b29b      	uxth	r3, r3
 80045f4:	687a      	ldr	r2, [r7, #4]
 80045f6:	4619      	mov	r1, r3
 80045f8:	84d1      	strh	r1, [r2, #38]	; 0x26
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d10f      	bne.n	800461e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68da      	ldr	r2, [r3, #12]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800460c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	68da      	ldr	r2, [r3, #12]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800461c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800461e:	2300      	movs	r3, #0
 8004620:	e000      	b.n	8004624 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004622:	2302      	movs	r3, #2
  }
}
 8004624:	4618      	mov	r0, r3
 8004626:	3714      	adds	r7, #20
 8004628:	46bd      	mov	sp, r7
 800462a:	bc80      	pop	{r7}
 800462c:	4770      	bx	lr

0800462e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800462e:	b580      	push	{r7, lr}
 8004630:	b082      	sub	sp, #8
 8004632:	af00      	add	r7, sp, #0
 8004634:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68da      	ldr	r2, [r3, #12]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004644:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2220      	movs	r2, #32
 800464a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800464e:	6878      	ldr	r0, [r7, #4]
 8004650:	f7ff febe 	bl	80043d0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}

0800465e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800465e:	b580      	push	{r7, lr}
 8004660:	b086      	sub	sp, #24
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b22      	cmp	r3, #34	; 0x22
 8004670:	f040 8099 	bne.w	80047a6 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800467c:	d117      	bne.n	80046ae <UART_Receive_IT+0x50>
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d113      	bne.n	80046ae <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004686:	2300      	movs	r3, #0
 8004688:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800468e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	b29b      	uxth	r3, r3
 8004698:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800469c:	b29a      	uxth	r2, r3
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a6:	1c9a      	adds	r2, r3, #2
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	629a      	str	r2, [r3, #40]	; 0x28
 80046ac:	e026      	b.n	80046fc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046b2:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80046b4:	2300      	movs	r3, #0
 80046b6:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	689b      	ldr	r3, [r3, #8]
 80046bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046c0:	d007      	beq.n	80046d2 <UART_Receive_IT+0x74>
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d10a      	bne.n	80046e0 <UART_Receive_IT+0x82>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d106      	bne.n	80046e0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	b2da      	uxtb	r2, r3
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	701a      	strb	r2, [r3, #0]
 80046de:	e008      	b.n	80046f2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	685b      	ldr	r3, [r3, #4]
 80046e6:	b2db      	uxtb	r3, r3
 80046e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046ec:	b2da      	uxtb	r2, r3
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f6:	1c5a      	adds	r2, r3, #1
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004700:	b29b      	uxth	r3, r3
 8004702:	3b01      	subs	r3, #1
 8004704:	b29b      	uxth	r3, r3
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	4619      	mov	r1, r3
 800470a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800470c:	2b00      	cmp	r3, #0
 800470e:	d148      	bne.n	80047a2 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	68da      	ldr	r2, [r3, #12]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f022 0220 	bic.w	r2, r2, #32
 800471e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800472e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	695a      	ldr	r2, [r3, #20]
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f022 0201 	bic.w	r2, r2, #1
 800473e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2220      	movs	r2, #32
 8004744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474c:	2b01      	cmp	r3, #1
 800474e:	d123      	bne.n	8004798 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	2200      	movs	r2, #0
 8004754:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	68da      	ldr	r2, [r3, #12]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 0210 	bic.w	r2, r2, #16
 8004764:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 0310 	and.w	r3, r3, #16
 8004770:	2b10      	cmp	r3, #16
 8004772:	d10a      	bne.n	800478a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004774:	2300      	movs	r3, #0
 8004776:	60fb      	str	r3, [r7, #12]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	60fb      	str	r3, [r7, #12]
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	60fb      	str	r3, [r7, #12]
 8004788:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800478e:	4619      	mov	r1, r3
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f7ff fe2f 	bl	80043f4 <HAL_UARTEx_RxEventCallback>
 8004796:	e002      	b.n	800479e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f001 f835 	bl	8005808 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800479e:	2300      	movs	r3, #0
 80047a0:	e002      	b.n	80047a8 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 80047a2:	2300      	movs	r3, #0
 80047a4:	e000      	b.n	80047a8 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 80047a6:	2302      	movs	r3, #2
  }
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3718      	adds	r7, #24
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	691b      	ldr	r3, [r3, #16]
 80047be:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	68da      	ldr	r2, [r3, #12]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	430a      	orrs	r2, r1
 80047cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	689a      	ldr	r2, [r3, #8]
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	691b      	ldr	r3, [r3, #16]
 80047d6:	431a      	orrs	r2, r3
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	695b      	ldr	r3, [r3, #20]
 80047dc:	4313      	orrs	r3, r2
 80047de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80047ea:	f023 030c 	bic.w	r3, r3, #12
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	6812      	ldr	r2, [r2, #0]
 80047f2:	68b9      	ldr	r1, [r7, #8]
 80047f4:	430b      	orrs	r3, r1
 80047f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	695b      	ldr	r3, [r3, #20]
 80047fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	699a      	ldr	r2, [r3, #24]
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	430a      	orrs	r2, r1
 800480c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a2c      	ldr	r2, [pc, #176]	; (80048c4 <UART_SetConfig+0x114>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d103      	bne.n	8004820 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004818:	f7fe fa3c 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
 800481c:	60f8      	str	r0, [r7, #12]
 800481e:	e002      	b.n	8004826 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004820:	f7fe fa24 	bl	8002c6c <HAL_RCC_GetPCLK1Freq>
 8004824:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	4613      	mov	r3, r2
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	4413      	add	r3, r2
 800482e:	009a      	lsls	r2, r3, #2
 8004830:	441a      	add	r2, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	fbb2 f3f3 	udiv	r3, r2, r3
 800483c:	4a22      	ldr	r2, [pc, #136]	; (80048c8 <UART_SetConfig+0x118>)
 800483e:	fba2 2303 	umull	r2, r3, r2, r3
 8004842:	095b      	lsrs	r3, r3, #5
 8004844:	0119      	lsls	r1, r3, #4
 8004846:	68fa      	ldr	r2, [r7, #12]
 8004848:	4613      	mov	r3, r2
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	4413      	add	r3, r2
 800484e:	009a      	lsls	r2, r3, #2
 8004850:	441a      	add	r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	009b      	lsls	r3, r3, #2
 8004858:	fbb2 f2f3 	udiv	r2, r2, r3
 800485c:	4b1a      	ldr	r3, [pc, #104]	; (80048c8 <UART_SetConfig+0x118>)
 800485e:	fba3 0302 	umull	r0, r3, r3, r2
 8004862:	095b      	lsrs	r3, r3, #5
 8004864:	2064      	movs	r0, #100	; 0x64
 8004866:	fb00 f303 	mul.w	r3, r0, r3
 800486a:	1ad3      	subs	r3, r2, r3
 800486c:	011b      	lsls	r3, r3, #4
 800486e:	3332      	adds	r3, #50	; 0x32
 8004870:	4a15      	ldr	r2, [pc, #84]	; (80048c8 <UART_SetConfig+0x118>)
 8004872:	fba2 2303 	umull	r2, r3, r2, r3
 8004876:	095b      	lsrs	r3, r3, #5
 8004878:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800487c:	4419      	add	r1, r3
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	4613      	mov	r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	4413      	add	r3, r2
 8004886:	009a      	lsls	r2, r3, #2
 8004888:	441a      	add	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	009b      	lsls	r3, r3, #2
 8004890:	fbb2 f2f3 	udiv	r2, r2, r3
 8004894:	4b0c      	ldr	r3, [pc, #48]	; (80048c8 <UART_SetConfig+0x118>)
 8004896:	fba3 0302 	umull	r0, r3, r3, r2
 800489a:	095b      	lsrs	r3, r3, #5
 800489c:	2064      	movs	r0, #100	; 0x64
 800489e:	fb00 f303 	mul.w	r3, r0, r3
 80048a2:	1ad3      	subs	r3, r2, r3
 80048a4:	011b      	lsls	r3, r3, #4
 80048a6:	3332      	adds	r3, #50	; 0x32
 80048a8:	4a07      	ldr	r2, [pc, #28]	; (80048c8 <UART_SetConfig+0x118>)
 80048aa:	fba2 2303 	umull	r2, r3, r2, r3
 80048ae:	095b      	lsrs	r3, r3, #5
 80048b0:	f003 020f 	and.w	r2, r3, #15
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	440a      	add	r2, r1
 80048ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80048bc:	bf00      	nop
 80048be:	3710      	adds	r7, #16
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	40013800 	.word	0x40013800
 80048c8:	51eb851f 	.word	0x51eb851f

080048cc <WRITE_DATA_Instruct>:
	instruction_packet[7] = Dynamix_Checksum(instruction_packet,size);
	Buffer_Data_Set(packet_buffer,instruction_packet,size);
}

void WRITE_DATA_Instruct(uint8_t *packet_buffer,uint8_t id, uint8_t param_address ,uint16_t param1, uint16_t param2 )
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b08c      	sub	sp, #48	; 0x30
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	4608      	mov	r0, r1
 80048d6:	4611      	mov	r1, r2
 80048d8:	461a      	mov	r2, r3
 80048da:	4603      	mov	r3, r0
 80048dc:	70fb      	strb	r3, [r7, #3]
 80048de:	460b      	mov	r3, r1
 80048e0:	70bb      	strb	r3, [r7, #2]
 80048e2:	4613      	mov	r3, r2
 80048e4:	803b      	strh	r3, [r7, #0]
	uint8_t *data = (uint8_t*)malloc(2*sizeof(uint8_t)) ;
 80048e6:	2002      	movs	r0, #2
 80048e8:	f001 fa3a 	bl	8005d60 <malloc>
 80048ec:	4603      	mov	r3, r0
 80048ee:	62fb      	str	r3, [r7, #44]	; 0x2c
	if(param_address < 0x19)
 80048f0:	78bb      	ldrb	r3, [r7, #2]
 80048f2:	2b18      	cmp	r3, #24
 80048f4:	d82f      	bhi.n	8004956 <WRITE_DATA_Instruct+0x8a>
	{
		uint8_t instruction_packet[8] = {0xFF, 0XFF, id, 0x04, 0x03 ,param_address, (uint8_t)param1, 0x00};
 80048f6:	23ff      	movs	r3, #255	; 0xff
 80048f8:	f887 3020 	strb.w	r3, [r7, #32]
 80048fc:	23ff      	movs	r3, #255	; 0xff
 80048fe:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8004902:	78fb      	ldrb	r3, [r7, #3]
 8004904:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8004908:	2304      	movs	r3, #4
 800490a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800490e:	2303      	movs	r3, #3
 8004910:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8004914:	78bb      	ldrb	r3, [r7, #2]
 8004916:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800491a:	883b      	ldrh	r3, [r7, #0]
 800491c:	b2db      	uxtb	r3, r3
 800491e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8004922:	2300      	movs	r3, #0
 8004924:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		uint8_t size= sizeof(instruction_packet);
 8004928:	2308      	movs	r3, #8
 800492a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
		instruction_packet[7] = Dynamix_Checksum(instruction_packet,size);
 800492e:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8004932:	f107 0320 	add.w	r3, r7, #32
 8004936:	4611      	mov	r1, r2
 8004938:	4618      	mov	r0, r3
 800493a:	f000 f890 	bl	8004a5e <Dynamix_Checksum>
 800493e:	4603      	mov	r3, r0
 8004940:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		Buffer_Data_Set(packet_buffer,instruction_packet,size);
 8004944:	f897 2029 	ldrb.w	r2, [r7, #41]	; 0x29
 8004948:	f107 0320 	add.w	r3, r7, #32
 800494c:	4619      	mov	r1, r3
 800494e:	6878      	ldr	r0, [r7, #4]
 8004950:	f000 f8cd 	bl	8004aee <Buffer_Data_Set>
 8004954:	e07c      	b.n	8004a50 <WRITE_DATA_Instruct+0x184>
	}
	else if(param_address>0x19 && param2==0x00)
 8004956:	78bb      	ldrb	r3, [r7, #2]
 8004958:	2b19      	cmp	r3, #25
 800495a:	d936      	bls.n	80049ca <WRITE_DATA_Instruct+0xfe>
 800495c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800495e:	2b00      	cmp	r3, #0
 8004960:	d133      	bne.n	80049ca <WRITE_DATA_Instruct+0xfe>
	{
		uint8_t instruction_packet[9] ={0xFF, 0XFF, id, 0x05, 0x03 ,param_address, 0x00,0x00, 0x00};
 8004962:	23ff      	movs	r3, #255	; 0xff
 8004964:	753b      	strb	r3, [r7, #20]
 8004966:	23ff      	movs	r3, #255	; 0xff
 8004968:	757b      	strb	r3, [r7, #21]
 800496a:	78fb      	ldrb	r3, [r7, #3]
 800496c:	75bb      	strb	r3, [r7, #22]
 800496e:	2305      	movs	r3, #5
 8004970:	75fb      	strb	r3, [r7, #23]
 8004972:	2303      	movs	r3, #3
 8004974:	763b      	strb	r3, [r7, #24]
 8004976:	78bb      	ldrb	r3, [r7, #2]
 8004978:	767b      	strb	r3, [r7, #25]
 800497a:	2300      	movs	r3, #0
 800497c:	76bb      	strb	r3, [r7, #26]
 800497e:	2300      	movs	r3, #0
 8004980:	76fb      	strb	r3, [r7, #27]
 8004982:	2300      	movs	r3, #0
 8004984:	773b      	strb	r3, [r7, #28]
		uint8_t size= sizeof(instruction_packet);
 8004986:	2309      	movs	r3, #9
 8004988:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
		Dynamix_WriteHexa(data, param1);
 800498c:	883b      	ldrh	r3, [r7, #0]
 800498e:	4619      	mov	r1, r3
 8004990:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004992:	f000 f887 	bl	8004aa4 <Dynamix_WriteHexa>
		Buffer_Allocate_Divide_Hex(6,instruction_packet,data);
 8004996:	f107 0314 	add.w	r3, r7, #20
 800499a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800499c:	4619      	mov	r1, r3
 800499e:	2006      	movs	r0, #6
 80049a0:	f000 f8c4 	bl	8004b2c <Buffer_Allocate_Divide_Hex>
		instruction_packet[8] = Dynamix_Checksum(instruction_packet,size);
 80049a4:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80049a8:	f107 0314 	add.w	r3, r7, #20
 80049ac:	4611      	mov	r1, r2
 80049ae:	4618      	mov	r0, r3
 80049b0:	f000 f855 	bl	8004a5e <Dynamix_Checksum>
 80049b4:	4603      	mov	r3, r0
 80049b6:	773b      	strb	r3, [r7, #28]
		Buffer_Data_Set(packet_buffer,instruction_packet,size);
 80049b8:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80049bc:	f107 0314 	add.w	r3, r7, #20
 80049c0:	4619      	mov	r1, r3
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 f893 	bl	8004aee <Buffer_Data_Set>
	{
 80049c8:	e042      	b.n	8004a50 <WRITE_DATA_Instruct+0x184>
	}
	else
	{
		uint8_t instruction_packet[11] ={0xFF, 0XFF, id, 0x07, 0x03 ,param_address,0x00 ,0x00,0x00,0x00, 0x00};
 80049ca:	23ff      	movs	r3, #255	; 0xff
 80049cc:	723b      	strb	r3, [r7, #8]
 80049ce:	23ff      	movs	r3, #255	; 0xff
 80049d0:	727b      	strb	r3, [r7, #9]
 80049d2:	78fb      	ldrb	r3, [r7, #3]
 80049d4:	72bb      	strb	r3, [r7, #10]
 80049d6:	2307      	movs	r3, #7
 80049d8:	72fb      	strb	r3, [r7, #11]
 80049da:	2303      	movs	r3, #3
 80049dc:	733b      	strb	r3, [r7, #12]
 80049de:	78bb      	ldrb	r3, [r7, #2]
 80049e0:	737b      	strb	r3, [r7, #13]
 80049e2:	2300      	movs	r3, #0
 80049e4:	73bb      	strb	r3, [r7, #14]
 80049e6:	2300      	movs	r3, #0
 80049e8:	73fb      	strb	r3, [r7, #15]
 80049ea:	2300      	movs	r3, #0
 80049ec:	743b      	strb	r3, [r7, #16]
 80049ee:	2300      	movs	r3, #0
 80049f0:	747b      	strb	r3, [r7, #17]
 80049f2:	2300      	movs	r3, #0
 80049f4:	74bb      	strb	r3, [r7, #18]
		uint8_t size= sizeof(instruction_packet);
 80049f6:	230b      	movs	r3, #11
 80049f8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
		Dynamix_WriteHexa(data, param1);
 80049fc:	883b      	ldrh	r3, [r7, #0]
 80049fe:	4619      	mov	r1, r3
 8004a00:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a02:	f000 f84f 	bl	8004aa4 <Dynamix_WriteHexa>
		Buffer_Allocate_Divide_Hex(6,instruction_packet,data);
 8004a06:	f107 0308 	add.w	r3, r7, #8
 8004a0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	2006      	movs	r0, #6
 8004a10:	f000 f88c 	bl	8004b2c <Buffer_Allocate_Divide_Hex>
		Dynamix_WriteHexa(data, param2);
 8004a14:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004a16:	4619      	mov	r1, r3
 8004a18:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a1a:	f000 f843 	bl	8004aa4 <Dynamix_WriteHexa>
		Buffer_Allocate_Divide_Hex(8,instruction_packet,data);
 8004a1e:	f107 0308 	add.w	r3, r7, #8
 8004a22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a24:	4619      	mov	r1, r3
 8004a26:	2008      	movs	r0, #8
 8004a28:	f000 f880 	bl	8004b2c <Buffer_Allocate_Divide_Hex>
		instruction_packet[10] = Dynamix_Checksum(instruction_packet,size);
 8004a2c:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8004a30:	f107 0308 	add.w	r3, r7, #8
 8004a34:	4611      	mov	r1, r2
 8004a36:	4618      	mov	r0, r3
 8004a38:	f000 f811 	bl	8004a5e <Dynamix_Checksum>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	74bb      	strb	r3, [r7, #18]
		Buffer_Data_Set(packet_buffer,instruction_packet,size);
 8004a40:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8004a44:	f107 0308 	add.w	r3, r7, #8
 8004a48:	4619      	mov	r1, r3
 8004a4a:	6878      	ldr	r0, [r7, #4]
 8004a4c:	f000 f84f 	bl	8004aee <Buffer_Data_Set>
	}
	free(data);
 8004a50:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004a52:	f001 f98d 	bl	8005d70 <free>
}
 8004a56:	bf00      	nop
 8004a58:	3730      	adds	r7, #48	; 0x30
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}

08004a5e <Dynamix_Checksum>:
}*/



uint8_t Dynamix_Checksum(uint8_t *packet_arrangement, uint8_t size)
{
 8004a5e:	b480      	push	{r7}
 8004a60:	b085      	sub	sp, #20
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	6078      	str	r0, [r7, #4]
 8004a66:	460b      	mov	r3, r1
 8004a68:	70fb      	strb	r3, [r7, #3]
	uint8_t checksum = 0;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	73fb      	strb	r3, [r7, #15]

	for(uint8_t i =2; i<(size-1); i++)
 8004a6e:	2302      	movs	r3, #2
 8004a70:	73bb      	strb	r3, [r7, #14]
 8004a72:	e009      	b.n	8004a88 <Dynamix_Checksum+0x2a>
	{
		checksum += packet_arrangement[i];
 8004a74:	7bbb      	ldrb	r3, [r7, #14]
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	4413      	add	r3, r2
 8004a7a:	781a      	ldrb	r2, [r3, #0]
 8004a7c:	7bfb      	ldrb	r3, [r7, #15]
 8004a7e:	4413      	add	r3, r2
 8004a80:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i =2; i<(size-1); i++)
 8004a82:	7bbb      	ldrb	r3, [r7, #14]
 8004a84:	3301      	adds	r3, #1
 8004a86:	73bb      	strb	r3, [r7, #14]
 8004a88:	7bba      	ldrb	r2, [r7, #14]
 8004a8a:	78fb      	ldrb	r3, [r7, #3]
 8004a8c:	3b01      	subs	r3, #1
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	dbf0      	blt.n	8004a74 <Dynamix_Checksum+0x16>
	}
	checksum = (uint8_t)~checksum;
 8004a92:	7bfb      	ldrb	r3, [r7, #15]
 8004a94:	43db      	mvns	r3, r3
 8004a96:	73fb      	strb	r3, [r7, #15]

	return checksum;
 8004a98:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bc80      	pop	{r7}
 8004aa2:	4770      	bx	lr

08004aa4 <Dynamix_WriteHexa>:
	}

}

void Dynamix_WriteHexa(uint8_t *data_buffer,uint16_t hex)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b085      	sub	sp, #20
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	460b      	mov	r3, r1
 8004aae:	807b      	strh	r3, [r7, #2]
	uint8_t Temp , i;

	for(i = 0;i < 2; i++)
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	73fb      	strb	r3, [r7, #15]
 8004ab4:	e012      	b.n	8004adc <Dynamix_WriteHexa+0x38>
	{
		Temp = (hex >> (8 - 8*i))& 0xFF;
 8004ab6:	887a      	ldrh	r2, [r7, #2]
 8004ab8:	7bfb      	ldrb	r3, [r7, #15]
 8004aba:	f1c3 0301 	rsb	r3, r3, #1
 8004abe:	00db      	lsls	r3, r3, #3
 8004ac0:	fa42 f303 	asr.w	r3, r2, r3
 8004ac4:	73bb      	strb	r3, [r7, #14]
		//Temp = HexaString_DEC[Temp] - '0';
		data_buffer[1-i] = Temp;
 8004ac6:	7bfb      	ldrb	r3, [r7, #15]
 8004ac8:	f1c3 0301 	rsb	r3, r3, #1
 8004acc:	461a      	mov	r2, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	4413      	add	r3, r2
 8004ad2:	7bba      	ldrb	r2, [r7, #14]
 8004ad4:	701a      	strb	r2, [r3, #0]
	for(i = 0;i < 2; i++)
 8004ad6:	7bfb      	ldrb	r3, [r7, #15]
 8004ad8:	3301      	adds	r3, #1
 8004ada:	73fb      	strb	r3, [r7, #15]
 8004adc:	7bfb      	ldrb	r3, [r7, #15]
 8004ade:	2b01      	cmp	r3, #1
 8004ae0:	d9e9      	bls.n	8004ab6 <Dynamix_WriteHexa+0x12>
	}
}
 8004ae2:	bf00      	nop
 8004ae4:	bf00      	nop
 8004ae6:	3714      	adds	r7, #20
 8004ae8:	46bd      	mov	sp, r7
 8004aea:	bc80      	pop	{r7}
 8004aec:	4770      	bx	lr

08004aee <Buffer_Data_Set>:

void Buffer_Data_Set(uint8_t *buffer, uint8_t *packet_data , uint8_t size)
{
 8004aee:	b480      	push	{r7}
 8004af0:	b087      	sub	sp, #28
 8004af2:	af00      	add	r7, sp, #0
 8004af4:	60f8      	str	r0, [r7, #12]
 8004af6:	60b9      	str	r1, [r7, #8]
 8004af8:	4613      	mov	r3, r2
 8004afa:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i =0 ; i<size; i++)
 8004afc:	2300      	movs	r3, #0
 8004afe:	75fb      	strb	r3, [r7, #23]
 8004b00:	e00a      	b.n	8004b18 <Buffer_Data_Set+0x2a>
	buffer[i] =packet_data[i];
 8004b02:	7dfb      	ldrb	r3, [r7, #23]
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	441a      	add	r2, r3
 8004b08:	7dfb      	ldrb	r3, [r7, #23]
 8004b0a:	68f9      	ldr	r1, [r7, #12]
 8004b0c:	440b      	add	r3, r1
 8004b0e:	7812      	ldrb	r2, [r2, #0]
 8004b10:	701a      	strb	r2, [r3, #0]
	for(uint8_t i =0 ; i<size; i++)
 8004b12:	7dfb      	ldrb	r3, [r7, #23]
 8004b14:	3301      	adds	r3, #1
 8004b16:	75fb      	strb	r3, [r7, #23]
 8004b18:	7dfa      	ldrb	r2, [r7, #23]
 8004b1a:	79fb      	ldrb	r3, [r7, #7]
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d3f0      	bcc.n	8004b02 <Buffer_Data_Set+0x14>

}
 8004b20:	bf00      	nop
 8004b22:	bf00      	nop
 8004b24:	371c      	adds	r7, #28
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bc80      	pop	{r7}
 8004b2a:	4770      	bx	lr

08004b2c <Buffer_Allocate_Divide_Hex>:

void Buffer_Allocate_Divide_Hex(uint8_t start_buffer_index, uint8_t *buffer, uint8_t *data)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	4603      	mov	r3, r0
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
 8004b38:	73fb      	strb	r3, [r7, #15]
		buffer[start_buffer_index] = data[0];
 8004b3a:	7bfb      	ldrb	r3, [r7, #15]
 8004b3c:	68ba      	ldr	r2, [r7, #8]
 8004b3e:	4413      	add	r3, r2
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	7812      	ldrb	r2, [r2, #0]
 8004b44:	701a      	strb	r2, [r3, #0]
		buffer[start_buffer_index +1] = data[1];
 8004b46:	7bfb      	ldrb	r3, [r7, #15]
 8004b48:	3301      	adds	r3, #1
 8004b4a:	68ba      	ldr	r2, [r7, #8]
 8004b4c:	4413      	add	r3, r2
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	7852      	ldrb	r2, [r2, #1]
 8004b52:	701a      	strb	r2, [r3, #0]
}
 8004b54:	bf00      	nop
 8004b56:	3714      	adds	r7, #20
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bc80      	pop	{r7}
 8004b5c:	4770      	bx	lr

08004b5e <Checksum_GPS>:
#define LATITUDE_MINUTE 111.3194
#define HARDNESS_MINUTE 88.9036


void Checksum_GPS(uint8_t *buffer, uint8_t *Check_Point)
{
 8004b5e:	b590      	push	{r4, r7, lr}
 8004b60:	b085      	sub	sp, #20
 8004b62:	af00      	add	r7, sp, #0
 8004b64:	6078      	str	r0, [r7, #4]
 8004b66:	6039      	str	r1, [r7, #0]
	// 
	uint8_t Check_Index =0;
 8004b68:	2300      	movs	r3, #0
 8004b6a:	73fb      	strb	r3, [r7, #15]
	//    
	for(uint8_t Index =0 ; Index<strlen(buffer); Index++)
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	73bb      	strb	r3, [r7, #14]
 8004b70:	e062      	b.n	8004c38 <Checksum_GPS+0xda>
	{
		// GPS  
		if(buffer[Index] == '$')
 8004b72:	7bbb      	ldrb	r3, [r7, #14]
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	4413      	add	r3, r2
 8004b78:	781b      	ldrb	r3, [r3, #0]
 8004b7a:	2b24      	cmp	r3, #36	; 0x24
 8004b7c:	d159      	bne.n	8004c32 <Checksum_GPS+0xd4>
		{
			//       
			if( buffer[Index+3] == 'R' && buffer[Index+4] == 'M' && buffer[Index+5] == 'C' ) //buffer[Index+1] == 'G'&& buffer[Index+2] == 'P' &&
 8004b7e:	7bbb      	ldrb	r3, [r7, #14]
 8004b80:	3303      	adds	r3, #3
 8004b82:	687a      	ldr	r2, [r7, #4]
 8004b84:	4413      	add	r3, r2
 8004b86:	781b      	ldrb	r3, [r3, #0]
 8004b88:	2b52      	cmp	r3, #82	; 0x52
 8004b8a:	d152      	bne.n	8004c32 <Checksum_GPS+0xd4>
 8004b8c:	7bbb      	ldrb	r3, [r7, #14]
 8004b8e:	3304      	adds	r3, #4
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	4413      	add	r3, r2
 8004b94:	781b      	ldrb	r3, [r3, #0]
 8004b96:	2b4d      	cmp	r3, #77	; 0x4d
 8004b98:	d14b      	bne.n	8004c32 <Checksum_GPS+0xd4>
 8004b9a:	7bbb      	ldrb	r3, [r7, #14]
 8004b9c:	3305      	adds	r3, #5
 8004b9e:	687a      	ldr	r2, [r7, #4]
 8004ba0:	4413      	add	r3, r2
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	2b43      	cmp	r3, #67	; 0x43
 8004ba6:	d144      	bne.n	8004c32 <Checksum_GPS+0xd4>
			{
				//   
				for(uint8_t i = 7;i<strlen(buffer);i++)
 8004ba8:	2307      	movs	r3, #7
 8004baa:	737b      	strb	r3, [r7, #13]
 8004bac:	e03a      	b.n	8004c24 <Checksum_GPS+0xc6>
				{
					if(buffer[Index+i] == ',' || buffer[Index +i] == 'A'|| buffer[Index +i] == 'V'|| buffer[Index +i] == 'N'|| buffer[Index +i] == 'E' )
 8004bae:	7bba      	ldrb	r2, [r7, #14]
 8004bb0:	7b7b      	ldrb	r3, [r7, #13]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	461a      	mov	r2, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4413      	add	r3, r2
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	2b2c      	cmp	r3, #44	; 0x2c
 8004bbe:	d023      	beq.n	8004c08 <Checksum_GPS+0xaa>
 8004bc0:	7bba      	ldrb	r2, [r7, #14]
 8004bc2:	7b7b      	ldrb	r3, [r7, #13]
 8004bc4:	4413      	add	r3, r2
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4413      	add	r3, r2
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	2b41      	cmp	r3, #65	; 0x41
 8004bd0:	d01a      	beq.n	8004c08 <Checksum_GPS+0xaa>
 8004bd2:	7bba      	ldrb	r2, [r7, #14]
 8004bd4:	7b7b      	ldrb	r3, [r7, #13]
 8004bd6:	4413      	add	r3, r2
 8004bd8:	461a      	mov	r2, r3
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4413      	add	r3, r2
 8004bde:	781b      	ldrb	r3, [r3, #0]
 8004be0:	2b56      	cmp	r3, #86	; 0x56
 8004be2:	d011      	beq.n	8004c08 <Checksum_GPS+0xaa>
 8004be4:	7bba      	ldrb	r2, [r7, #14]
 8004be6:	7b7b      	ldrb	r3, [r7, #13]
 8004be8:	4413      	add	r3, r2
 8004bea:	461a      	mov	r2, r3
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4413      	add	r3, r2
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	2b4e      	cmp	r3, #78	; 0x4e
 8004bf4:	d008      	beq.n	8004c08 <Checksum_GPS+0xaa>
 8004bf6:	7bba      	ldrb	r2, [r7, #14]
 8004bf8:	7b7b      	ldrb	r3, [r7, #13]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	461a      	mov	r2, r3
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	4413      	add	r3, r2
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	2b45      	cmp	r3, #69	; 0x45
 8004c06:	d10a      	bne.n	8004c1e <Checksum_GPS+0xc0>
					{
						Check_Point[Check_Index++] = Index+i;
 8004c08:	7bfb      	ldrb	r3, [r7, #15]
 8004c0a:	1c5a      	adds	r2, r3, #1
 8004c0c:	73fa      	strb	r2, [r7, #15]
 8004c0e:	461a      	mov	r2, r3
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	4413      	add	r3, r2
 8004c14:	7bb9      	ldrb	r1, [r7, #14]
 8004c16:	7b7a      	ldrb	r2, [r7, #13]
 8004c18:	440a      	add	r2, r1
 8004c1a:	b2d2      	uxtb	r2, r2
 8004c1c:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 7;i<strlen(buffer);i++)
 8004c1e:	7b7b      	ldrb	r3, [r7, #13]
 8004c20:	3301      	adds	r3, #1
 8004c22:	737b      	strb	r3, [r7, #13]
 8004c24:	7b7c      	ldrb	r4, [r7, #13]
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7fb fa92 	bl	8000150 <strlen>
 8004c2c:	4603      	mov	r3, r0
 8004c2e:	429c      	cmp	r4, r3
 8004c30:	d3bd      	bcc.n	8004bae <Checksum_GPS+0x50>
	for(uint8_t Index =0 ; Index<strlen(buffer); Index++)
 8004c32:	7bbb      	ldrb	r3, [r7, #14]
 8004c34:	3301      	adds	r3, #1
 8004c36:	73bb      	strb	r3, [r7, #14]
 8004c38:	7bbc      	ldrb	r4, [r7, #14]
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f7fb fa88 	bl	8000150 <strlen>
 8004c40:	4603      	mov	r3, r0
 8004c42:	429c      	cmp	r4, r3
 8004c44:	d395      	bcc.n	8004b72 <Checksum_GPS+0x14>
					}
				}
			}
		}
	}
}
 8004c46:	bf00      	nop
 8004c48:	bf00      	nop
 8004c4a:	3714      	adds	r7, #20
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd90      	pop	{r4, r7, pc}

08004c50 <Gps_Latitude_Distance_Cal>:
	distance =GPS_to_Kilo(distance);
	return distance;
}

float Gps_Latitude_Distance_Cal(float Latitude1, float Latitude2)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b082      	sub	sp, #8
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
 8004c58:	6039      	str	r1, [r7, #0]
	//      
	return (Latitude2- Latitude1)* LATITUDE_MINUTE * 1000;
 8004c5a:	6879      	ldr	r1, [r7, #4]
 8004c5c:	6838      	ldr	r0, [r7, #0]
 8004c5e:	f7fb ff71 	bl	8000b44 <__aeabi_fsub>
 8004c62:	4603      	mov	r3, r0
 8004c64:	4618      	mov	r0, r3
 8004c66:	f7fb fbdf 	bl	8000428 <__aeabi_f2d>
 8004c6a:	a30d      	add	r3, pc, #52	; (adr r3, 8004ca0 <Gps_Latitude_Distance_Cal+0x50>)
 8004c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c70:	f7fb fc32 	bl	80004d8 <__aeabi_dmul>
 8004c74:	4602      	mov	r2, r0
 8004c76:	460b      	mov	r3, r1
 8004c78:	4610      	mov	r0, r2
 8004c7a:	4619      	mov	r1, r3
 8004c7c:	f04f 0200 	mov.w	r2, #0
 8004c80:	4b09      	ldr	r3, [pc, #36]	; (8004ca8 <Gps_Latitude_Distance_Cal+0x58>)
 8004c82:	f7fb fc29 	bl	80004d8 <__aeabi_dmul>
 8004c86:	4602      	mov	r2, r0
 8004c88:	460b      	mov	r3, r1
 8004c8a:	4610      	mov	r0, r2
 8004c8c:	4619      	mov	r1, r3
 8004c8e:	f7fb ff05 	bl	8000a9c <__aeabi_d2f>
 8004c92:	4603      	mov	r3, r0
}
 8004c94:	4618      	mov	r0, r3
 8004c96:	3708      	adds	r7, #8
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	f3af 8000 	nop.w
 8004ca0:	0cb295ea 	.word	0x0cb295ea
 8004ca4:	405bd471 	.word	0x405bd471
 8004ca8:	408f4000 	.word	0x408f4000
 8004cac:	00000000 	.word	0x00000000

08004cb0 <Gps_Hardness_Distance_Cal>:
float Gps_Hardness_Distance_Cal(float Hardness1, float Hardness2)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b082      	sub	sp, #8
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
	//      
	return (Hardness2-Hardness1)* HARDNESS_MINUTE * 1000;
 8004cba:	6879      	ldr	r1, [r7, #4]
 8004cbc:	6838      	ldr	r0, [r7, #0]
 8004cbe:	f7fb ff41 	bl	8000b44 <__aeabi_fsub>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f7fb fbaf 	bl	8000428 <__aeabi_f2d>
 8004cca:	a30d      	add	r3, pc, #52	; (adr r3, 8004d00 <Gps_Hardness_Distance_Cal+0x50>)
 8004ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cd0:	f7fb fc02 	bl	80004d8 <__aeabi_dmul>
 8004cd4:	4602      	mov	r2, r0
 8004cd6:	460b      	mov	r3, r1
 8004cd8:	4610      	mov	r0, r2
 8004cda:	4619      	mov	r1, r3
 8004cdc:	f04f 0200 	mov.w	r2, #0
 8004ce0:	4b09      	ldr	r3, [pc, #36]	; (8004d08 <Gps_Hardness_Distance_Cal+0x58>)
 8004ce2:	f7fb fbf9 	bl	80004d8 <__aeabi_dmul>
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	460b      	mov	r3, r1
 8004cea:	4610      	mov	r0, r2
 8004cec:	4619      	mov	r1, r3
 8004cee:	f7fb fed5 	bl	8000a9c <__aeabi_d2f>
 8004cf2:	4603      	mov	r3, r0
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3708      	adds	r7, #8
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	f3af 8000 	nop.w
 8004d00:	95182a99 	.word	0x95182a99
 8004d04:	405639d4 	.word	0x405639d4
 8004d08:	408f4000 	.word	0x408f4000

08004d0c <LED_Init>:
#include "led.h"

const LED_PortDef LED_PortTable[] = {{LED1_Port, LED1_Pin},	{LED2_Port, LED2_Pin}, {LED3_Port, LED3_Pin}, {LED4_Port, LED4_Pin}};

void LED_Init(void)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b086      	sub	sp, #24
 8004d10:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d12:	f107 0308 	add.w	r3, r7, #8
 8004d16:	2200      	movs	r2, #0
 8004d18:	601a      	str	r2, [r3, #0]
 8004d1a:	605a      	str	r2, [r3, #4]
 8004d1c:	609a      	str	r2, [r3, #8]
 8004d1e:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8004d20:	4b13      	ldr	r3, [pc, #76]	; (8004d70 <LED_Init+0x64>)
 8004d22:	699b      	ldr	r3, [r3, #24]
 8004d24:	4a12      	ldr	r2, [pc, #72]	; (8004d70 <LED_Init+0x64>)
 8004d26:	f043 0308 	orr.w	r3, r3, #8
 8004d2a:	6193      	str	r3, [r2, #24]
 8004d2c:	4b10      	ldr	r3, [pc, #64]	; (8004d70 <LED_Init+0x64>)
 8004d2e:	699b      	ldr	r3, [r3, #24]
 8004d30:	f003 0308 	and.w	r3, r3, #8
 8004d34:	607b      	str	r3, [r7, #4]
 8004d36:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8004d38:	2200      	movs	r2, #0
 8004d3a:	2127      	movs	r1, #39	; 0x27
 8004d3c:	480d      	ldr	r0, [pc, #52]	; (8004d74 <LED_Init+0x68>)
 8004d3e:	f7fd fba9 	bl	8002494 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PE0,1,2,5  */
	GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin;
 8004d42:	2327      	movs	r3, #39	; 0x27
 8004d44:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004d46:	2301      	movs	r3, #1
 8004d48:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d4e:	2302      	movs	r3, #2
 8004d50:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004d52:	f107 0308 	add.w	r3, r7, #8
 8004d56:	4619      	mov	r1, r3
 8004d58:	4806      	ldr	r0, [pc, #24]	; (8004d74 <LED_Init+0x68>)
 8004d5a:	f7fd fa17 	bl	800218c <HAL_GPIO_Init>

	HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LED3_Pin|LED4_Pin, GPIO_PIN_SET);
 8004d5e:	2201      	movs	r2, #1
 8004d60:	2127      	movs	r1, #39	; 0x27
 8004d62:	4804      	ldr	r0, [pc, #16]	; (8004d74 <LED_Init+0x68>)
 8004d64:	f7fd fb96 	bl	8002494 <HAL_GPIO_WritePin>
	//HAL_GPIO_WritePin(GPIOE, LED4_Pin,GPIO_PIN_SET);  // 1 ->4   PE10 

}
 8004d68:	bf00      	nop
 8004d6a:	3718      	adds	r7, #24
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	bd80      	pop	{r7, pc}
 8004d70:	40021000 	.word	0x40021000
 8004d74:	40010c00 	.word	0x40010c00

08004d78 <LED_On_Unit>:
		}
	}
}

void LED_On_Unit(uint8_t Position, uint8_t OnOff)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	4603      	mov	r3, r0
 8004d80:	460a      	mov	r2, r1
 8004d82:	71fb      	strb	r3, [r7, #7]
 8004d84:	4613      	mov	r3, r2
 8004d86:	71bb      	strb	r3, [r7, #6]
	if(OnOff)
 8004d88:	79bb      	ldrb	r3, [r7, #6]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00f      	beq.n	8004dae <LED_On_Unit+0x36>
		HAL_GPIO_WritePin(LED_PortTable[Position-1].Port, LED_PortTable[Position-1].Pin, GPIO_PIN_SET);
 8004d8e:	79fb      	ldrb	r3, [r7, #7]
 8004d90:	3b01      	subs	r3, #1
 8004d92:	4a10      	ldr	r2, [pc, #64]	; (8004dd4 <LED_On_Unit+0x5c>)
 8004d94:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8004d98:	79fb      	ldrb	r3, [r7, #7]
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	4a0d      	ldr	r2, [pc, #52]	; (8004dd4 <LED_On_Unit+0x5c>)
 8004d9e:	00db      	lsls	r3, r3, #3
 8004da0:	4413      	add	r3, r2
 8004da2:	889b      	ldrh	r3, [r3, #4]
 8004da4:	2201      	movs	r2, #1
 8004da6:	4619      	mov	r1, r3
 8004da8:	f7fd fb74 	bl	8002494 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(LED_PortTable[Position-1].Port, LED_PortTable[Position-1].Pin, GPIO_PIN_RESET);
}
 8004dac:	e00e      	b.n	8004dcc <LED_On_Unit+0x54>
		HAL_GPIO_WritePin(LED_PortTable[Position-1].Port, LED_PortTable[Position-1].Pin, GPIO_PIN_RESET);
 8004dae:	79fb      	ldrb	r3, [r7, #7]
 8004db0:	3b01      	subs	r3, #1
 8004db2:	4a08      	ldr	r2, [pc, #32]	; (8004dd4 <LED_On_Unit+0x5c>)
 8004db4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8004db8:	79fb      	ldrb	r3, [r7, #7]
 8004dba:	3b01      	subs	r3, #1
 8004dbc:	4a05      	ldr	r2, [pc, #20]	; (8004dd4 <LED_On_Unit+0x5c>)
 8004dbe:	00db      	lsls	r3, r3, #3
 8004dc0:	4413      	add	r3, r2
 8004dc2:	889b      	ldrh	r3, [r3, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	4619      	mov	r1, r3
 8004dc8:	f7fd fb64 	bl	8002494 <HAL_GPIO_WritePin>
}
 8004dcc:	bf00      	nop
 8004dce:	3708      	adds	r7, #8
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	08009a64 	.word	0x08009a64

08004dd8 <PWM_Init>:
float BIAS=0;
float ANGLE_MIN=0;
float ANGLE_MAX=0;

void PWM_Init(uint16_t msPeriod1, uint16_t msPeriod2)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b09e      	sub	sp, #120	; 0x78
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	4603      	mov	r3, r0
 8004de0:	460a      	mov	r2, r1
 8004de2:	80fb      	strh	r3, [r7, #6]
 8004de4:	4613      	mov	r3, r2
 8004de6:	80bb      	strh	r3, [r7, #4]
	//TIM Master configuration Structure
	TIM_MasterConfigTypeDef sMasterConfig1 = {0};
 8004de8:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004dec:	2200      	movs	r2, #0
 8004dee:	601a      	str	r2, [r3, #0]
 8004df0:	605a      	str	r2, [r3, #4]
	TIM_MasterConfigTypeDef sMasterConfig2 = {0};
 8004df2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004df6:	2200      	movs	r2, #0
 8004df8:	601a      	str	r2, [r3, #0]
 8004dfa:	605a      	str	r2, [r3, #4]
	//TIM Slave configuration structure
	TIM_ClockConfigTypeDef sClockSourceConfig1 = {0};
 8004dfc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004e00:	2200      	movs	r2, #0
 8004e02:	601a      	str	r2, [r3, #0]
 8004e04:	605a      	str	r2, [r3, #4]
 8004e06:	609a      	str	r2, [r3, #8]
 8004e08:	60da      	str	r2, [r3, #12]
	TIM_ClockConfigTypeDef sClockSourceConfig2 = {0};
 8004e0a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004e0e:	2200      	movs	r2, #0
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	605a      	str	r2, [r3, #4]
 8004e14:	609a      	str	r2, [r3, #8]
 8004e16:	60da      	str	r2, [r3, #12]
	//Time PWM structure
	TIM_OC_InitTypeDef sConfigOC1 = {0};
 8004e18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	601a      	str	r2, [r3, #0]
 8004e20:	605a      	str	r2, [r3, #4]
 8004e22:	609a      	str	r2, [r3, #8]
 8004e24:	60da      	str	r2, [r3, #12]
 8004e26:	611a      	str	r2, [r3, #16]
 8004e28:	615a      	str	r2, [r3, #20]
 8004e2a:	619a      	str	r2, [r3, #24]
	TIM_OC_InitTypeDef sConfigOC2 = {0};
 8004e2c:	f107 0310 	add.w	r3, r7, #16
 8004e30:	2200      	movs	r2, #0
 8004e32:	601a      	str	r2, [r3, #0]
 8004e34:	605a      	str	r2, [r3, #4]
 8004e36:	609a      	str	r2, [r3, #8]
 8004e38:	60da      	str	r2, [r3, #12]
 8004e3a:	611a      	str	r2, [r3, #16]
 8004e3c:	615a      	str	r2, [r3, #20]
 8004e3e:	619a      	str	r2, [r3, #24]
	//PWM pin setting
	__HAL_RCC_TIM4_CLK_ENABLE();
 8004e40:	4b81      	ldr	r3, [pc, #516]	; (8005048 <PWM_Init+0x270>)
 8004e42:	69db      	ldr	r3, [r3, #28]
 8004e44:	4a80      	ldr	r2, [pc, #512]	; (8005048 <PWM_Init+0x270>)
 8004e46:	f043 0304 	orr.w	r3, r3, #4
 8004e4a:	61d3      	str	r3, [r2, #28]
 8004e4c:	4b7e      	ldr	r3, [pc, #504]	; (8005048 <PWM_Init+0x270>)
 8004e4e:	69db      	ldr	r3, [r3, #28]
 8004e50:	f003 0304 	and.w	r3, r3, #4
 8004e54:	60fb      	str	r3, [r7, #12]
 8004e56:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_TIM2_CLK_ENABLE();
 8004e58:	4b7b      	ldr	r3, [pc, #492]	; (8005048 <PWM_Init+0x270>)
 8004e5a:	69db      	ldr	r3, [r3, #28]
 8004e5c:	4a7a      	ldr	r2, [pc, #488]	; (8005048 <PWM_Init+0x270>)
 8004e5e:	f043 0301 	orr.w	r3, r3, #1
 8004e62:	61d3      	str	r3, [r2, #28]
 8004e64:	4b78      	ldr	r3, [pc, #480]	; (8005048 <PWM_Init+0x270>)
 8004e66:	69db      	ldr	r3, [r3, #28]
 8004e68:	f003 0301 	and.w	r3, r3, #1
 8004e6c:	60bb      	str	r3, [r7, #8]
 8004e6e:	68bb      	ldr	r3, [r7, #8]
	PWM_GPIO_Init();
 8004e70:	f000 f954 	bl	800511c <PWM_GPIO_Init>
	// timer clock enable


	//PWM1 Init
	PWM1_TIM_Period = msPeriod1;
 8004e74:	4a75      	ldr	r2, [pc, #468]	; (800504c <PWM_Init+0x274>)
 8004e76:	88fb      	ldrh	r3, [r7, #6]
 8004e78:	8013      	strh	r3, [r2, #0]
	htimpwm1.Instance = PWM1_TIM;
 8004e7a:	4b75      	ldr	r3, [pc, #468]	; (8005050 <PWM_Init+0x278>)
 8004e7c:	4a75      	ldr	r2, [pc, #468]	; (8005054 <PWM_Init+0x27c>)
 8004e7e:	601a      	str	r2, [r3, #0]
	htimpwm1.Init.Prescaler = PWM1_TIM_Prescaler-1;
 8004e80:	4b73      	ldr	r3, [pc, #460]	; (8005050 <PWM_Init+0x278>)
 8004e82:	2217      	movs	r2, #23
 8004e84:	605a      	str	r2, [r3, #4]
	htimpwm1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e86:	4b72      	ldr	r3, [pc, #456]	; (8005050 <PWM_Init+0x278>)
 8004e88:	2200      	movs	r2, #0
 8004e8a:	609a      	str	r2, [r3, #8]
	htimpwm1.Init.Period = msPeriod1-1;
 8004e8c:	88fb      	ldrh	r3, [r7, #6]
 8004e8e:	3b01      	subs	r3, #1
 8004e90:	461a      	mov	r2, r3
 8004e92:	4b6f      	ldr	r3, [pc, #444]	; (8005050 <PWM_Init+0x278>)
 8004e94:	60da      	str	r2, [r3, #12]
	htimpwm1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e96:	4b6e      	ldr	r3, [pc, #440]	; (8005050 <PWM_Init+0x278>)
 8004e98:	2200      	movs	r2, #0
 8004e9a:	611a      	str	r2, [r3, #16]
	htimpwm1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004e9c:	4b6c      	ldr	r3, [pc, #432]	; (8005050 <PWM_Init+0x278>)
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htimpwm1) != HAL_OK)
 8004ea2:	486b      	ldr	r0, [pc, #428]	; (8005050 <PWM_Init+0x278>)
 8004ea4:	f7fd ff28 	bl	8002cf8 <HAL_TIM_Base_Init>
 8004ea8:	4603      	mov	r3, r0
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d001      	beq.n	8004eb2 <PWM_Init+0xda>
	{
		Error_PWM_Handler();
 8004eae:	f000 f9d9 	bl	8005264 <Error_PWM_Handler>
	}
	//PWM clock setting
	sClockSourceConfig1.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004eb2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004eb6:	65bb      	str	r3, [r7, #88]	; 0x58
	if (HAL_TIM_ConfigClockSource(&htimpwm1, &sClockSourceConfig1) != HAL_OK)
 8004eb8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004ebc:	4619      	mov	r1, r3
 8004ebe:	4864      	ldr	r0, [pc, #400]	; (8005050 <PWM_Init+0x278>)
 8004ec0:	f7fe fbbe 	bl	8003640 <HAL_TIM_ConfigClockSource>
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d001      	beq.n	8004ece <PWM_Init+0xf6>
	{
		Error_PWM_Handler();
 8004eca:	f000 f9cb 	bl	8005264 <Error_PWM_Handler>
	}

	if (HAL_TIM_PWM_Init(&htimpwm1) != HAL_OK)
 8004ece:	4860      	ldr	r0, [pc, #384]	; (8005050 <PWM_Init+0x278>)
 8004ed0:	f7fd ffbc 	bl	8002e4c <HAL_TIM_PWM_Init>
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d001      	beq.n	8004ede <PWM_Init+0x106>
	{
		Error_PWM_Handler();
 8004eda:	f000 f9c3 	bl	8005264 <Error_PWM_Handler>
	}
	//Triger setting
	sMasterConfig1.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	673b      	str	r3, [r7, #112]	; 0x70
	//Slave setting
	sMasterConfig1.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	677b      	str	r3, [r7, #116]	; 0x74

	if (HAL_TIMEx_MasterConfigSynchronization(&htimpwm1, &sMasterConfig1) != HAL_OK)
 8004ee6:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8004eea:	4619      	mov	r1, r3
 8004eec:	4858      	ldr	r0, [pc, #352]	; (8005050 <PWM_Init+0x278>)
 8004eee:	f7fe ff3d 	bl	8003d6c <HAL_TIMEx_MasterConfigSynchronization>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d001      	beq.n	8004efc <PWM_Init+0x124>
	{
		Error_PWM_Handler();
 8004ef8:	f000 f9b4 	bl	8005264 <Error_PWM_Handler>
	}

	sConfigOC1.OCMode = TIM_OCMODE_PWM1;
 8004efc:	2360      	movs	r3, #96	; 0x60
 8004efe:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC1.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004f00:	2300      	movs	r3, #0
 8004f02:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC1.OCFastMode = TIM_OCFAST_DISABLE;
 8004f04:	2300      	movs	r3, #0
 8004f06:	63fb      	str	r3, [r7, #60]	; 0x3c
	sConfigOC1.OCNPolarity  = TIM_OCNPOLARITY_HIGH;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	63bb      	str	r3, [r7, #56]	; 0x38
	//sConfigOC1.OCNIdleState = TIM_OCNIDLESTATE_RESET;
	//sConfigOC1.OCIdleState  = TIM_OCIDLESTATE_RESET;
	sConfigOC1.Pulse =0;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	633b      	str	r3, [r7, #48]	; 0x30
	if (HAL_TIM_PWM_ConfigChannel(&htimpwm1, &sConfigOC1, TIM_CHANNEL_1) != HAL_OK)
 8004f10:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004f14:	2200      	movs	r2, #0
 8004f16:	4619      	mov	r1, r3
 8004f18:	484d      	ldr	r0, [pc, #308]	; (8005050 <PWM_Init+0x278>)
 8004f1a:	f7fe fad3 	bl	80034c4 <HAL_TIM_PWM_ConfigChannel>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d001      	beq.n	8004f28 <PWM_Init+0x150>
	{
		Error_PWM_Handler();
 8004f24:	f000 f99e 	bl	8005264 <Error_PWM_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htimpwm1, &sConfigOC1, TIM_CHANNEL_2) != HAL_OK)
 8004f28:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004f2c:	2204      	movs	r2, #4
 8004f2e:	4619      	mov	r1, r3
 8004f30:	4847      	ldr	r0, [pc, #284]	; (8005050 <PWM_Init+0x278>)
 8004f32:	f7fe fac7 	bl	80034c4 <HAL_TIM_PWM_ConfigChannel>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d001      	beq.n	8004f40 <PWM_Init+0x168>
		{
			Error_PWM_Handler();
 8004f3c:	f000 f992 	bl	8005264 <Error_PWM_Handler>
		}
	if (HAL_TIM_PWM_ConfigChannel(&htimpwm1, &sConfigOC1, TIM_CHANNEL_3) != HAL_OK)
 8004f40:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004f44:	2208      	movs	r2, #8
 8004f46:	4619      	mov	r1, r3
 8004f48:	4841      	ldr	r0, [pc, #260]	; (8005050 <PWM_Init+0x278>)
 8004f4a:	f7fe fabb 	bl	80034c4 <HAL_TIM_PWM_ConfigChannel>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d001      	beq.n	8004f58 <PWM_Init+0x180>
		{
			Error_PWM_Handler();
 8004f54:	f000 f986 	bl	8005264 <Error_PWM_Handler>
		}
	if (HAL_TIM_PWM_ConfigChannel(&htimpwm1, &sConfigOC1, TIM_CHANNEL_4) != HAL_OK)
 8004f58:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004f5c:	220c      	movs	r2, #12
 8004f5e:	4619      	mov	r1, r3
 8004f60:	483b      	ldr	r0, [pc, #236]	; (8005050 <PWM_Init+0x278>)
 8004f62:	f7fe faaf 	bl	80034c4 <HAL_TIM_PWM_ConfigChannel>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <PWM_Init+0x198>
		{
			Error_PWM_Handler();
 8004f6c:	f000 f97a 	bl	8005264 <Error_PWM_Handler>
		}
	// PWM2 Init

	PWM2_TIM_Period = msPeriod2;
 8004f70:	4a39      	ldr	r2, [pc, #228]	; (8005058 <PWM_Init+0x280>)
 8004f72:	88bb      	ldrh	r3, [r7, #4]
 8004f74:	8013      	strh	r3, [r2, #0]
	htimpwm2.Instance = PWM2_TIM;
 8004f76:	4b39      	ldr	r3, [pc, #228]	; (800505c <PWM_Init+0x284>)
 8004f78:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004f7c:	601a      	str	r2, [r3, #0]
	htimpwm2.Init.Prescaler = PWM2_TIM_Prescaler-1;
 8004f7e:	4b37      	ldr	r3, [pc, #220]	; (800505c <PWM_Init+0x284>)
 8004f80:	2217      	movs	r2, #23
 8004f82:	605a      	str	r2, [r3, #4]
	htimpwm2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f84:	4b35      	ldr	r3, [pc, #212]	; (800505c <PWM_Init+0x284>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	609a      	str	r2, [r3, #8]
	htimpwm2.Init.Period = msPeriod2-1;
 8004f8a:	88bb      	ldrh	r3, [r7, #4]
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	461a      	mov	r2, r3
 8004f90:	4b32      	ldr	r3, [pc, #200]	; (800505c <PWM_Init+0x284>)
 8004f92:	60da      	str	r2, [r3, #12]
	htimpwm2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f94:	4b31      	ldr	r3, [pc, #196]	; (800505c <PWM_Init+0x284>)
 8004f96:	2200      	movs	r2, #0
 8004f98:	611a      	str	r2, [r3, #16]
	htimpwm2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f9a:	4b30      	ldr	r3, [pc, #192]	; (800505c <PWM_Init+0x284>)
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htimpwm2) != HAL_OK)
 8004fa0:	482e      	ldr	r0, [pc, #184]	; (800505c <PWM_Init+0x284>)
 8004fa2:	f7fd fea9 	bl	8002cf8 <HAL_TIM_Base_Init>
 8004fa6:	4603      	mov	r3, r0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d001      	beq.n	8004fb0 <PWM_Init+0x1d8>
	{
		Error_PWM_Handler();
 8004fac:	f000 f95a 	bl	8005264 <Error_PWM_Handler>
	}
	//PWM clock setting
	sClockSourceConfig2.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004fb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004fb4:	64bb      	str	r3, [r7, #72]	; 0x48
	if (HAL_TIM_ConfigClockSource(&htimpwm2, &sClockSourceConfig2) != HAL_OK)
 8004fb6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004fba:	4619      	mov	r1, r3
 8004fbc:	4827      	ldr	r0, [pc, #156]	; (800505c <PWM_Init+0x284>)
 8004fbe:	f7fe fb3f 	bl	8003640 <HAL_TIM_ConfigClockSource>
 8004fc2:	4603      	mov	r3, r0
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d001      	beq.n	8004fcc <PWM_Init+0x1f4>
	{
		Error_PWM_Handler();
 8004fc8:	f000 f94c 	bl	8005264 <Error_PWM_Handler>
	}

	if (HAL_TIM_PWM_Init(&htimpwm2) != HAL_OK)
 8004fcc:	4823      	ldr	r0, [pc, #140]	; (800505c <PWM_Init+0x284>)
 8004fce:	f7fd ff3d 	bl	8002e4c <HAL_TIM_PWM_Init>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d001      	beq.n	8004fdc <PWM_Init+0x204>
	{
		Error_PWM_Handler();
 8004fd8:	f000 f944 	bl	8005264 <Error_PWM_Handler>
	}
	//Triger setting
	sMasterConfig2.MasterOutputTrigger = TIM_TRGO_RESET;
 8004fdc:	2300      	movs	r3, #0
 8004fde:	66bb      	str	r3, [r7, #104]	; 0x68
	//Slave setting
	sMasterConfig2.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	66fb      	str	r3, [r7, #108]	; 0x6c

	if (HAL_TIMEx_MasterConfigSynchronization(&htimpwm2, &sMasterConfig2) != HAL_OK)
 8004fe4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004fe8:	4619      	mov	r1, r3
 8004fea:	481c      	ldr	r0, [pc, #112]	; (800505c <PWM_Init+0x284>)
 8004fec:	f7fe febe 	bl	8003d6c <HAL_TIMEx_MasterConfigSynchronization>
 8004ff0:	4603      	mov	r3, r0
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d001      	beq.n	8004ffa <PWM_Init+0x222>
	{
		Error_PWM_Handler();
 8004ff6:	f000 f935 	bl	8005264 <Error_PWM_Handler>
	}

	sConfigOC2.OCMode = TIM_OCMODE_PWM1;
 8004ffa:	2360      	movs	r3, #96	; 0x60
 8004ffc:	613b      	str	r3, [r7, #16]
	sConfigOC2.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004ffe:	2300      	movs	r3, #0
 8005000:	61bb      	str	r3, [r7, #24]
	sConfigOC2.OCFastMode = TIM_OCFAST_DISABLE;
 8005002:	2300      	movs	r3, #0
 8005004:	623b      	str	r3, [r7, #32]
	sConfigOC2.OCNPolarity  = TIM_OCNPOLARITY_HIGH;
 8005006:	2300      	movs	r3, #0
 8005008:	61fb      	str	r3, [r7, #28]
	sConfigOC2.Pulse =0;
 800500a:	2300      	movs	r3, #0
 800500c:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htimpwm2, &sConfigOC2, TIM_CHANNEL_1) != HAL_OK)
 800500e:	f107 0310 	add.w	r3, r7, #16
 8005012:	2200      	movs	r2, #0
 8005014:	4619      	mov	r1, r3
 8005016:	4811      	ldr	r0, [pc, #68]	; (800505c <PWM_Init+0x284>)
 8005018:	f7fe fa54 	bl	80034c4 <HAL_TIM_PWM_ConfigChannel>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d001      	beq.n	8005026 <PWM_Init+0x24e>
	{
		Error_PWM_Handler();
 8005022:	f000 f91f 	bl	8005264 <Error_PWM_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htimpwm2, &sConfigOC2, TIM_CHANNEL_2) != HAL_OK)
 8005026:	f107 0310 	add.w	r3, r7, #16
 800502a:	2204      	movs	r2, #4
 800502c:	4619      	mov	r1, r3
 800502e:	480b      	ldr	r0, [pc, #44]	; (800505c <PWM_Init+0x284>)
 8005030:	f7fe fa48 	bl	80034c4 <HAL_TIM_PWM_ConfigChannel>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d001      	beq.n	800503e <PWM_Init+0x266>
	{
			Error_PWM_Handler();
 800503a:	f000 f913 	bl	8005264 <Error_PWM_Handler>
	}

}
 800503e:	bf00      	nop
 8005040:	3778      	adds	r7, #120	; 0x78
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
 8005046:	bf00      	nop
 8005048:	40021000 	.word	0x40021000
 800504c:	2000000e 	.word	0x2000000e
 8005050:	20000804 	.word	0x20000804
 8005054:	40000800 	.word	0x40000800
 8005058:	20000010 	.word	0x20000010
 800505c:	200002bc 	.word	0x200002bc

08005060 <PWM_Open>:


void PWM_Open(PWM Pwm, float Percent)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	4603      	mov	r3, r0
 8005068:	6039      	str	r1, [r7, #0]
 800506a:	71fb      	strb	r3, [r7, #7]
	//PWM buffer set
	uint16_t PWM_buffer;
	PWM_buffer = Duty_calculate(Percent);
 800506c:	6838      	ldr	r0, [r7, #0]
 800506e:	f000 f8d5 	bl	800521c <Duty_calculate>
 8005072:	4603      	mov	r3, r0
 8005074:	81fb      	strh	r3, [r7, #14]
	//Seclect Channel and Duty set
	switch(Pwm)
 8005076:	79fb      	ldrb	r3, [r7, #7]
 8005078:	2b05      	cmp	r3, #5
 800507a:	d845      	bhi.n	8005108 <PWM_Open+0xa8>
 800507c:	a201      	add	r2, pc, #4	; (adr r2, 8005084 <PWM_Open+0x24>)
 800507e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005082:	bf00      	nop
 8005084:	0800509d 	.word	0x0800509d
 8005088:	080050af 	.word	0x080050af
 800508c:	080050c1 	.word	0x080050c1
 8005090:	080050d3 	.word	0x080050d3
 8005094:	080050e5 	.word	0x080050e5
 8005098:	080050f7 	.word	0x080050f7
	{
		case PWM1_1:
			__HAL_TIM_SET_COMPARE(&htimpwm1,TIM_CHANNEL_1 ,PWM_buffer); // PWM Input Duty
 800509c:	4b1d      	ldr	r3, [pc, #116]	; (8005114 <PWM_Open+0xb4>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	89fa      	ldrh	r2, [r7, #14]
 80050a2:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Start(&htimpwm1, TIM_CHANNEL_1);
 80050a4:	2100      	movs	r1, #0
 80050a6:	481b      	ldr	r0, [pc, #108]	; (8005114 <PWM_Open+0xb4>)
 80050a8:	f7fd ff28 	bl	8002efc <HAL_TIM_PWM_Start>
			break;
 80050ac:	e02d      	b.n	800510a <PWM_Open+0xaa>
		case PWM1_2:
			__HAL_TIM_SET_COMPARE(&htimpwm1,TIM_CHANNEL_2,PWM_buffer);
 80050ae:	4b19      	ldr	r3, [pc, #100]	; (8005114 <PWM_Open+0xb4>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	89fa      	ldrh	r2, [r7, #14]
 80050b4:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_TIM_PWM_Start(&htimpwm1, TIM_CHANNEL_2);
 80050b6:	2104      	movs	r1, #4
 80050b8:	4816      	ldr	r0, [pc, #88]	; (8005114 <PWM_Open+0xb4>)
 80050ba:	f7fd ff1f 	bl	8002efc <HAL_TIM_PWM_Start>
			break;
 80050be:	e024      	b.n	800510a <PWM_Open+0xaa>
		case PWM1_3:
			__HAL_TIM_SET_COMPARE(&htimpwm1,TIM_CHANNEL_3,PWM_buffer);
 80050c0:	4b14      	ldr	r3, [pc, #80]	; (8005114 <PWM_Open+0xb4>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	89fa      	ldrh	r2, [r7, #14]
 80050c6:	63da      	str	r2, [r3, #60]	; 0x3c
			HAL_TIM_PWM_Start(&htimpwm1, TIM_CHANNEL_3);
 80050c8:	2108      	movs	r1, #8
 80050ca:	4812      	ldr	r0, [pc, #72]	; (8005114 <PWM_Open+0xb4>)
 80050cc:	f7fd ff16 	bl	8002efc <HAL_TIM_PWM_Start>
			break;
 80050d0:	e01b      	b.n	800510a <PWM_Open+0xaa>
		case PWM1_4:
			__HAL_TIM_SET_COMPARE(&htimpwm1,TIM_CHANNEL_4,PWM_buffer);
 80050d2:	4b10      	ldr	r3, [pc, #64]	; (8005114 <PWM_Open+0xb4>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	89fa      	ldrh	r2, [r7, #14]
 80050d8:	641a      	str	r2, [r3, #64]	; 0x40
			HAL_TIM_PWM_Start(&htimpwm1, TIM_CHANNEL_4);
 80050da:	210c      	movs	r1, #12
 80050dc:	480d      	ldr	r0, [pc, #52]	; (8005114 <PWM_Open+0xb4>)
 80050de:	f7fd ff0d 	bl	8002efc <HAL_TIM_PWM_Start>
			break;
 80050e2:	e012      	b.n	800510a <PWM_Open+0xaa>
		case PWM2_1:
			__HAL_TIM_SET_COMPARE(&htimpwm2,TIM_CHANNEL_1,PWM_buffer); // PWM Input Duty
 80050e4:	4b0c      	ldr	r3, [pc, #48]	; (8005118 <PWM_Open+0xb8>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	89fa      	ldrh	r2, [r7, #14]
 80050ea:	635a      	str	r2, [r3, #52]	; 0x34
			HAL_TIM_PWM_Start(&htimpwm2, TIM_CHANNEL_1);
 80050ec:	2100      	movs	r1, #0
 80050ee:	480a      	ldr	r0, [pc, #40]	; (8005118 <PWM_Open+0xb8>)
 80050f0:	f7fd ff04 	bl	8002efc <HAL_TIM_PWM_Start>
			break;
 80050f4:	e009      	b.n	800510a <PWM_Open+0xaa>
		case PWM2_2:
			__HAL_TIM_SET_COMPARE(&htimpwm2,TIM_CHANNEL_2,PWM_buffer); // PWM Input Duty
 80050f6:	4b08      	ldr	r3, [pc, #32]	; (8005118 <PWM_Open+0xb8>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	89fa      	ldrh	r2, [r7, #14]
 80050fc:	639a      	str	r2, [r3, #56]	; 0x38
			HAL_TIM_PWM_Start(&htimpwm2, TIM_CHANNEL_2);
 80050fe:	2104      	movs	r1, #4
 8005100:	4805      	ldr	r0, [pc, #20]	; (8005118 <PWM_Open+0xb8>)
 8005102:	f7fd fefb 	bl	8002efc <HAL_TIM_PWM_Start>
			break;
 8005106:	e000      	b.n	800510a <PWM_Open+0xaa>
		default:
			break;
 8005108:	bf00      	nop
	}

}
 800510a:	bf00      	nop
 800510c:	3710      	adds	r7, #16
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
 8005112:	bf00      	nop
 8005114:	20000804 	.word	0x20000804
 8005118:	200002bc 	.word	0x200002bc

0800511c <PWM_GPIO_Init>:
	}
}


static void PWM_GPIO_Init(void)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b090      	sub	sp, #64	; 0x40
 8005120:	af00      	add	r7, sp, #0
	// GPIO Structure
	GPIO_InitTypeDef GPIO_InitStruct1 = {0};
 8005122:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005126:	2200      	movs	r2, #0
 8005128:	601a      	str	r2, [r3, #0]
 800512a:	605a      	str	r2, [r3, #4]
 800512c:	609a      	str	r2, [r3, #8]
 800512e:	60da      	str	r2, [r3, #12]
	GPIO_InitTypeDef GPIO_InitStruct2 = {0};
 8005130:	f107 0320 	add.w	r3, r7, #32
 8005134:	2200      	movs	r2, #0
 8005136:	601a      	str	r2, [r3, #0]
 8005138:	605a      	str	r2, [r3, #4]
 800513a:	609a      	str	r2, [r3, #8]
 800513c:	60da      	str	r2, [r3, #12]
	GPIO_InitTypeDef GPIO_InitStruct3 = {0};
 800513e:	f107 0310 	add.w	r3, r7, #16
 8005142:	2200      	movs	r2, #0
 8005144:	601a      	str	r2, [r3, #0]
 8005146:	605a      	str	r2, [r3, #4]
 8005148:	609a      	str	r2, [r3, #8]
 800514a:	60da      	str	r2, [r3, #12]
	//GPIO Clock Set
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800514c:	4b2f      	ldr	r3, [pc, #188]	; (800520c <PWM_GPIO_Init+0xf0>)
 800514e:	699b      	ldr	r3, [r3, #24]
 8005150:	4a2e      	ldr	r2, [pc, #184]	; (800520c <PWM_GPIO_Init+0xf0>)
 8005152:	f043 0308 	orr.w	r3, r3, #8
 8005156:	6193      	str	r3, [r2, #24]
 8005158:	4b2c      	ldr	r3, [pc, #176]	; (800520c <PWM_GPIO_Init+0xf0>)
 800515a:	699b      	ldr	r3, [r3, #24]
 800515c:	f003 0308 	and.w	r3, r3, #8
 8005160:	60fb      	str	r3, [r7, #12]
 8005162:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8005164:	4b29      	ldr	r3, [pc, #164]	; (800520c <PWM_GPIO_Init+0xf0>)
 8005166:	699b      	ldr	r3, [r3, #24]
 8005168:	4a28      	ldr	r2, [pc, #160]	; (800520c <PWM_GPIO_Init+0xf0>)
 800516a:	f043 0304 	orr.w	r3, r3, #4
 800516e:	6193      	str	r3, [r2, #24]
 8005170:	4b26      	ldr	r3, [pc, #152]	; (800520c <PWM_GPIO_Init+0xf0>)
 8005172:	699b      	ldr	r3, [r3, #24]
 8005174:	f003 0304 	and.w	r3, r3, #4
 8005178:	60bb      	str	r3, [r7, #8]
 800517a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800517c:	4b23      	ldr	r3, [pc, #140]	; (800520c <PWM_GPIO_Init+0xf0>)
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	4a22      	ldr	r2, [pc, #136]	; (800520c <PWM_GPIO_Init+0xf0>)
 8005182:	f043 0310 	orr.w	r3, r3, #16
 8005186:	6193      	str	r3, [r2, #24]
 8005188:	4b20      	ldr	r3, [pc, #128]	; (800520c <PWM_GPIO_Init+0xf0>)
 800518a:	699b      	ldr	r3, [r3, #24]
 800518c:	f003 0310 	and.w	r3, r3, #16
 8005190:	607b      	str	r3, [r7, #4]
 8005192:	687b      	ldr	r3, [r7, #4]

	//GPIO Pin Reset
	HAL_GPIO_WritePin(GPIOB, PWM1_1_Pin|PWM1_2_Pin|PWM1_3_Pin|PWM1_4_Pin, GPIO_PIN_RESET);
 8005194:	2200      	movs	r2, #0
 8005196:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 800519a:	481d      	ldr	r0, [pc, #116]	; (8005210 <PWM_GPIO_Init+0xf4>)
 800519c:	f7fd f97a 	bl	8002494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, PWM2_1_Pin|PWM2_2_Pin, GPIO_PIN_RESET);
 80051a0:	2200      	movs	r2, #0
 80051a2:	2103      	movs	r1, #3
 80051a4:	481b      	ldr	r0, [pc, #108]	; (8005214 <PWM_GPIO_Init+0xf8>)
 80051a6:	f7fd f975 	bl	8002494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, PWM_DIR1_Pin|PWM_DIR2_Pin, GPIO_PIN_RESET);
 80051aa:	2200      	movs	r2, #0
 80051ac:	2130      	movs	r1, #48	; 0x30
 80051ae:	481a      	ldr	r0, [pc, #104]	; (8005218 <PWM_GPIO_Init+0xfc>)
 80051b0:	f7fd f970 	bl	8002494 <HAL_GPIO_WritePin>

	//GPIO Init
	GPIO_InitStruct1.Pin = PWM1_1_Pin|PWM1_2_Pin|PWM1_3_Pin|PWM1_4_Pin;
 80051b4:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80051b8:	633b      	str	r3, [r7, #48]	; 0x30
	GPIO_InitStruct1.Mode = GPIO_MODE_AF_PP;
 80051ba:	2302      	movs	r3, #2
 80051bc:	637b      	str	r3, [r7, #52]	; 0x34
	GPIO_InitStruct1.Speed = GPIO_SPEED_FREQ_LOW;
 80051be:	2302      	movs	r3, #2
 80051c0:	63fb      	str	r3, [r7, #60]	; 0x3c
	HAL_GPIO_Init(GPIOB,&GPIO_InitStruct1);
 80051c2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80051c6:	4619      	mov	r1, r3
 80051c8:	4811      	ldr	r0, [pc, #68]	; (8005210 <PWM_GPIO_Init+0xf4>)
 80051ca:	f7fc ffdf 	bl	800218c <HAL_GPIO_Init>

	GPIO_InitStruct2.Pin = PWM2_1_Pin|PWM2_2_Pin;
 80051ce:	2303      	movs	r3, #3
 80051d0:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct2.Mode = GPIO_MODE_AF_PP;
 80051d2:	2302      	movs	r3, #2
 80051d4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct2.Speed = GPIO_SPEED_FREQ_LOW;
 80051d6:	2302      	movs	r3, #2
 80051d8:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOA,&GPIO_InitStruct2);
 80051da:	f107 0320 	add.w	r3, r7, #32
 80051de:	4619      	mov	r1, r3
 80051e0:	480c      	ldr	r0, [pc, #48]	; (8005214 <PWM_GPIO_Init+0xf8>)
 80051e2:	f7fc ffd3 	bl	800218c <HAL_GPIO_Init>

	//Dir PIN
	GPIO_InitStruct3.Pin = PWM_DIR1_Pin|PWM_DIR2_Pin;
 80051e6:	2330      	movs	r3, #48	; 0x30
 80051e8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct3.Mode = GPIO_MODE_OUTPUT_PP;
 80051ea:	2301      	movs	r3, #1
 80051ec:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct3.Pull = GPIO_NOPULL;
 80051ee:	2300      	movs	r3, #0
 80051f0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct3.Speed = GPIO_SPEED_FREQ_LOW;
 80051f2:	2302      	movs	r3, #2
 80051f4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC,&GPIO_InitStruct3);
 80051f6:	f107 0310 	add.w	r3, r7, #16
 80051fa:	4619      	mov	r1, r3
 80051fc:	4806      	ldr	r0, [pc, #24]	; (8005218 <PWM_GPIO_Init+0xfc>)
 80051fe:	f7fc ffc5 	bl	800218c <HAL_GPIO_Init>

}
 8005202:	bf00      	nop
 8005204:	3740      	adds	r7, #64	; 0x40
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	40021000 	.word	0x40021000
 8005210:	40010c00 	.word	0x40010c00
 8005214:	40010800 	.word	0x40010800
 8005218:	40011000 	.word	0x40011000

0800521c <Duty_calculate>:
	return (angle*INCLINATION)+BIAS;
}


uint16_t Duty_calculate(float Persent)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	b082      	sub	sp, #8
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
	//       
	return (uint16_t)((PWM1_TIM_Period*Persent)/100)-1;
 8005224:	4b0d      	ldr	r3, [pc, #52]	; (800525c <Duty_calculate+0x40>)
 8005226:	881b      	ldrh	r3, [r3, #0]
 8005228:	4618      	mov	r0, r3
 800522a:	f7fb fd41 	bl	8000cb0 <__aeabi_i2f>
 800522e:	4603      	mov	r3, r0
 8005230:	6879      	ldr	r1, [r7, #4]
 8005232:	4618      	mov	r0, r3
 8005234:	f7fb fd90 	bl	8000d58 <__aeabi_fmul>
 8005238:	4603      	mov	r3, r0
 800523a:	4909      	ldr	r1, [pc, #36]	; (8005260 <Duty_calculate+0x44>)
 800523c:	4618      	mov	r0, r3
 800523e:	f7fb fe3f 	bl	8000ec0 <__aeabi_fdiv>
 8005242:	4603      	mov	r3, r0
 8005244:	4618      	mov	r0, r3
 8005246:	f7fb ff4d 	bl	80010e4 <__aeabi_f2uiz>
 800524a:	4603      	mov	r3, r0
 800524c:	b29b      	uxth	r3, r3
 800524e:	3b01      	subs	r3, #1
 8005250:	b29b      	uxth	r3, r3
}
 8005252:	4618      	mov	r0, r3
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	2000000e 	.word	0x2000000e
 8005260:	42c80000 	.word	0x42c80000

08005264 <Error_PWM_Handler>:
}



void Error_PWM_Handler(void)
{
 8005264:	b480      	push	{r7}
 8005266:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005268:	b672      	cpsid	i
}
 800526a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800526c:	e7fe      	b.n	800526c <Error_PWM_Handler+0x8>
	...

08005270 <QEP_Reset>:
	//Save present value
	Encoder = TIM1->CNT;
}

void QEP_Reset(void)
{
 8005270:	b480      	push	{r7}
 8005272:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005274:	b672      	cpsid	i
}
 8005276:	bf00      	nop
	//Interrupt Cutoff
	 __disable_irq();
	//Reset Value
	oldEncoder = 0;
 8005278:	4b09      	ldr	r3, [pc, #36]	; (80052a0 <QEP_Reset+0x30>)
 800527a:	2200      	movs	r2, #0
 800527c:	801a      	strh	r2, [r3, #0]
	CountTotal = 0;
 800527e:	4b09      	ldr	r3, [pc, #36]	; (80052a4 <QEP_Reset+0x34>)
 8005280:	2200      	movs	r2, #0
 8005282:	801a      	strh	r2, [r3, #0]
	Encoder = 0;
 8005284:	4b08      	ldr	r3, [pc, #32]	; (80052a8 <QEP_Reset+0x38>)
 8005286:	2200      	movs	r2, #0
 8005288:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 800528a:	4b08      	ldr	r3, [pc, #32]	; (80052ac <QEP_Reset+0x3c>)
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2200      	movs	r2, #0
 8005290:	625a      	str	r2, [r3, #36]	; 0x24
  __ASM volatile ("cpsie i" : : : "memory");
 8005292:	b662      	cpsie	i
}
 8005294:	bf00      	nop
	//Interrupt On
	__enable_irq();
}
 8005296:	bf00      	nop
 8005298:	46bd      	mov	sp, r7
 800529a:	bc80      	pop	{r7}
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	2000026c 	.word	0x2000026c
 80052a4:	20000c7e 	.word	0x20000c7e
 80052a8:	2000026e 	.word	0x2000026e
 80052ac:	200007bc 	.word	0x200007bc

080052b0 <QEP_Get>:

int16_t QEP_Get(void)
{
 80052b0:	b480      	push	{r7}
 80052b2:	af00      	add	r7, sp, #0
	//   
	return Encoder;
 80052b4:	4b03      	ldr	r3, [pc, #12]	; (80052c4 <QEP_Get+0x14>)
 80052b6:	881b      	ldrh	r3, [r3, #0]
 80052b8:	b21b      	sxth	r3, r3
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	46bd      	mov	sp, r7
 80052be:	bc80      	pop	{r7}
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop
 80052c4:	2000026e 	.word	0x2000026e

080052c8 <QEP_Init>:

void QEP_Init(void)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b08c      	sub	sp, #48	; 0x30
 80052cc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	  /* USER CODE END TIM1_Init 0 */
	  //TIM_Encoder_InitTypeDef	Structure
	  TIM_Encoder_InitTypeDef sConfig = {0};
 80052ce:	f107 030c 	add.w	r3, r7, #12
 80052d2:	2224      	movs	r2, #36	; 0x24
 80052d4:	2100      	movs	r1, #0
 80052d6:	4618      	mov	r0, r3
 80052d8:	f000 fd52 	bl	8005d80 <memset>
	  //TIM_MasterConfigTypeDef	Structure
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80052dc:	1d3b      	adds	r3, r7, #4
 80052de:	2200      	movs	r2, #0
 80052e0:	601a      	str	r2, [r3, #0]
 80052e2:	605a      	str	r2, [r3, #4]

	  QEP_GPIO_Init();
 80052e4:	f000 f866 	bl	80053b4 <QEP_GPIO_Init>
	  __HAL_RCC_TIM1_CLK_ENABLE();
 80052e8:	4b2f      	ldr	r3, [pc, #188]	; (80053a8 <QEP_Init+0xe0>)
 80052ea:	699b      	ldr	r3, [r3, #24]
 80052ec:	4a2e      	ldr	r2, [pc, #184]	; (80053a8 <QEP_Init+0xe0>)
 80052ee:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80052f2:	6193      	str	r3, [r2, #24]
 80052f4:	4b2c      	ldr	r3, [pc, #176]	; (80053a8 <QEP_Init+0xe0>)
 80052f6:	699b      	ldr	r3, [r3, #24]
 80052f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052fc:	603b      	str	r3, [r7, #0]
 80052fe:	683b      	ldr	r3, [r7, #0]
	  /* USER CODE BEGIN TIM1_Init 1 */

	  /* USER CODE END TIM1_Init 1 */
	  htim1.Instance = TIM1;
 8005300:	4b2a      	ldr	r3, [pc, #168]	; (80053ac <QEP_Init+0xe4>)
 8005302:	4a2b      	ldr	r2, [pc, #172]	; (80053b0 <QEP_Init+0xe8>)
 8005304:	601a      	str	r2, [r3, #0]
	  htim1.Init.Prescaler = 0;
 8005306:	4b29      	ldr	r3, [pc, #164]	; (80053ac <QEP_Init+0xe4>)
 8005308:	2200      	movs	r2, #0
 800530a:	605a      	str	r2, [r3, #4]
	  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800530c:	4b27      	ldr	r3, [pc, #156]	; (80053ac <QEP_Init+0xe4>)
 800530e:	2200      	movs	r2, #0
 8005310:	609a      	str	r2, [r3, #8]
	  htim1.Init.Period = 65535;
 8005312:	4b26      	ldr	r3, [pc, #152]	; (80053ac <QEP_Init+0xe4>)
 8005314:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005318:	60da      	str	r2, [r3, #12]
	  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800531a:	4b24      	ldr	r3, [pc, #144]	; (80053ac <QEP_Init+0xe4>)
 800531c:	2200      	movs	r2, #0
 800531e:	611a      	str	r2, [r3, #16]
	  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE; //TIM_AUTORELOAD_PRELOAD_ENABLE
 8005320:	4b22      	ldr	r3, [pc, #136]	; (80053ac <QEP_Init+0xe4>)
 8005322:	2280      	movs	r2, #128	; 0x80
 8005324:	619a      	str	r2, [r3, #24]
	  htim1.Init.RepetitionCounter = 0;
 8005326:	4b21      	ldr	r3, [pc, #132]	; (80053ac <QEP_Init+0xe4>)
 8005328:	2200      	movs	r2, #0
 800532a:	615a      	str	r2, [r3, #20]

	  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800532c:	2301      	movs	r3, #1
 800532e:	60fb      	str	r3, [r7, #12]
	  sConfig.IC1Polarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE; //TIM_INPUTCHANNELPOLARITY_BOTHEDGE
 8005330:	230a      	movs	r3, #10
 8005332:	613b      	str	r3, [r7, #16]
	  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005334:	2301      	movs	r3, #1
 8005336:	617b      	str	r3, [r7, #20]
	  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005338:	2300      	movs	r3, #0
 800533a:	61bb      	str	r3, [r7, #24]
	  sConfig.IC1Filter = 0;
 800533c:	2300      	movs	r3, #0
 800533e:	61fb      	str	r3, [r7, #28]
	  sConfig.IC2Polarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8005340:	230a      	movs	r3, #10
 8005342:	623b      	str	r3, [r7, #32]
	  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005344:	2301      	movs	r3, #1
 8005346:	627b      	str	r3, [r7, #36]	; 0x24
	  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005348:	2300      	movs	r3, #0
 800534a:	62bb      	str	r3, [r7, #40]	; 0x28
	  sConfig.IC2Filter = 0;
 800534c:	2300      	movs	r3, #0
 800534e:	62fb      	str	r3, [r7, #44]	; 0x2c
	  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8005350:	f107 030c 	add.w	r3, r7, #12
 8005354:	4619      	mov	r1, r3
 8005356:	4815      	ldr	r0, [pc, #84]	; (80053ac <QEP_Init+0xe4>)
 8005358:	f7fd fe72 	bl	8003040 <HAL_TIM_Encoder_Init>
 800535c:	4603      	mov	r3, r0
 800535e:	2b00      	cmp	r3, #0
 8005360:	d001      	beq.n	8005366 <QEP_Init+0x9e>
	  {
	    Error_qep_Handler();
 8005362:	f000 f853 	bl	800540c <Error_qep_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005366:	2300      	movs	r3, #0
 8005368:	607b      	str	r3, [r7, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800536a:	2300      	movs	r3, #0
 800536c:	60bb      	str	r3, [r7, #8]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800536e:	1d3b      	adds	r3, r7, #4
 8005370:	4619      	mov	r1, r3
 8005372:	480e      	ldr	r0, [pc, #56]	; (80053ac <QEP_Init+0xe4>)
 8005374:	f7fe fcfa 	bl	8003d6c <HAL_TIMEx_MasterConfigSynchronization>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <QEP_Init+0xba>
	  {
		 Error_qep_Handler();
 800537e:	f000 f845 	bl	800540c <Error_qep_Handler>
	  }

	  // QEP Start max count set
	  __HAL_TIM_SET_AUTORELOAD(&htim1, 65535); //0xffff
 8005382:	4b0a      	ldr	r3, [pc, #40]	; (80053ac <QEP_Init+0xe4>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800538a:	62da      	str	r2, [r3, #44]	; 0x2c
 800538c:	4b07      	ldr	r3, [pc, #28]	; (80053ac <QEP_Init+0xe4>)
 800538e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005392:	60da      	str	r2, [r3, #12]
	  //Encoder start
	  HAL_TIM_Encoder_Start(&htim1,TIM_CHANNEL_ALL);
 8005394:	213c      	movs	r1, #60	; 0x3c
 8005396:	4805      	ldr	r0, [pc, #20]	; (80053ac <QEP_Init+0xe4>)
 8005398:	f7fd fefd 	bl	8003196 <HAL_TIM_Encoder_Start>

	  QEP_Reset();
 800539c:	f7ff ff68 	bl	8005270 <QEP_Reset>


}
 80053a0:	bf00      	nop
 80053a2:	3730      	adds	r7, #48	; 0x30
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}
 80053a8:	40021000 	.word	0x40021000
 80053ac:	200007bc 	.word	0x200007bc
 80053b0:	40012c00 	.word	0x40012c00

080053b4 <QEP_GPIO_Init>:

static void QEP_GPIO_Init(void)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b086      	sub	sp, #24
 80053b8:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80053ba:	f107 0308 	add.w	r3, r7, #8
 80053be:	2200      	movs	r2, #0
 80053c0:	601a      	str	r2, [r3, #0]
 80053c2:	605a      	str	r2, [r3, #4]
 80053c4:	609a      	str	r2, [r3, #8]
 80053c6:	60da      	str	r2, [r3, #12]



	__HAL_RCC_GPIOA_CLK_ENABLE();
 80053c8:	4b0e      	ldr	r3, [pc, #56]	; (8005404 <QEP_GPIO_Init+0x50>)
 80053ca:	699b      	ldr	r3, [r3, #24]
 80053cc:	4a0d      	ldr	r2, [pc, #52]	; (8005404 <QEP_GPIO_Init+0x50>)
 80053ce:	f043 0304 	orr.w	r3, r3, #4
 80053d2:	6193      	str	r3, [r2, #24]
 80053d4:	4b0b      	ldr	r3, [pc, #44]	; (8005404 <QEP_GPIO_Init+0x50>)
 80053d6:	699b      	ldr	r3, [r3, #24]
 80053d8:	f003 0304 	and.w	r3, r3, #4
 80053dc:	607b      	str	r3, [r7, #4]
 80053de:	687b      	ldr	r3, [r7, #4]
	/**TIM1 GPIO Configuration
	PA8     ------> TIM1_CH1
	PA9     ------> TIM1_CH2
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80053e0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80053e4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80053e6:	2300      	movs	r3, #0
 80053e8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ea:	2300      	movs	r3, #0
 80053ec:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053ee:	f107 0308 	add.w	r3, r7, #8
 80053f2:	4619      	mov	r1, r3
 80053f4:	4804      	ldr	r0, [pc, #16]	; (8005408 <QEP_GPIO_Init+0x54>)
 80053f6:	f7fc fec9 	bl	800218c <HAL_GPIO_Init>
}
 80053fa:	bf00      	nop
 80053fc:	3718      	adds	r7, #24
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	bf00      	nop
 8005404:	40021000 	.word	0x40021000
 8005408:	40010800 	.word	0x40010800

0800540c <Error_qep_Handler>:




void Error_qep_Handler(void)
{
 800540c:	b480      	push	{r7}
 800540e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005410:	b672      	cpsid	i
}
 8005412:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005414:	e7fe      	b.n	8005414 <Error_qep_Handler+0x8>
	...

08005418 <Segment_Init>:
	    {SegmentB_Port,SegmentB_Pin},
	    {SegmentC_Port,SegmentC_Pin}};


void Segment_Init(void)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b08a      	sub	sp, #40	; 0x28
 800541c:	af00      	add	r7, sp, #0
	//GPOI Init structure
	GPIO_InitTypeDef GPIO_InitStruct_SEG = {0};
 800541e:	f107 0318 	add.w	r3, r7, #24
 8005422:	2200      	movs	r2, #0
 8005424:	601a      	str	r2, [r3, #0]
 8005426:	605a      	str	r2, [r3, #4]
 8005428:	609a      	str	r2, [r3, #8]
 800542a:	60da      	str	r2, [r3, #12]
	GPIO_InitTypeDef GPIO_InitStruct_ENB = {0};
 800542c:	f107 0308 	add.w	r3, r7, #8
 8005430:	2200      	movs	r2, #0
 8005432:	601a      	str	r2, [r3, #0]
 8005434:	605a      	str	r2, [r3, #4]
 8005436:	609a      	str	r2, [r3, #8]
 8005438:	60da      	str	r2, [r3, #12]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800543a:	4b29      	ldr	r3, [pc, #164]	; (80054e0 <Segment_Init+0xc8>)
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	4a28      	ldr	r2, [pc, #160]	; (80054e0 <Segment_Init+0xc8>)
 8005440:	f043 0310 	orr.w	r3, r3, #16
 8005444:	6193      	str	r3, [r2, #24]
 8005446:	4b26      	ldr	r3, [pc, #152]	; (80054e0 <Segment_Init+0xc8>)
 8005448:	699b      	ldr	r3, [r3, #24]
 800544a:	f003 0310 	and.w	r3, r3, #16
 800544e:	607b      	str	r3, [r7, #4]
 8005450:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8005452:	4b23      	ldr	r3, [pc, #140]	; (80054e0 <Segment_Init+0xc8>)
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	4a22      	ldr	r2, [pc, #136]	; (80054e0 <Segment_Init+0xc8>)
 8005458:	f043 0304 	orr.w	r3, r3, #4
 800545c:	6193      	str	r3, [r2, #24]
 800545e:	4b20      	ldr	r3, [pc, #128]	; (80054e0 <Segment_Init+0xc8>)
 8005460:	699b      	ldr	r3, [r3, #24]
 8005462:	f003 0304 	and.w	r3, r3, #4
 8005466:	603b      	str	r3, [r7, #0]
 8005468:	683b      	ldr	r3, [r7, #0]

	//    
	HAL_GPIO_WritePin(Segment1_Port, Segment1_Pin|Segment2_Pin|Segment3_Pin|Segment4_Pin|Segment5_Pin|Segment6_Pin|Segment7_Pin|Segment8_Pin, GPIO_PIN_RESET);
 800546a:	2200      	movs	r2, #0
 800546c:	f240 31cf 	movw	r1, #975	; 0x3cf
 8005470:	481c      	ldr	r0, [pc, #112]	; (80054e4 <Segment_Init+0xcc>)
 8005472:	f7fd f80f 	bl	8002494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SegmentA_Port, SegmentA_Pin|SegmentB_Pin|SegmentC_Pin,GPIO_PIN_RESET);
 8005476:	2200      	movs	r2, #0
 8005478:	21e0      	movs	r1, #224	; 0xe0
 800547a:	481b      	ldr	r0, [pc, #108]	; (80054e8 <Segment_Init+0xd0>)
 800547c:	f7fd f80a 	bl	8002494 <HAL_GPIO_WritePin>
	//   
	GPIO_InitStruct_SEG.Pin = Segment1_Pin|Segment2_Pin|Segment3_Pin|Segment4_Pin|Segment5_Pin|Segment6_Pin|Segment7_Pin|Segment8_Pin;
 8005480:	f240 33cf 	movw	r3, #975	; 0x3cf
 8005484:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct_SEG.Mode = GPIO_MODE_OUTPUT_PP;
 8005486:	2301      	movs	r3, #1
 8005488:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct_SEG.Pull = GPIO_NOPULL;
 800548a:	2300      	movs	r3, #0
 800548c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct_SEG.Speed = GPIO_SPEED_FREQ_LOW;
 800548e:	2302      	movs	r3, #2
 8005490:	627b      	str	r3, [r7, #36]	; 0x24

	GPIO_InitStruct_ENB.Pin = SegmentA_Pin|SegmentB_Pin|SegmentC_Pin;
 8005492:	23e0      	movs	r3, #224	; 0xe0
 8005494:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct_ENB.Mode= GPIO_MODE_OUTPUT_PP;
 8005496:	2301      	movs	r3, #1
 8005498:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct_ENB.Pull= GPIO_NOPULL;
 800549a:	2300      	movs	r3, #0
 800549c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct_ENB.Speed= GPIO_SPEED_FREQ_LOW;
 800549e:	2302      	movs	r3, #2
 80054a0:	617b      	str	r3, [r7, #20]

	//    
	HAL_GPIO_Init(Segment1_Port, &GPIO_InitStruct_SEG);
 80054a2:	f107 0318 	add.w	r3, r7, #24
 80054a6:	4619      	mov	r1, r3
 80054a8:	480e      	ldr	r0, [pc, #56]	; (80054e4 <Segment_Init+0xcc>)
 80054aa:	f7fc fe6f 	bl	800218c <HAL_GPIO_Init>
	HAL_GPIO_Init(SegmentA_Port, &GPIO_InitStruct_ENB);
 80054ae:	f107 0308 	add.w	r3, r7, #8
 80054b2:	4619      	mov	r1, r3
 80054b4:	480c      	ldr	r0, [pc, #48]	; (80054e8 <Segment_Init+0xd0>)
 80054b6:	f7fc fe69 	bl	800218c <HAL_GPIO_Init>
	//    
	HAL_GPIO_WritePin(Segment1_Port, Segment1_Pin|Segment2_Pin|Segment3_Pin|Segment4_Pin|Segment5_Pin|Segment6_Pin|Segment7_Pin|Segment8_Pin, GPIO_PIN_SET);
 80054ba:	2201      	movs	r2, #1
 80054bc:	f240 31cf 	movw	r1, #975	; 0x3cf
 80054c0:	4808      	ldr	r0, [pc, #32]	; (80054e4 <Segment_Init+0xcc>)
 80054c2:	f7fc ffe7 	bl	8002494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SegmentA_Port, SegmentA_Pin|SegmentB_Pin|SegmentC_Pin,GPIO_PIN_SET);
 80054c6:	2201      	movs	r2, #1
 80054c8:	21e0      	movs	r1, #224	; 0xe0
 80054ca:	4807      	ldr	r0, [pc, #28]	; (80054e8 <Segment_Init+0xd0>)
 80054cc:	f7fc ffe2 	bl	8002494 <HAL_GPIO_WritePin>
	//  
	Segment_Set_Value(0);
 80054d0:	2000      	movs	r0, #0
 80054d2:	f000 f83f 	bl	8005554 <Segment_Set_Value>
}
 80054d6:	bf00      	nop
 80054d8:	3728      	adds	r7, #40	; 0x28
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}
 80054de:	bf00      	nop
 80054e0:	40021000 	.word	0x40021000
 80054e4:	40011000 	.word	0x40011000
 80054e8:	40010800 	.word	0x40010800

080054ec <Segment_On>:


void Segment_On(uint8_t u8_segnum)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b084      	sub	sp, #16
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	4603      	mov	r3, r0
 80054f4:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i < NUM_LED; i++)
 80054f6:	2300      	movs	r3, #0
 80054f8:	73fb      	strb	r3, [r7, #15]
 80054fa:	e01f      	b.n	800553c <Segment_On+0x50>
	{
		//   ON,OFF  
		if((u8_segnum) & 1U)
 80054fc:	79fb      	ldrb	r3, [r7, #7]
 80054fe:	f003 0301 	and.w	r3, r3, #1
 8005502:	2b00      	cmp	r3, #0
 8005504:	d00a      	beq.n	800551c <Segment_On+0x30>
		{
			// 1  ON
			HAL_GPIO_WritePin(Segment1_Port,Segment_PortTable[i].pin,SEGMENT_ON);
 8005506:	7bfb      	ldrb	r3, [r7, #15]
 8005508:	4a10      	ldr	r2, [pc, #64]	; (800554c <Segment_On+0x60>)
 800550a:	00db      	lsls	r3, r3, #3
 800550c:	4413      	add	r3, r2
 800550e:	889b      	ldrh	r3, [r3, #4]
 8005510:	2200      	movs	r2, #0
 8005512:	4619      	mov	r1, r3
 8005514:	480e      	ldr	r0, [pc, #56]	; (8005550 <Segment_On+0x64>)
 8005516:	f7fc ffbd 	bl	8002494 <HAL_GPIO_WritePin>
 800551a:	e009      	b.n	8005530 <Segment_On+0x44>
		}
		else
		{
			// 0  OFF
			HAL_GPIO_WritePin(Segment1_Port,Segment_PortTable[i].pin,SEGMENT_OFF);
 800551c:	7bfb      	ldrb	r3, [r7, #15]
 800551e:	4a0b      	ldr	r2, [pc, #44]	; (800554c <Segment_On+0x60>)
 8005520:	00db      	lsls	r3, r3, #3
 8005522:	4413      	add	r3, r2
 8005524:	889b      	ldrh	r3, [r3, #4]
 8005526:	2201      	movs	r2, #1
 8005528:	4619      	mov	r1, r3
 800552a:	4809      	ldr	r0, [pc, #36]	; (8005550 <Segment_On+0x64>)
 800552c:	f7fc ffb2 	bl	8002494 <HAL_GPIO_WritePin>
		}
		//  
		u8_segnum = u8_segnum >> 1;
 8005530:	79fb      	ldrb	r3, [r7, #7]
 8005532:	085b      	lsrs	r3, r3, #1
 8005534:	71fb      	strb	r3, [r7, #7]
	for(uint8_t i = 0; i < NUM_LED; i++)
 8005536:	7bfb      	ldrb	r3, [r7, #15]
 8005538:	3301      	adds	r3, #1
 800553a:	73fb      	strb	r3, [r7, #15]
 800553c:	7bfb      	ldrb	r3, [r7, #15]
 800553e:	2b07      	cmp	r3, #7
 8005540:	d9dc      	bls.n	80054fc <Segment_On+0x10>
	}
}
 8005542:	bf00      	nop
 8005544:	bf00      	nop
 8005546:	3710      	adds	r7, #16
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	20000024 	.word	0x20000024
 8005550:	40011000 	.word	0x40011000

08005554 <Segment_Set_Value>:
	//   
	return u16_segmentvalue;
}

void Segment_Set_Value(uint16_t u16_input_segmentvalue)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	4603      	mov	r3, r0
 800555c:	80fb      	strh	r3, [r7, #6]
	//    
	u16_segmentvalue = u16_input_segmentvalue;
 800555e:	4a04      	ldr	r2, [pc, #16]	; (8005570 <Segment_Set_Value+0x1c>)
 8005560:	88fb      	ldrh	r3, [r7, #6]
 8005562:	8013      	strh	r3, [r2, #0]
}
 8005564:	bf00      	nop
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	bc80      	pop	{r7}
 800556c:	4770      	bx	lr
 800556e:	bf00      	nop
 8005570:	20000270 	.word	0x20000270

08005574 <Segment_Power_ON>:

void Segment_Power_ON(void)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	af00      	add	r7, sp, #0
	//   
   static uint8_t flag_segment =0;
   // 16  1000   
   u16_segmentvalue = u16_segmentvalue%1000;
 8005578:	4b47      	ldr	r3, [pc, #284]	; (8005698 <Segment_Power_ON+0x124>)
 800557a:	881b      	ldrh	r3, [r3, #0]
 800557c:	4a47      	ldr	r2, [pc, #284]	; (800569c <Segment_Power_ON+0x128>)
 800557e:	fba2 1203 	umull	r1, r2, r2, r3
 8005582:	0992      	lsrs	r2, r2, #6
 8005584:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005588:	fb01 f202 	mul.w	r2, r1, r2
 800558c:	1a9b      	subs	r3, r3, r2
 800558e:	b29a      	uxth	r2, r3
 8005590:	4b41      	ldr	r3, [pc, #260]	; (8005698 <Segment_Power_ON+0x124>)
 8005592:	801a      	strh	r2, [r3, #0]
      if(flag_segment ==0)
 8005594:	4b42      	ldr	r3, [pc, #264]	; (80056a0 <Segment_Power_ON+0x12c>)
 8005596:	781b      	ldrb	r3, [r3, #0]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d124      	bne.n	80055e6 <Segment_Power_ON+0x72>
      {
         HAL_GPIO_WritePin(SegmentA_Port, SegmentA_Pin, GPIO_PIN_SET);
 800559c:	2201      	movs	r2, #1
 800559e:	2120      	movs	r1, #32
 80055a0:	4840      	ldr	r0, [pc, #256]	; (80056a4 <Segment_Power_ON+0x130>)
 80055a2:	f7fc ff77 	bl	8002494 <HAL_GPIO_WritePin>
         HAL_GPIO_WritePin(SegmentB_Port, SegmentB_Pin, GPIO_PIN_RESET);
 80055a6:	2200      	movs	r2, #0
 80055a8:	2140      	movs	r1, #64	; 0x40
 80055aa:	483e      	ldr	r0, [pc, #248]	; (80056a4 <Segment_Power_ON+0x130>)
 80055ac:	f7fc ff72 	bl	8002494 <HAL_GPIO_WritePin>
         HAL_GPIO_WritePin(SegmentC_Port, SegmentC_Pin, GPIO_PIN_RESET);
 80055b0:	2200      	movs	r2, #0
 80055b2:	2180      	movs	r1, #128	; 0x80
 80055b4:	483b      	ldr	r0, [pc, #236]	; (80056a4 <Segment_Power_ON+0x130>)
 80055b6:	f7fc ff6d 	bl	8002494 <HAL_GPIO_WritePin>
         Segment_On(Segment_Pin_Open[u16_segmentvalue%10]);
 80055ba:	4b37      	ldr	r3, [pc, #220]	; (8005698 <Segment_Power_ON+0x124>)
 80055bc:	881a      	ldrh	r2, [r3, #0]
 80055be:	4b3a      	ldr	r3, [pc, #232]	; (80056a8 <Segment_Power_ON+0x134>)
 80055c0:	fba3 1302 	umull	r1, r3, r3, r2
 80055c4:	08d9      	lsrs	r1, r3, #3
 80055c6:	460b      	mov	r3, r1
 80055c8:	009b      	lsls	r3, r3, #2
 80055ca:	440b      	add	r3, r1
 80055cc:	005b      	lsls	r3, r3, #1
 80055ce:	1ad3      	subs	r3, r2, r3
 80055d0:	b29b      	uxth	r3, r3
 80055d2:	461a      	mov	r2, r3
 80055d4:	4b35      	ldr	r3, [pc, #212]	; (80056ac <Segment_Power_ON+0x138>)
 80055d6:	5c9b      	ldrb	r3, [r3, r2]
 80055d8:	4618      	mov	r0, r3
 80055da:	f7ff ff87 	bl	80054ec <Segment_On>
         flag_segment =1;
 80055de:	4b30      	ldr	r3, [pc, #192]	; (80056a0 <Segment_Power_ON+0x12c>)
 80055e0:	2201      	movs	r2, #1
 80055e2:	701a      	strb	r2, [r3, #0]
		 HAL_GPIO_WritePin(SegmentB_Port, SegmentB_Pin, GPIO_PIN_RESET);
		 HAL_GPIO_WritePin(SegmentC_Port, SegmentC_Pin, GPIO_PIN_SET);
         Segment_On(Segment_Pin_Open[u16_segmentvalue/100%10]);
         flag_segment = 0;
      }
}
 80055e4:	e056      	b.n	8005694 <Segment_Power_ON+0x120>
      else if(flag_segment ==1)
 80055e6:	4b2e      	ldr	r3, [pc, #184]	; (80056a0 <Segment_Power_ON+0x12c>)
 80055e8:	781b      	ldrb	r3, [r3, #0]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d129      	bne.n	8005642 <Segment_Power_ON+0xce>
		 HAL_GPIO_WritePin(SegmentA_Port, SegmentA_Pin, GPIO_PIN_RESET);
 80055ee:	2200      	movs	r2, #0
 80055f0:	2120      	movs	r1, #32
 80055f2:	482c      	ldr	r0, [pc, #176]	; (80056a4 <Segment_Power_ON+0x130>)
 80055f4:	f7fc ff4e 	bl	8002494 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(SegmentB_Port, SegmentB_Pin, GPIO_PIN_SET);
 80055f8:	2201      	movs	r2, #1
 80055fa:	2140      	movs	r1, #64	; 0x40
 80055fc:	4829      	ldr	r0, [pc, #164]	; (80056a4 <Segment_Power_ON+0x130>)
 80055fe:	f7fc ff49 	bl	8002494 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(SegmentC_Port, SegmentC_Pin, GPIO_PIN_RESET);
 8005602:	2200      	movs	r2, #0
 8005604:	2180      	movs	r1, #128	; 0x80
 8005606:	4827      	ldr	r0, [pc, #156]	; (80056a4 <Segment_Power_ON+0x130>)
 8005608:	f7fc ff44 	bl	8002494 <HAL_GPIO_WritePin>
         Segment_On(Segment_Pin_Open[u16_segmentvalue/10%10]);
 800560c:	4b22      	ldr	r3, [pc, #136]	; (8005698 <Segment_Power_ON+0x124>)
 800560e:	881b      	ldrh	r3, [r3, #0]
 8005610:	4a25      	ldr	r2, [pc, #148]	; (80056a8 <Segment_Power_ON+0x134>)
 8005612:	fba2 2303 	umull	r2, r3, r2, r3
 8005616:	08db      	lsrs	r3, r3, #3
 8005618:	b29a      	uxth	r2, r3
 800561a:	4b23      	ldr	r3, [pc, #140]	; (80056a8 <Segment_Power_ON+0x134>)
 800561c:	fba3 1302 	umull	r1, r3, r3, r2
 8005620:	08d9      	lsrs	r1, r3, #3
 8005622:	460b      	mov	r3, r1
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	440b      	add	r3, r1
 8005628:	005b      	lsls	r3, r3, #1
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	b29b      	uxth	r3, r3
 800562e:	461a      	mov	r2, r3
 8005630:	4b1e      	ldr	r3, [pc, #120]	; (80056ac <Segment_Power_ON+0x138>)
 8005632:	5c9b      	ldrb	r3, [r3, r2]
 8005634:	4618      	mov	r0, r3
 8005636:	f7ff ff59 	bl	80054ec <Segment_On>
         flag_segment = 2;
 800563a:	4b19      	ldr	r3, [pc, #100]	; (80056a0 <Segment_Power_ON+0x12c>)
 800563c:	2202      	movs	r2, #2
 800563e:	701a      	strb	r2, [r3, #0]
}
 8005640:	e028      	b.n	8005694 <Segment_Power_ON+0x120>
    	 HAL_GPIO_WritePin(SegmentA_Port, SegmentA_Pin, GPIO_PIN_RESET);
 8005642:	2200      	movs	r2, #0
 8005644:	2120      	movs	r1, #32
 8005646:	4817      	ldr	r0, [pc, #92]	; (80056a4 <Segment_Power_ON+0x130>)
 8005648:	f7fc ff24 	bl	8002494 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(SegmentB_Port, SegmentB_Pin, GPIO_PIN_RESET);
 800564c:	2200      	movs	r2, #0
 800564e:	2140      	movs	r1, #64	; 0x40
 8005650:	4814      	ldr	r0, [pc, #80]	; (80056a4 <Segment_Power_ON+0x130>)
 8005652:	f7fc ff1f 	bl	8002494 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(SegmentC_Port, SegmentC_Pin, GPIO_PIN_SET);
 8005656:	2201      	movs	r2, #1
 8005658:	2180      	movs	r1, #128	; 0x80
 800565a:	4812      	ldr	r0, [pc, #72]	; (80056a4 <Segment_Power_ON+0x130>)
 800565c:	f7fc ff1a 	bl	8002494 <HAL_GPIO_WritePin>
         Segment_On(Segment_Pin_Open[u16_segmentvalue/100%10]);
 8005660:	4b0d      	ldr	r3, [pc, #52]	; (8005698 <Segment_Power_ON+0x124>)
 8005662:	881b      	ldrh	r3, [r3, #0]
 8005664:	4a12      	ldr	r2, [pc, #72]	; (80056b0 <Segment_Power_ON+0x13c>)
 8005666:	fba2 2303 	umull	r2, r3, r2, r3
 800566a:	095b      	lsrs	r3, r3, #5
 800566c:	b29a      	uxth	r2, r3
 800566e:	4b0e      	ldr	r3, [pc, #56]	; (80056a8 <Segment_Power_ON+0x134>)
 8005670:	fba3 1302 	umull	r1, r3, r3, r2
 8005674:	08d9      	lsrs	r1, r3, #3
 8005676:	460b      	mov	r3, r1
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	440b      	add	r3, r1
 800567c:	005b      	lsls	r3, r3, #1
 800567e:	1ad3      	subs	r3, r2, r3
 8005680:	b29b      	uxth	r3, r3
 8005682:	461a      	mov	r2, r3
 8005684:	4b09      	ldr	r3, [pc, #36]	; (80056ac <Segment_Power_ON+0x138>)
 8005686:	5c9b      	ldrb	r3, [r3, r2]
 8005688:	4618      	mov	r0, r3
 800568a:	f7ff ff2f 	bl	80054ec <Segment_On>
         flag_segment = 0;
 800568e:	4b04      	ldr	r3, [pc, #16]	; (80056a0 <Segment_Power_ON+0x12c>)
 8005690:	2200      	movs	r2, #0
 8005692:	701a      	strb	r2, [r3, #0]
}
 8005694:	bf00      	nop
 8005696:	bd80      	pop	{r7, pc}
 8005698:	20000270 	.word	0x20000270
 800569c:	10624dd3 	.word	0x10624dd3
 80056a0:	20000272 	.word	0x20000272
 80056a4:	40010800 	.word	0x40010800
 80056a8:	cccccccd 	.word	0xcccccccd
 80056ac:	20000014 	.word	0x20000014
 80056b0:	51eb851f 	.word	0x51eb851f

080056b4 <Serial1_Init>:
const uint8_t *HexaString = "0123456789ABCDEF";

uint8_t uart2_tx[10] = "123456";

void Serial1_Init(void)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	af00      	add	r7, sp, #0
	// GPIO INIT
	USART2_GPIO_Init();
 80056b8:	f000 f946 	bl	8005948 <USART2_GPIO_Init>
	//  INIT
	huart2.Instance = USART2;
 80056bc:	4b11      	ldr	r3, [pc, #68]	; (8005704 <Serial1_Init+0x50>)
 80056be:	4a12      	ldr	r2, [pc, #72]	; (8005708 <Serial1_Init+0x54>)
 80056c0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80056c2:	4b10      	ldr	r3, [pc, #64]	; (8005704 <Serial1_Init+0x50>)
 80056c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80056c8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80056ca:	4b0e      	ldr	r3, [pc, #56]	; (8005704 <Serial1_Init+0x50>)
 80056cc:	2200      	movs	r2, #0
 80056ce:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80056d0:	4b0c      	ldr	r3, [pc, #48]	; (8005704 <Serial1_Init+0x50>)
 80056d2:	2200      	movs	r2, #0
 80056d4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80056d6:	4b0b      	ldr	r3, [pc, #44]	; (8005704 <Serial1_Init+0x50>)
 80056d8:	2200      	movs	r2, #0
 80056da:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80056dc:	4b09      	ldr	r3, [pc, #36]	; (8005704 <Serial1_Init+0x50>)
 80056de:	220c      	movs	r2, #12
 80056e0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80056e2:	4b08      	ldr	r3, [pc, #32]	; (8005704 <Serial1_Init+0x50>)
 80056e4:	2200      	movs	r2, #0
 80056e6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80056e8:	4b06      	ldr	r3, [pc, #24]	; (8005704 <Serial1_Init+0x50>)
 80056ea:	2200      	movs	r2, #0
 80056ec:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80056ee:	4805      	ldr	r0, [pc, #20]	; (8005704 <Serial1_Init+0x50>)
 80056f0:	f7fe fbac 	bl	8003e4c <HAL_UART_Init>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d001      	beq.n	80056fe <Serial1_Init+0x4a>
	{
		Error_Serial_Handler();
 80056fa:	f000 f9c3 	bl	8005a84 <Error_Serial_Handler>
	}
}
 80056fe:	bf00      	nop
 8005700:	bd80      	pop	{r7, pc}
 8005702:	bf00      	nop
 8005704:	2000084c 	.word	0x2000084c
 8005708:	40004400 	.word	0x40004400

0800570c <Serial2_Init>:
void Serial2_Init(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0
	// GPIO INIT
	USART3_GPIO_Init();
 8005710:	f000 f968 	bl	80059e4 <USART3_GPIO_Init>

	//  INIT
	huart3.Instance = USART3;
 8005714:	4b11      	ldr	r3, [pc, #68]	; (800575c <Serial2_Init+0x50>)
 8005716:	4a12      	ldr	r2, [pc, #72]	; (8005760 <Serial2_Init+0x54>)
 8005718:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 800571a:	4b10      	ldr	r3, [pc, #64]	; (800575c <Serial2_Init+0x50>)
 800571c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005720:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005722:	4b0e      	ldr	r3, [pc, #56]	; (800575c <Serial2_Init+0x50>)
 8005724:	2200      	movs	r2, #0
 8005726:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 8005728:	4b0c      	ldr	r3, [pc, #48]	; (800575c <Serial2_Init+0x50>)
 800572a:	2200      	movs	r2, #0
 800572c:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 800572e:	4b0b      	ldr	r3, [pc, #44]	; (800575c <Serial2_Init+0x50>)
 8005730:	2200      	movs	r2, #0
 8005732:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 8005734:	4b09      	ldr	r3, [pc, #36]	; (800575c <Serial2_Init+0x50>)
 8005736:	220c      	movs	r2, #12
 8005738:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800573a:	4b08      	ldr	r3, [pc, #32]	; (800575c <Serial2_Init+0x50>)
 800573c:	2200      	movs	r2, #0
 800573e:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005740:	4b06      	ldr	r3, [pc, #24]	; (800575c <Serial2_Init+0x50>)
 8005742:	2200      	movs	r2, #0
 8005744:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 8005746:	4805      	ldr	r0, [pc, #20]	; (800575c <Serial2_Init+0x50>)
 8005748:	f7fe fb80 	bl	8003e4c <HAL_UART_Init>
 800574c:	4603      	mov	r3, r0
 800574e:	2b00      	cmp	r3, #0
 8005750:	d001      	beq.n	8005756 <Serial2_Init+0x4a>
	{
		Error_Serial_Handler();
 8005752:	f000 f997 	bl	8005a84 <Error_Serial_Handler>
	}
}
 8005756:	bf00      	nop
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	20000304 	.word	0x20000304
 8005760:	40004800 	.word	0x40004800

08005764 <Serial_Open>:


void Serial_Open(SERIAL_PORT Port, uint32_t Baudrate, SERIAL_CALLBACK Callback)  //SERIAL_CALLBACK Callback
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b084      	sub	sp, #16
 8005768:	af00      	add	r7, sp, #0
 800576a:	4603      	mov	r3, r0
 800576c:	60b9      	str	r1, [r7, #8]
 800576e:	607a      	str	r2, [r7, #4]
 8005770:	73fb      	strb	r3, [r7, #15]
	//   
	if(Port == SERIAL_PORT1)
 8005772:	7bfb      	ldrb	r3, [r7, #15]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d118      	bne.n	80057aa <Serial_Open+0x46>
	{
		//  
		huart2.Init.BaudRate = Baudrate;
 8005778:	4a1e      	ldr	r2, [pc, #120]	; (80057f4 <Serial_Open+0x90>)
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	6053      	str	r3, [r2, #4]
		if (HAL_UART_Init(&huart2) != HAL_OK)
 800577e:	481d      	ldr	r0, [pc, #116]	; (80057f4 <Serial_Open+0x90>)
 8005780:	f7fe fb64 	bl	8003e4c <HAL_UART_Init>
 8005784:	4603      	mov	r3, r0
 8005786:	2b00      	cmp	r3, #0
 8005788:	d001      	beq.n	800578e <Serial_Open+0x2a>
		{
			Error_Serial_Handler();
 800578a:	f000 f97b 	bl	8005a84 <Error_Serial_Handler>
		}
		//    
		HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800578e:	2200      	movs	r2, #0
 8005790:	2100      	movs	r1, #0
 8005792:	2026      	movs	r0, #38	; 0x26
 8005794:	f7fc fc05 	bl	8001fa2 <HAL_NVIC_SetPriority>
		//   
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 8005798:	2026      	movs	r0, #38	; 0x26
 800579a:	f7fc fc1e 	bl	8001fda <HAL_NVIC_EnableIRQ>
		//    
		HAL_UART_Receive_IT(&huart2, &Rx1_buffer, 1);
 800579e:	2201      	movs	r2, #1
 80057a0:	4915      	ldr	r1, [pc, #84]	; (80057f8 <Serial_Open+0x94>)
 80057a2:	4814      	ldr	r0, [pc, #80]	; (80057f4 <Serial_Open+0x90>)
 80057a4:	f7fe fc3a 	bl	800401c <HAL_UART_Receive_IT>
 80057a8:	e01a      	b.n	80057e0 <Serial_Open+0x7c>
	}
	else if(Port == SERIAL_PORT2)
 80057aa:	7bfb      	ldrb	r3, [r7, #15]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d117      	bne.n	80057e0 <Serial_Open+0x7c>
	{
		huart3.Init.BaudRate = Baudrate;
 80057b0:	4a12      	ldr	r2, [pc, #72]	; (80057fc <Serial_Open+0x98>)
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	6053      	str	r3, [r2, #4]
		if (HAL_UART_Init(&huart3) != HAL_OK)
 80057b6:	4811      	ldr	r0, [pc, #68]	; (80057fc <Serial_Open+0x98>)
 80057b8:	f7fe fb48 	bl	8003e4c <HAL_UART_Init>
 80057bc:	4603      	mov	r3, r0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <Serial_Open+0x62>
		{
			Error_Serial_Handler();
 80057c2:	f000 f95f 	bl	8005a84 <Error_Serial_Handler>
		}
		HAL_NVIC_SetPriority(USART3_IRQn, 0, 1);
 80057c6:	2201      	movs	r2, #1
 80057c8:	2100      	movs	r1, #0
 80057ca:	2027      	movs	r0, #39	; 0x27
 80057cc:	f7fc fbe9 	bl	8001fa2 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(USART3_IRQn);
 80057d0:	2027      	movs	r0, #39	; 0x27
 80057d2:	f7fc fc02 	bl	8001fda <HAL_NVIC_EnableIRQ>
		HAL_UART_Receive_IT(&huart3, &Rx2_buffer, 1);
 80057d6:	2201      	movs	r2, #1
 80057d8:	4909      	ldr	r1, [pc, #36]	; (8005800 <Serial_Open+0x9c>)
 80057da:	4808      	ldr	r0, [pc, #32]	; (80057fc <Serial_Open+0x98>)
 80057dc:	f7fe fc1e 	bl	800401c <HAL_UART_Receive_IT>
	}

	SerialCallbackTable[Port] = Callback;
 80057e0:	7bfb      	ldrb	r3, [r7, #15]
 80057e2:	4908      	ldr	r1, [pc, #32]	; (8005804 <Serial_Open+0xa0>)
 80057e4:	687a      	ldr	r2, [r7, #4]
 80057e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80057ea:	bf00      	nop
 80057ec:	3710      	adds	r7, #16
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}
 80057f2:	bf00      	nop
 80057f4:	2000084c 	.word	0x2000084c
 80057f8:	20000c80 	.word	0x20000c80
 80057fc:	20000304 	.word	0x20000304
 8005800:	20000c83 	.word	0x20000c83
 8005804:	20000274 	.word	0x20000274

08005808 <HAL_UART_RxCpltCallback>:

}



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8005808:	b580      	push	{r7, lr}
 800580a:	b082      	sub	sp, #8
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a12      	ldr	r2, [pc, #72]	; (8005860 <HAL_UART_RxCpltCallback+0x58>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d10c      	bne.n	8005834 <HAL_UART_RxCpltCallback+0x2c>
		//  CR1  RXNEIE(RX NOT ENABLE INTERRUPT)   , 1   .
		if((USART2->CR1 & USART_CR1_RXNEIE) == RESET )
 800581a:	4b11      	ldr	r3, [pc, #68]	; (8005860 <HAL_UART_RxCpltCallback+0x58>)
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	f003 0320 	and.w	r3, r3, #32
 8005822:	2b00      	cmp	r3, #0
 8005824:	d106      	bne.n	8005834 <HAL_UART_RxCpltCallback+0x2c>
		{
				//    
				if(SerialCallbackTable[SERIAL_PORT1] != (void *)0)
 8005826:	4b0f      	ldr	r3, [pc, #60]	; (8005864 <HAL_UART_RxCpltCallback+0x5c>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d002      	beq.n	8005834 <HAL_UART_RxCpltCallback+0x2c>
				{
					//  
					SerialCallbackTable[SERIAL_PORT1]();
 800582e:	4b0d      	ldr	r3, [pc, #52]	; (8005864 <HAL_UART_RxCpltCallback+0x5c>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4798      	blx	r3
				}
		}
	}
	if (huart->Instance == USART3) {
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	4a0b      	ldr	r2, [pc, #44]	; (8005868 <HAL_UART_RxCpltCallback+0x60>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d10c      	bne.n	8005858 <HAL_UART_RxCpltCallback+0x50>
		if((USART3->CR1 & USART_CR1_RXNEIE) == RESET )
 800583e:	4b0a      	ldr	r3, [pc, #40]	; (8005868 <HAL_UART_RxCpltCallback+0x60>)
 8005840:	68db      	ldr	r3, [r3, #12]
 8005842:	f003 0320 	and.w	r3, r3, #32
 8005846:	2b00      	cmp	r3, #0
 8005848:	d106      	bne.n	8005858 <HAL_UART_RxCpltCallback+0x50>
		{
			//    
			if(SerialCallbackTable[SERIAL_PORT2] != (void *)0)
 800584a:	4b06      	ldr	r3, [pc, #24]	; (8005864 <HAL_UART_RxCpltCallback+0x5c>)
 800584c:	685b      	ldr	r3, [r3, #4]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d002      	beq.n	8005858 <HAL_UART_RxCpltCallback+0x50>
				{
					//  
					SerialCallbackTable[SERIAL_PORT2]();
 8005852:	4b04      	ldr	r3, [pc, #16]	; (8005864 <HAL_UART_RxCpltCallback+0x5c>)
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	4798      	blx	r3
				}
		}

	}
}
 8005858:	bf00      	nop
 800585a:	3708      	adds	r7, #8
 800585c:	46bd      	mov	sp, r7
 800585e:	bd80      	pop	{r7, pc}
 8005860:	40004400 	.word	0x40004400
 8005864:	20000274 	.word	0x20000274
 8005868:	40004800 	.word	0x40004800

0800586c <USART2_IRQHandler>:


void USART2_IRQHandler(void)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	af00      	add	r7, sp, #0
	// USART2  
	HAL_UART_IRQHandler(&huart2);
 8005870:	4804      	ldr	r0, [pc, #16]	; (8005884 <USART2_IRQHandler+0x18>)
 8005872:	f7fe fc03 	bl	800407c <HAL_UART_IRQHandler>

	//      
	HAL_UART_Receive_IT(&huart2,&Rx1_buffer, 1);
 8005876:	2201      	movs	r2, #1
 8005878:	4903      	ldr	r1, [pc, #12]	; (8005888 <USART2_IRQHandler+0x1c>)
 800587a:	4802      	ldr	r0, [pc, #8]	; (8005884 <USART2_IRQHandler+0x18>)
 800587c:	f7fe fbce 	bl	800401c <HAL_UART_Receive_IT>

}
 8005880:	bf00      	nop
 8005882:	bd80      	pop	{r7, pc}
 8005884:	2000084c 	.word	0x2000084c
 8005888:	20000c80 	.word	0x20000c80

0800588c <USART3_IRQHandler>:


void USART3_IRQHandler(void)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005890:	4804      	ldr	r0, [pc, #16]	; (80058a4 <USART3_IRQHandler+0x18>)
 8005892:	f7fe fbf3 	bl	800407c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */
  HAL_UART_Receive_IT(&huart3,&Rx2_buffer, 1);
 8005896:	2201      	movs	r2, #1
 8005898:	4903      	ldr	r1, [pc, #12]	; (80058a8 <USART3_IRQHandler+0x1c>)
 800589a:	4802      	ldr	r0, [pc, #8]	; (80058a4 <USART3_IRQHandler+0x18>)
 800589c:	f7fe fbbe 	bl	800401c <HAL_UART_Receive_IT>
  /* USER CODE END USART3_IRQn 1 */
}
 80058a0:	bf00      	nop
 80058a2:	bd80      	pop	{r7, pc}
 80058a4:	20000304 	.word	0x20000304
 80058a8:	20000c83 	.word	0x20000c83

080058ac <Serial_Data_GET>:

uint8_t Serial_Data_GET(SERIAL_PORT Port)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	4603      	mov	r3, r0
 80058b4:	71fb      	strb	r3, [r7, #7]
	//   
	switch(Port)
 80058b6:	79fb      	ldrb	r3, [r7, #7]
 80058b8:	2b03      	cmp	r3, #3
 80058ba:	d817      	bhi.n	80058ec <Serial_Data_GET+0x40>
 80058bc:	a201      	add	r2, pc, #4	; (adr r2, 80058c4 <Serial_Data_GET+0x18>)
 80058be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058c2:	bf00      	nop
 80058c4:	080058d5 	.word	0x080058d5
 80058c8:	080058db 	.word	0x080058db
 80058cc:	080058e1 	.word	0x080058e1
 80058d0:	080058e7 	.word	0x080058e7
	{	case SERIAL_PORT1:
		return Rx1_buffer;
 80058d4:	4b08      	ldr	r3, [pc, #32]	; (80058f8 <Serial_Data_GET+0x4c>)
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	e009      	b.n	80058ee <Serial_Data_GET+0x42>
		case SERIAL_PORT2:
		return Rx2_buffer;
 80058da:	4b08      	ldr	r3, [pc, #32]	; (80058fc <Serial_Data_GET+0x50>)
 80058dc:	781b      	ldrb	r3, [r3, #0]
 80058de:	e006      	b.n	80058ee <Serial_Data_GET+0x42>
		case SERIAL_PORT3:
		return Rx3_buffer;
 80058e0:	4b07      	ldr	r3, [pc, #28]	; (8005900 <Serial_Data_GET+0x54>)
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	e003      	b.n	80058ee <Serial_Data_GET+0x42>
		case SERIAL_PORT4:
		return Rx4_buffer;
 80058e6:	4b07      	ldr	r3, [pc, #28]	; (8005904 <Serial_Data_GET+0x58>)
 80058e8:	781b      	ldrb	r3, [r3, #0]
 80058ea:	e000      	b.n	80058ee <Serial_Data_GET+0x42>
		default:
		break;
 80058ec:	bf00      	nop
	}

}
 80058ee:	4618      	mov	r0, r3
 80058f0:	370c      	adds	r7, #12
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bc80      	pop	{r7}
 80058f6:	4770      	bx	lr
 80058f8:	20000c80 	.word	0x20000c80
 80058fc:	20000c83 	.word	0x20000c83
 8005900:	20000c82 	.word	0x20000c82
 8005904:	20000c81 	.word	0x20000c81

08005908 <Serial_Send>:

void Serial_Send(SERIAL_PORT Port , uint8_t *Data, uint16_t Size)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b082      	sub	sp, #8
 800590c:	af00      	add	r7, sp, #0
 800590e:	4603      	mov	r3, r0
 8005910:	6039      	str	r1, [r7, #0]
 8005912:	71fb      	strb	r3, [r7, #7]
 8005914:	4613      	mov	r3, r2
 8005916:	80bb      	strh	r3, [r7, #4]
	//   
	if(Port ==0)
 8005918:	79fb      	ldrb	r3, [r7, #7]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d106      	bne.n	800592c <Serial_Send+0x24>
	HAL_UART_Transmit(&huart2, Data, Size,100);
 800591e:	88ba      	ldrh	r2, [r7, #4]
 8005920:	2364      	movs	r3, #100	; 0x64
 8005922:	6839      	ldr	r1, [r7, #0]
 8005924:	4806      	ldr	r0, [pc, #24]	; (8005940 <Serial_Send+0x38>)
 8005926:	f7fe fae7 	bl	8003ef8 <HAL_UART_Transmit>
	else
	HAL_UART_Transmit(&huart3, Data, Size, 100);
}
 800592a:	e005      	b.n	8005938 <Serial_Send+0x30>
	HAL_UART_Transmit(&huart3, Data, Size, 100);
 800592c:	88ba      	ldrh	r2, [r7, #4]
 800592e:	2364      	movs	r3, #100	; 0x64
 8005930:	6839      	ldr	r1, [r7, #0]
 8005932:	4804      	ldr	r0, [pc, #16]	; (8005944 <Serial_Send+0x3c>)
 8005934:	f7fe fae0 	bl	8003ef8 <HAL_UART_Transmit>
}
 8005938:	bf00      	nop
 800593a:	3708      	adds	r7, #8
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}
 8005940:	2000084c 	.word	0x2000084c
 8005944:	20000304 	.word	0x20000304

08005948 <USART2_GPIO_Init>:




static void USART2_GPIO_Init(void)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b08a      	sub	sp, #40	; 0x28
 800594c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct_usart2_tx = {0};
 800594e:	f107 0318 	add.w	r3, r7, #24
 8005952:	2200      	movs	r2, #0
 8005954:	601a      	str	r2, [r3, #0]
 8005956:	605a      	str	r2, [r3, #4]
 8005958:	609a      	str	r2, [r3, #8]
 800595a:	60da      	str	r2, [r3, #12]
	GPIO_InitTypeDef GPIO_InitStruct_usart2_rx = {0};
 800595c:	f107 0308 	add.w	r3, r7, #8
 8005960:	2200      	movs	r2, #0
 8005962:	601a      	str	r2, [r3, #0]
 8005964:	605a      	str	r2, [r3, #4]
 8005966:	609a      	str	r2, [r3, #8]
 8005968:	60da      	str	r2, [r3, #12]

	/* Peripheral clock enable */
	__HAL_RCC_USART2_CLK_ENABLE();
 800596a:	4b1c      	ldr	r3, [pc, #112]	; (80059dc <USART2_GPIO_Init+0x94>)
 800596c:	69db      	ldr	r3, [r3, #28]
 800596e:	4a1b      	ldr	r2, [pc, #108]	; (80059dc <USART2_GPIO_Init+0x94>)
 8005970:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005974:	61d3      	str	r3, [r2, #28]
 8005976:	4b19      	ldr	r3, [pc, #100]	; (80059dc <USART2_GPIO_Init+0x94>)
 8005978:	69db      	ldr	r3, [r3, #28]
 800597a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800597e:	607b      	str	r3, [r7, #4]
 8005980:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8005982:	4b16      	ldr	r3, [pc, #88]	; (80059dc <USART2_GPIO_Init+0x94>)
 8005984:	699b      	ldr	r3, [r3, #24]
 8005986:	4a15      	ldr	r2, [pc, #84]	; (80059dc <USART2_GPIO_Init+0x94>)
 8005988:	f043 0304 	orr.w	r3, r3, #4
 800598c:	6193      	str	r3, [r2, #24]
 800598e:	4b13      	ldr	r3, [pc, #76]	; (80059dc <USART2_GPIO_Init+0x94>)
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	f003 0304 	and.w	r3, r3, #4
 8005996:	603b      	str	r3, [r7, #0]
 8005998:	683b      	ldr	r3, [r7, #0]
	/**USART2 GPIO Configuration
	PA2     ------> USART2_TX
	PA3     ------> USART2_RX
	*/
	GPIO_InitStruct_usart2_tx.Pin = GPIO_PIN_2;
 800599a:	2304      	movs	r3, #4
 800599c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct_usart2_tx.Mode = GPIO_MODE_AF_PP;  //GPIO_MODE_AF_PP
 800599e:	2302      	movs	r3, #2
 80059a0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct_usart2_tx.Speed = GPIO_SPEED_FREQ_HIGH; //GPIO_SPEED_FREQ_MEDIUM GPIO_SPEED_FREQ_HIGH
 80059a2:	2303      	movs	r3, #3
 80059a4:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct_usart2_tx.Pull = GPIO_PULLUP;
 80059a6:	2301      	movs	r3, #1
 80059a8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct_usart2_tx);
 80059aa:	f107 0318 	add.w	r3, r7, #24
 80059ae:	4619      	mov	r1, r3
 80059b0:	480b      	ldr	r0, [pc, #44]	; (80059e0 <USART2_GPIO_Init+0x98>)
 80059b2:	f7fc fbeb 	bl	800218c <HAL_GPIO_Init>

	GPIO_InitStruct_usart2_rx.Pin = GPIO_PIN_3;
 80059b6:	2308      	movs	r3, #8
 80059b8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct_usart2_rx.Mode = GPIO_MODE_INPUT;
 80059ba:	2300      	movs	r3, #0
 80059bc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct_usart2_rx.Pull = GPIO_PULLUP;
 80059be:	2301      	movs	r3, #1
 80059c0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct_usart2_rx.Speed = GPIO_SPEED_FREQ_HIGH;
 80059c2:	2303      	movs	r3, #3
 80059c4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct_usart2_rx);
 80059c6:	f107 0308 	add.w	r3, r7, #8
 80059ca:	4619      	mov	r1, r3
 80059cc:	4804      	ldr	r0, [pc, #16]	; (80059e0 <USART2_GPIO_Init+0x98>)
 80059ce:	f7fc fbdd 	bl	800218c <HAL_GPIO_Init>

}
 80059d2:	bf00      	nop
 80059d4:	3728      	adds	r7, #40	; 0x28
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bd80      	pop	{r7, pc}
 80059da:	bf00      	nop
 80059dc:	40021000 	.word	0x40021000
 80059e0:	40010800 	.word	0x40010800

080059e4 <USART3_GPIO_Init>:
static void USART3_GPIO_Init(void)
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b08a      	sub	sp, #40	; 0x28
 80059e8:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct_usart3_tx = {0};
 80059ea:	f107 0318 	add.w	r3, r7, #24
 80059ee:	2200      	movs	r2, #0
 80059f0:	601a      	str	r2, [r3, #0]
 80059f2:	605a      	str	r2, [r3, #4]
 80059f4:	609a      	str	r2, [r3, #8]
 80059f6:	60da      	str	r2, [r3, #12]
	GPIO_InitTypeDef GPIO_InitStruct_usart3_rx = {0};
 80059f8:	f107 0308 	add.w	r3, r7, #8
 80059fc:	2200      	movs	r2, #0
 80059fe:	601a      	str	r2, [r3, #0]
 8005a00:	605a      	str	r2, [r3, #4]
 8005a02:	609a      	str	r2, [r3, #8]
 8005a04:	60da      	str	r2, [r3, #12]

	__HAL_RCC_USART3_CLK_ENABLE();
 8005a06:	4b1d      	ldr	r3, [pc, #116]	; (8005a7c <USART3_GPIO_Init+0x98>)
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	4a1c      	ldr	r2, [pc, #112]	; (8005a7c <USART3_GPIO_Init+0x98>)
 8005a0c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a10:	61d3      	str	r3, [r2, #28]
 8005a12:	4b1a      	ldr	r3, [pc, #104]	; (8005a7c <USART3_GPIO_Init+0x98>)
 8005a14:	69db      	ldr	r3, [r3, #28]
 8005a16:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a1a:	607b      	str	r3, [r7, #4]
 8005a1c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8005a1e:	4b17      	ldr	r3, [pc, #92]	; (8005a7c <USART3_GPIO_Init+0x98>)
 8005a20:	699b      	ldr	r3, [r3, #24]
 8005a22:	4a16      	ldr	r2, [pc, #88]	; (8005a7c <USART3_GPIO_Init+0x98>)
 8005a24:	f043 0308 	orr.w	r3, r3, #8
 8005a28:	6193      	str	r3, [r2, #24]
 8005a2a:	4b14      	ldr	r3, [pc, #80]	; (8005a7c <USART3_GPIO_Init+0x98>)
 8005a2c:	699b      	ldr	r3, [r3, #24]
 8005a2e:	f003 0308 	and.w	r3, r3, #8
 8005a32:	603b      	str	r3, [r7, #0]
 8005a34:	683b      	ldr	r3, [r7, #0]
	/**USART3 GPIO Configuration
	PB10     ------> USART3_TX
	PB11     ------> USART3_RX
	*/
	GPIO_InitStruct_usart3_tx.Pin = GPIO_PIN_10;
 8005a36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005a3a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct_usart3_tx.Mode = GPIO_MODE_AF_PP;
 8005a3c:	2302      	movs	r3, #2
 8005a3e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct_usart3_tx.Speed = GPIO_SPEED_FREQ_HIGH;
 8005a40:	2303      	movs	r3, #3
 8005a42:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct_usart3_tx.Pull = GPIO_PULLUP;
 8005a44:	2301      	movs	r3, #1
 8005a46:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct_usart3_tx);
 8005a48:	f107 0318 	add.w	r3, r7, #24
 8005a4c:	4619      	mov	r1, r3
 8005a4e:	480c      	ldr	r0, [pc, #48]	; (8005a80 <USART3_GPIO_Init+0x9c>)
 8005a50:	f7fc fb9c 	bl	800218c <HAL_GPIO_Init>

	GPIO_InitStruct_usart3_rx.Pin = GPIO_PIN_11;
 8005a54:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005a58:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct_usart3_rx.Mode = GPIO_MODE_INPUT;
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct_usart3_rx.Pull = GPIO_PULLUP;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct_usart3_rx.Speed = GPIO_SPEED_FREQ_HIGH;
 8005a62:	2303      	movs	r3, #3
 8005a64:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct_usart3_rx);
 8005a66:	f107 0308 	add.w	r3, r7, #8
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	4804      	ldr	r0, [pc, #16]	; (8005a80 <USART3_GPIO_Init+0x9c>)
 8005a6e:	f7fc fb8d 	bl	800218c <HAL_GPIO_Init>


}
 8005a72:	bf00      	nop
 8005a74:	3728      	adds	r7, #40	; 0x28
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	40021000 	.word	0x40021000
 8005a80:	40010c00 	.word	0x40010c00

08005a84 <Error_Serial_Handler>:




void Error_Serial_Handler(void)
{
 8005a84:	b480      	push	{r7}
 8005a86:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005a88:	b672      	cpsid	i
}
 8005a8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005a8c:	e7fe      	b.n	8005a8c <Error_Serial_Handler+0x8>

08005a8e <System_Clock_Config>:
#include "system_config.h"



void System_Clock_Config(void)
{
 8005a8e:	b580      	push	{r7, lr}
 8005a90:	b090      	sub	sp, #64	; 0x40
 8005a92:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005a94:	f107 0318 	add.w	r3, r7, #24
 8005a98:	2228      	movs	r2, #40	; 0x28
 8005a9a:	2100      	movs	r1, #0
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f000 f96f 	bl	8005d80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005aa2:	1d3b      	adds	r3, r7, #4
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	601a      	str	r2, [r3, #0]
 8005aa8:	605a      	str	r2, [r3, #4]
 8005aaa:	609a      	str	r2, [r3, #8]
 8005aac:	60da      	str	r2, [r3, #12]
 8005aae:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005ab4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005ab8:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8005aba:	2300      	movs	r3, #0
 8005abc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005abe:	2301      	movs	r3, #1
 8005ac0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005ac2:	2302      	movs	r3, #2
 8005ac4:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005ac6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005aca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8005acc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8005ad0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005ad2:	f107 0318 	add.w	r3, r7, #24
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f7fc fcf4 	bl	80024c4 <HAL_RCC_OscConfig>
 8005adc:	4603      	mov	r3, r0
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d001      	beq.n	8005ae6 <System_Clock_Config+0x58>
  {
	  Error_System_Handler();
 8005ae2:	f000 f819 	bl	8005b18 <Error_System_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005ae6:	230f      	movs	r3, #15
 8005ae8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005aea:	2302      	movs	r3, #2
 8005aec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005aee:	2300      	movs	r3, #0
 8005af0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005af2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005af6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005af8:	2300      	movs	r3, #0
 8005afa:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005afc:	1d3b      	adds	r3, r7, #4
 8005afe:	2102      	movs	r1, #2
 8005b00:	4618      	mov	r0, r3
 8005b02:	f7fc ff5f 	bl	80029c4 <HAL_RCC_ClockConfig>
 8005b06:	4603      	mov	r3, r0
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d001      	beq.n	8005b10 <System_Clock_Config+0x82>
  {
	  Error_System_Handler();
 8005b0c:	f000 f804 	bl	8005b18 <Error_System_Handler>
  }
}
 8005b10:	bf00      	nop
 8005b12:	3740      	adds	r7, #64	; 0x40
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <Error_System_Handler>:



void Error_System_Handler(void)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005b1c:	b672      	cpsid	i
}
 8005b1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005b20:	e7fe      	b.n	8005b20 <Error_System_Handler+0x8>
	...

08005b24 <Timer_Init>:
static uint16_t AlarmPeriodTable[ALARM_MAX] = {0, };



void Timer_Init(void)
{
 8005b24:	b580      	push	{r7, lr}
 8005b26:	b088      	sub	sp, #32
 8005b28:	af00      	add	r7, sp, #0
	//TIM_MasterConfigTypeDef structure
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005b2a:	f107 0318 	add.w	r3, r7, #24
 8005b2e:	2200      	movs	r2, #0
 8005b30:	601a      	str	r2, [r3, #0]
 8005b32:	605a      	str	r2, [r3, #4]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005b34:	f107 0308 	add.w	r3, r7, #8
 8005b38:	2200      	movs	r2, #0
 8005b3a:	601a      	str	r2, [r3, #0]
 8005b3c:	605a      	str	r2, [r3, #4]
 8005b3e:	609a      	str	r2, [r3, #8]
 8005b40:	60da      	str	r2, [r3, #12]
	//Tim Init
	__HAL_RCC_TIM3_CLK_ENABLE();
 8005b42:	4b2b      	ldr	r3, [pc, #172]	; (8005bf0 <Timer_Init+0xcc>)
 8005b44:	69db      	ldr	r3, [r3, #28]
 8005b46:	4a2a      	ldr	r2, [pc, #168]	; (8005bf0 <Timer_Init+0xcc>)
 8005b48:	f043 0302 	orr.w	r3, r3, #2
 8005b4c:	61d3      	str	r3, [r2, #28]
 8005b4e:	4b28      	ldr	r3, [pc, #160]	; (8005bf0 <Timer_Init+0xcc>)
 8005b50:	69db      	ldr	r3, [r3, #28]
 8005b52:	f003 0302 	and.w	r3, r3, #2
 8005b56:	607b      	str	r3, [r7, #4]
 8005b58:	687b      	ldr	r3, [r7, #4]

	htim3.Instance = BASE_TIM;
 8005b5a:	4b26      	ldr	r3, [pc, #152]	; (8005bf4 <Timer_Init+0xd0>)
 8005b5c:	4a26      	ldr	r2, [pc, #152]	; (8005bf8 <Timer_Init+0xd4>)
 8005b5e:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = BASE_TIM_Prescaler-1;   				//840-1
 8005b60:	4b24      	ldr	r3, [pc, #144]	; (8005bf4 <Timer_Init+0xd0>)
 8005b62:	223f      	movs	r2, #63	; 0x3f
 8005b64:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005b66:	4b23      	ldr	r3, [pc, #140]	; (8005bf4 <Timer_Init+0xd0>)
 8005b68:	2200      	movs	r2, #0
 8005b6a:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = BASE_TIM_Period;		//100-1
 8005b6c:	4b21      	ldr	r3, [pc, #132]	; (8005bf4 <Timer_Init+0xd0>)
 8005b6e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8005b72:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005b74:	4b1f      	ldr	r3, [pc, #124]	; (8005bf4 <Timer_Init+0xd0>)
 8005b76:	2200      	movs	r2, #0
 8005b78:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005b7a:	4b1e      	ldr	r3, [pc, #120]	; (8005bf4 <Timer_Init+0xd0>)
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005b80:	481c      	ldr	r0, [pc, #112]	; (8005bf4 <Timer_Init+0xd0>)
 8005b82:	f7fd f8b9 	bl	8002cf8 <HAL_TIM_Base_Init>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d001      	beq.n	8005b90 <Timer_Init+0x6c>
	{
		Error_Timer_Handler();
 8005b8c:	f000 f892 	bl	8005cb4 <Error_Timer_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005b90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b94:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005b96:	f107 0308 	add.w	r3, r7, #8
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	4815      	ldr	r0, [pc, #84]	; (8005bf4 <Timer_Init+0xd0>)
 8005b9e:	f7fd fd4f 	bl	8003640 <HAL_TIM_ConfigClockSource>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d001      	beq.n	8005bac <Timer_Init+0x88>
	{
		Error_Timer_Handler();
 8005ba8:	f000 f884 	bl	8005cb4 <Error_Timer_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005bac:	2300      	movs	r3, #0
 8005bae:	61bb      	str	r3, [r7, #24]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	61fb      	str	r3, [r7, #28]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005bb4:	f107 0318 	add.w	r3, r7, #24
 8005bb8:	4619      	mov	r1, r3
 8005bba:	480e      	ldr	r0, [pc, #56]	; (8005bf4 <Timer_Init+0xd0>)
 8005bbc:	f7fe f8d6 	bl	8003d6c <HAL_TIMEx_MasterConfigSynchronization>
 8005bc0:	4603      	mov	r3, r0
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d001      	beq.n	8005bca <Timer_Init+0xa6>
	{
		Error_Timer_Handler();
 8005bc6:	f000 f875 	bl	8005cb4 <Error_Timer_Handler>
	}

	// Timer Interrupt Enable
	HAL_NVIC_EnableIRQ(BAES_TIM_IRQn);
 8005bca:	201d      	movs	r0, #29
 8005bcc:	f7fc fa05 	bl	8001fda <HAL_NVIC_EnableIRQ>
	HAL_NVIC_SetPriority(BAES_TIM_IRQn, BAES_TIM_IT_PreemptionPriority, BAES_TIM_IT_SubPriority);
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	2102      	movs	r1, #2
 8005bd4:	201d      	movs	r0, #29
 8005bd6:	f7fc f9e4 	bl	8001fa2 <HAL_NVIC_SetPriority>
	HAL_NVIC_GetActive(BAES_TIM_IRQn);
 8005bda:	201d      	movs	r0, #29
 8005bdc:	f7fc fa17 	bl	800200e <HAL_NVIC_GetActive>

	//timer start
	HAL_TIM_Base_Start_IT(&htim3);
 8005be0:	4804      	ldr	r0, [pc, #16]	; (8005bf4 <Timer_Init+0xd0>)
 8005be2:	f7fd f8e1 	bl	8002da8 <HAL_TIM_Base_Start_IT>
}
 8005be6:	bf00      	nop
 8005be8:	3720      	adds	r7, #32
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	40021000 	.word	0x40021000
 8005bf4:	20000348 	.word	0x20000348
 8005bf8:	40000400 	.word	0x40000400

08005bfc <Alarm_Open>:


void Alarm_Open(ALARM Alarm, uint16_t msPeriod, ALARM_CALLBACK Callback)
{
 8005bfc:	b480      	push	{r7}
 8005bfe:	b083      	sub	sp, #12
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	4603      	mov	r3, r0
 8005c04:	603a      	str	r2, [r7, #0]
 8005c06:	71fb      	strb	r3, [r7, #7]
 8005c08:	460b      	mov	r3, r1
 8005c0a:	80bb      	strh	r3, [r7, #4]
	//  Period 
	AlarmPeriodTable[Alarm] = msPeriod;
 8005c0c:	79fb      	ldrb	r3, [r7, #7]
 8005c0e:	4907      	ldr	r1, [pc, #28]	; (8005c2c <Alarm_Open+0x30>)
 8005c10:	88ba      	ldrh	r2, [r7, #4]
 8005c12:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	//    
	AlarmCallbackTable[Alarm] = Callback;
 8005c16:	79fb      	ldrb	r3, [r7, #7]
 8005c18:	4905      	ldr	r1, [pc, #20]	; (8005c30 <Alarm_Open+0x34>)
 8005c1a:	683a      	ldr	r2, [r7, #0]
 8005c1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005c20:	bf00      	nop
 8005c22:	370c      	adds	r7, #12
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bc80      	pop	{r7}
 8005c28:	4770      	bx	lr
 8005c2a:	bf00      	nop
 8005c2c:	200002a0 	.word	0x200002a0
 8005c30:	20000284 	.word	0x20000284

08005c34 <TIM3_IRQHandler>:
}


//   
void TIM3_IRQHandler(void)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b082      	sub	sp, #8
 8005c38:	af00      	add	r7, sp, #0
	static uint32_t Time = 0;
	uint8_t i;
	Time++;
 8005c3a:	4b1a      	ldr	r3, [pc, #104]	; (8005ca4 <TIM3_IRQHandler+0x70>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	3301      	adds	r3, #1
 8005c40:	4a18      	ldr	r2, [pc, #96]	; (8005ca4 <TIM3_IRQHandler+0x70>)
 8005c42:	6013      	str	r3, [r2, #0]

	// Clear the Timer Update pending bit
	HAL_TIM_IRQHandler(&htim3);
 8005c44:	4818      	ldr	r0, [pc, #96]	; (8005ca8 <TIM3_IRQHandler+0x74>)
 8005c46:	f7fd fb34 	bl	80032b2 <HAL_TIM_IRQHandler>

	for(i = 0;i < ALARM_MAX;i++)
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	71fb      	strb	r3, [r7, #7]
 8005c4e:	e020      	b.n	8005c92 <TIM3_IRQHandler+0x5e>
	{
		//    
		if(AlarmPeriodTable[i] != 0)
 8005c50:	79fb      	ldrb	r3, [r7, #7]
 8005c52:	4a16      	ldr	r2, [pc, #88]	; (8005cac <TIM3_IRQHandler+0x78>)
 8005c54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d017      	beq.n	8005c8c <TIM3_IRQHandler+0x58>
		{
			//     
			if((Time % AlarmPeriodTable[i]) == 0)
 8005c5c:	4b11      	ldr	r3, [pc, #68]	; (8005ca4 <TIM3_IRQHandler+0x70>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	79fa      	ldrb	r2, [r7, #7]
 8005c62:	4912      	ldr	r1, [pc, #72]	; (8005cac <TIM3_IRQHandler+0x78>)
 8005c64:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8005c68:	fbb3 f1f2 	udiv	r1, r3, r2
 8005c6c:	fb02 f201 	mul.w	r2, r2, r1
 8005c70:	1a9b      	subs	r3, r3, r2
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d10a      	bne.n	8005c8c <TIM3_IRQHandler+0x58>
			{
				//     
				if(AlarmCallbackTable[i] != (void *)0)
 8005c76:	79fb      	ldrb	r3, [r7, #7]
 8005c78:	4a0d      	ldr	r2, [pc, #52]	; (8005cb0 <TIM3_IRQHandler+0x7c>)
 8005c7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d004      	beq.n	8005c8c <TIM3_IRQHandler+0x58>
				{
					//  
					AlarmCallbackTable[i]();
 8005c82:	79fb      	ldrb	r3, [r7, #7]
 8005c84:	4a0a      	ldr	r2, [pc, #40]	; (8005cb0 <TIM3_IRQHandler+0x7c>)
 8005c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c8a:	4798      	blx	r3
	for(i = 0;i < ALARM_MAX;i++)
 8005c8c:	79fb      	ldrb	r3, [r7, #7]
 8005c8e:	3301      	adds	r3, #1
 8005c90:	71fb      	strb	r3, [r7, #7]
 8005c92:	79fb      	ldrb	r3, [r7, #7]
 8005c94:	2b06      	cmp	r3, #6
 8005c96:	d9db      	bls.n	8005c50 <TIM3_IRQHandler+0x1c>
				}
			}
		}
	}
}
 8005c98:	bf00      	nop
 8005c9a:	bf00      	nop
 8005c9c:	3708      	adds	r7, #8
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	200002b0 	.word	0x200002b0
 8005ca8:	20000348 	.word	0x20000348
 8005cac:	200002a0 	.word	0x200002a0
 8005cb0:	20000284 	.word	0x20000284

08005cb4 <Error_Timer_Handler>:



void Error_Timer_Handler(void)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005cb8:	b672      	cpsid	i
}
 8005cba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005cbc:	e7fe      	b.n	8005cbc <Error_Timer_Handler+0x8>

08005cbe <atof>:
 8005cbe:	2100      	movs	r1, #0
 8005cc0:	f000 bf32 	b.w	8006b28 <strtod>

08005cc4 <gcvt>:
 8005cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005cc6:	461c      	mov	r4, r3
 8005cc8:	4615      	mov	r5, r2
 8005cca:	2300      	movs	r3, #0
 8005ccc:	2200      	movs	r2, #0
 8005cce:	b085      	sub	sp, #20
 8005cd0:	4606      	mov	r6, r0
 8005cd2:	460f      	mov	r7, r1
 8005cd4:	f7fa fe72 	bl	80009bc <__aeabi_dcmplt>
 8005cd8:	4623      	mov	r3, r4
 8005cda:	b118      	cbz	r0, 8005ce4 <gcvt+0x20>
 8005cdc:	222d      	movs	r2, #45	; 0x2d
 8005cde:	3d01      	subs	r5, #1
 8005ce0:	f803 2b01 	strb.w	r2, [r3], #1
 8005ce4:	2267      	movs	r2, #103	; 0x67
 8005ce6:	2100      	movs	r1, #0
 8005ce8:	e9cd 5300 	strd	r5, r3, [sp]
 8005cec:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8005cf0:	4905      	ldr	r1, [pc, #20]	; (8005d08 <gcvt+0x44>)
 8005cf2:	4632      	mov	r2, r6
 8005cf4:	463b      	mov	r3, r7
 8005cf6:	6808      	ldr	r0, [r1, #0]
 8005cf8:	f000 ff9a 	bl	8006c30 <_gcvt>
 8005cfc:	2800      	cmp	r0, #0
 8005cfe:	bf14      	ite	ne
 8005d00:	4620      	movne	r0, r4
 8005d02:	2000      	moveq	r0, #0
 8005d04:	b005      	add	sp, #20
 8005d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d08:	20000064 	.word	0x20000064

08005d0c <__errno>:
 8005d0c:	4b01      	ldr	r3, [pc, #4]	; (8005d14 <__errno+0x8>)
 8005d0e:	6818      	ldr	r0, [r3, #0]
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	20000064 	.word	0x20000064

08005d18 <__libc_init_array>:
 8005d18:	b570      	push	{r4, r5, r6, lr}
 8005d1a:	2600      	movs	r6, #0
 8005d1c:	4d0c      	ldr	r5, [pc, #48]	; (8005d50 <__libc_init_array+0x38>)
 8005d1e:	4c0d      	ldr	r4, [pc, #52]	; (8005d54 <__libc_init_array+0x3c>)
 8005d20:	1b64      	subs	r4, r4, r5
 8005d22:	10a4      	asrs	r4, r4, #2
 8005d24:	42a6      	cmp	r6, r4
 8005d26:	d109      	bne.n	8005d3c <__libc_init_array+0x24>
 8005d28:	f003 fe64 	bl	80099f4 <_init>
 8005d2c:	2600      	movs	r6, #0
 8005d2e:	4d0a      	ldr	r5, [pc, #40]	; (8005d58 <__libc_init_array+0x40>)
 8005d30:	4c0a      	ldr	r4, [pc, #40]	; (8005d5c <__libc_init_array+0x44>)
 8005d32:	1b64      	subs	r4, r4, r5
 8005d34:	10a4      	asrs	r4, r4, #2
 8005d36:	42a6      	cmp	r6, r4
 8005d38:	d105      	bne.n	8005d46 <__libc_init_array+0x2e>
 8005d3a:	bd70      	pop	{r4, r5, r6, pc}
 8005d3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d40:	4798      	blx	r3
 8005d42:	3601      	adds	r6, #1
 8005d44:	e7ee      	b.n	8005d24 <__libc_init_array+0xc>
 8005d46:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d4a:	4798      	blx	r3
 8005d4c:	3601      	adds	r6, #1
 8005d4e:	e7f2      	b.n	8005d36 <__libc_init_array+0x1e>
 8005d50:	08009f24 	.word	0x08009f24
 8005d54:	08009f24 	.word	0x08009f24
 8005d58:	08009f24 	.word	0x08009f24
 8005d5c:	08009f28 	.word	0x08009f28

08005d60 <malloc>:
 8005d60:	4b02      	ldr	r3, [pc, #8]	; (8005d6c <malloc+0xc>)
 8005d62:	4601      	mov	r1, r0
 8005d64:	6818      	ldr	r0, [r3, #0]
 8005d66:	f000 b85f 	b.w	8005e28 <_malloc_r>
 8005d6a:	bf00      	nop
 8005d6c:	20000064 	.word	0x20000064

08005d70 <free>:
 8005d70:	4b02      	ldr	r3, [pc, #8]	; (8005d7c <free+0xc>)
 8005d72:	4601      	mov	r1, r0
 8005d74:	6818      	ldr	r0, [r3, #0]
 8005d76:	f000 b80b 	b.w	8005d90 <_free_r>
 8005d7a:	bf00      	nop
 8005d7c:	20000064 	.word	0x20000064

08005d80 <memset>:
 8005d80:	4603      	mov	r3, r0
 8005d82:	4402      	add	r2, r0
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d100      	bne.n	8005d8a <memset+0xa>
 8005d88:	4770      	bx	lr
 8005d8a:	f803 1b01 	strb.w	r1, [r3], #1
 8005d8e:	e7f9      	b.n	8005d84 <memset+0x4>

08005d90 <_free_r>:
 8005d90:	b538      	push	{r3, r4, r5, lr}
 8005d92:	4605      	mov	r5, r0
 8005d94:	2900      	cmp	r1, #0
 8005d96:	d043      	beq.n	8005e20 <_free_r+0x90>
 8005d98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d9c:	1f0c      	subs	r4, r1, #4
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	bfb8      	it	lt
 8005da2:	18e4      	addlt	r4, r4, r3
 8005da4:	f001 fb8a 	bl	80074bc <__malloc_lock>
 8005da8:	4a1e      	ldr	r2, [pc, #120]	; (8005e24 <_free_r+0x94>)
 8005daa:	6813      	ldr	r3, [r2, #0]
 8005dac:	4610      	mov	r0, r2
 8005dae:	b933      	cbnz	r3, 8005dbe <_free_r+0x2e>
 8005db0:	6063      	str	r3, [r4, #4]
 8005db2:	6014      	str	r4, [r2, #0]
 8005db4:	4628      	mov	r0, r5
 8005db6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005dba:	f001 bb85 	b.w	80074c8 <__malloc_unlock>
 8005dbe:	42a3      	cmp	r3, r4
 8005dc0:	d90a      	bls.n	8005dd8 <_free_r+0x48>
 8005dc2:	6821      	ldr	r1, [r4, #0]
 8005dc4:	1862      	adds	r2, r4, r1
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	bf01      	itttt	eq
 8005dca:	681a      	ldreq	r2, [r3, #0]
 8005dcc:	685b      	ldreq	r3, [r3, #4]
 8005dce:	1852      	addeq	r2, r2, r1
 8005dd0:	6022      	streq	r2, [r4, #0]
 8005dd2:	6063      	str	r3, [r4, #4]
 8005dd4:	6004      	str	r4, [r0, #0]
 8005dd6:	e7ed      	b.n	8005db4 <_free_r+0x24>
 8005dd8:	461a      	mov	r2, r3
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	b10b      	cbz	r3, 8005de2 <_free_r+0x52>
 8005dde:	42a3      	cmp	r3, r4
 8005de0:	d9fa      	bls.n	8005dd8 <_free_r+0x48>
 8005de2:	6811      	ldr	r1, [r2, #0]
 8005de4:	1850      	adds	r0, r2, r1
 8005de6:	42a0      	cmp	r0, r4
 8005de8:	d10b      	bne.n	8005e02 <_free_r+0x72>
 8005dea:	6820      	ldr	r0, [r4, #0]
 8005dec:	4401      	add	r1, r0
 8005dee:	1850      	adds	r0, r2, r1
 8005df0:	4283      	cmp	r3, r0
 8005df2:	6011      	str	r1, [r2, #0]
 8005df4:	d1de      	bne.n	8005db4 <_free_r+0x24>
 8005df6:	6818      	ldr	r0, [r3, #0]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	4401      	add	r1, r0
 8005dfc:	6011      	str	r1, [r2, #0]
 8005dfe:	6053      	str	r3, [r2, #4]
 8005e00:	e7d8      	b.n	8005db4 <_free_r+0x24>
 8005e02:	d902      	bls.n	8005e0a <_free_r+0x7a>
 8005e04:	230c      	movs	r3, #12
 8005e06:	602b      	str	r3, [r5, #0]
 8005e08:	e7d4      	b.n	8005db4 <_free_r+0x24>
 8005e0a:	6820      	ldr	r0, [r4, #0]
 8005e0c:	1821      	adds	r1, r4, r0
 8005e0e:	428b      	cmp	r3, r1
 8005e10:	bf01      	itttt	eq
 8005e12:	6819      	ldreq	r1, [r3, #0]
 8005e14:	685b      	ldreq	r3, [r3, #4]
 8005e16:	1809      	addeq	r1, r1, r0
 8005e18:	6021      	streq	r1, [r4, #0]
 8005e1a:	6063      	str	r3, [r4, #4]
 8005e1c:	6054      	str	r4, [r2, #4]
 8005e1e:	e7c9      	b.n	8005db4 <_free_r+0x24>
 8005e20:	bd38      	pop	{r3, r4, r5, pc}
 8005e22:	bf00      	nop
 8005e24:	200002b4 	.word	0x200002b4

08005e28 <_malloc_r>:
 8005e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e2a:	1ccd      	adds	r5, r1, #3
 8005e2c:	f025 0503 	bic.w	r5, r5, #3
 8005e30:	3508      	adds	r5, #8
 8005e32:	2d0c      	cmp	r5, #12
 8005e34:	bf38      	it	cc
 8005e36:	250c      	movcc	r5, #12
 8005e38:	2d00      	cmp	r5, #0
 8005e3a:	4606      	mov	r6, r0
 8005e3c:	db01      	blt.n	8005e42 <_malloc_r+0x1a>
 8005e3e:	42a9      	cmp	r1, r5
 8005e40:	d903      	bls.n	8005e4a <_malloc_r+0x22>
 8005e42:	230c      	movs	r3, #12
 8005e44:	6033      	str	r3, [r6, #0]
 8005e46:	2000      	movs	r0, #0
 8005e48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e4a:	f001 fb37 	bl	80074bc <__malloc_lock>
 8005e4e:	4921      	ldr	r1, [pc, #132]	; (8005ed4 <_malloc_r+0xac>)
 8005e50:	680a      	ldr	r2, [r1, #0]
 8005e52:	4614      	mov	r4, r2
 8005e54:	b99c      	cbnz	r4, 8005e7e <_malloc_r+0x56>
 8005e56:	4f20      	ldr	r7, [pc, #128]	; (8005ed8 <_malloc_r+0xb0>)
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	b923      	cbnz	r3, 8005e66 <_malloc_r+0x3e>
 8005e5c:	4621      	mov	r1, r4
 8005e5e:	4630      	mov	r0, r6
 8005e60:	f000 f83c 	bl	8005edc <_sbrk_r>
 8005e64:	6038      	str	r0, [r7, #0]
 8005e66:	4629      	mov	r1, r5
 8005e68:	4630      	mov	r0, r6
 8005e6a:	f000 f837 	bl	8005edc <_sbrk_r>
 8005e6e:	1c43      	adds	r3, r0, #1
 8005e70:	d123      	bne.n	8005eba <_malloc_r+0x92>
 8005e72:	230c      	movs	r3, #12
 8005e74:	4630      	mov	r0, r6
 8005e76:	6033      	str	r3, [r6, #0]
 8005e78:	f001 fb26 	bl	80074c8 <__malloc_unlock>
 8005e7c:	e7e3      	b.n	8005e46 <_malloc_r+0x1e>
 8005e7e:	6823      	ldr	r3, [r4, #0]
 8005e80:	1b5b      	subs	r3, r3, r5
 8005e82:	d417      	bmi.n	8005eb4 <_malloc_r+0x8c>
 8005e84:	2b0b      	cmp	r3, #11
 8005e86:	d903      	bls.n	8005e90 <_malloc_r+0x68>
 8005e88:	6023      	str	r3, [r4, #0]
 8005e8a:	441c      	add	r4, r3
 8005e8c:	6025      	str	r5, [r4, #0]
 8005e8e:	e004      	b.n	8005e9a <_malloc_r+0x72>
 8005e90:	6863      	ldr	r3, [r4, #4]
 8005e92:	42a2      	cmp	r2, r4
 8005e94:	bf0c      	ite	eq
 8005e96:	600b      	streq	r3, [r1, #0]
 8005e98:	6053      	strne	r3, [r2, #4]
 8005e9a:	4630      	mov	r0, r6
 8005e9c:	f001 fb14 	bl	80074c8 <__malloc_unlock>
 8005ea0:	f104 000b 	add.w	r0, r4, #11
 8005ea4:	1d23      	adds	r3, r4, #4
 8005ea6:	f020 0007 	bic.w	r0, r0, #7
 8005eaa:	1ac2      	subs	r2, r0, r3
 8005eac:	d0cc      	beq.n	8005e48 <_malloc_r+0x20>
 8005eae:	1a1b      	subs	r3, r3, r0
 8005eb0:	50a3      	str	r3, [r4, r2]
 8005eb2:	e7c9      	b.n	8005e48 <_malloc_r+0x20>
 8005eb4:	4622      	mov	r2, r4
 8005eb6:	6864      	ldr	r4, [r4, #4]
 8005eb8:	e7cc      	b.n	8005e54 <_malloc_r+0x2c>
 8005eba:	1cc4      	adds	r4, r0, #3
 8005ebc:	f024 0403 	bic.w	r4, r4, #3
 8005ec0:	42a0      	cmp	r0, r4
 8005ec2:	d0e3      	beq.n	8005e8c <_malloc_r+0x64>
 8005ec4:	1a21      	subs	r1, r4, r0
 8005ec6:	4630      	mov	r0, r6
 8005ec8:	f000 f808 	bl	8005edc <_sbrk_r>
 8005ecc:	3001      	adds	r0, #1
 8005ece:	d1dd      	bne.n	8005e8c <_malloc_r+0x64>
 8005ed0:	e7cf      	b.n	8005e72 <_malloc_r+0x4a>
 8005ed2:	bf00      	nop
 8005ed4:	200002b4 	.word	0x200002b4
 8005ed8:	200002b8 	.word	0x200002b8

08005edc <_sbrk_r>:
 8005edc:	b538      	push	{r3, r4, r5, lr}
 8005ede:	2300      	movs	r3, #0
 8005ee0:	4d05      	ldr	r5, [pc, #20]	; (8005ef8 <_sbrk_r+0x1c>)
 8005ee2:	4604      	mov	r4, r0
 8005ee4:	4608      	mov	r0, r1
 8005ee6:	602b      	str	r3, [r5, #0]
 8005ee8:	f7fb fe7c 	bl	8001be4 <_sbrk>
 8005eec:	1c43      	adds	r3, r0, #1
 8005eee:	d102      	bne.n	8005ef6 <_sbrk_r+0x1a>
 8005ef0:	682b      	ldr	r3, [r5, #0]
 8005ef2:	b103      	cbz	r3, 8005ef6 <_sbrk_r+0x1a>
 8005ef4:	6023      	str	r3, [r4, #0]
 8005ef6:	bd38      	pop	{r3, r4, r5, pc}
 8005ef8:	20000c84 	.word	0x20000c84

08005efc <sulp>:
 8005efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f00:	460f      	mov	r7, r1
 8005f02:	4690      	mov	r8, r2
 8005f04:	f001 fe56 	bl	8007bb4 <__ulp>
 8005f08:	4604      	mov	r4, r0
 8005f0a:	460d      	mov	r5, r1
 8005f0c:	f1b8 0f00 	cmp.w	r8, #0
 8005f10:	d011      	beq.n	8005f36 <sulp+0x3a>
 8005f12:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8005f16:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	dd0b      	ble.n	8005f36 <sulp+0x3a>
 8005f1e:	2400      	movs	r4, #0
 8005f20:	051b      	lsls	r3, r3, #20
 8005f22:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8005f26:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005f2a:	4622      	mov	r2, r4
 8005f2c:	462b      	mov	r3, r5
 8005f2e:	f7fa fad3 	bl	80004d8 <__aeabi_dmul>
 8005f32:	4604      	mov	r4, r0
 8005f34:	460d      	mov	r5, r1
 8005f36:	4620      	mov	r0, r4
 8005f38:	4629      	mov	r1, r5
 8005f3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08005f40 <_strtod_l>:
 8005f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f44:	469b      	mov	fp, r3
 8005f46:	2300      	movs	r3, #0
 8005f48:	b0a1      	sub	sp, #132	; 0x84
 8005f4a:	931c      	str	r3, [sp, #112]	; 0x70
 8005f4c:	4ba1      	ldr	r3, [pc, #644]	; (80061d4 <_strtod_l+0x294>)
 8005f4e:	4682      	mov	sl, r0
 8005f50:	681f      	ldr	r7, [r3, #0]
 8005f52:	460e      	mov	r6, r1
 8005f54:	4638      	mov	r0, r7
 8005f56:	9217      	str	r2, [sp, #92]	; 0x5c
 8005f58:	f7fa f8fa 	bl	8000150 <strlen>
 8005f5c:	f04f 0800 	mov.w	r8, #0
 8005f60:	4604      	mov	r4, r0
 8005f62:	f04f 0900 	mov.w	r9, #0
 8005f66:	961b      	str	r6, [sp, #108]	; 0x6c
 8005f68:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005f6a:	781a      	ldrb	r2, [r3, #0]
 8005f6c:	2a2b      	cmp	r2, #43	; 0x2b
 8005f6e:	d04c      	beq.n	800600a <_strtod_l+0xca>
 8005f70:	d83a      	bhi.n	8005fe8 <_strtod_l+0xa8>
 8005f72:	2a0d      	cmp	r2, #13
 8005f74:	d833      	bhi.n	8005fde <_strtod_l+0x9e>
 8005f76:	2a08      	cmp	r2, #8
 8005f78:	d833      	bhi.n	8005fe2 <_strtod_l+0xa2>
 8005f7a:	2a00      	cmp	r2, #0
 8005f7c:	d03d      	beq.n	8005ffa <_strtod_l+0xba>
 8005f7e:	2300      	movs	r3, #0
 8005f80:	930c      	str	r3, [sp, #48]	; 0x30
 8005f82:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005f84:	782b      	ldrb	r3, [r5, #0]
 8005f86:	2b30      	cmp	r3, #48	; 0x30
 8005f88:	f040 80af 	bne.w	80060ea <_strtod_l+0x1aa>
 8005f8c:	786b      	ldrb	r3, [r5, #1]
 8005f8e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005f92:	2b58      	cmp	r3, #88	; 0x58
 8005f94:	d16c      	bne.n	8006070 <_strtod_l+0x130>
 8005f96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005f98:	4650      	mov	r0, sl
 8005f9a:	9301      	str	r3, [sp, #4]
 8005f9c:	ab1c      	add	r3, sp, #112	; 0x70
 8005f9e:	9300      	str	r3, [sp, #0]
 8005fa0:	4a8d      	ldr	r2, [pc, #564]	; (80061d8 <_strtod_l+0x298>)
 8005fa2:	f8cd b008 	str.w	fp, [sp, #8]
 8005fa6:	ab1d      	add	r3, sp, #116	; 0x74
 8005fa8:	a91b      	add	r1, sp, #108	; 0x6c
 8005faa:	f000 ff69 	bl	8006e80 <__gethex>
 8005fae:	f010 0607 	ands.w	r6, r0, #7
 8005fb2:	4604      	mov	r4, r0
 8005fb4:	d005      	beq.n	8005fc2 <_strtod_l+0x82>
 8005fb6:	2e06      	cmp	r6, #6
 8005fb8:	d129      	bne.n	800600e <_strtod_l+0xce>
 8005fba:	2300      	movs	r3, #0
 8005fbc:	3501      	adds	r5, #1
 8005fbe:	951b      	str	r5, [sp, #108]	; 0x6c
 8005fc0:	930c      	str	r3, [sp, #48]	; 0x30
 8005fc2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	f040 8596 	bne.w	8006af6 <_strtod_l+0xbb6>
 8005fca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fcc:	b1d3      	cbz	r3, 8006004 <_strtod_l+0xc4>
 8005fce:	4642      	mov	r2, r8
 8005fd0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005fd4:	4610      	mov	r0, r2
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	b021      	add	sp, #132	; 0x84
 8005fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fde:	2a20      	cmp	r2, #32
 8005fe0:	d1cd      	bne.n	8005f7e <_strtod_l+0x3e>
 8005fe2:	3301      	adds	r3, #1
 8005fe4:	931b      	str	r3, [sp, #108]	; 0x6c
 8005fe6:	e7bf      	b.n	8005f68 <_strtod_l+0x28>
 8005fe8:	2a2d      	cmp	r2, #45	; 0x2d
 8005fea:	d1c8      	bne.n	8005f7e <_strtod_l+0x3e>
 8005fec:	2201      	movs	r2, #1
 8005fee:	920c      	str	r2, [sp, #48]	; 0x30
 8005ff0:	1c5a      	adds	r2, r3, #1
 8005ff2:	921b      	str	r2, [sp, #108]	; 0x6c
 8005ff4:	785b      	ldrb	r3, [r3, #1]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d1c3      	bne.n	8005f82 <_strtod_l+0x42>
 8005ffa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005ffc:	961b      	str	r6, [sp, #108]	; 0x6c
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	f040 8577 	bne.w	8006af2 <_strtod_l+0xbb2>
 8006004:	4642      	mov	r2, r8
 8006006:	464b      	mov	r3, r9
 8006008:	e7e4      	b.n	8005fd4 <_strtod_l+0x94>
 800600a:	2200      	movs	r2, #0
 800600c:	e7ef      	b.n	8005fee <_strtod_l+0xae>
 800600e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006010:	b13a      	cbz	r2, 8006022 <_strtod_l+0xe2>
 8006012:	2135      	movs	r1, #53	; 0x35
 8006014:	a81e      	add	r0, sp, #120	; 0x78
 8006016:	f001 feed 	bl	8007df4 <__copybits>
 800601a:	4650      	mov	r0, sl
 800601c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800601e:	f001 fa99 	bl	8007554 <_Bfree>
 8006022:	3e01      	subs	r6, #1
 8006024:	2e05      	cmp	r6, #5
 8006026:	d807      	bhi.n	8006038 <_strtod_l+0xf8>
 8006028:	e8df f006 	tbb	[pc, r6]
 800602c:	1d180b0e 	.word	0x1d180b0e
 8006030:	030e      	.short	0x030e
 8006032:	f04f 0900 	mov.w	r9, #0
 8006036:	46c8      	mov	r8, r9
 8006038:	0721      	lsls	r1, r4, #28
 800603a:	d5c2      	bpl.n	8005fc2 <_strtod_l+0x82>
 800603c:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8006040:	e7bf      	b.n	8005fc2 <_strtod_l+0x82>
 8006042:	e9dd 891e 	ldrd	r8, r9, [sp, #120]	; 0x78
 8006046:	e7f7      	b.n	8006038 <_strtod_l+0xf8>
 8006048:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800604a:	e9dd 831e 	ldrd	r8, r3, [sp, #120]	; 0x78
 800604e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006052:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006056:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800605a:	e7ed      	b.n	8006038 <_strtod_l+0xf8>
 800605c:	f04f 0800 	mov.w	r8, #0
 8006060:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80061dc <_strtod_l+0x29c>
 8006064:	e7e8      	b.n	8006038 <_strtod_l+0xf8>
 8006066:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800606a:	f04f 38ff 	mov.w	r8, #4294967295
 800606e:	e7e3      	b.n	8006038 <_strtod_l+0xf8>
 8006070:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006072:	1c5a      	adds	r2, r3, #1
 8006074:	921b      	str	r2, [sp, #108]	; 0x6c
 8006076:	785b      	ldrb	r3, [r3, #1]
 8006078:	2b30      	cmp	r3, #48	; 0x30
 800607a:	d0f9      	beq.n	8006070 <_strtod_l+0x130>
 800607c:	2b00      	cmp	r3, #0
 800607e:	d0a0      	beq.n	8005fc2 <_strtod_l+0x82>
 8006080:	2301      	movs	r3, #1
 8006082:	9307      	str	r3, [sp, #28]
 8006084:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006086:	220a      	movs	r2, #10
 8006088:	9308      	str	r3, [sp, #32]
 800608a:	2300      	movs	r3, #0
 800608c:	469b      	mov	fp, r3
 800608e:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8006092:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006094:	7805      	ldrb	r5, [r0, #0]
 8006096:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800609a:	b2d9      	uxtb	r1, r3
 800609c:	2909      	cmp	r1, #9
 800609e:	d926      	bls.n	80060ee <_strtod_l+0x1ae>
 80060a0:	4622      	mov	r2, r4
 80060a2:	4639      	mov	r1, r7
 80060a4:	f001 ff06 	bl	8007eb4 <strncmp>
 80060a8:	2800      	cmp	r0, #0
 80060aa:	d032      	beq.n	8006112 <_strtod_l+0x1d2>
 80060ac:	2000      	movs	r0, #0
 80060ae:	462b      	mov	r3, r5
 80060b0:	465c      	mov	r4, fp
 80060b2:	4602      	mov	r2, r0
 80060b4:	9004      	str	r0, [sp, #16]
 80060b6:	2b65      	cmp	r3, #101	; 0x65
 80060b8:	d001      	beq.n	80060be <_strtod_l+0x17e>
 80060ba:	2b45      	cmp	r3, #69	; 0x45
 80060bc:	d113      	bne.n	80060e6 <_strtod_l+0x1a6>
 80060be:	b91c      	cbnz	r4, 80060c8 <_strtod_l+0x188>
 80060c0:	9b07      	ldr	r3, [sp, #28]
 80060c2:	4303      	orrs	r3, r0
 80060c4:	d099      	beq.n	8005ffa <_strtod_l+0xba>
 80060c6:	2400      	movs	r4, #0
 80060c8:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 80060ca:	1c73      	adds	r3, r6, #1
 80060cc:	931b      	str	r3, [sp, #108]	; 0x6c
 80060ce:	7873      	ldrb	r3, [r6, #1]
 80060d0:	2b2b      	cmp	r3, #43	; 0x2b
 80060d2:	d078      	beq.n	80061c6 <_strtod_l+0x286>
 80060d4:	2b2d      	cmp	r3, #45	; 0x2d
 80060d6:	d07b      	beq.n	80061d0 <_strtod_l+0x290>
 80060d8:	2700      	movs	r7, #0
 80060da:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80060de:	2909      	cmp	r1, #9
 80060e0:	f240 8082 	bls.w	80061e8 <_strtod_l+0x2a8>
 80060e4:	961b      	str	r6, [sp, #108]	; 0x6c
 80060e6:	2500      	movs	r5, #0
 80060e8:	e09e      	b.n	8006228 <_strtod_l+0x2e8>
 80060ea:	2300      	movs	r3, #0
 80060ec:	e7c9      	b.n	8006082 <_strtod_l+0x142>
 80060ee:	f1bb 0f08 	cmp.w	fp, #8
 80060f2:	bfd5      	itete	le
 80060f4:	9906      	ldrle	r1, [sp, #24]
 80060f6:	9905      	ldrgt	r1, [sp, #20]
 80060f8:	fb02 3301 	mlale	r3, r2, r1, r3
 80060fc:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006100:	f100 0001 	add.w	r0, r0, #1
 8006104:	bfd4      	ite	le
 8006106:	9306      	strle	r3, [sp, #24]
 8006108:	9305      	strgt	r3, [sp, #20]
 800610a:	f10b 0b01 	add.w	fp, fp, #1
 800610e:	901b      	str	r0, [sp, #108]	; 0x6c
 8006110:	e7bf      	b.n	8006092 <_strtod_l+0x152>
 8006112:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006114:	191a      	adds	r2, r3, r4
 8006116:	921b      	str	r2, [sp, #108]	; 0x6c
 8006118:	5d1b      	ldrb	r3, [r3, r4]
 800611a:	f1bb 0f00 	cmp.w	fp, #0
 800611e:	d036      	beq.n	800618e <_strtod_l+0x24e>
 8006120:	465c      	mov	r4, fp
 8006122:	9004      	str	r0, [sp, #16]
 8006124:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006128:	2a09      	cmp	r2, #9
 800612a:	d912      	bls.n	8006152 <_strtod_l+0x212>
 800612c:	2201      	movs	r2, #1
 800612e:	e7c2      	b.n	80060b6 <_strtod_l+0x176>
 8006130:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006132:	3001      	adds	r0, #1
 8006134:	1c5a      	adds	r2, r3, #1
 8006136:	921b      	str	r2, [sp, #108]	; 0x6c
 8006138:	785b      	ldrb	r3, [r3, #1]
 800613a:	2b30      	cmp	r3, #48	; 0x30
 800613c:	d0f8      	beq.n	8006130 <_strtod_l+0x1f0>
 800613e:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006142:	2a08      	cmp	r2, #8
 8006144:	f200 84dc 	bhi.w	8006b00 <_strtod_l+0xbc0>
 8006148:	9004      	str	r0, [sp, #16]
 800614a:	2000      	movs	r0, #0
 800614c:	4604      	mov	r4, r0
 800614e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006150:	9208      	str	r2, [sp, #32]
 8006152:	3b30      	subs	r3, #48	; 0x30
 8006154:	f100 0201 	add.w	r2, r0, #1
 8006158:	d013      	beq.n	8006182 <_strtod_l+0x242>
 800615a:	9904      	ldr	r1, [sp, #16]
 800615c:	1905      	adds	r5, r0, r4
 800615e:	4411      	add	r1, r2
 8006160:	9104      	str	r1, [sp, #16]
 8006162:	4622      	mov	r2, r4
 8006164:	210a      	movs	r1, #10
 8006166:	42aa      	cmp	r2, r5
 8006168:	d113      	bne.n	8006192 <_strtod_l+0x252>
 800616a:	1822      	adds	r2, r4, r0
 800616c:	2a08      	cmp	r2, #8
 800616e:	f104 0401 	add.w	r4, r4, #1
 8006172:	4404      	add	r4, r0
 8006174:	dc1b      	bgt.n	80061ae <_strtod_l+0x26e>
 8006176:	220a      	movs	r2, #10
 8006178:	9906      	ldr	r1, [sp, #24]
 800617a:	fb02 3301 	mla	r3, r2, r1, r3
 800617e:	9306      	str	r3, [sp, #24]
 8006180:	2200      	movs	r2, #0
 8006182:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006184:	4610      	mov	r0, r2
 8006186:	1c59      	adds	r1, r3, #1
 8006188:	911b      	str	r1, [sp, #108]	; 0x6c
 800618a:	785b      	ldrb	r3, [r3, #1]
 800618c:	e7ca      	b.n	8006124 <_strtod_l+0x1e4>
 800618e:	4658      	mov	r0, fp
 8006190:	e7d3      	b.n	800613a <_strtod_l+0x1fa>
 8006192:	2a08      	cmp	r2, #8
 8006194:	dc04      	bgt.n	80061a0 <_strtod_l+0x260>
 8006196:	9f06      	ldr	r7, [sp, #24]
 8006198:	434f      	muls	r7, r1
 800619a:	9706      	str	r7, [sp, #24]
 800619c:	3201      	adds	r2, #1
 800619e:	e7e2      	b.n	8006166 <_strtod_l+0x226>
 80061a0:	1c57      	adds	r7, r2, #1
 80061a2:	2f10      	cmp	r7, #16
 80061a4:	bfde      	ittt	le
 80061a6:	9f05      	ldrle	r7, [sp, #20]
 80061a8:	434f      	mulle	r7, r1
 80061aa:	9705      	strle	r7, [sp, #20]
 80061ac:	e7f6      	b.n	800619c <_strtod_l+0x25c>
 80061ae:	2c10      	cmp	r4, #16
 80061b0:	bfdf      	itttt	le
 80061b2:	220a      	movle	r2, #10
 80061b4:	9905      	ldrle	r1, [sp, #20]
 80061b6:	fb02 3301 	mlale	r3, r2, r1, r3
 80061ba:	9305      	strle	r3, [sp, #20]
 80061bc:	e7e0      	b.n	8006180 <_strtod_l+0x240>
 80061be:	2300      	movs	r3, #0
 80061c0:	2201      	movs	r2, #1
 80061c2:	9304      	str	r3, [sp, #16]
 80061c4:	e77c      	b.n	80060c0 <_strtod_l+0x180>
 80061c6:	2700      	movs	r7, #0
 80061c8:	1cb3      	adds	r3, r6, #2
 80061ca:	931b      	str	r3, [sp, #108]	; 0x6c
 80061cc:	78b3      	ldrb	r3, [r6, #2]
 80061ce:	e784      	b.n	80060da <_strtod_l+0x19a>
 80061d0:	2701      	movs	r7, #1
 80061d2:	e7f9      	b.n	80061c8 <_strtod_l+0x288>
 80061d4:	08009b5c 	.word	0x08009b5c
 80061d8:	08009a90 	.word	0x08009a90
 80061dc:	7ff00000 	.word	0x7ff00000
 80061e0:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80061e2:	1c59      	adds	r1, r3, #1
 80061e4:	911b      	str	r1, [sp, #108]	; 0x6c
 80061e6:	785b      	ldrb	r3, [r3, #1]
 80061e8:	2b30      	cmp	r3, #48	; 0x30
 80061ea:	d0f9      	beq.n	80061e0 <_strtod_l+0x2a0>
 80061ec:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80061f0:	2908      	cmp	r1, #8
 80061f2:	f63f af78 	bhi.w	80060e6 <_strtod_l+0x1a6>
 80061f6:	f04f 0e0a 	mov.w	lr, #10
 80061fa:	f1a3 0c30 	sub.w	ip, r3, #48	; 0x30
 80061fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006200:	9309      	str	r3, [sp, #36]	; 0x24
 8006202:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006204:	1c59      	adds	r1, r3, #1
 8006206:	911b      	str	r1, [sp, #108]	; 0x6c
 8006208:	785b      	ldrb	r3, [r3, #1]
 800620a:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
 800620e:	2d09      	cmp	r5, #9
 8006210:	d935      	bls.n	800627e <_strtod_l+0x33e>
 8006212:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006214:	1b49      	subs	r1, r1, r5
 8006216:	2908      	cmp	r1, #8
 8006218:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800621c:	dc02      	bgt.n	8006224 <_strtod_l+0x2e4>
 800621e:	4565      	cmp	r5, ip
 8006220:	bfa8      	it	ge
 8006222:	4665      	movge	r5, ip
 8006224:	b107      	cbz	r7, 8006228 <_strtod_l+0x2e8>
 8006226:	426d      	negs	r5, r5
 8006228:	2c00      	cmp	r4, #0
 800622a:	d14c      	bne.n	80062c6 <_strtod_l+0x386>
 800622c:	9907      	ldr	r1, [sp, #28]
 800622e:	4301      	orrs	r1, r0
 8006230:	f47f aec7 	bne.w	8005fc2 <_strtod_l+0x82>
 8006234:	2a00      	cmp	r2, #0
 8006236:	f47f aee0 	bne.w	8005ffa <_strtod_l+0xba>
 800623a:	2b69      	cmp	r3, #105	; 0x69
 800623c:	d026      	beq.n	800628c <_strtod_l+0x34c>
 800623e:	dc23      	bgt.n	8006288 <_strtod_l+0x348>
 8006240:	2b49      	cmp	r3, #73	; 0x49
 8006242:	d023      	beq.n	800628c <_strtod_l+0x34c>
 8006244:	2b4e      	cmp	r3, #78	; 0x4e
 8006246:	f47f aed8 	bne.w	8005ffa <_strtod_l+0xba>
 800624a:	499c      	ldr	r1, [pc, #624]	; (80064bc <_strtod_l+0x57c>)
 800624c:	a81b      	add	r0, sp, #108	; 0x6c
 800624e:	f001 f865 	bl	800731c <__match>
 8006252:	2800      	cmp	r0, #0
 8006254:	f43f aed1 	beq.w	8005ffa <_strtod_l+0xba>
 8006258:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	2b28      	cmp	r3, #40	; 0x28
 800625e:	d12c      	bne.n	80062ba <_strtod_l+0x37a>
 8006260:	4997      	ldr	r1, [pc, #604]	; (80064c0 <_strtod_l+0x580>)
 8006262:	aa1e      	add	r2, sp, #120	; 0x78
 8006264:	a81b      	add	r0, sp, #108	; 0x6c
 8006266:	f001 f86d 	bl	8007344 <__hexnan>
 800626a:	2805      	cmp	r0, #5
 800626c:	d125      	bne.n	80062ba <_strtod_l+0x37a>
 800626e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006270:	f8dd 8078 	ldr.w	r8, [sp, #120]	; 0x78
 8006274:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8006278:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800627c:	e6a1      	b.n	8005fc2 <_strtod_l+0x82>
 800627e:	fb0e 3c0c 	mla	ip, lr, ip, r3
 8006282:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8006286:	e7bc      	b.n	8006202 <_strtod_l+0x2c2>
 8006288:	2b6e      	cmp	r3, #110	; 0x6e
 800628a:	e7dc      	b.n	8006246 <_strtod_l+0x306>
 800628c:	498d      	ldr	r1, [pc, #564]	; (80064c4 <_strtod_l+0x584>)
 800628e:	a81b      	add	r0, sp, #108	; 0x6c
 8006290:	f001 f844 	bl	800731c <__match>
 8006294:	2800      	cmp	r0, #0
 8006296:	f43f aeb0 	beq.w	8005ffa <_strtod_l+0xba>
 800629a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800629c:	498a      	ldr	r1, [pc, #552]	; (80064c8 <_strtod_l+0x588>)
 800629e:	3b01      	subs	r3, #1
 80062a0:	a81b      	add	r0, sp, #108	; 0x6c
 80062a2:	931b      	str	r3, [sp, #108]	; 0x6c
 80062a4:	f001 f83a 	bl	800731c <__match>
 80062a8:	b910      	cbnz	r0, 80062b0 <_strtod_l+0x370>
 80062aa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80062ac:	3301      	adds	r3, #1
 80062ae:	931b      	str	r3, [sp, #108]	; 0x6c
 80062b0:	f04f 0800 	mov.w	r8, #0
 80062b4:	f8df 9220 	ldr.w	r9, [pc, #544]	; 80064d8 <_strtod_l+0x598>
 80062b8:	e683      	b.n	8005fc2 <_strtod_l+0x82>
 80062ba:	4884      	ldr	r0, [pc, #528]	; (80064cc <_strtod_l+0x58c>)
 80062bc:	f001 fdec 	bl	8007e98 <nan>
 80062c0:	4680      	mov	r8, r0
 80062c2:	4689      	mov	r9, r1
 80062c4:	e67d      	b.n	8005fc2 <_strtod_l+0x82>
 80062c6:	9b04      	ldr	r3, [sp, #16]
 80062c8:	f1bb 0f00 	cmp.w	fp, #0
 80062cc:	bf08      	it	eq
 80062ce:	46a3      	moveq	fp, r4
 80062d0:	1aeb      	subs	r3, r5, r3
 80062d2:	2c10      	cmp	r4, #16
 80062d4:	9806      	ldr	r0, [sp, #24]
 80062d6:	4626      	mov	r6, r4
 80062d8:	9307      	str	r3, [sp, #28]
 80062da:	bfa8      	it	ge
 80062dc:	2610      	movge	r6, #16
 80062de:	f7fa f881 	bl	80003e4 <__aeabi_ui2d>
 80062e2:	2c09      	cmp	r4, #9
 80062e4:	4680      	mov	r8, r0
 80062e6:	4689      	mov	r9, r1
 80062e8:	dd13      	ble.n	8006312 <_strtod_l+0x3d2>
 80062ea:	4b79      	ldr	r3, [pc, #484]	; (80064d0 <_strtod_l+0x590>)
 80062ec:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80062f0:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80062f4:	f7fa f8f0 	bl	80004d8 <__aeabi_dmul>
 80062f8:	4680      	mov	r8, r0
 80062fa:	9805      	ldr	r0, [sp, #20]
 80062fc:	4689      	mov	r9, r1
 80062fe:	f7fa f871 	bl	80003e4 <__aeabi_ui2d>
 8006302:	4602      	mov	r2, r0
 8006304:	460b      	mov	r3, r1
 8006306:	4640      	mov	r0, r8
 8006308:	4649      	mov	r1, r9
 800630a:	f7f9 ff2f 	bl	800016c <__adddf3>
 800630e:	4680      	mov	r8, r0
 8006310:	4689      	mov	r9, r1
 8006312:	2c0f      	cmp	r4, #15
 8006314:	dc36      	bgt.n	8006384 <_strtod_l+0x444>
 8006316:	9b07      	ldr	r3, [sp, #28]
 8006318:	2b00      	cmp	r3, #0
 800631a:	f43f ae52 	beq.w	8005fc2 <_strtod_l+0x82>
 800631e:	dd22      	ble.n	8006366 <_strtod_l+0x426>
 8006320:	2b16      	cmp	r3, #22
 8006322:	dc09      	bgt.n	8006338 <_strtod_l+0x3f8>
 8006324:	4c6a      	ldr	r4, [pc, #424]	; (80064d0 <_strtod_l+0x590>)
 8006326:	4642      	mov	r2, r8
 8006328:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 800632c:	464b      	mov	r3, r9
 800632e:	e9d4 0100 	ldrd	r0, r1, [r4]
 8006332:	f7fa f8d1 	bl	80004d8 <__aeabi_dmul>
 8006336:	e7c3      	b.n	80062c0 <_strtod_l+0x380>
 8006338:	9a07      	ldr	r2, [sp, #28]
 800633a:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800633e:	4293      	cmp	r3, r2
 8006340:	db20      	blt.n	8006384 <_strtod_l+0x444>
 8006342:	4d63      	ldr	r5, [pc, #396]	; (80064d0 <_strtod_l+0x590>)
 8006344:	f1c4 040f 	rsb	r4, r4, #15
 8006348:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800634c:	4642      	mov	r2, r8
 800634e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006352:	464b      	mov	r3, r9
 8006354:	f7fa f8c0 	bl	80004d8 <__aeabi_dmul>
 8006358:	9b07      	ldr	r3, [sp, #28]
 800635a:	1b1c      	subs	r4, r3, r4
 800635c:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8006360:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006364:	e7e5      	b.n	8006332 <_strtod_l+0x3f2>
 8006366:	9b07      	ldr	r3, [sp, #28]
 8006368:	3316      	adds	r3, #22
 800636a:	db0b      	blt.n	8006384 <_strtod_l+0x444>
 800636c:	9b04      	ldr	r3, [sp, #16]
 800636e:	4a58      	ldr	r2, [pc, #352]	; (80064d0 <_strtod_l+0x590>)
 8006370:	1b5d      	subs	r5, r3, r5
 8006372:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8006376:	4640      	mov	r0, r8
 8006378:	e9d5 2300 	ldrd	r2, r3, [r5]
 800637c:	4649      	mov	r1, r9
 800637e:	f7fa f9d5 	bl	800072c <__aeabi_ddiv>
 8006382:	e79d      	b.n	80062c0 <_strtod_l+0x380>
 8006384:	9b07      	ldr	r3, [sp, #28]
 8006386:	1ba6      	subs	r6, r4, r6
 8006388:	441e      	add	r6, r3
 800638a:	2e00      	cmp	r6, #0
 800638c:	dd71      	ble.n	8006472 <_strtod_l+0x532>
 800638e:	f016 030f 	ands.w	r3, r6, #15
 8006392:	d00a      	beq.n	80063aa <_strtod_l+0x46a>
 8006394:	494e      	ldr	r1, [pc, #312]	; (80064d0 <_strtod_l+0x590>)
 8006396:	4642      	mov	r2, r8
 8006398:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800639c:	e9d1 0100 	ldrd	r0, r1, [r1]
 80063a0:	464b      	mov	r3, r9
 80063a2:	f7fa f899 	bl	80004d8 <__aeabi_dmul>
 80063a6:	4680      	mov	r8, r0
 80063a8:	4689      	mov	r9, r1
 80063aa:	f036 060f 	bics.w	r6, r6, #15
 80063ae:	d050      	beq.n	8006452 <_strtod_l+0x512>
 80063b0:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 80063b4:	dd27      	ble.n	8006406 <_strtod_l+0x4c6>
 80063b6:	f04f 0b00 	mov.w	fp, #0
 80063ba:	f8cd b010 	str.w	fp, [sp, #16]
 80063be:	f8cd b020 	str.w	fp, [sp, #32]
 80063c2:	f8cd b018 	str.w	fp, [sp, #24]
 80063c6:	2322      	movs	r3, #34	; 0x22
 80063c8:	f04f 0800 	mov.w	r8, #0
 80063cc:	f8df 9108 	ldr.w	r9, [pc, #264]	; 80064d8 <_strtod_l+0x598>
 80063d0:	f8ca 3000 	str.w	r3, [sl]
 80063d4:	9b08      	ldr	r3, [sp, #32]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	f43f adf3 	beq.w	8005fc2 <_strtod_l+0x82>
 80063dc:	4650      	mov	r0, sl
 80063de:	991c      	ldr	r1, [sp, #112]	; 0x70
 80063e0:	f001 f8b8 	bl	8007554 <_Bfree>
 80063e4:	4650      	mov	r0, sl
 80063e6:	9906      	ldr	r1, [sp, #24]
 80063e8:	f001 f8b4 	bl	8007554 <_Bfree>
 80063ec:	4650      	mov	r0, sl
 80063ee:	9904      	ldr	r1, [sp, #16]
 80063f0:	f001 f8b0 	bl	8007554 <_Bfree>
 80063f4:	4650      	mov	r0, sl
 80063f6:	9908      	ldr	r1, [sp, #32]
 80063f8:	f001 f8ac 	bl	8007554 <_Bfree>
 80063fc:	4659      	mov	r1, fp
 80063fe:	4650      	mov	r0, sl
 8006400:	f001 f8a8 	bl	8007554 <_Bfree>
 8006404:	e5dd      	b.n	8005fc2 <_strtod_l+0x82>
 8006406:	2300      	movs	r3, #0
 8006408:	4640      	mov	r0, r8
 800640a:	4649      	mov	r1, r9
 800640c:	461f      	mov	r7, r3
 800640e:	1136      	asrs	r6, r6, #4
 8006410:	2e01      	cmp	r6, #1
 8006412:	dc21      	bgt.n	8006458 <_strtod_l+0x518>
 8006414:	b10b      	cbz	r3, 800641a <_strtod_l+0x4da>
 8006416:	4680      	mov	r8, r0
 8006418:	4689      	mov	r9, r1
 800641a:	4b2e      	ldr	r3, [pc, #184]	; (80064d4 <_strtod_l+0x594>)
 800641c:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8006420:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006424:	4642      	mov	r2, r8
 8006426:	e9d7 0100 	ldrd	r0, r1, [r7]
 800642a:	464b      	mov	r3, r9
 800642c:	f7fa f854 	bl	80004d8 <__aeabi_dmul>
 8006430:	4b29      	ldr	r3, [pc, #164]	; (80064d8 <_strtod_l+0x598>)
 8006432:	460a      	mov	r2, r1
 8006434:	400b      	ands	r3, r1
 8006436:	4929      	ldr	r1, [pc, #164]	; (80064dc <_strtod_l+0x59c>)
 8006438:	4680      	mov	r8, r0
 800643a:	428b      	cmp	r3, r1
 800643c:	d8bb      	bhi.n	80063b6 <_strtod_l+0x476>
 800643e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006442:	428b      	cmp	r3, r1
 8006444:	bf86      	itte	hi
 8006446:	f04f 38ff 	movhi.w	r8, #4294967295
 800644a:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 80064e0 <_strtod_l+0x5a0>
 800644e:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 8006452:	2300      	movs	r3, #0
 8006454:	9305      	str	r3, [sp, #20]
 8006456:	e07e      	b.n	8006556 <_strtod_l+0x616>
 8006458:	07f2      	lsls	r2, r6, #31
 800645a:	d507      	bpl.n	800646c <_strtod_l+0x52c>
 800645c:	4b1d      	ldr	r3, [pc, #116]	; (80064d4 <_strtod_l+0x594>)
 800645e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006466:	f7fa f837 	bl	80004d8 <__aeabi_dmul>
 800646a:	2301      	movs	r3, #1
 800646c:	3701      	adds	r7, #1
 800646e:	1076      	asrs	r6, r6, #1
 8006470:	e7ce      	b.n	8006410 <_strtod_l+0x4d0>
 8006472:	d0ee      	beq.n	8006452 <_strtod_l+0x512>
 8006474:	4276      	negs	r6, r6
 8006476:	f016 020f 	ands.w	r2, r6, #15
 800647a:	d00a      	beq.n	8006492 <_strtod_l+0x552>
 800647c:	4b14      	ldr	r3, [pc, #80]	; (80064d0 <_strtod_l+0x590>)
 800647e:	4640      	mov	r0, r8
 8006480:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006484:	4649      	mov	r1, r9
 8006486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800648a:	f7fa f94f 	bl	800072c <__aeabi_ddiv>
 800648e:	4680      	mov	r8, r0
 8006490:	4689      	mov	r9, r1
 8006492:	1136      	asrs	r6, r6, #4
 8006494:	d0dd      	beq.n	8006452 <_strtod_l+0x512>
 8006496:	2e1f      	cmp	r6, #31
 8006498:	dd24      	ble.n	80064e4 <_strtod_l+0x5a4>
 800649a:	f04f 0b00 	mov.w	fp, #0
 800649e:	f8cd b010 	str.w	fp, [sp, #16]
 80064a2:	f8cd b020 	str.w	fp, [sp, #32]
 80064a6:	f8cd b018 	str.w	fp, [sp, #24]
 80064aa:	2322      	movs	r3, #34	; 0x22
 80064ac:	f04f 0800 	mov.w	r8, #0
 80064b0:	f04f 0900 	mov.w	r9, #0
 80064b4:	f8ca 3000 	str.w	r3, [sl]
 80064b8:	e78c      	b.n	80063d4 <_strtod_l+0x494>
 80064ba:	bf00      	nop
 80064bc:	08009a8b 	.word	0x08009a8b
 80064c0:	08009aa4 	.word	0x08009aa4
 80064c4:	08009a88 	.word	0x08009a88
 80064c8:	08009e24 	.word	0x08009e24
 80064cc:	08009d1f 	.word	0x08009d1f
 80064d0:	08009c10 	.word	0x08009c10
 80064d4:	08009be8 	.word	0x08009be8
 80064d8:	7ff00000 	.word	0x7ff00000
 80064dc:	7ca00000 	.word	0x7ca00000
 80064e0:	7fefffff 	.word	0x7fefffff
 80064e4:	f016 0310 	ands.w	r3, r6, #16
 80064e8:	bf18      	it	ne
 80064ea:	236a      	movne	r3, #106	; 0x6a
 80064ec:	4640      	mov	r0, r8
 80064ee:	9305      	str	r3, [sp, #20]
 80064f0:	4649      	mov	r1, r9
 80064f2:	2300      	movs	r3, #0
 80064f4:	4fb2      	ldr	r7, [pc, #712]	; (80067c0 <_strtod_l+0x880>)
 80064f6:	07f2      	lsls	r2, r6, #31
 80064f8:	d504      	bpl.n	8006504 <_strtod_l+0x5c4>
 80064fa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064fe:	f7f9 ffeb 	bl	80004d8 <__aeabi_dmul>
 8006502:	2301      	movs	r3, #1
 8006504:	1076      	asrs	r6, r6, #1
 8006506:	f107 0708 	add.w	r7, r7, #8
 800650a:	d1f4      	bne.n	80064f6 <_strtod_l+0x5b6>
 800650c:	b10b      	cbz	r3, 8006512 <_strtod_l+0x5d2>
 800650e:	4680      	mov	r8, r0
 8006510:	4689      	mov	r9, r1
 8006512:	9b05      	ldr	r3, [sp, #20]
 8006514:	b1bb      	cbz	r3, 8006546 <_strtod_l+0x606>
 8006516:	f3c9 530a 	ubfx	r3, r9, #20, #11
 800651a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800651e:	2b00      	cmp	r3, #0
 8006520:	4649      	mov	r1, r9
 8006522:	dd10      	ble.n	8006546 <_strtod_l+0x606>
 8006524:	2b1f      	cmp	r3, #31
 8006526:	f340 812b 	ble.w	8006780 <_strtod_l+0x840>
 800652a:	2b34      	cmp	r3, #52	; 0x34
 800652c:	bfd8      	it	le
 800652e:	f04f 32ff 	movle.w	r2, #4294967295
 8006532:	f04f 0800 	mov.w	r8, #0
 8006536:	bfcf      	iteee	gt
 8006538:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800653c:	3b20      	suble	r3, #32
 800653e:	fa02 f303 	lslle.w	r3, r2, r3
 8006542:	ea03 0901 	andle.w	r9, r3, r1
 8006546:	2200      	movs	r2, #0
 8006548:	2300      	movs	r3, #0
 800654a:	4640      	mov	r0, r8
 800654c:	4649      	mov	r1, r9
 800654e:	f7fa fa2b 	bl	80009a8 <__aeabi_dcmpeq>
 8006552:	2800      	cmp	r0, #0
 8006554:	d1a1      	bne.n	800649a <_strtod_l+0x55a>
 8006556:	9b06      	ldr	r3, [sp, #24]
 8006558:	465a      	mov	r2, fp
 800655a:	9300      	str	r3, [sp, #0]
 800655c:	4650      	mov	r0, sl
 800655e:	4623      	mov	r3, r4
 8006560:	9908      	ldr	r1, [sp, #32]
 8006562:	f001 f863 	bl	800762c <__s2b>
 8006566:	9008      	str	r0, [sp, #32]
 8006568:	2800      	cmp	r0, #0
 800656a:	f43f af24 	beq.w	80063b6 <_strtod_l+0x476>
 800656e:	9b04      	ldr	r3, [sp, #16]
 8006570:	f04f 0b00 	mov.w	fp, #0
 8006574:	1b5d      	subs	r5, r3, r5
 8006576:	9b07      	ldr	r3, [sp, #28]
 8006578:	f8cd b010 	str.w	fp, [sp, #16]
 800657c:	2b00      	cmp	r3, #0
 800657e:	bfb4      	ite	lt
 8006580:	462b      	movlt	r3, r5
 8006582:	2300      	movge	r3, #0
 8006584:	930e      	str	r3, [sp, #56]	; 0x38
 8006586:	9b07      	ldr	r3, [sp, #28]
 8006588:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800658c:	9316      	str	r3, [sp, #88]	; 0x58
 800658e:	9b08      	ldr	r3, [sp, #32]
 8006590:	4650      	mov	r0, sl
 8006592:	6859      	ldr	r1, [r3, #4]
 8006594:	f000 ff9e 	bl	80074d4 <_Balloc>
 8006598:	9006      	str	r0, [sp, #24]
 800659a:	2800      	cmp	r0, #0
 800659c:	f43f af13 	beq.w	80063c6 <_strtod_l+0x486>
 80065a0:	9b08      	ldr	r3, [sp, #32]
 80065a2:	300c      	adds	r0, #12
 80065a4:	691a      	ldr	r2, [r3, #16]
 80065a6:	f103 010c 	add.w	r1, r3, #12
 80065aa:	3202      	adds	r2, #2
 80065ac:	0092      	lsls	r2, r2, #2
 80065ae:	f000 ff77 	bl	80074a0 <memcpy>
 80065b2:	ab1e      	add	r3, sp, #120	; 0x78
 80065b4:	9301      	str	r3, [sp, #4]
 80065b6:	ab1d      	add	r3, sp, #116	; 0x74
 80065b8:	9300      	str	r3, [sp, #0]
 80065ba:	4642      	mov	r2, r8
 80065bc:	464b      	mov	r3, r9
 80065be:	4650      	mov	r0, sl
 80065c0:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 80065c4:	f001 fb70 	bl	8007ca8 <__d2b>
 80065c8:	901c      	str	r0, [sp, #112]	; 0x70
 80065ca:	2800      	cmp	r0, #0
 80065cc:	f43f aefb 	beq.w	80063c6 <_strtod_l+0x486>
 80065d0:	2101      	movs	r1, #1
 80065d2:	4650      	mov	r0, sl
 80065d4:	f001 f8c2 	bl	800775c <__i2b>
 80065d8:	4603      	mov	r3, r0
 80065da:	9004      	str	r0, [sp, #16]
 80065dc:	2800      	cmp	r0, #0
 80065de:	f43f aef2 	beq.w	80063c6 <_strtod_l+0x486>
 80065e2:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80065e4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80065e6:	2d00      	cmp	r5, #0
 80065e8:	bfab      	itete	ge
 80065ea:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80065ec:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80065ee:	18ee      	addge	r6, r5, r3
 80065f0:	1b5c      	sublt	r4, r3, r5
 80065f2:	9b05      	ldr	r3, [sp, #20]
 80065f4:	bfa8      	it	ge
 80065f6:	9c16      	ldrge	r4, [sp, #88]	; 0x58
 80065f8:	eba5 0503 	sub.w	r5, r5, r3
 80065fc:	4415      	add	r5, r2
 80065fe:	4b71      	ldr	r3, [pc, #452]	; (80067c4 <_strtod_l+0x884>)
 8006600:	f105 35ff 	add.w	r5, r5, #4294967295
 8006604:	bfb8      	it	lt
 8006606:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8006608:	429d      	cmp	r5, r3
 800660a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800660e:	f280 80c9 	bge.w	80067a4 <_strtod_l+0x864>
 8006612:	1b5b      	subs	r3, r3, r5
 8006614:	2b1f      	cmp	r3, #31
 8006616:	f04f 0701 	mov.w	r7, #1
 800661a:	eba2 0203 	sub.w	r2, r2, r3
 800661e:	f300 80b6 	bgt.w	800678e <_strtod_l+0x84e>
 8006622:	2500      	movs	r5, #0
 8006624:	fa07 f303 	lsl.w	r3, r7, r3
 8006628:	930f      	str	r3, [sp, #60]	; 0x3c
 800662a:	18b7      	adds	r7, r6, r2
 800662c:	9b05      	ldr	r3, [sp, #20]
 800662e:	42be      	cmp	r6, r7
 8006630:	4414      	add	r4, r2
 8006632:	441c      	add	r4, r3
 8006634:	4633      	mov	r3, r6
 8006636:	bfa8      	it	ge
 8006638:	463b      	movge	r3, r7
 800663a:	42a3      	cmp	r3, r4
 800663c:	bfa8      	it	ge
 800663e:	4623      	movge	r3, r4
 8006640:	2b00      	cmp	r3, #0
 8006642:	bfc2      	ittt	gt
 8006644:	1aff      	subgt	r7, r7, r3
 8006646:	1ae4      	subgt	r4, r4, r3
 8006648:	1af6      	subgt	r6, r6, r3
 800664a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800664c:	2b00      	cmp	r3, #0
 800664e:	dd17      	ble.n	8006680 <_strtod_l+0x740>
 8006650:	461a      	mov	r2, r3
 8006652:	4650      	mov	r0, sl
 8006654:	9904      	ldr	r1, [sp, #16]
 8006656:	f001 f93b 	bl	80078d0 <__pow5mult>
 800665a:	9004      	str	r0, [sp, #16]
 800665c:	2800      	cmp	r0, #0
 800665e:	f43f aeb2 	beq.w	80063c6 <_strtod_l+0x486>
 8006662:	4601      	mov	r1, r0
 8006664:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006666:	4650      	mov	r0, sl
 8006668:	f001 f88e 	bl	8007788 <__multiply>
 800666c:	9009      	str	r0, [sp, #36]	; 0x24
 800666e:	2800      	cmp	r0, #0
 8006670:	f43f aea9 	beq.w	80063c6 <_strtod_l+0x486>
 8006674:	4650      	mov	r0, sl
 8006676:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006678:	f000 ff6c 	bl	8007554 <_Bfree>
 800667c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800667e:	931c      	str	r3, [sp, #112]	; 0x70
 8006680:	2f00      	cmp	r7, #0
 8006682:	f300 8093 	bgt.w	80067ac <_strtod_l+0x86c>
 8006686:	9b07      	ldr	r3, [sp, #28]
 8006688:	2b00      	cmp	r3, #0
 800668a:	dd08      	ble.n	800669e <_strtod_l+0x75e>
 800668c:	4650      	mov	r0, sl
 800668e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006690:	9906      	ldr	r1, [sp, #24]
 8006692:	f001 f91d 	bl	80078d0 <__pow5mult>
 8006696:	9006      	str	r0, [sp, #24]
 8006698:	2800      	cmp	r0, #0
 800669a:	f43f ae94 	beq.w	80063c6 <_strtod_l+0x486>
 800669e:	2c00      	cmp	r4, #0
 80066a0:	dd08      	ble.n	80066b4 <_strtod_l+0x774>
 80066a2:	4622      	mov	r2, r4
 80066a4:	4650      	mov	r0, sl
 80066a6:	9906      	ldr	r1, [sp, #24]
 80066a8:	f001 f96c 	bl	8007984 <__lshift>
 80066ac:	9006      	str	r0, [sp, #24]
 80066ae:	2800      	cmp	r0, #0
 80066b0:	f43f ae89 	beq.w	80063c6 <_strtod_l+0x486>
 80066b4:	2e00      	cmp	r6, #0
 80066b6:	dd08      	ble.n	80066ca <_strtod_l+0x78a>
 80066b8:	4632      	mov	r2, r6
 80066ba:	4650      	mov	r0, sl
 80066bc:	9904      	ldr	r1, [sp, #16]
 80066be:	f001 f961 	bl	8007984 <__lshift>
 80066c2:	9004      	str	r0, [sp, #16]
 80066c4:	2800      	cmp	r0, #0
 80066c6:	f43f ae7e 	beq.w	80063c6 <_strtod_l+0x486>
 80066ca:	4650      	mov	r0, sl
 80066cc:	9a06      	ldr	r2, [sp, #24]
 80066ce:	991c      	ldr	r1, [sp, #112]	; 0x70
 80066d0:	f001 f9e0 	bl	8007a94 <__mdiff>
 80066d4:	4683      	mov	fp, r0
 80066d6:	2800      	cmp	r0, #0
 80066d8:	f43f ae75 	beq.w	80063c6 <_strtod_l+0x486>
 80066dc:	2400      	movs	r4, #0
 80066de:	68c3      	ldr	r3, [r0, #12]
 80066e0:	9904      	ldr	r1, [sp, #16]
 80066e2:	60c4      	str	r4, [r0, #12]
 80066e4:	930d      	str	r3, [sp, #52]	; 0x34
 80066e6:	f001 f9b9 	bl	8007a5c <__mcmp>
 80066ea:	42a0      	cmp	r0, r4
 80066ec:	da70      	bge.n	80067d0 <_strtod_l+0x890>
 80066ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80066f0:	ea53 0308 	orrs.w	r3, r3, r8
 80066f4:	f040 8096 	bne.w	8006824 <_strtod_l+0x8e4>
 80066f8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f040 8091 	bne.w	8006824 <_strtod_l+0x8e4>
 8006702:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006706:	0d1b      	lsrs	r3, r3, #20
 8006708:	051b      	lsls	r3, r3, #20
 800670a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800670e:	f240 8089 	bls.w	8006824 <_strtod_l+0x8e4>
 8006712:	f8db 3014 	ldr.w	r3, [fp, #20]
 8006716:	b923      	cbnz	r3, 8006722 <_strtod_l+0x7e2>
 8006718:	f8db 3010 	ldr.w	r3, [fp, #16]
 800671c:	2b01      	cmp	r3, #1
 800671e:	f340 8081 	ble.w	8006824 <_strtod_l+0x8e4>
 8006722:	4659      	mov	r1, fp
 8006724:	2201      	movs	r2, #1
 8006726:	4650      	mov	r0, sl
 8006728:	f001 f92c 	bl	8007984 <__lshift>
 800672c:	9904      	ldr	r1, [sp, #16]
 800672e:	4683      	mov	fp, r0
 8006730:	f001 f994 	bl	8007a5c <__mcmp>
 8006734:	2800      	cmp	r0, #0
 8006736:	dd75      	ble.n	8006824 <_strtod_l+0x8e4>
 8006738:	9905      	ldr	r1, [sp, #20]
 800673a:	464b      	mov	r3, r9
 800673c:	4a22      	ldr	r2, [pc, #136]	; (80067c8 <_strtod_l+0x888>)
 800673e:	2900      	cmp	r1, #0
 8006740:	f000 8091 	beq.w	8006866 <_strtod_l+0x926>
 8006744:	ea02 0109 	and.w	r1, r2, r9
 8006748:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800674c:	f300 808b 	bgt.w	8006866 <_strtod_l+0x926>
 8006750:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8006754:	f77f aea9 	ble.w	80064aa <_strtod_l+0x56a>
 8006758:	2300      	movs	r3, #0
 800675a:	4a1c      	ldr	r2, [pc, #112]	; (80067cc <_strtod_l+0x88c>)
 800675c:	4640      	mov	r0, r8
 800675e:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8006762:	4649      	mov	r1, r9
 8006764:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006768:	f7f9 feb6 	bl	80004d8 <__aeabi_dmul>
 800676c:	460b      	mov	r3, r1
 800676e:	4303      	orrs	r3, r0
 8006770:	bf08      	it	eq
 8006772:	2322      	moveq	r3, #34	; 0x22
 8006774:	4680      	mov	r8, r0
 8006776:	4689      	mov	r9, r1
 8006778:	bf08      	it	eq
 800677a:	f8ca 3000 	streq.w	r3, [sl]
 800677e:	e62d      	b.n	80063dc <_strtod_l+0x49c>
 8006780:	f04f 32ff 	mov.w	r2, #4294967295
 8006784:	fa02 f303 	lsl.w	r3, r2, r3
 8006788:	ea03 0808 	and.w	r8, r3, r8
 800678c:	e6db      	b.n	8006546 <_strtod_l+0x606>
 800678e:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8006792:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 8006796:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800679a:	35e2      	adds	r5, #226	; 0xe2
 800679c:	fa07 f505 	lsl.w	r5, r7, r5
 80067a0:	970f      	str	r7, [sp, #60]	; 0x3c
 80067a2:	e742      	b.n	800662a <_strtod_l+0x6ea>
 80067a4:	2301      	movs	r3, #1
 80067a6:	2500      	movs	r5, #0
 80067a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80067aa:	e73e      	b.n	800662a <_strtod_l+0x6ea>
 80067ac:	463a      	mov	r2, r7
 80067ae:	4650      	mov	r0, sl
 80067b0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80067b2:	f001 f8e7 	bl	8007984 <__lshift>
 80067b6:	901c      	str	r0, [sp, #112]	; 0x70
 80067b8:	2800      	cmp	r0, #0
 80067ba:	f47f af64 	bne.w	8006686 <_strtod_l+0x746>
 80067be:	e602      	b.n	80063c6 <_strtod_l+0x486>
 80067c0:	08009ab8 	.word	0x08009ab8
 80067c4:	fffffc02 	.word	0xfffffc02
 80067c8:	7ff00000 	.word	0x7ff00000
 80067cc:	39500000 	.word	0x39500000
 80067d0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80067d4:	d166      	bne.n	80068a4 <_strtod_l+0x964>
 80067d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80067d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80067dc:	b35a      	cbz	r2, 8006836 <_strtod_l+0x8f6>
 80067de:	4a9c      	ldr	r2, [pc, #624]	; (8006a50 <_strtod_l+0xb10>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d12c      	bne.n	800683e <_strtod_l+0x8fe>
 80067e4:	9b05      	ldr	r3, [sp, #20]
 80067e6:	4640      	mov	r0, r8
 80067e8:	b303      	cbz	r3, 800682c <_strtod_l+0x8ec>
 80067ea:	464b      	mov	r3, r9
 80067ec:	4a99      	ldr	r2, [pc, #612]	; (8006a54 <_strtod_l+0xb14>)
 80067ee:	f04f 31ff 	mov.w	r1, #4294967295
 80067f2:	401a      	ands	r2, r3
 80067f4:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80067f8:	d81b      	bhi.n	8006832 <_strtod_l+0x8f2>
 80067fa:	0d12      	lsrs	r2, r2, #20
 80067fc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8006800:	fa01 f303 	lsl.w	r3, r1, r3
 8006804:	4298      	cmp	r0, r3
 8006806:	d11a      	bne.n	800683e <_strtod_l+0x8fe>
 8006808:	4b93      	ldr	r3, [pc, #588]	; (8006a58 <_strtod_l+0xb18>)
 800680a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800680c:	429a      	cmp	r2, r3
 800680e:	d102      	bne.n	8006816 <_strtod_l+0x8d6>
 8006810:	3001      	adds	r0, #1
 8006812:	f43f add8 	beq.w	80063c6 <_strtod_l+0x486>
 8006816:	f04f 0800 	mov.w	r8, #0
 800681a:	4b8e      	ldr	r3, [pc, #568]	; (8006a54 <_strtod_l+0xb14>)
 800681c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800681e:	401a      	ands	r2, r3
 8006820:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8006824:	9b05      	ldr	r3, [sp, #20]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d196      	bne.n	8006758 <_strtod_l+0x818>
 800682a:	e5d7      	b.n	80063dc <_strtod_l+0x49c>
 800682c:	f04f 33ff 	mov.w	r3, #4294967295
 8006830:	e7e8      	b.n	8006804 <_strtod_l+0x8c4>
 8006832:	460b      	mov	r3, r1
 8006834:	e7e6      	b.n	8006804 <_strtod_l+0x8c4>
 8006836:	ea53 0308 	orrs.w	r3, r3, r8
 800683a:	f43f af7d 	beq.w	8006738 <_strtod_l+0x7f8>
 800683e:	b1e5      	cbz	r5, 800687a <_strtod_l+0x93a>
 8006840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006842:	421d      	tst	r5, r3
 8006844:	d0ee      	beq.n	8006824 <_strtod_l+0x8e4>
 8006846:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006848:	4640      	mov	r0, r8
 800684a:	4649      	mov	r1, r9
 800684c:	9a05      	ldr	r2, [sp, #20]
 800684e:	b1c3      	cbz	r3, 8006882 <_strtod_l+0x942>
 8006850:	f7ff fb54 	bl	8005efc <sulp>
 8006854:	4602      	mov	r2, r0
 8006856:	460b      	mov	r3, r1
 8006858:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800685c:	f7f9 fc86 	bl	800016c <__adddf3>
 8006860:	4680      	mov	r8, r0
 8006862:	4689      	mov	r9, r1
 8006864:	e7de      	b.n	8006824 <_strtod_l+0x8e4>
 8006866:	4013      	ands	r3, r2
 8006868:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800686c:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006870:	f04f 38ff 	mov.w	r8, #4294967295
 8006874:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006878:	e7d4      	b.n	8006824 <_strtod_l+0x8e4>
 800687a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800687c:	ea13 0f08 	tst.w	r3, r8
 8006880:	e7e0      	b.n	8006844 <_strtod_l+0x904>
 8006882:	f7ff fb3b 	bl	8005efc <sulp>
 8006886:	4602      	mov	r2, r0
 8006888:	460b      	mov	r3, r1
 800688a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800688e:	f7f9 fc6b 	bl	8000168 <__aeabi_dsub>
 8006892:	2200      	movs	r2, #0
 8006894:	2300      	movs	r3, #0
 8006896:	4680      	mov	r8, r0
 8006898:	4689      	mov	r9, r1
 800689a:	f7fa f885 	bl	80009a8 <__aeabi_dcmpeq>
 800689e:	2800      	cmp	r0, #0
 80068a0:	d0c0      	beq.n	8006824 <_strtod_l+0x8e4>
 80068a2:	e602      	b.n	80064aa <_strtod_l+0x56a>
 80068a4:	4658      	mov	r0, fp
 80068a6:	9904      	ldr	r1, [sp, #16]
 80068a8:	f001 fa5a 	bl	8007d60 <__ratio>
 80068ac:	2200      	movs	r2, #0
 80068ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80068b2:	4606      	mov	r6, r0
 80068b4:	460f      	mov	r7, r1
 80068b6:	f7fa f88b 	bl	80009d0 <__aeabi_dcmple>
 80068ba:	2800      	cmp	r0, #0
 80068bc:	d075      	beq.n	80069aa <_strtod_l+0xa6a>
 80068be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d047      	beq.n	8006954 <_strtod_l+0xa14>
 80068c4:	2600      	movs	r6, #0
 80068c6:	4f65      	ldr	r7, [pc, #404]	; (8006a5c <_strtod_l+0xb1c>)
 80068c8:	4d64      	ldr	r5, [pc, #400]	; (8006a5c <_strtod_l+0xb1c>)
 80068ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068d0:	0d1b      	lsrs	r3, r3, #20
 80068d2:	051b      	lsls	r3, r3, #20
 80068d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80068d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80068d8:	4b61      	ldr	r3, [pc, #388]	; (8006a60 <_strtod_l+0xb20>)
 80068da:	429a      	cmp	r2, r3
 80068dc:	f040 80c8 	bne.w	8006a70 <_strtod_l+0xb30>
 80068e0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80068e4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80068e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ea:	4640      	mov	r0, r8
 80068ec:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 80068f0:	4649      	mov	r1, r9
 80068f2:	f001 f95f 	bl	8007bb4 <__ulp>
 80068f6:	4602      	mov	r2, r0
 80068f8:	460b      	mov	r3, r1
 80068fa:	4630      	mov	r0, r6
 80068fc:	4639      	mov	r1, r7
 80068fe:	f7f9 fdeb 	bl	80004d8 <__aeabi_dmul>
 8006902:	4642      	mov	r2, r8
 8006904:	464b      	mov	r3, r9
 8006906:	f7f9 fc31 	bl	800016c <__adddf3>
 800690a:	460b      	mov	r3, r1
 800690c:	4951      	ldr	r1, [pc, #324]	; (8006a54 <_strtod_l+0xb14>)
 800690e:	4a55      	ldr	r2, [pc, #340]	; (8006a64 <_strtod_l+0xb24>)
 8006910:	4019      	ands	r1, r3
 8006912:	4291      	cmp	r1, r2
 8006914:	4680      	mov	r8, r0
 8006916:	d95e      	bls.n	80069d6 <_strtod_l+0xa96>
 8006918:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800691a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800691e:	4293      	cmp	r3, r2
 8006920:	d103      	bne.n	800692a <_strtod_l+0x9ea>
 8006922:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006924:	3301      	adds	r3, #1
 8006926:	f43f ad4e 	beq.w	80063c6 <_strtod_l+0x486>
 800692a:	f04f 38ff 	mov.w	r8, #4294967295
 800692e:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8006a58 <_strtod_l+0xb18>
 8006932:	4650      	mov	r0, sl
 8006934:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006936:	f000 fe0d 	bl	8007554 <_Bfree>
 800693a:	4650      	mov	r0, sl
 800693c:	9906      	ldr	r1, [sp, #24]
 800693e:	f000 fe09 	bl	8007554 <_Bfree>
 8006942:	4650      	mov	r0, sl
 8006944:	9904      	ldr	r1, [sp, #16]
 8006946:	f000 fe05 	bl	8007554 <_Bfree>
 800694a:	4659      	mov	r1, fp
 800694c:	4650      	mov	r0, sl
 800694e:	f000 fe01 	bl	8007554 <_Bfree>
 8006952:	e61c      	b.n	800658e <_strtod_l+0x64e>
 8006954:	f1b8 0f00 	cmp.w	r8, #0
 8006958:	d119      	bne.n	800698e <_strtod_l+0xa4e>
 800695a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800695c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006960:	b9e3      	cbnz	r3, 800699c <_strtod_l+0xa5c>
 8006962:	2200      	movs	r2, #0
 8006964:	4630      	mov	r0, r6
 8006966:	4639      	mov	r1, r7
 8006968:	4b3c      	ldr	r3, [pc, #240]	; (8006a5c <_strtod_l+0xb1c>)
 800696a:	f7fa f827 	bl	80009bc <__aeabi_dcmplt>
 800696e:	b9c8      	cbnz	r0, 80069a4 <_strtod_l+0xa64>
 8006970:	2200      	movs	r2, #0
 8006972:	4630      	mov	r0, r6
 8006974:	4639      	mov	r1, r7
 8006976:	4b3c      	ldr	r3, [pc, #240]	; (8006a68 <_strtod_l+0xb28>)
 8006978:	f7f9 fdae 	bl	80004d8 <__aeabi_dmul>
 800697c:	4604      	mov	r4, r0
 800697e:	460d      	mov	r5, r1
 8006980:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8006984:	9418      	str	r4, [sp, #96]	; 0x60
 8006986:	9319      	str	r3, [sp, #100]	; 0x64
 8006988:	e9dd 6718 	ldrd	r6, r7, [sp, #96]	; 0x60
 800698c:	e79d      	b.n	80068ca <_strtod_l+0x98a>
 800698e:	f1b8 0f01 	cmp.w	r8, #1
 8006992:	d103      	bne.n	800699c <_strtod_l+0xa5c>
 8006994:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006996:	2b00      	cmp	r3, #0
 8006998:	f43f ad87 	beq.w	80064aa <_strtod_l+0x56a>
 800699c:	2600      	movs	r6, #0
 800699e:	2400      	movs	r4, #0
 80069a0:	4f32      	ldr	r7, [pc, #200]	; (8006a6c <_strtod_l+0xb2c>)
 80069a2:	e791      	b.n	80068c8 <_strtod_l+0x988>
 80069a4:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80069a6:	4d30      	ldr	r5, [pc, #192]	; (8006a68 <_strtod_l+0xb28>)
 80069a8:	e7ea      	b.n	8006980 <_strtod_l+0xa40>
 80069aa:	4b2f      	ldr	r3, [pc, #188]	; (8006a68 <_strtod_l+0xb28>)
 80069ac:	2200      	movs	r2, #0
 80069ae:	4630      	mov	r0, r6
 80069b0:	4639      	mov	r1, r7
 80069b2:	f7f9 fd91 	bl	80004d8 <__aeabi_dmul>
 80069b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069b8:	4604      	mov	r4, r0
 80069ba:	460d      	mov	r5, r1
 80069bc:	b933      	cbnz	r3, 80069cc <_strtod_l+0xa8c>
 80069be:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80069c2:	9010      	str	r0, [sp, #64]	; 0x40
 80069c4:	9311      	str	r3, [sp, #68]	; 0x44
 80069c6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80069ca:	e77e      	b.n	80068ca <_strtod_l+0x98a>
 80069cc:	4602      	mov	r2, r0
 80069ce:	460b      	mov	r3, r1
 80069d0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80069d4:	e7f7      	b.n	80069c6 <_strtod_l+0xa86>
 80069d6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 80069da:	9b05      	ldr	r3, [sp, #20]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d1a8      	bne.n	8006932 <_strtod_l+0x9f2>
 80069e0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80069e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80069e6:	0d1b      	lsrs	r3, r3, #20
 80069e8:	051b      	lsls	r3, r3, #20
 80069ea:	429a      	cmp	r2, r3
 80069ec:	d1a1      	bne.n	8006932 <_strtod_l+0x9f2>
 80069ee:	4620      	mov	r0, r4
 80069f0:	4629      	mov	r1, r5
 80069f2:	f7fa fb97 	bl	8001124 <__aeabi_d2lz>
 80069f6:	f7f9 fd41 	bl	800047c <__aeabi_l2d>
 80069fa:	4602      	mov	r2, r0
 80069fc:	460b      	mov	r3, r1
 80069fe:	4620      	mov	r0, r4
 8006a00:	4629      	mov	r1, r5
 8006a02:	f7f9 fbb1 	bl	8000168 <__aeabi_dsub>
 8006a06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006a08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a0c:	ea43 0308 	orr.w	r3, r3, r8
 8006a10:	4313      	orrs	r3, r2
 8006a12:	4604      	mov	r4, r0
 8006a14:	460d      	mov	r5, r1
 8006a16:	d066      	beq.n	8006ae6 <_strtod_l+0xba6>
 8006a18:	a309      	add	r3, pc, #36	; (adr r3, 8006a40 <_strtod_l+0xb00>)
 8006a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a1e:	f7f9 ffcd 	bl	80009bc <__aeabi_dcmplt>
 8006a22:	2800      	cmp	r0, #0
 8006a24:	f47f acda 	bne.w	80063dc <_strtod_l+0x49c>
 8006a28:	a307      	add	r3, pc, #28	; (adr r3, 8006a48 <_strtod_l+0xb08>)
 8006a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a2e:	4620      	mov	r0, r4
 8006a30:	4629      	mov	r1, r5
 8006a32:	f7f9 ffe1 	bl	80009f8 <__aeabi_dcmpgt>
 8006a36:	2800      	cmp	r0, #0
 8006a38:	f43f af7b 	beq.w	8006932 <_strtod_l+0x9f2>
 8006a3c:	e4ce      	b.n	80063dc <_strtod_l+0x49c>
 8006a3e:	bf00      	nop
 8006a40:	94a03595 	.word	0x94a03595
 8006a44:	3fdfffff 	.word	0x3fdfffff
 8006a48:	35afe535 	.word	0x35afe535
 8006a4c:	3fe00000 	.word	0x3fe00000
 8006a50:	000fffff 	.word	0x000fffff
 8006a54:	7ff00000 	.word	0x7ff00000
 8006a58:	7fefffff 	.word	0x7fefffff
 8006a5c:	3ff00000 	.word	0x3ff00000
 8006a60:	7fe00000 	.word	0x7fe00000
 8006a64:	7c9fffff 	.word	0x7c9fffff
 8006a68:	3fe00000 	.word	0x3fe00000
 8006a6c:	bff00000 	.word	0xbff00000
 8006a70:	9b05      	ldr	r3, [sp, #20]
 8006a72:	b313      	cbz	r3, 8006aba <_strtod_l+0xb7a>
 8006a74:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006a76:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006a7a:	d81e      	bhi.n	8006aba <_strtod_l+0xb7a>
 8006a7c:	a326      	add	r3, pc, #152	; (adr r3, 8006b18 <_strtod_l+0xbd8>)
 8006a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a82:	4620      	mov	r0, r4
 8006a84:	4629      	mov	r1, r5
 8006a86:	f7f9 ffa3 	bl	80009d0 <__aeabi_dcmple>
 8006a8a:	b190      	cbz	r0, 8006ab2 <_strtod_l+0xb72>
 8006a8c:	4629      	mov	r1, r5
 8006a8e:	4620      	mov	r0, r4
 8006a90:	f7f9 ffe4 	bl	8000a5c <__aeabi_d2uiz>
 8006a94:	2801      	cmp	r0, #1
 8006a96:	bf38      	it	cc
 8006a98:	2001      	movcc	r0, #1
 8006a9a:	f7f9 fca3 	bl	80003e4 <__aeabi_ui2d>
 8006a9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006aa0:	4604      	mov	r4, r0
 8006aa2:	460d      	mov	r5, r1
 8006aa4:	b9d3      	cbnz	r3, 8006adc <_strtod_l+0xb9c>
 8006aa6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006aaa:	9012      	str	r0, [sp, #72]	; 0x48
 8006aac:	9313      	str	r3, [sp, #76]	; 0x4c
 8006aae:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8006ab2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006ab4:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8006ab8:	1a9f      	subs	r7, r3, r2
 8006aba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006abe:	f001 f879 	bl	8007bb4 <__ulp>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	4630      	mov	r0, r6
 8006ac8:	4639      	mov	r1, r7
 8006aca:	f7f9 fd05 	bl	80004d8 <__aeabi_dmul>
 8006ace:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8006ad2:	f7f9 fb4b 	bl	800016c <__adddf3>
 8006ad6:	4680      	mov	r8, r0
 8006ad8:	4689      	mov	r9, r1
 8006ada:	e77e      	b.n	80069da <_strtod_l+0xa9a>
 8006adc:	4602      	mov	r2, r0
 8006ade:	460b      	mov	r3, r1
 8006ae0:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8006ae4:	e7e3      	b.n	8006aae <_strtod_l+0xb6e>
 8006ae6:	a30e      	add	r3, pc, #56	; (adr r3, 8006b20 <_strtod_l+0xbe0>)
 8006ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aec:	f7f9 ff66 	bl	80009bc <__aeabi_dcmplt>
 8006af0:	e7a1      	b.n	8006a36 <_strtod_l+0xaf6>
 8006af2:	2300      	movs	r3, #0
 8006af4:	930c      	str	r3, [sp, #48]	; 0x30
 8006af6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006af8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006afa:	6013      	str	r3, [r2, #0]
 8006afc:	f7ff ba65 	b.w	8005fca <_strtod_l+0x8a>
 8006b00:	2b65      	cmp	r3, #101	; 0x65
 8006b02:	f43f ab5c 	beq.w	80061be <_strtod_l+0x27e>
 8006b06:	2b45      	cmp	r3, #69	; 0x45
 8006b08:	f43f ab59 	beq.w	80061be <_strtod_l+0x27e>
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	f7ff bb8d 	b.w	800622c <_strtod_l+0x2ec>
 8006b12:	bf00      	nop
 8006b14:	f3af 8000 	nop.w
 8006b18:	ffc00000 	.word	0xffc00000
 8006b1c:	41dfffff 	.word	0x41dfffff
 8006b20:	94a03595 	.word	0x94a03595
 8006b24:	3fcfffff 	.word	0x3fcfffff

08006b28 <strtod>:
 8006b28:	460a      	mov	r2, r1
 8006b2a:	4601      	mov	r1, r0
 8006b2c:	4802      	ldr	r0, [pc, #8]	; (8006b38 <strtod+0x10>)
 8006b2e:	4b03      	ldr	r3, [pc, #12]	; (8006b3c <strtod+0x14>)
 8006b30:	6800      	ldr	r0, [r0, #0]
 8006b32:	f7ff ba05 	b.w	8005f40 <_strtod_l>
 8006b36:	bf00      	nop
 8006b38:	20000064 	.word	0x20000064
 8006b3c:	200000cc 	.word	0x200000cc

08006b40 <print_e>:
 8006b40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b42:	b08b      	sub	sp, #44	; 0x2c
 8006b44:	460d      	mov	r5, r1
 8006b46:	a908      	add	r1, sp, #32
 8006b48:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8006b4a:	9104      	str	r1, [sp, #16]
 8006b4c:	a907      	add	r1, sp, #28
 8006b4e:	9103      	str	r1, [sp, #12]
 8006b50:	a909      	add	r1, sp, #36	; 0x24
 8006b52:	9102      	str	r1, [sp, #8]
 8006b54:	1c71      	adds	r1, r6, #1
 8006b56:	9101      	str	r1, [sp, #4]
 8006b58:	2102      	movs	r1, #2
 8006b5a:	9100      	str	r1, [sp, #0]
 8006b5c:	f89d 7044 	ldrb.w	r7, [sp, #68]	; 0x44
 8006b60:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8006b62:	f001 fa75 	bl	8008050 <_dtoa_r>
 8006b66:	f242 730f 	movw	r3, #9999	; 0x270f
 8006b6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b6c:	4601      	mov	r1, r0
 8006b6e:	429a      	cmp	r2, r3
 8006b70:	d104      	bne.n	8006b7c <print_e+0x3c>
 8006b72:	4628      	mov	r0, r5
 8006b74:	f001 f996 	bl	8007ea4 <strcpy>
 8006b78:	b00b      	add	sp, #44	; 0x2c
 8006b7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b7c:	462b      	mov	r3, r5
 8006b7e:	7800      	ldrb	r0, [r0, #0]
 8006b80:	2e00      	cmp	r6, #0
 8006b82:	f803 0b01 	strb.w	r0, [r3], #1
 8006b86:	bfc8      	it	gt
 8006b88:	2401      	movgt	r4, #1
 8006b8a:	4608      	mov	r0, r1
 8006b8c:	212e      	movs	r1, #46	; 0x2e
 8006b8e:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8006b92:	b10d      	cbz	r5, 8006b98 <print_e+0x58>
 8006b94:	2e00      	cmp	r6, #0
 8006b96:	dc36      	bgt.n	8006c06 <print_e+0xc6>
 8006b98:	2f67      	cmp	r7, #103	; 0x67
 8006b9a:	d045      	beq.n	8006c28 <print_e+0xe8>
 8006b9c:	2f47      	cmp	r7, #71	; 0x47
 8006b9e:	d045      	beq.n	8006c2c <print_e+0xec>
 8006ba0:	212e      	movs	r1, #46	; 0x2e
 8006ba2:	2030      	movs	r0, #48	; 0x30
 8006ba4:	2e00      	cmp	r6, #0
 8006ba6:	dc37      	bgt.n	8006c18 <print_e+0xd8>
 8006ba8:	1e51      	subs	r1, r2, #1
 8006baa:	2900      	cmp	r1, #0
 8006bac:	9109      	str	r1, [sp, #36]	; 0x24
 8006bae:	4618      	mov	r0, r3
 8006bb0:	bfb7      	itett	lt
 8006bb2:	212d      	movlt	r1, #45	; 0x2d
 8006bb4:	222b      	movge	r2, #43	; 0x2b
 8006bb6:	f1c2 0201 	rsblt	r2, r2, #1
 8006bba:	9209      	strlt	r2, [sp, #36]	; 0x24
 8006bbc:	f800 7b02 	strb.w	r7, [r0], #2
 8006bc0:	bfb8      	it	lt
 8006bc2:	7059      	strblt	r1, [r3, #1]
 8006bc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006bc6:	bfa8      	it	ge
 8006bc8:	705a      	strbge	r2, [r3, #1]
 8006bca:	2963      	cmp	r1, #99	; 0x63
 8006bcc:	dd0b      	ble.n	8006be6 <print_e+0xa6>
 8006bce:	2264      	movs	r2, #100	; 0x64
 8006bd0:	fb91 f2f2 	sdiv	r2, r1, r2
 8006bd4:	f102 0430 	add.w	r4, r2, #48	; 0x30
 8006bd8:	1cd8      	adds	r0, r3, #3
 8006bda:	709c      	strb	r4, [r3, #2]
 8006bdc:	f06f 0363 	mvn.w	r3, #99	; 0x63
 8006be0:	fb03 1202 	mla	r2, r3, r2, r1
 8006be4:	9209      	str	r2, [sp, #36]	; 0x24
 8006be6:	230a      	movs	r3, #10
 8006be8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bea:	fb92 f3f3 	sdiv	r3, r2, r3
 8006bee:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8006bf2:	7001      	strb	r1, [r0, #0]
 8006bf4:	f06f 0109 	mvn.w	r1, #9
 8006bf8:	fb01 2303 	mla	r3, r1, r3, r2
 8006bfc:	3330      	adds	r3, #48	; 0x30
 8006bfe:	7043      	strb	r3, [r0, #1]
 8006c00:	2300      	movs	r3, #0
 8006c02:	7083      	strb	r3, [r0, #2]
 8006c04:	e7b8      	b.n	8006b78 <print_e+0x38>
 8006c06:	b10c      	cbz	r4, 8006c0c <print_e+0xcc>
 8006c08:	f803 1b01 	strb.w	r1, [r3], #1
 8006c0c:	7804      	ldrb	r4, [r0, #0]
 8006c0e:	3e01      	subs	r6, #1
 8006c10:	f803 4b01 	strb.w	r4, [r3], #1
 8006c14:	2400      	movs	r4, #0
 8006c16:	e7ba      	b.n	8006b8e <print_e+0x4e>
 8006c18:	b10c      	cbz	r4, 8006c1e <print_e+0xde>
 8006c1a:	f803 1b01 	strb.w	r1, [r3], #1
 8006c1e:	2400      	movs	r4, #0
 8006c20:	f803 0b01 	strb.w	r0, [r3], #1
 8006c24:	3e01      	subs	r6, #1
 8006c26:	e7bd      	b.n	8006ba4 <print_e+0x64>
 8006c28:	2765      	movs	r7, #101	; 0x65
 8006c2a:	e7bd      	b.n	8006ba8 <print_e+0x68>
 8006c2c:	2745      	movs	r7, #69	; 0x45
 8006c2e:	e7bb      	b.n	8006ba8 <print_e+0x68>

08006c30 <_gcvt>:
 8006c30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006c34:	4690      	mov	r8, r2
 8006c36:	461c      	mov	r4, r3
 8006c38:	b08b      	sub	sp, #44	; 0x2c
 8006c3a:	4681      	mov	r9, r0
 8006c3c:	e9dd 7512 	ldrd	r7, r5, [sp, #72]	; 0x48
 8006c40:	2200      	movs	r2, #0
 8006c42:	2300      	movs	r3, #0
 8006c44:	4640      	mov	r0, r8
 8006c46:	4621      	mov	r1, r4
 8006c48:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8006c4a:	f7f9 feb7 	bl	80009bc <__aeabi_dcmplt>
 8006c4e:	b108      	cbz	r0, 8006c54 <_gcvt+0x24>
 8006c50:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
 8006c54:	2200      	movs	r2, #0
 8006c56:	2300      	movs	r3, #0
 8006c58:	4640      	mov	r0, r8
 8006c5a:	4621      	mov	r1, r4
 8006c5c:	f7f9 fea4 	bl	80009a8 <__aeabi_dcmpeq>
 8006c60:	b138      	cbz	r0, 8006c72 <_gcvt+0x42>
 8006c62:	2330      	movs	r3, #48	; 0x30
 8006c64:	702b      	strb	r3, [r5, #0]
 8006c66:	2300      	movs	r3, #0
 8006c68:	706b      	strb	r3, [r5, #1]
 8006c6a:	4628      	mov	r0, r5
 8006c6c:	b00b      	add	sp, #44	; 0x2c
 8006c6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c72:	4640      	mov	r0, r8
 8006c74:	a34c      	add	r3, pc, #304	; (adr r3, 8006da8 <_gcvt+0x178>)
 8006c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c7a:	4621      	mov	r1, r4
 8006c7c:	f7f9 fea8 	bl	80009d0 <__aeabi_dcmple>
 8006c80:	b160      	cbz	r0, 8006c9c <_gcvt+0x6c>
 8006c82:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 8006c86:	3f01      	subs	r7, #1
 8006c88:	9301      	str	r3, [sp, #4]
 8006c8a:	4642      	mov	r2, r8
 8006c8c:	4623      	mov	r3, r4
 8006c8e:	4629      	mov	r1, r5
 8006c90:	4648      	mov	r0, r9
 8006c92:	9602      	str	r6, [sp, #8]
 8006c94:	9700      	str	r7, [sp, #0]
 8006c96:	f7ff ff53 	bl	8006b40 <print_e>
 8006c9a:	e7e6      	b.n	8006c6a <_gcvt+0x3a>
 8006c9c:	4638      	mov	r0, r7
 8006c9e:	f001 f88d 	bl	8007dbc <_mprec_log10>
 8006ca2:	4642      	mov	r2, r8
 8006ca4:	4623      	mov	r3, r4
 8006ca6:	f7f9 fe93 	bl	80009d0 <__aeabi_dcmple>
 8006caa:	2800      	cmp	r0, #0
 8006cac:	d1e9      	bne.n	8006c82 <_gcvt+0x52>
 8006cae:	ab09      	add	r3, sp, #36	; 0x24
 8006cb0:	9304      	str	r3, [sp, #16]
 8006cb2:	ab08      	add	r3, sp, #32
 8006cb4:	9303      	str	r3, [sp, #12]
 8006cb6:	ab07      	add	r3, sp, #28
 8006cb8:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8006cbc:	2302      	movs	r3, #2
 8006cbe:	4642      	mov	r2, r8
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	4648      	mov	r0, r9
 8006cc4:	4623      	mov	r3, r4
 8006cc6:	f001 f9c3 	bl	8008050 <_dtoa_r>
 8006cca:	f242 730f 	movw	r3, #9999	; 0x270f
 8006cce:	9a07      	ldr	r2, [sp, #28]
 8006cd0:	4601      	mov	r1, r0
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d00f      	beq.n	8006cf6 <_gcvt+0xc6>
 8006cd6:	462b      	mov	r3, r5
 8006cd8:	442f      	add	r7, r5
 8006cda:	4608      	mov	r0, r1
 8006cdc:	f811 cb01 	ldrb.w	ip, [r1], #1
 8006ce0:	9a07      	ldr	r2, [sp, #28]
 8006ce2:	1afc      	subs	r4, r7, r3
 8006ce4:	f1bc 0f00 	cmp.w	ip, #0
 8006ce8:	d001      	beq.n	8006cee <_gcvt+0xbe>
 8006cea:	2a00      	cmp	r2, #0
 8006cec:	dc07      	bgt.n	8006cfe <_gcvt+0xce>
 8006cee:	2100      	movs	r1, #0
 8006cf0:	f04f 0c30 	mov.w	ip, #48	; 0x30
 8006cf4:	e00c      	b.n	8006d10 <_gcvt+0xe0>
 8006cf6:	4628      	mov	r0, r5
 8006cf8:	f001 f8d4 	bl	8007ea4 <strcpy>
 8006cfc:	e7b5      	b.n	8006c6a <_gcvt+0x3a>
 8006cfe:	3a01      	subs	r2, #1
 8006d00:	f803 cb01 	strb.w	ip, [r3], #1
 8006d04:	9207      	str	r2, [sp, #28]
 8006d06:	e7e8      	b.n	8006cda <_gcvt+0xaa>
 8006d08:	2101      	movs	r1, #1
 8006d0a:	f803 cb01 	strb.w	ip, [r3], #1
 8006d0e:	3c01      	subs	r4, #1
 8006d10:	2a00      	cmp	r2, #0
 8006d12:	4617      	mov	r7, r2
 8006d14:	dc2a      	bgt.n	8006d6c <_gcvt+0x13c>
 8006d16:	b101      	cbz	r1, 8006d1a <_gcvt+0xea>
 8006d18:	9207      	str	r2, [sp, #28]
 8006d1a:	b90e      	cbnz	r6, 8006d20 <_gcvt+0xf0>
 8006d1c:	7802      	ldrb	r2, [r0, #0]
 8006d1e:	b312      	cbz	r2, 8006d66 <_gcvt+0x136>
 8006d20:	42ab      	cmp	r3, r5
 8006d22:	bf04      	itt	eq
 8006d24:	2230      	moveq	r2, #48	; 0x30
 8006d26:	f803 2b01 	strbeq.w	r2, [r3], #1
 8006d2a:	222e      	movs	r2, #46	; 0x2e
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	2700      	movs	r7, #0
 8006d30:	f04f 0e30 	mov.w	lr, #48	; 0x30
 8006d34:	701a      	strb	r2, [r3, #0]
 8006d36:	9a07      	ldr	r2, [sp, #28]
 8006d38:	eba2 0c03 	sub.w	ip, r2, r3
 8006d3c:	eb1c 0f01 	cmn.w	ip, r1
 8006d40:	d41c      	bmi.n	8006d7c <_gcvt+0x14c>
 8006d42:	2a00      	cmp	r2, #0
 8006d44:	f1c2 0100 	rsb	r1, r2, #0
 8006d48:	bfc8      	it	gt
 8006d4a:	2100      	movgt	r1, #0
 8006d4c:	f101 0c01 	add.w	ip, r1, #1
 8006d50:	4463      	add	r3, ip
 8006d52:	440a      	add	r2, r1
 8006d54:	b107      	cbz	r7, 8006d58 <_gcvt+0x128>
 8006d56:	9207      	str	r2, [sp, #28]
 8006d58:	1e42      	subs	r2, r0, #1
 8006d5a:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8006d5e:	b109      	cbz	r1, 8006d64 <_gcvt+0x134>
 8006d60:	2c00      	cmp	r4, #0
 8006d62:	dc0f      	bgt.n	8006d84 <_gcvt+0x154>
 8006d64:	b9de      	cbnz	r6, 8006d9e <_gcvt+0x16e>
 8006d66:	2200      	movs	r2, #0
 8006d68:	701a      	strb	r2, [r3, #0]
 8006d6a:	e77e      	b.n	8006c6a <_gcvt+0x3a>
 8006d6c:	2c00      	cmp	r4, #0
 8006d6e:	f102 32ff 	add.w	r2, r2, #4294967295
 8006d72:	dcc9      	bgt.n	8006d08 <_gcvt+0xd8>
 8006d74:	2900      	cmp	r1, #0
 8006d76:	d0d0      	beq.n	8006d1a <_gcvt+0xea>
 8006d78:	9707      	str	r7, [sp, #28]
 8006d7a:	e7ce      	b.n	8006d1a <_gcvt+0xea>
 8006d7c:	2701      	movs	r7, #1
 8006d7e:	f801 ef01 	strb.w	lr, [r1, #1]!
 8006d82:	e7db      	b.n	8006d3c <_gcvt+0x10c>
 8006d84:	f803 1b01 	strb.w	r1, [r3], #1
 8006d88:	3c01      	subs	r4, #1
 8006d8a:	e7e6      	b.n	8006d5a <_gcvt+0x12a>
 8006d8c:	f802 6b01 	strb.w	r6, [r2], #1
 8006d90:	1a81      	subs	r1, r0, r2
 8006d92:	2900      	cmp	r1, #0
 8006d94:	dcfa      	bgt.n	8006d8c <_gcvt+0x15c>
 8006d96:	2c00      	cmp	r4, #0
 8006d98:	bfa8      	it	ge
 8006d9a:	191b      	addge	r3, r3, r4
 8006d9c:	e7e3      	b.n	8006d66 <_gcvt+0x136>
 8006d9e:	461a      	mov	r2, r3
 8006da0:	2630      	movs	r6, #48	; 0x30
 8006da2:	1918      	adds	r0, r3, r4
 8006da4:	e7f4      	b.n	8006d90 <_gcvt+0x160>
 8006da6:	bf00      	nop
 8006da8:	eb1c432d 	.word	0xeb1c432d
 8006dac:	3f1a36e2 	.word	0x3f1a36e2

08006db0 <rshift>:
 8006db0:	6903      	ldr	r3, [r0, #16]
 8006db2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006db6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8006dba:	f100 0414 	add.w	r4, r0, #20
 8006dbe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8006dc2:	dd46      	ble.n	8006e52 <rshift+0xa2>
 8006dc4:	f011 011f 	ands.w	r1, r1, #31
 8006dc8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8006dcc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8006dd0:	d10c      	bne.n	8006dec <rshift+0x3c>
 8006dd2:	4629      	mov	r1, r5
 8006dd4:	f100 0710 	add.w	r7, r0, #16
 8006dd8:	42b1      	cmp	r1, r6
 8006dda:	d335      	bcc.n	8006e48 <rshift+0x98>
 8006ddc:	1a9b      	subs	r3, r3, r2
 8006dde:	009b      	lsls	r3, r3, #2
 8006de0:	1eea      	subs	r2, r5, #3
 8006de2:	4296      	cmp	r6, r2
 8006de4:	bf38      	it	cc
 8006de6:	2300      	movcc	r3, #0
 8006de8:	4423      	add	r3, r4
 8006dea:	e015      	b.n	8006e18 <rshift+0x68>
 8006dec:	46a1      	mov	r9, r4
 8006dee:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8006df2:	f1c1 0820 	rsb	r8, r1, #32
 8006df6:	40cf      	lsrs	r7, r1
 8006df8:	f105 0e04 	add.w	lr, r5, #4
 8006dfc:	4576      	cmp	r6, lr
 8006dfe:	46f4      	mov	ip, lr
 8006e00:	d816      	bhi.n	8006e30 <rshift+0x80>
 8006e02:	1a9b      	subs	r3, r3, r2
 8006e04:	009a      	lsls	r2, r3, #2
 8006e06:	3a04      	subs	r2, #4
 8006e08:	3501      	adds	r5, #1
 8006e0a:	42ae      	cmp	r6, r5
 8006e0c:	bf38      	it	cc
 8006e0e:	2200      	movcc	r2, #0
 8006e10:	18a3      	adds	r3, r4, r2
 8006e12:	50a7      	str	r7, [r4, r2]
 8006e14:	b107      	cbz	r7, 8006e18 <rshift+0x68>
 8006e16:	3304      	adds	r3, #4
 8006e18:	42a3      	cmp	r3, r4
 8006e1a:	eba3 0204 	sub.w	r2, r3, r4
 8006e1e:	bf08      	it	eq
 8006e20:	2300      	moveq	r3, #0
 8006e22:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8006e26:	6102      	str	r2, [r0, #16]
 8006e28:	bf08      	it	eq
 8006e2a:	6143      	streq	r3, [r0, #20]
 8006e2c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e30:	f8dc c000 	ldr.w	ip, [ip]
 8006e34:	fa0c fc08 	lsl.w	ip, ip, r8
 8006e38:	ea4c 0707 	orr.w	r7, ip, r7
 8006e3c:	f849 7b04 	str.w	r7, [r9], #4
 8006e40:	f85e 7b04 	ldr.w	r7, [lr], #4
 8006e44:	40cf      	lsrs	r7, r1
 8006e46:	e7d9      	b.n	8006dfc <rshift+0x4c>
 8006e48:	f851 cb04 	ldr.w	ip, [r1], #4
 8006e4c:	f847 cf04 	str.w	ip, [r7, #4]!
 8006e50:	e7c2      	b.n	8006dd8 <rshift+0x28>
 8006e52:	4623      	mov	r3, r4
 8006e54:	e7e0      	b.n	8006e18 <rshift+0x68>

08006e56 <__hexdig_fun>:
 8006e56:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006e5a:	2b09      	cmp	r3, #9
 8006e5c:	d802      	bhi.n	8006e64 <__hexdig_fun+0xe>
 8006e5e:	3820      	subs	r0, #32
 8006e60:	b2c0      	uxtb	r0, r0
 8006e62:	4770      	bx	lr
 8006e64:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006e68:	2b05      	cmp	r3, #5
 8006e6a:	d801      	bhi.n	8006e70 <__hexdig_fun+0x1a>
 8006e6c:	3847      	subs	r0, #71	; 0x47
 8006e6e:	e7f7      	b.n	8006e60 <__hexdig_fun+0xa>
 8006e70:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8006e74:	2b05      	cmp	r3, #5
 8006e76:	d801      	bhi.n	8006e7c <__hexdig_fun+0x26>
 8006e78:	3827      	subs	r0, #39	; 0x27
 8006e7a:	e7f1      	b.n	8006e60 <__hexdig_fun+0xa>
 8006e7c:	2000      	movs	r0, #0
 8006e7e:	4770      	bx	lr

08006e80 <__gethex>:
 8006e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e84:	b08b      	sub	sp, #44	; 0x2c
 8006e86:	9306      	str	r3, [sp, #24]
 8006e88:	4bb9      	ldr	r3, [pc, #740]	; (8007170 <__gethex+0x2f0>)
 8006e8a:	9002      	str	r0, [sp, #8]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	468b      	mov	fp, r1
 8006e90:	4618      	mov	r0, r3
 8006e92:	4690      	mov	r8, r2
 8006e94:	9303      	str	r3, [sp, #12]
 8006e96:	f7f9 f95b 	bl	8000150 <strlen>
 8006e9a:	4682      	mov	sl, r0
 8006e9c:	9b03      	ldr	r3, [sp, #12]
 8006e9e:	f8db 2000 	ldr.w	r2, [fp]
 8006ea2:	4403      	add	r3, r0
 8006ea4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8006ea8:	9307      	str	r3, [sp, #28]
 8006eaa:	1c93      	adds	r3, r2, #2
 8006eac:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8006eb0:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8006eb4:	32fe      	adds	r2, #254	; 0xfe
 8006eb6:	18d1      	adds	r1, r2, r3
 8006eb8:	461f      	mov	r7, r3
 8006eba:	f813 0b01 	ldrb.w	r0, [r3], #1
 8006ebe:	9101      	str	r1, [sp, #4]
 8006ec0:	2830      	cmp	r0, #48	; 0x30
 8006ec2:	d0f8      	beq.n	8006eb6 <__gethex+0x36>
 8006ec4:	f7ff ffc7 	bl	8006e56 <__hexdig_fun>
 8006ec8:	4604      	mov	r4, r0
 8006eca:	2800      	cmp	r0, #0
 8006ecc:	d13a      	bne.n	8006f44 <__gethex+0xc4>
 8006ece:	4652      	mov	r2, sl
 8006ed0:	4638      	mov	r0, r7
 8006ed2:	9903      	ldr	r1, [sp, #12]
 8006ed4:	f000 ffee 	bl	8007eb4 <strncmp>
 8006ed8:	4605      	mov	r5, r0
 8006eda:	2800      	cmp	r0, #0
 8006edc:	d166      	bne.n	8006fac <__gethex+0x12c>
 8006ede:	f817 000a 	ldrb.w	r0, [r7, sl]
 8006ee2:	eb07 060a 	add.w	r6, r7, sl
 8006ee6:	f7ff ffb6 	bl	8006e56 <__hexdig_fun>
 8006eea:	2800      	cmp	r0, #0
 8006eec:	d060      	beq.n	8006fb0 <__gethex+0x130>
 8006eee:	4633      	mov	r3, r6
 8006ef0:	7818      	ldrb	r0, [r3, #0]
 8006ef2:	461f      	mov	r7, r3
 8006ef4:	2830      	cmp	r0, #48	; 0x30
 8006ef6:	f103 0301 	add.w	r3, r3, #1
 8006efa:	d0f9      	beq.n	8006ef0 <__gethex+0x70>
 8006efc:	f7ff ffab 	bl	8006e56 <__hexdig_fun>
 8006f00:	2301      	movs	r3, #1
 8006f02:	fab0 f480 	clz	r4, r0
 8006f06:	4635      	mov	r5, r6
 8006f08:	0964      	lsrs	r4, r4, #5
 8006f0a:	9301      	str	r3, [sp, #4]
 8006f0c:	463a      	mov	r2, r7
 8006f0e:	4616      	mov	r6, r2
 8006f10:	7830      	ldrb	r0, [r6, #0]
 8006f12:	3201      	adds	r2, #1
 8006f14:	f7ff ff9f 	bl	8006e56 <__hexdig_fun>
 8006f18:	2800      	cmp	r0, #0
 8006f1a:	d1f8      	bne.n	8006f0e <__gethex+0x8e>
 8006f1c:	4652      	mov	r2, sl
 8006f1e:	4630      	mov	r0, r6
 8006f20:	9903      	ldr	r1, [sp, #12]
 8006f22:	f000 ffc7 	bl	8007eb4 <strncmp>
 8006f26:	b980      	cbnz	r0, 8006f4a <__gethex+0xca>
 8006f28:	b94d      	cbnz	r5, 8006f3e <__gethex+0xbe>
 8006f2a:	eb06 050a 	add.w	r5, r6, sl
 8006f2e:	462a      	mov	r2, r5
 8006f30:	4616      	mov	r6, r2
 8006f32:	7830      	ldrb	r0, [r6, #0]
 8006f34:	3201      	adds	r2, #1
 8006f36:	f7ff ff8e 	bl	8006e56 <__hexdig_fun>
 8006f3a:	2800      	cmp	r0, #0
 8006f3c:	d1f8      	bne.n	8006f30 <__gethex+0xb0>
 8006f3e:	1bad      	subs	r5, r5, r6
 8006f40:	00ad      	lsls	r5, r5, #2
 8006f42:	e004      	b.n	8006f4e <__gethex+0xce>
 8006f44:	2400      	movs	r4, #0
 8006f46:	4625      	mov	r5, r4
 8006f48:	e7e0      	b.n	8006f0c <__gethex+0x8c>
 8006f4a:	2d00      	cmp	r5, #0
 8006f4c:	d1f7      	bne.n	8006f3e <__gethex+0xbe>
 8006f4e:	7833      	ldrb	r3, [r6, #0]
 8006f50:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006f54:	2b50      	cmp	r3, #80	; 0x50
 8006f56:	d139      	bne.n	8006fcc <__gethex+0x14c>
 8006f58:	7873      	ldrb	r3, [r6, #1]
 8006f5a:	2b2b      	cmp	r3, #43	; 0x2b
 8006f5c:	d02a      	beq.n	8006fb4 <__gethex+0x134>
 8006f5e:	2b2d      	cmp	r3, #45	; 0x2d
 8006f60:	d02c      	beq.n	8006fbc <__gethex+0x13c>
 8006f62:	f04f 0900 	mov.w	r9, #0
 8006f66:	1c71      	adds	r1, r6, #1
 8006f68:	7808      	ldrb	r0, [r1, #0]
 8006f6a:	f7ff ff74 	bl	8006e56 <__hexdig_fun>
 8006f6e:	1e43      	subs	r3, r0, #1
 8006f70:	b2db      	uxtb	r3, r3
 8006f72:	2b18      	cmp	r3, #24
 8006f74:	d82a      	bhi.n	8006fcc <__gethex+0x14c>
 8006f76:	f1a0 0210 	sub.w	r2, r0, #16
 8006f7a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8006f7e:	f7ff ff6a 	bl	8006e56 <__hexdig_fun>
 8006f82:	1e43      	subs	r3, r0, #1
 8006f84:	b2db      	uxtb	r3, r3
 8006f86:	2b18      	cmp	r3, #24
 8006f88:	d91b      	bls.n	8006fc2 <__gethex+0x142>
 8006f8a:	f1b9 0f00 	cmp.w	r9, #0
 8006f8e:	d000      	beq.n	8006f92 <__gethex+0x112>
 8006f90:	4252      	negs	r2, r2
 8006f92:	4415      	add	r5, r2
 8006f94:	f8cb 1000 	str.w	r1, [fp]
 8006f98:	b1d4      	cbz	r4, 8006fd0 <__gethex+0x150>
 8006f9a:	9b01      	ldr	r3, [sp, #4]
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	bf14      	ite	ne
 8006fa0:	2700      	movne	r7, #0
 8006fa2:	2706      	moveq	r7, #6
 8006fa4:	4638      	mov	r0, r7
 8006fa6:	b00b      	add	sp, #44	; 0x2c
 8006fa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fac:	463e      	mov	r6, r7
 8006fae:	4625      	mov	r5, r4
 8006fb0:	2401      	movs	r4, #1
 8006fb2:	e7cc      	b.n	8006f4e <__gethex+0xce>
 8006fb4:	f04f 0900 	mov.w	r9, #0
 8006fb8:	1cb1      	adds	r1, r6, #2
 8006fba:	e7d5      	b.n	8006f68 <__gethex+0xe8>
 8006fbc:	f04f 0901 	mov.w	r9, #1
 8006fc0:	e7fa      	b.n	8006fb8 <__gethex+0x138>
 8006fc2:	230a      	movs	r3, #10
 8006fc4:	fb03 0202 	mla	r2, r3, r2, r0
 8006fc8:	3a10      	subs	r2, #16
 8006fca:	e7d6      	b.n	8006f7a <__gethex+0xfa>
 8006fcc:	4631      	mov	r1, r6
 8006fce:	e7e1      	b.n	8006f94 <__gethex+0x114>
 8006fd0:	4621      	mov	r1, r4
 8006fd2:	1bf3      	subs	r3, r6, r7
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	2b07      	cmp	r3, #7
 8006fd8:	dc0a      	bgt.n	8006ff0 <__gethex+0x170>
 8006fda:	9802      	ldr	r0, [sp, #8]
 8006fdc:	f000 fa7a 	bl	80074d4 <_Balloc>
 8006fe0:	4604      	mov	r4, r0
 8006fe2:	b940      	cbnz	r0, 8006ff6 <__gethex+0x176>
 8006fe4:	4602      	mov	r2, r0
 8006fe6:	21de      	movs	r1, #222	; 0xde
 8006fe8:	4b62      	ldr	r3, [pc, #392]	; (8007174 <__gethex+0x2f4>)
 8006fea:	4863      	ldr	r0, [pc, #396]	; (8007178 <__gethex+0x2f8>)
 8006fec:	f000 ff82 	bl	8007ef4 <__assert_func>
 8006ff0:	3101      	adds	r1, #1
 8006ff2:	105b      	asrs	r3, r3, #1
 8006ff4:	e7ef      	b.n	8006fd6 <__gethex+0x156>
 8006ff6:	f04f 0b00 	mov.w	fp, #0
 8006ffa:	f100 0914 	add.w	r9, r0, #20
 8006ffe:	f1ca 0301 	rsb	r3, sl, #1
 8007002:	f8cd 9010 	str.w	r9, [sp, #16]
 8007006:	f8cd b004 	str.w	fp, [sp, #4]
 800700a:	9308      	str	r3, [sp, #32]
 800700c:	42b7      	cmp	r7, r6
 800700e:	d33f      	bcc.n	8007090 <__gethex+0x210>
 8007010:	9f04      	ldr	r7, [sp, #16]
 8007012:	9b01      	ldr	r3, [sp, #4]
 8007014:	f847 3b04 	str.w	r3, [r7], #4
 8007018:	eba7 0709 	sub.w	r7, r7, r9
 800701c:	10bf      	asrs	r7, r7, #2
 800701e:	6127      	str	r7, [r4, #16]
 8007020:	4618      	mov	r0, r3
 8007022:	f000 fb4d 	bl	80076c0 <__hi0bits>
 8007026:	017f      	lsls	r7, r7, #5
 8007028:	f8d8 6000 	ldr.w	r6, [r8]
 800702c:	1a3f      	subs	r7, r7, r0
 800702e:	42b7      	cmp	r7, r6
 8007030:	dd62      	ble.n	80070f8 <__gethex+0x278>
 8007032:	1bbf      	subs	r7, r7, r6
 8007034:	4639      	mov	r1, r7
 8007036:	4620      	mov	r0, r4
 8007038:	f000 feff 	bl	8007e3a <__any_on>
 800703c:	4682      	mov	sl, r0
 800703e:	b1a8      	cbz	r0, 800706c <__gethex+0x1ec>
 8007040:	f04f 0a01 	mov.w	sl, #1
 8007044:	1e7b      	subs	r3, r7, #1
 8007046:	1159      	asrs	r1, r3, #5
 8007048:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800704c:	f003 021f 	and.w	r2, r3, #31
 8007050:	fa0a f202 	lsl.w	r2, sl, r2
 8007054:	420a      	tst	r2, r1
 8007056:	d009      	beq.n	800706c <__gethex+0x1ec>
 8007058:	4553      	cmp	r3, sl
 800705a:	dd05      	ble.n	8007068 <__gethex+0x1e8>
 800705c:	4620      	mov	r0, r4
 800705e:	1eb9      	subs	r1, r7, #2
 8007060:	f000 feeb 	bl	8007e3a <__any_on>
 8007064:	2800      	cmp	r0, #0
 8007066:	d144      	bne.n	80070f2 <__gethex+0x272>
 8007068:	f04f 0a02 	mov.w	sl, #2
 800706c:	4639      	mov	r1, r7
 800706e:	4620      	mov	r0, r4
 8007070:	f7ff fe9e 	bl	8006db0 <rshift>
 8007074:	443d      	add	r5, r7
 8007076:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800707a:	42ab      	cmp	r3, r5
 800707c:	da4a      	bge.n	8007114 <__gethex+0x294>
 800707e:	4621      	mov	r1, r4
 8007080:	9802      	ldr	r0, [sp, #8]
 8007082:	f000 fa67 	bl	8007554 <_Bfree>
 8007086:	2300      	movs	r3, #0
 8007088:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800708a:	27a3      	movs	r7, #163	; 0xa3
 800708c:	6013      	str	r3, [r2, #0]
 800708e:	e789      	b.n	8006fa4 <__gethex+0x124>
 8007090:	1e73      	subs	r3, r6, #1
 8007092:	9a07      	ldr	r2, [sp, #28]
 8007094:	9305      	str	r3, [sp, #20]
 8007096:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800709a:	4293      	cmp	r3, r2
 800709c:	d019      	beq.n	80070d2 <__gethex+0x252>
 800709e:	f1bb 0f20 	cmp.w	fp, #32
 80070a2:	d107      	bne.n	80070b4 <__gethex+0x234>
 80070a4:	9b04      	ldr	r3, [sp, #16]
 80070a6:	9a01      	ldr	r2, [sp, #4]
 80070a8:	f843 2b04 	str.w	r2, [r3], #4
 80070ac:	9304      	str	r3, [sp, #16]
 80070ae:	2300      	movs	r3, #0
 80070b0:	469b      	mov	fp, r3
 80070b2:	9301      	str	r3, [sp, #4]
 80070b4:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80070b8:	f7ff fecd 	bl	8006e56 <__hexdig_fun>
 80070bc:	9b01      	ldr	r3, [sp, #4]
 80070be:	f000 000f 	and.w	r0, r0, #15
 80070c2:	fa00 f00b 	lsl.w	r0, r0, fp
 80070c6:	4303      	orrs	r3, r0
 80070c8:	9301      	str	r3, [sp, #4]
 80070ca:	f10b 0b04 	add.w	fp, fp, #4
 80070ce:	9b05      	ldr	r3, [sp, #20]
 80070d0:	e00d      	b.n	80070ee <__gethex+0x26e>
 80070d2:	9b05      	ldr	r3, [sp, #20]
 80070d4:	9a08      	ldr	r2, [sp, #32]
 80070d6:	4413      	add	r3, r2
 80070d8:	42bb      	cmp	r3, r7
 80070da:	d3e0      	bcc.n	800709e <__gethex+0x21e>
 80070dc:	4618      	mov	r0, r3
 80070de:	4652      	mov	r2, sl
 80070e0:	9903      	ldr	r1, [sp, #12]
 80070e2:	9309      	str	r3, [sp, #36]	; 0x24
 80070e4:	f000 fee6 	bl	8007eb4 <strncmp>
 80070e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070ea:	2800      	cmp	r0, #0
 80070ec:	d1d7      	bne.n	800709e <__gethex+0x21e>
 80070ee:	461e      	mov	r6, r3
 80070f0:	e78c      	b.n	800700c <__gethex+0x18c>
 80070f2:	f04f 0a03 	mov.w	sl, #3
 80070f6:	e7b9      	b.n	800706c <__gethex+0x1ec>
 80070f8:	da09      	bge.n	800710e <__gethex+0x28e>
 80070fa:	1bf7      	subs	r7, r6, r7
 80070fc:	4621      	mov	r1, r4
 80070fe:	463a      	mov	r2, r7
 8007100:	9802      	ldr	r0, [sp, #8]
 8007102:	f000 fc3f 	bl	8007984 <__lshift>
 8007106:	4604      	mov	r4, r0
 8007108:	1bed      	subs	r5, r5, r7
 800710a:	f100 0914 	add.w	r9, r0, #20
 800710e:	f04f 0a00 	mov.w	sl, #0
 8007112:	e7b0      	b.n	8007076 <__gethex+0x1f6>
 8007114:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007118:	42a8      	cmp	r0, r5
 800711a:	dd71      	ble.n	8007200 <__gethex+0x380>
 800711c:	1b45      	subs	r5, r0, r5
 800711e:	42ae      	cmp	r6, r5
 8007120:	dc34      	bgt.n	800718c <__gethex+0x30c>
 8007122:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007126:	2b02      	cmp	r3, #2
 8007128:	d028      	beq.n	800717c <__gethex+0x2fc>
 800712a:	2b03      	cmp	r3, #3
 800712c:	d02a      	beq.n	8007184 <__gethex+0x304>
 800712e:	2b01      	cmp	r3, #1
 8007130:	d115      	bne.n	800715e <__gethex+0x2de>
 8007132:	42ae      	cmp	r6, r5
 8007134:	d113      	bne.n	800715e <__gethex+0x2de>
 8007136:	2e01      	cmp	r6, #1
 8007138:	d10b      	bne.n	8007152 <__gethex+0x2d2>
 800713a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800713e:	9a06      	ldr	r2, [sp, #24]
 8007140:	2762      	movs	r7, #98	; 0x62
 8007142:	6013      	str	r3, [r2, #0]
 8007144:	2301      	movs	r3, #1
 8007146:	6123      	str	r3, [r4, #16]
 8007148:	f8c9 3000 	str.w	r3, [r9]
 800714c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800714e:	601c      	str	r4, [r3, #0]
 8007150:	e728      	b.n	8006fa4 <__gethex+0x124>
 8007152:	4620      	mov	r0, r4
 8007154:	1e71      	subs	r1, r6, #1
 8007156:	f000 fe70 	bl	8007e3a <__any_on>
 800715a:	2800      	cmp	r0, #0
 800715c:	d1ed      	bne.n	800713a <__gethex+0x2ba>
 800715e:	4621      	mov	r1, r4
 8007160:	9802      	ldr	r0, [sp, #8]
 8007162:	f000 f9f7 	bl	8007554 <_Bfree>
 8007166:	2300      	movs	r3, #0
 8007168:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800716a:	2750      	movs	r7, #80	; 0x50
 800716c:	6013      	str	r3, [r2, #0]
 800716e:	e719      	b.n	8006fa4 <__gethex+0x124>
 8007170:	08009b5c 	.word	0x08009b5c
 8007174:	08009ae0 	.word	0x08009ae0
 8007178:	08009af1 	.word	0x08009af1
 800717c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800717e:	2b00      	cmp	r3, #0
 8007180:	d1ed      	bne.n	800715e <__gethex+0x2de>
 8007182:	e7da      	b.n	800713a <__gethex+0x2ba>
 8007184:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007186:	2b00      	cmp	r3, #0
 8007188:	d1d7      	bne.n	800713a <__gethex+0x2ba>
 800718a:	e7e8      	b.n	800715e <__gethex+0x2de>
 800718c:	1e6f      	subs	r7, r5, #1
 800718e:	f1ba 0f00 	cmp.w	sl, #0
 8007192:	d132      	bne.n	80071fa <__gethex+0x37a>
 8007194:	b127      	cbz	r7, 80071a0 <__gethex+0x320>
 8007196:	4639      	mov	r1, r7
 8007198:	4620      	mov	r0, r4
 800719a:	f000 fe4e 	bl	8007e3a <__any_on>
 800719e:	4682      	mov	sl, r0
 80071a0:	2101      	movs	r1, #1
 80071a2:	117b      	asrs	r3, r7, #5
 80071a4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80071a8:	f007 071f 	and.w	r7, r7, #31
 80071ac:	fa01 f707 	lsl.w	r7, r1, r7
 80071b0:	421f      	tst	r7, r3
 80071b2:	f04f 0702 	mov.w	r7, #2
 80071b6:	4629      	mov	r1, r5
 80071b8:	4620      	mov	r0, r4
 80071ba:	bf18      	it	ne
 80071bc:	f04a 0a02 	orrne.w	sl, sl, #2
 80071c0:	1b76      	subs	r6, r6, r5
 80071c2:	f7ff fdf5 	bl	8006db0 <rshift>
 80071c6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80071ca:	f1ba 0f00 	cmp.w	sl, #0
 80071ce:	d048      	beq.n	8007262 <__gethex+0x3e2>
 80071d0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80071d4:	2b02      	cmp	r3, #2
 80071d6:	d015      	beq.n	8007204 <__gethex+0x384>
 80071d8:	2b03      	cmp	r3, #3
 80071da:	d017      	beq.n	800720c <__gethex+0x38c>
 80071dc:	2b01      	cmp	r3, #1
 80071de:	d109      	bne.n	80071f4 <__gethex+0x374>
 80071e0:	f01a 0f02 	tst.w	sl, #2
 80071e4:	d006      	beq.n	80071f4 <__gethex+0x374>
 80071e6:	f8d9 0000 	ldr.w	r0, [r9]
 80071ea:	ea4a 0a00 	orr.w	sl, sl, r0
 80071ee:	f01a 0f01 	tst.w	sl, #1
 80071f2:	d10e      	bne.n	8007212 <__gethex+0x392>
 80071f4:	f047 0710 	orr.w	r7, r7, #16
 80071f8:	e033      	b.n	8007262 <__gethex+0x3e2>
 80071fa:	f04f 0a01 	mov.w	sl, #1
 80071fe:	e7cf      	b.n	80071a0 <__gethex+0x320>
 8007200:	2701      	movs	r7, #1
 8007202:	e7e2      	b.n	80071ca <__gethex+0x34a>
 8007204:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007206:	f1c3 0301 	rsb	r3, r3, #1
 800720a:	9315      	str	r3, [sp, #84]	; 0x54
 800720c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800720e:	2b00      	cmp	r3, #0
 8007210:	d0f0      	beq.n	80071f4 <__gethex+0x374>
 8007212:	f04f 0c00 	mov.w	ip, #0
 8007216:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800721a:	f104 0314 	add.w	r3, r4, #20
 800721e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007222:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007226:	4618      	mov	r0, r3
 8007228:	f853 2b04 	ldr.w	r2, [r3], #4
 800722c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007230:	d01c      	beq.n	800726c <__gethex+0x3ec>
 8007232:	3201      	adds	r2, #1
 8007234:	6002      	str	r2, [r0, #0]
 8007236:	2f02      	cmp	r7, #2
 8007238:	f104 0314 	add.w	r3, r4, #20
 800723c:	d13d      	bne.n	80072ba <__gethex+0x43a>
 800723e:	f8d8 2000 	ldr.w	r2, [r8]
 8007242:	3a01      	subs	r2, #1
 8007244:	42b2      	cmp	r2, r6
 8007246:	d10a      	bne.n	800725e <__gethex+0x3de>
 8007248:	2201      	movs	r2, #1
 800724a:	1171      	asrs	r1, r6, #5
 800724c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007250:	f006 061f 	and.w	r6, r6, #31
 8007254:	fa02 f606 	lsl.w	r6, r2, r6
 8007258:	421e      	tst	r6, r3
 800725a:	bf18      	it	ne
 800725c:	4617      	movne	r7, r2
 800725e:	f047 0720 	orr.w	r7, r7, #32
 8007262:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007264:	601c      	str	r4, [r3, #0]
 8007266:	9b06      	ldr	r3, [sp, #24]
 8007268:	601d      	str	r5, [r3, #0]
 800726a:	e69b      	b.n	8006fa4 <__gethex+0x124>
 800726c:	4299      	cmp	r1, r3
 800726e:	f843 cc04 	str.w	ip, [r3, #-4]
 8007272:	d8d8      	bhi.n	8007226 <__gethex+0x3a6>
 8007274:	68a3      	ldr	r3, [r4, #8]
 8007276:	459b      	cmp	fp, r3
 8007278:	db17      	blt.n	80072aa <__gethex+0x42a>
 800727a:	6861      	ldr	r1, [r4, #4]
 800727c:	9802      	ldr	r0, [sp, #8]
 800727e:	3101      	adds	r1, #1
 8007280:	f000 f928 	bl	80074d4 <_Balloc>
 8007284:	4681      	mov	r9, r0
 8007286:	b918      	cbnz	r0, 8007290 <__gethex+0x410>
 8007288:	4602      	mov	r2, r0
 800728a:	2184      	movs	r1, #132	; 0x84
 800728c:	4b19      	ldr	r3, [pc, #100]	; (80072f4 <__gethex+0x474>)
 800728e:	e6ac      	b.n	8006fea <__gethex+0x16a>
 8007290:	6922      	ldr	r2, [r4, #16]
 8007292:	f104 010c 	add.w	r1, r4, #12
 8007296:	3202      	adds	r2, #2
 8007298:	0092      	lsls	r2, r2, #2
 800729a:	300c      	adds	r0, #12
 800729c:	f000 f900 	bl	80074a0 <memcpy>
 80072a0:	4621      	mov	r1, r4
 80072a2:	9802      	ldr	r0, [sp, #8]
 80072a4:	f000 f956 	bl	8007554 <_Bfree>
 80072a8:	464c      	mov	r4, r9
 80072aa:	6923      	ldr	r3, [r4, #16]
 80072ac:	1c5a      	adds	r2, r3, #1
 80072ae:	6122      	str	r2, [r4, #16]
 80072b0:	2201      	movs	r2, #1
 80072b2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80072b6:	615a      	str	r2, [r3, #20]
 80072b8:	e7bd      	b.n	8007236 <__gethex+0x3b6>
 80072ba:	6922      	ldr	r2, [r4, #16]
 80072bc:	455a      	cmp	r2, fp
 80072be:	dd0b      	ble.n	80072d8 <__gethex+0x458>
 80072c0:	2101      	movs	r1, #1
 80072c2:	4620      	mov	r0, r4
 80072c4:	f7ff fd74 	bl	8006db0 <rshift>
 80072c8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80072cc:	3501      	adds	r5, #1
 80072ce:	42ab      	cmp	r3, r5
 80072d0:	f6ff aed5 	blt.w	800707e <__gethex+0x1fe>
 80072d4:	2701      	movs	r7, #1
 80072d6:	e7c2      	b.n	800725e <__gethex+0x3de>
 80072d8:	f016 061f 	ands.w	r6, r6, #31
 80072dc:	d0fa      	beq.n	80072d4 <__gethex+0x454>
 80072de:	449a      	add	sl, r3
 80072e0:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80072e4:	f000 f9ec 	bl	80076c0 <__hi0bits>
 80072e8:	f1c6 0620 	rsb	r6, r6, #32
 80072ec:	42b0      	cmp	r0, r6
 80072ee:	dbe7      	blt.n	80072c0 <__gethex+0x440>
 80072f0:	e7f0      	b.n	80072d4 <__gethex+0x454>
 80072f2:	bf00      	nop
 80072f4:	08009ae0 	.word	0x08009ae0

080072f8 <L_shift>:
 80072f8:	f1c2 0208 	rsb	r2, r2, #8
 80072fc:	0092      	lsls	r2, r2, #2
 80072fe:	b570      	push	{r4, r5, r6, lr}
 8007300:	f1c2 0620 	rsb	r6, r2, #32
 8007304:	6843      	ldr	r3, [r0, #4]
 8007306:	6804      	ldr	r4, [r0, #0]
 8007308:	fa03 f506 	lsl.w	r5, r3, r6
 800730c:	432c      	orrs	r4, r5
 800730e:	40d3      	lsrs	r3, r2
 8007310:	6004      	str	r4, [r0, #0]
 8007312:	f840 3f04 	str.w	r3, [r0, #4]!
 8007316:	4288      	cmp	r0, r1
 8007318:	d3f4      	bcc.n	8007304 <L_shift+0xc>
 800731a:	bd70      	pop	{r4, r5, r6, pc}

0800731c <__match>:
 800731c:	b530      	push	{r4, r5, lr}
 800731e:	6803      	ldr	r3, [r0, #0]
 8007320:	3301      	adds	r3, #1
 8007322:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007326:	b914      	cbnz	r4, 800732e <__match+0x12>
 8007328:	6003      	str	r3, [r0, #0]
 800732a:	2001      	movs	r0, #1
 800732c:	bd30      	pop	{r4, r5, pc}
 800732e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007332:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007336:	2d19      	cmp	r5, #25
 8007338:	bf98      	it	ls
 800733a:	3220      	addls	r2, #32
 800733c:	42a2      	cmp	r2, r4
 800733e:	d0f0      	beq.n	8007322 <__match+0x6>
 8007340:	2000      	movs	r0, #0
 8007342:	e7f3      	b.n	800732c <__match+0x10>

08007344 <__hexnan>:
 8007344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007348:	2500      	movs	r5, #0
 800734a:	680b      	ldr	r3, [r1, #0]
 800734c:	4682      	mov	sl, r0
 800734e:	115e      	asrs	r6, r3, #5
 8007350:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007354:	f013 031f 	ands.w	r3, r3, #31
 8007358:	bf18      	it	ne
 800735a:	3604      	addne	r6, #4
 800735c:	1f37      	subs	r7, r6, #4
 800735e:	4690      	mov	r8, r2
 8007360:	46b9      	mov	r9, r7
 8007362:	463c      	mov	r4, r7
 8007364:	46ab      	mov	fp, r5
 8007366:	b087      	sub	sp, #28
 8007368:	6801      	ldr	r1, [r0, #0]
 800736a:	9301      	str	r3, [sp, #4]
 800736c:	f846 5c04 	str.w	r5, [r6, #-4]
 8007370:	9502      	str	r5, [sp, #8]
 8007372:	784a      	ldrb	r2, [r1, #1]
 8007374:	1c4b      	adds	r3, r1, #1
 8007376:	9303      	str	r3, [sp, #12]
 8007378:	b342      	cbz	r2, 80073cc <__hexnan+0x88>
 800737a:	4610      	mov	r0, r2
 800737c:	9105      	str	r1, [sp, #20]
 800737e:	9204      	str	r2, [sp, #16]
 8007380:	f7ff fd69 	bl	8006e56 <__hexdig_fun>
 8007384:	2800      	cmp	r0, #0
 8007386:	d14f      	bne.n	8007428 <__hexnan+0xe4>
 8007388:	9a04      	ldr	r2, [sp, #16]
 800738a:	9905      	ldr	r1, [sp, #20]
 800738c:	2a20      	cmp	r2, #32
 800738e:	d818      	bhi.n	80073c2 <__hexnan+0x7e>
 8007390:	9b02      	ldr	r3, [sp, #8]
 8007392:	459b      	cmp	fp, r3
 8007394:	dd13      	ble.n	80073be <__hexnan+0x7a>
 8007396:	454c      	cmp	r4, r9
 8007398:	d206      	bcs.n	80073a8 <__hexnan+0x64>
 800739a:	2d07      	cmp	r5, #7
 800739c:	dc04      	bgt.n	80073a8 <__hexnan+0x64>
 800739e:	462a      	mov	r2, r5
 80073a0:	4649      	mov	r1, r9
 80073a2:	4620      	mov	r0, r4
 80073a4:	f7ff ffa8 	bl	80072f8 <L_shift>
 80073a8:	4544      	cmp	r4, r8
 80073aa:	d950      	bls.n	800744e <__hexnan+0x10a>
 80073ac:	2300      	movs	r3, #0
 80073ae:	f1a4 0904 	sub.w	r9, r4, #4
 80073b2:	f844 3c04 	str.w	r3, [r4, #-4]
 80073b6:	461d      	mov	r5, r3
 80073b8:	464c      	mov	r4, r9
 80073ba:	f8cd b008 	str.w	fp, [sp, #8]
 80073be:	9903      	ldr	r1, [sp, #12]
 80073c0:	e7d7      	b.n	8007372 <__hexnan+0x2e>
 80073c2:	2a29      	cmp	r2, #41	; 0x29
 80073c4:	d156      	bne.n	8007474 <__hexnan+0x130>
 80073c6:	3102      	adds	r1, #2
 80073c8:	f8ca 1000 	str.w	r1, [sl]
 80073cc:	f1bb 0f00 	cmp.w	fp, #0
 80073d0:	d050      	beq.n	8007474 <__hexnan+0x130>
 80073d2:	454c      	cmp	r4, r9
 80073d4:	d206      	bcs.n	80073e4 <__hexnan+0xa0>
 80073d6:	2d07      	cmp	r5, #7
 80073d8:	dc04      	bgt.n	80073e4 <__hexnan+0xa0>
 80073da:	462a      	mov	r2, r5
 80073dc:	4649      	mov	r1, r9
 80073de:	4620      	mov	r0, r4
 80073e0:	f7ff ff8a 	bl	80072f8 <L_shift>
 80073e4:	4544      	cmp	r4, r8
 80073e6:	d934      	bls.n	8007452 <__hexnan+0x10e>
 80073e8:	4623      	mov	r3, r4
 80073ea:	f1a8 0204 	sub.w	r2, r8, #4
 80073ee:	f853 1b04 	ldr.w	r1, [r3], #4
 80073f2:	429f      	cmp	r7, r3
 80073f4:	f842 1f04 	str.w	r1, [r2, #4]!
 80073f8:	d2f9      	bcs.n	80073ee <__hexnan+0xaa>
 80073fa:	1b3b      	subs	r3, r7, r4
 80073fc:	f023 0303 	bic.w	r3, r3, #3
 8007400:	3304      	adds	r3, #4
 8007402:	3401      	adds	r4, #1
 8007404:	3e03      	subs	r6, #3
 8007406:	42b4      	cmp	r4, r6
 8007408:	bf88      	it	hi
 800740a:	2304      	movhi	r3, #4
 800740c:	2200      	movs	r2, #0
 800740e:	4443      	add	r3, r8
 8007410:	f843 2b04 	str.w	r2, [r3], #4
 8007414:	429f      	cmp	r7, r3
 8007416:	d2fb      	bcs.n	8007410 <__hexnan+0xcc>
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	b91b      	cbnz	r3, 8007424 <__hexnan+0xe0>
 800741c:	4547      	cmp	r7, r8
 800741e:	d127      	bne.n	8007470 <__hexnan+0x12c>
 8007420:	2301      	movs	r3, #1
 8007422:	603b      	str	r3, [r7, #0]
 8007424:	2005      	movs	r0, #5
 8007426:	e026      	b.n	8007476 <__hexnan+0x132>
 8007428:	3501      	adds	r5, #1
 800742a:	2d08      	cmp	r5, #8
 800742c:	f10b 0b01 	add.w	fp, fp, #1
 8007430:	dd06      	ble.n	8007440 <__hexnan+0xfc>
 8007432:	4544      	cmp	r4, r8
 8007434:	d9c3      	bls.n	80073be <__hexnan+0x7a>
 8007436:	2300      	movs	r3, #0
 8007438:	2501      	movs	r5, #1
 800743a:	f844 3c04 	str.w	r3, [r4, #-4]
 800743e:	3c04      	subs	r4, #4
 8007440:	6822      	ldr	r2, [r4, #0]
 8007442:	f000 000f 	and.w	r0, r0, #15
 8007446:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800744a:	6022      	str	r2, [r4, #0]
 800744c:	e7b7      	b.n	80073be <__hexnan+0x7a>
 800744e:	2508      	movs	r5, #8
 8007450:	e7b5      	b.n	80073be <__hexnan+0x7a>
 8007452:	9b01      	ldr	r3, [sp, #4]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d0df      	beq.n	8007418 <__hexnan+0xd4>
 8007458:	f04f 32ff 	mov.w	r2, #4294967295
 800745c:	f1c3 0320 	rsb	r3, r3, #32
 8007460:	fa22 f303 	lsr.w	r3, r2, r3
 8007464:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007468:	401a      	ands	r2, r3
 800746a:	f846 2c04 	str.w	r2, [r6, #-4]
 800746e:	e7d3      	b.n	8007418 <__hexnan+0xd4>
 8007470:	3f04      	subs	r7, #4
 8007472:	e7d1      	b.n	8007418 <__hexnan+0xd4>
 8007474:	2004      	movs	r0, #4
 8007476:	b007      	add	sp, #28
 8007478:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800747c <__ascii_mbtowc>:
 800747c:	b082      	sub	sp, #8
 800747e:	b901      	cbnz	r1, 8007482 <__ascii_mbtowc+0x6>
 8007480:	a901      	add	r1, sp, #4
 8007482:	b142      	cbz	r2, 8007496 <__ascii_mbtowc+0x1a>
 8007484:	b14b      	cbz	r3, 800749a <__ascii_mbtowc+0x1e>
 8007486:	7813      	ldrb	r3, [r2, #0]
 8007488:	600b      	str	r3, [r1, #0]
 800748a:	7812      	ldrb	r2, [r2, #0]
 800748c:	1e10      	subs	r0, r2, #0
 800748e:	bf18      	it	ne
 8007490:	2001      	movne	r0, #1
 8007492:	b002      	add	sp, #8
 8007494:	4770      	bx	lr
 8007496:	4610      	mov	r0, r2
 8007498:	e7fb      	b.n	8007492 <__ascii_mbtowc+0x16>
 800749a:	f06f 0001 	mvn.w	r0, #1
 800749e:	e7f8      	b.n	8007492 <__ascii_mbtowc+0x16>

080074a0 <memcpy>:
 80074a0:	440a      	add	r2, r1
 80074a2:	4291      	cmp	r1, r2
 80074a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80074a8:	d100      	bne.n	80074ac <memcpy+0xc>
 80074aa:	4770      	bx	lr
 80074ac:	b510      	push	{r4, lr}
 80074ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074b2:	4291      	cmp	r1, r2
 80074b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074b8:	d1f9      	bne.n	80074ae <memcpy+0xe>
 80074ba:	bd10      	pop	{r4, pc}

080074bc <__malloc_lock>:
 80074bc:	4801      	ldr	r0, [pc, #4]	; (80074c4 <__malloc_lock+0x8>)
 80074be:	f001 bbc8 	b.w	8008c52 <__retarget_lock_acquire_recursive>
 80074c2:	bf00      	nop
 80074c4:	20000c8c 	.word	0x20000c8c

080074c8 <__malloc_unlock>:
 80074c8:	4801      	ldr	r0, [pc, #4]	; (80074d0 <__malloc_unlock+0x8>)
 80074ca:	f001 bbc3 	b.w	8008c54 <__retarget_lock_release_recursive>
 80074ce:	bf00      	nop
 80074d0:	20000c8c 	.word	0x20000c8c

080074d4 <_Balloc>:
 80074d4:	b570      	push	{r4, r5, r6, lr}
 80074d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80074d8:	4604      	mov	r4, r0
 80074da:	460d      	mov	r5, r1
 80074dc:	b976      	cbnz	r6, 80074fc <_Balloc+0x28>
 80074de:	2010      	movs	r0, #16
 80074e0:	f7fe fc3e 	bl	8005d60 <malloc>
 80074e4:	4602      	mov	r2, r0
 80074e6:	6260      	str	r0, [r4, #36]	; 0x24
 80074e8:	b920      	cbnz	r0, 80074f4 <_Balloc+0x20>
 80074ea:	2166      	movs	r1, #102	; 0x66
 80074ec:	4b17      	ldr	r3, [pc, #92]	; (800754c <_Balloc+0x78>)
 80074ee:	4818      	ldr	r0, [pc, #96]	; (8007550 <_Balloc+0x7c>)
 80074f0:	f000 fd00 	bl	8007ef4 <__assert_func>
 80074f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80074f8:	6006      	str	r6, [r0, #0]
 80074fa:	60c6      	str	r6, [r0, #12]
 80074fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80074fe:	68f3      	ldr	r3, [r6, #12]
 8007500:	b183      	cbz	r3, 8007524 <_Balloc+0x50>
 8007502:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007504:	68db      	ldr	r3, [r3, #12]
 8007506:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800750a:	b9b8      	cbnz	r0, 800753c <_Balloc+0x68>
 800750c:	2101      	movs	r1, #1
 800750e:	fa01 f605 	lsl.w	r6, r1, r5
 8007512:	1d72      	adds	r2, r6, #5
 8007514:	4620      	mov	r0, r4
 8007516:	0092      	lsls	r2, r2, #2
 8007518:	f000 fcb0 	bl	8007e7c <_calloc_r>
 800751c:	b160      	cbz	r0, 8007538 <_Balloc+0x64>
 800751e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007522:	e00e      	b.n	8007542 <_Balloc+0x6e>
 8007524:	2221      	movs	r2, #33	; 0x21
 8007526:	2104      	movs	r1, #4
 8007528:	4620      	mov	r0, r4
 800752a:	f000 fca7 	bl	8007e7c <_calloc_r>
 800752e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007530:	60f0      	str	r0, [r6, #12]
 8007532:	68db      	ldr	r3, [r3, #12]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d1e4      	bne.n	8007502 <_Balloc+0x2e>
 8007538:	2000      	movs	r0, #0
 800753a:	bd70      	pop	{r4, r5, r6, pc}
 800753c:	6802      	ldr	r2, [r0, #0]
 800753e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007542:	2300      	movs	r3, #0
 8007544:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007548:	e7f7      	b.n	800753a <_Balloc+0x66>
 800754a:	bf00      	nop
 800754c:	08009b70 	.word	0x08009b70
 8007550:	08009b87 	.word	0x08009b87

08007554 <_Bfree>:
 8007554:	b570      	push	{r4, r5, r6, lr}
 8007556:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007558:	4605      	mov	r5, r0
 800755a:	460c      	mov	r4, r1
 800755c:	b976      	cbnz	r6, 800757c <_Bfree+0x28>
 800755e:	2010      	movs	r0, #16
 8007560:	f7fe fbfe 	bl	8005d60 <malloc>
 8007564:	4602      	mov	r2, r0
 8007566:	6268      	str	r0, [r5, #36]	; 0x24
 8007568:	b920      	cbnz	r0, 8007574 <_Bfree+0x20>
 800756a:	218a      	movs	r1, #138	; 0x8a
 800756c:	4b08      	ldr	r3, [pc, #32]	; (8007590 <_Bfree+0x3c>)
 800756e:	4809      	ldr	r0, [pc, #36]	; (8007594 <_Bfree+0x40>)
 8007570:	f000 fcc0 	bl	8007ef4 <__assert_func>
 8007574:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007578:	6006      	str	r6, [r0, #0]
 800757a:	60c6      	str	r6, [r0, #12]
 800757c:	b13c      	cbz	r4, 800758e <_Bfree+0x3a>
 800757e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007580:	6862      	ldr	r2, [r4, #4]
 8007582:	68db      	ldr	r3, [r3, #12]
 8007584:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007588:	6021      	str	r1, [r4, #0]
 800758a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800758e:	bd70      	pop	{r4, r5, r6, pc}
 8007590:	08009b70 	.word	0x08009b70
 8007594:	08009b87 	.word	0x08009b87

08007598 <__multadd>:
 8007598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800759c:	4698      	mov	r8, r3
 800759e:	460c      	mov	r4, r1
 80075a0:	2300      	movs	r3, #0
 80075a2:	690e      	ldr	r6, [r1, #16]
 80075a4:	4607      	mov	r7, r0
 80075a6:	f101 0014 	add.w	r0, r1, #20
 80075aa:	6805      	ldr	r5, [r0, #0]
 80075ac:	3301      	adds	r3, #1
 80075ae:	b2a9      	uxth	r1, r5
 80075b0:	fb02 8101 	mla	r1, r2, r1, r8
 80075b4:	0c2d      	lsrs	r5, r5, #16
 80075b6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80075ba:	fb02 c505 	mla	r5, r2, r5, ip
 80075be:	b289      	uxth	r1, r1
 80075c0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80075c4:	429e      	cmp	r6, r3
 80075c6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80075ca:	f840 1b04 	str.w	r1, [r0], #4
 80075ce:	dcec      	bgt.n	80075aa <__multadd+0x12>
 80075d0:	f1b8 0f00 	cmp.w	r8, #0
 80075d4:	d022      	beq.n	800761c <__multadd+0x84>
 80075d6:	68a3      	ldr	r3, [r4, #8]
 80075d8:	42b3      	cmp	r3, r6
 80075da:	dc19      	bgt.n	8007610 <__multadd+0x78>
 80075dc:	6861      	ldr	r1, [r4, #4]
 80075de:	4638      	mov	r0, r7
 80075e0:	3101      	adds	r1, #1
 80075e2:	f7ff ff77 	bl	80074d4 <_Balloc>
 80075e6:	4605      	mov	r5, r0
 80075e8:	b928      	cbnz	r0, 80075f6 <__multadd+0x5e>
 80075ea:	4602      	mov	r2, r0
 80075ec:	21b5      	movs	r1, #181	; 0xb5
 80075ee:	4b0d      	ldr	r3, [pc, #52]	; (8007624 <__multadd+0x8c>)
 80075f0:	480d      	ldr	r0, [pc, #52]	; (8007628 <__multadd+0x90>)
 80075f2:	f000 fc7f 	bl	8007ef4 <__assert_func>
 80075f6:	6922      	ldr	r2, [r4, #16]
 80075f8:	f104 010c 	add.w	r1, r4, #12
 80075fc:	3202      	adds	r2, #2
 80075fe:	0092      	lsls	r2, r2, #2
 8007600:	300c      	adds	r0, #12
 8007602:	f7ff ff4d 	bl	80074a0 <memcpy>
 8007606:	4621      	mov	r1, r4
 8007608:	4638      	mov	r0, r7
 800760a:	f7ff ffa3 	bl	8007554 <_Bfree>
 800760e:	462c      	mov	r4, r5
 8007610:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007614:	3601      	adds	r6, #1
 8007616:	f8c3 8014 	str.w	r8, [r3, #20]
 800761a:	6126      	str	r6, [r4, #16]
 800761c:	4620      	mov	r0, r4
 800761e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007622:	bf00      	nop
 8007624:	08009ae0 	.word	0x08009ae0
 8007628:	08009b87 	.word	0x08009b87

0800762c <__s2b>:
 800762c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007630:	4615      	mov	r5, r2
 8007632:	2209      	movs	r2, #9
 8007634:	461f      	mov	r7, r3
 8007636:	3308      	adds	r3, #8
 8007638:	460c      	mov	r4, r1
 800763a:	fb93 f3f2 	sdiv	r3, r3, r2
 800763e:	4606      	mov	r6, r0
 8007640:	2201      	movs	r2, #1
 8007642:	2100      	movs	r1, #0
 8007644:	429a      	cmp	r2, r3
 8007646:	db09      	blt.n	800765c <__s2b+0x30>
 8007648:	4630      	mov	r0, r6
 800764a:	f7ff ff43 	bl	80074d4 <_Balloc>
 800764e:	b940      	cbnz	r0, 8007662 <__s2b+0x36>
 8007650:	4602      	mov	r2, r0
 8007652:	21ce      	movs	r1, #206	; 0xce
 8007654:	4b18      	ldr	r3, [pc, #96]	; (80076b8 <__s2b+0x8c>)
 8007656:	4819      	ldr	r0, [pc, #100]	; (80076bc <__s2b+0x90>)
 8007658:	f000 fc4c 	bl	8007ef4 <__assert_func>
 800765c:	0052      	lsls	r2, r2, #1
 800765e:	3101      	adds	r1, #1
 8007660:	e7f0      	b.n	8007644 <__s2b+0x18>
 8007662:	9b08      	ldr	r3, [sp, #32]
 8007664:	2d09      	cmp	r5, #9
 8007666:	6143      	str	r3, [r0, #20]
 8007668:	f04f 0301 	mov.w	r3, #1
 800766c:	6103      	str	r3, [r0, #16]
 800766e:	dd16      	ble.n	800769e <__s2b+0x72>
 8007670:	f104 0909 	add.w	r9, r4, #9
 8007674:	46c8      	mov	r8, r9
 8007676:	442c      	add	r4, r5
 8007678:	f818 3b01 	ldrb.w	r3, [r8], #1
 800767c:	4601      	mov	r1, r0
 800767e:	220a      	movs	r2, #10
 8007680:	4630      	mov	r0, r6
 8007682:	3b30      	subs	r3, #48	; 0x30
 8007684:	f7ff ff88 	bl	8007598 <__multadd>
 8007688:	45a0      	cmp	r8, r4
 800768a:	d1f5      	bne.n	8007678 <__s2b+0x4c>
 800768c:	f1a5 0408 	sub.w	r4, r5, #8
 8007690:	444c      	add	r4, r9
 8007692:	1b2d      	subs	r5, r5, r4
 8007694:	1963      	adds	r3, r4, r5
 8007696:	42bb      	cmp	r3, r7
 8007698:	db04      	blt.n	80076a4 <__s2b+0x78>
 800769a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800769e:	2509      	movs	r5, #9
 80076a0:	340a      	adds	r4, #10
 80076a2:	e7f6      	b.n	8007692 <__s2b+0x66>
 80076a4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80076a8:	4601      	mov	r1, r0
 80076aa:	220a      	movs	r2, #10
 80076ac:	4630      	mov	r0, r6
 80076ae:	3b30      	subs	r3, #48	; 0x30
 80076b0:	f7ff ff72 	bl	8007598 <__multadd>
 80076b4:	e7ee      	b.n	8007694 <__s2b+0x68>
 80076b6:	bf00      	nop
 80076b8:	08009ae0 	.word	0x08009ae0
 80076bc:	08009b87 	.word	0x08009b87

080076c0 <__hi0bits>:
 80076c0:	0c02      	lsrs	r2, r0, #16
 80076c2:	0412      	lsls	r2, r2, #16
 80076c4:	4603      	mov	r3, r0
 80076c6:	b9ca      	cbnz	r2, 80076fc <__hi0bits+0x3c>
 80076c8:	0403      	lsls	r3, r0, #16
 80076ca:	2010      	movs	r0, #16
 80076cc:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80076d0:	bf04      	itt	eq
 80076d2:	021b      	lsleq	r3, r3, #8
 80076d4:	3008      	addeq	r0, #8
 80076d6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80076da:	bf04      	itt	eq
 80076dc:	011b      	lsleq	r3, r3, #4
 80076de:	3004      	addeq	r0, #4
 80076e0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80076e4:	bf04      	itt	eq
 80076e6:	009b      	lsleq	r3, r3, #2
 80076e8:	3002      	addeq	r0, #2
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	db05      	blt.n	80076fa <__hi0bits+0x3a>
 80076ee:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80076f2:	f100 0001 	add.w	r0, r0, #1
 80076f6:	bf08      	it	eq
 80076f8:	2020      	moveq	r0, #32
 80076fa:	4770      	bx	lr
 80076fc:	2000      	movs	r0, #0
 80076fe:	e7e5      	b.n	80076cc <__hi0bits+0xc>

08007700 <__lo0bits>:
 8007700:	6803      	ldr	r3, [r0, #0]
 8007702:	4602      	mov	r2, r0
 8007704:	f013 0007 	ands.w	r0, r3, #7
 8007708:	d00b      	beq.n	8007722 <__lo0bits+0x22>
 800770a:	07d9      	lsls	r1, r3, #31
 800770c:	d422      	bmi.n	8007754 <__lo0bits+0x54>
 800770e:	0798      	lsls	r0, r3, #30
 8007710:	bf49      	itett	mi
 8007712:	085b      	lsrmi	r3, r3, #1
 8007714:	089b      	lsrpl	r3, r3, #2
 8007716:	2001      	movmi	r0, #1
 8007718:	6013      	strmi	r3, [r2, #0]
 800771a:	bf5c      	itt	pl
 800771c:	2002      	movpl	r0, #2
 800771e:	6013      	strpl	r3, [r2, #0]
 8007720:	4770      	bx	lr
 8007722:	b299      	uxth	r1, r3
 8007724:	b909      	cbnz	r1, 800772a <__lo0bits+0x2a>
 8007726:	2010      	movs	r0, #16
 8007728:	0c1b      	lsrs	r3, r3, #16
 800772a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800772e:	bf04      	itt	eq
 8007730:	0a1b      	lsreq	r3, r3, #8
 8007732:	3008      	addeq	r0, #8
 8007734:	0719      	lsls	r1, r3, #28
 8007736:	bf04      	itt	eq
 8007738:	091b      	lsreq	r3, r3, #4
 800773a:	3004      	addeq	r0, #4
 800773c:	0799      	lsls	r1, r3, #30
 800773e:	bf04      	itt	eq
 8007740:	089b      	lsreq	r3, r3, #2
 8007742:	3002      	addeq	r0, #2
 8007744:	07d9      	lsls	r1, r3, #31
 8007746:	d403      	bmi.n	8007750 <__lo0bits+0x50>
 8007748:	085b      	lsrs	r3, r3, #1
 800774a:	f100 0001 	add.w	r0, r0, #1
 800774e:	d003      	beq.n	8007758 <__lo0bits+0x58>
 8007750:	6013      	str	r3, [r2, #0]
 8007752:	4770      	bx	lr
 8007754:	2000      	movs	r0, #0
 8007756:	4770      	bx	lr
 8007758:	2020      	movs	r0, #32
 800775a:	4770      	bx	lr

0800775c <__i2b>:
 800775c:	b510      	push	{r4, lr}
 800775e:	460c      	mov	r4, r1
 8007760:	2101      	movs	r1, #1
 8007762:	f7ff feb7 	bl	80074d4 <_Balloc>
 8007766:	4602      	mov	r2, r0
 8007768:	b928      	cbnz	r0, 8007776 <__i2b+0x1a>
 800776a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800776e:	4b04      	ldr	r3, [pc, #16]	; (8007780 <__i2b+0x24>)
 8007770:	4804      	ldr	r0, [pc, #16]	; (8007784 <__i2b+0x28>)
 8007772:	f000 fbbf 	bl	8007ef4 <__assert_func>
 8007776:	2301      	movs	r3, #1
 8007778:	6144      	str	r4, [r0, #20]
 800777a:	6103      	str	r3, [r0, #16]
 800777c:	bd10      	pop	{r4, pc}
 800777e:	bf00      	nop
 8007780:	08009ae0 	.word	0x08009ae0
 8007784:	08009b87 	.word	0x08009b87

08007788 <__multiply>:
 8007788:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800778c:	4614      	mov	r4, r2
 800778e:	690a      	ldr	r2, [r1, #16]
 8007790:	6923      	ldr	r3, [r4, #16]
 8007792:	460d      	mov	r5, r1
 8007794:	429a      	cmp	r2, r3
 8007796:	bfbe      	ittt	lt
 8007798:	460b      	movlt	r3, r1
 800779a:	4625      	movlt	r5, r4
 800779c:	461c      	movlt	r4, r3
 800779e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80077a2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80077a6:	68ab      	ldr	r3, [r5, #8]
 80077a8:	6869      	ldr	r1, [r5, #4]
 80077aa:	eb0a 0709 	add.w	r7, sl, r9
 80077ae:	42bb      	cmp	r3, r7
 80077b0:	b085      	sub	sp, #20
 80077b2:	bfb8      	it	lt
 80077b4:	3101      	addlt	r1, #1
 80077b6:	f7ff fe8d 	bl	80074d4 <_Balloc>
 80077ba:	b930      	cbnz	r0, 80077ca <__multiply+0x42>
 80077bc:	4602      	mov	r2, r0
 80077be:	f240 115d 	movw	r1, #349	; 0x15d
 80077c2:	4b41      	ldr	r3, [pc, #260]	; (80078c8 <__multiply+0x140>)
 80077c4:	4841      	ldr	r0, [pc, #260]	; (80078cc <__multiply+0x144>)
 80077c6:	f000 fb95 	bl	8007ef4 <__assert_func>
 80077ca:	f100 0614 	add.w	r6, r0, #20
 80077ce:	4633      	mov	r3, r6
 80077d0:	2200      	movs	r2, #0
 80077d2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80077d6:	4543      	cmp	r3, r8
 80077d8:	d31e      	bcc.n	8007818 <__multiply+0x90>
 80077da:	f105 0c14 	add.w	ip, r5, #20
 80077de:	f104 0314 	add.w	r3, r4, #20
 80077e2:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80077e6:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80077ea:	9202      	str	r2, [sp, #8]
 80077ec:	ebac 0205 	sub.w	r2, ip, r5
 80077f0:	3a15      	subs	r2, #21
 80077f2:	f022 0203 	bic.w	r2, r2, #3
 80077f6:	3204      	adds	r2, #4
 80077f8:	f105 0115 	add.w	r1, r5, #21
 80077fc:	458c      	cmp	ip, r1
 80077fe:	bf38      	it	cc
 8007800:	2204      	movcc	r2, #4
 8007802:	9201      	str	r2, [sp, #4]
 8007804:	9a02      	ldr	r2, [sp, #8]
 8007806:	9303      	str	r3, [sp, #12]
 8007808:	429a      	cmp	r2, r3
 800780a:	d808      	bhi.n	800781e <__multiply+0x96>
 800780c:	2f00      	cmp	r7, #0
 800780e:	dc55      	bgt.n	80078bc <__multiply+0x134>
 8007810:	6107      	str	r7, [r0, #16]
 8007812:	b005      	add	sp, #20
 8007814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007818:	f843 2b04 	str.w	r2, [r3], #4
 800781c:	e7db      	b.n	80077d6 <__multiply+0x4e>
 800781e:	f8b3 a000 	ldrh.w	sl, [r3]
 8007822:	f1ba 0f00 	cmp.w	sl, #0
 8007826:	d020      	beq.n	800786a <__multiply+0xe2>
 8007828:	46b1      	mov	r9, r6
 800782a:	2200      	movs	r2, #0
 800782c:	f105 0e14 	add.w	lr, r5, #20
 8007830:	f85e 4b04 	ldr.w	r4, [lr], #4
 8007834:	f8d9 b000 	ldr.w	fp, [r9]
 8007838:	b2a1      	uxth	r1, r4
 800783a:	fa1f fb8b 	uxth.w	fp, fp
 800783e:	fb0a b101 	mla	r1, sl, r1, fp
 8007842:	4411      	add	r1, r2
 8007844:	f8d9 2000 	ldr.w	r2, [r9]
 8007848:	0c24      	lsrs	r4, r4, #16
 800784a:	0c12      	lsrs	r2, r2, #16
 800784c:	fb0a 2404 	mla	r4, sl, r4, r2
 8007850:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8007854:	b289      	uxth	r1, r1
 8007856:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800785a:	45f4      	cmp	ip, lr
 800785c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8007860:	f849 1b04 	str.w	r1, [r9], #4
 8007864:	d8e4      	bhi.n	8007830 <__multiply+0xa8>
 8007866:	9901      	ldr	r1, [sp, #4]
 8007868:	5072      	str	r2, [r6, r1]
 800786a:	9a03      	ldr	r2, [sp, #12]
 800786c:	3304      	adds	r3, #4
 800786e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007872:	f1b9 0f00 	cmp.w	r9, #0
 8007876:	d01f      	beq.n	80078b8 <__multiply+0x130>
 8007878:	46b6      	mov	lr, r6
 800787a:	f04f 0a00 	mov.w	sl, #0
 800787e:	6834      	ldr	r4, [r6, #0]
 8007880:	f105 0114 	add.w	r1, r5, #20
 8007884:	880a      	ldrh	r2, [r1, #0]
 8007886:	f8be b002 	ldrh.w	fp, [lr, #2]
 800788a:	b2a4      	uxth	r4, r4
 800788c:	fb09 b202 	mla	r2, r9, r2, fp
 8007890:	4492      	add	sl, r2
 8007892:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8007896:	f84e 4b04 	str.w	r4, [lr], #4
 800789a:	f851 4b04 	ldr.w	r4, [r1], #4
 800789e:	f8be 2000 	ldrh.w	r2, [lr]
 80078a2:	0c24      	lsrs	r4, r4, #16
 80078a4:	fb09 2404 	mla	r4, r9, r4, r2
 80078a8:	458c      	cmp	ip, r1
 80078aa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80078ae:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80078b2:	d8e7      	bhi.n	8007884 <__multiply+0xfc>
 80078b4:	9a01      	ldr	r2, [sp, #4]
 80078b6:	50b4      	str	r4, [r6, r2]
 80078b8:	3604      	adds	r6, #4
 80078ba:	e7a3      	b.n	8007804 <__multiply+0x7c>
 80078bc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d1a5      	bne.n	8007810 <__multiply+0x88>
 80078c4:	3f01      	subs	r7, #1
 80078c6:	e7a1      	b.n	800780c <__multiply+0x84>
 80078c8:	08009ae0 	.word	0x08009ae0
 80078cc:	08009b87 	.word	0x08009b87

080078d0 <__pow5mult>:
 80078d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80078d4:	4615      	mov	r5, r2
 80078d6:	f012 0203 	ands.w	r2, r2, #3
 80078da:	4606      	mov	r6, r0
 80078dc:	460f      	mov	r7, r1
 80078de:	d007      	beq.n	80078f0 <__pow5mult+0x20>
 80078e0:	4c25      	ldr	r4, [pc, #148]	; (8007978 <__pow5mult+0xa8>)
 80078e2:	3a01      	subs	r2, #1
 80078e4:	2300      	movs	r3, #0
 80078e6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80078ea:	f7ff fe55 	bl	8007598 <__multadd>
 80078ee:	4607      	mov	r7, r0
 80078f0:	10ad      	asrs	r5, r5, #2
 80078f2:	d03d      	beq.n	8007970 <__pow5mult+0xa0>
 80078f4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80078f6:	b97c      	cbnz	r4, 8007918 <__pow5mult+0x48>
 80078f8:	2010      	movs	r0, #16
 80078fa:	f7fe fa31 	bl	8005d60 <malloc>
 80078fe:	4602      	mov	r2, r0
 8007900:	6270      	str	r0, [r6, #36]	; 0x24
 8007902:	b928      	cbnz	r0, 8007910 <__pow5mult+0x40>
 8007904:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007908:	4b1c      	ldr	r3, [pc, #112]	; (800797c <__pow5mult+0xac>)
 800790a:	481d      	ldr	r0, [pc, #116]	; (8007980 <__pow5mult+0xb0>)
 800790c:	f000 faf2 	bl	8007ef4 <__assert_func>
 8007910:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007914:	6004      	str	r4, [r0, #0]
 8007916:	60c4      	str	r4, [r0, #12]
 8007918:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800791c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007920:	b94c      	cbnz	r4, 8007936 <__pow5mult+0x66>
 8007922:	f240 2171 	movw	r1, #625	; 0x271
 8007926:	4630      	mov	r0, r6
 8007928:	f7ff ff18 	bl	800775c <__i2b>
 800792c:	2300      	movs	r3, #0
 800792e:	4604      	mov	r4, r0
 8007930:	f8c8 0008 	str.w	r0, [r8, #8]
 8007934:	6003      	str	r3, [r0, #0]
 8007936:	f04f 0900 	mov.w	r9, #0
 800793a:	07eb      	lsls	r3, r5, #31
 800793c:	d50a      	bpl.n	8007954 <__pow5mult+0x84>
 800793e:	4639      	mov	r1, r7
 8007940:	4622      	mov	r2, r4
 8007942:	4630      	mov	r0, r6
 8007944:	f7ff ff20 	bl	8007788 <__multiply>
 8007948:	4680      	mov	r8, r0
 800794a:	4639      	mov	r1, r7
 800794c:	4630      	mov	r0, r6
 800794e:	f7ff fe01 	bl	8007554 <_Bfree>
 8007952:	4647      	mov	r7, r8
 8007954:	106d      	asrs	r5, r5, #1
 8007956:	d00b      	beq.n	8007970 <__pow5mult+0xa0>
 8007958:	6820      	ldr	r0, [r4, #0]
 800795a:	b938      	cbnz	r0, 800796c <__pow5mult+0x9c>
 800795c:	4622      	mov	r2, r4
 800795e:	4621      	mov	r1, r4
 8007960:	4630      	mov	r0, r6
 8007962:	f7ff ff11 	bl	8007788 <__multiply>
 8007966:	6020      	str	r0, [r4, #0]
 8007968:	f8c0 9000 	str.w	r9, [r0]
 800796c:	4604      	mov	r4, r0
 800796e:	e7e4      	b.n	800793a <__pow5mult+0x6a>
 8007970:	4638      	mov	r0, r7
 8007972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007976:	bf00      	nop
 8007978:	08009cd8 	.word	0x08009cd8
 800797c:	08009b70 	.word	0x08009b70
 8007980:	08009b87 	.word	0x08009b87

08007984 <__lshift>:
 8007984:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007988:	460c      	mov	r4, r1
 800798a:	4607      	mov	r7, r0
 800798c:	4691      	mov	r9, r2
 800798e:	6923      	ldr	r3, [r4, #16]
 8007990:	6849      	ldr	r1, [r1, #4]
 8007992:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007996:	68a3      	ldr	r3, [r4, #8]
 8007998:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800799c:	f108 0601 	add.w	r6, r8, #1
 80079a0:	42b3      	cmp	r3, r6
 80079a2:	db0b      	blt.n	80079bc <__lshift+0x38>
 80079a4:	4638      	mov	r0, r7
 80079a6:	f7ff fd95 	bl	80074d4 <_Balloc>
 80079aa:	4605      	mov	r5, r0
 80079ac:	b948      	cbnz	r0, 80079c2 <__lshift+0x3e>
 80079ae:	4602      	mov	r2, r0
 80079b0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80079b4:	4b27      	ldr	r3, [pc, #156]	; (8007a54 <__lshift+0xd0>)
 80079b6:	4828      	ldr	r0, [pc, #160]	; (8007a58 <__lshift+0xd4>)
 80079b8:	f000 fa9c 	bl	8007ef4 <__assert_func>
 80079bc:	3101      	adds	r1, #1
 80079be:	005b      	lsls	r3, r3, #1
 80079c0:	e7ee      	b.n	80079a0 <__lshift+0x1c>
 80079c2:	2300      	movs	r3, #0
 80079c4:	f100 0114 	add.w	r1, r0, #20
 80079c8:	f100 0210 	add.w	r2, r0, #16
 80079cc:	4618      	mov	r0, r3
 80079ce:	4553      	cmp	r3, sl
 80079d0:	db33      	blt.n	8007a3a <__lshift+0xb6>
 80079d2:	6920      	ldr	r0, [r4, #16]
 80079d4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80079d8:	f104 0314 	add.w	r3, r4, #20
 80079dc:	f019 091f 	ands.w	r9, r9, #31
 80079e0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80079e4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80079e8:	d02b      	beq.n	8007a42 <__lshift+0xbe>
 80079ea:	468a      	mov	sl, r1
 80079ec:	2200      	movs	r2, #0
 80079ee:	f1c9 0e20 	rsb	lr, r9, #32
 80079f2:	6818      	ldr	r0, [r3, #0]
 80079f4:	fa00 f009 	lsl.w	r0, r0, r9
 80079f8:	4302      	orrs	r2, r0
 80079fa:	f84a 2b04 	str.w	r2, [sl], #4
 80079fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a02:	459c      	cmp	ip, r3
 8007a04:	fa22 f20e 	lsr.w	r2, r2, lr
 8007a08:	d8f3      	bhi.n	80079f2 <__lshift+0x6e>
 8007a0a:	ebac 0304 	sub.w	r3, ip, r4
 8007a0e:	3b15      	subs	r3, #21
 8007a10:	f023 0303 	bic.w	r3, r3, #3
 8007a14:	3304      	adds	r3, #4
 8007a16:	f104 0015 	add.w	r0, r4, #21
 8007a1a:	4584      	cmp	ip, r0
 8007a1c:	bf38      	it	cc
 8007a1e:	2304      	movcc	r3, #4
 8007a20:	50ca      	str	r2, [r1, r3]
 8007a22:	b10a      	cbz	r2, 8007a28 <__lshift+0xa4>
 8007a24:	f108 0602 	add.w	r6, r8, #2
 8007a28:	3e01      	subs	r6, #1
 8007a2a:	4638      	mov	r0, r7
 8007a2c:	4621      	mov	r1, r4
 8007a2e:	612e      	str	r6, [r5, #16]
 8007a30:	f7ff fd90 	bl	8007554 <_Bfree>
 8007a34:	4628      	mov	r0, r5
 8007a36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007a3e:	3301      	adds	r3, #1
 8007a40:	e7c5      	b.n	80079ce <__lshift+0x4a>
 8007a42:	3904      	subs	r1, #4
 8007a44:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a48:	459c      	cmp	ip, r3
 8007a4a:	f841 2f04 	str.w	r2, [r1, #4]!
 8007a4e:	d8f9      	bhi.n	8007a44 <__lshift+0xc0>
 8007a50:	e7ea      	b.n	8007a28 <__lshift+0xa4>
 8007a52:	bf00      	nop
 8007a54:	08009ae0 	.word	0x08009ae0
 8007a58:	08009b87 	.word	0x08009b87

08007a5c <__mcmp>:
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	690a      	ldr	r2, [r1, #16]
 8007a60:	6900      	ldr	r0, [r0, #16]
 8007a62:	b530      	push	{r4, r5, lr}
 8007a64:	1a80      	subs	r0, r0, r2
 8007a66:	d10d      	bne.n	8007a84 <__mcmp+0x28>
 8007a68:	3314      	adds	r3, #20
 8007a6a:	3114      	adds	r1, #20
 8007a6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007a70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007a74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007a78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007a7c:	4295      	cmp	r5, r2
 8007a7e:	d002      	beq.n	8007a86 <__mcmp+0x2a>
 8007a80:	d304      	bcc.n	8007a8c <__mcmp+0x30>
 8007a82:	2001      	movs	r0, #1
 8007a84:	bd30      	pop	{r4, r5, pc}
 8007a86:	42a3      	cmp	r3, r4
 8007a88:	d3f4      	bcc.n	8007a74 <__mcmp+0x18>
 8007a8a:	e7fb      	b.n	8007a84 <__mcmp+0x28>
 8007a8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007a90:	e7f8      	b.n	8007a84 <__mcmp+0x28>
	...

08007a94 <__mdiff>:
 8007a94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a98:	460c      	mov	r4, r1
 8007a9a:	4606      	mov	r6, r0
 8007a9c:	4611      	mov	r1, r2
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	4692      	mov	sl, r2
 8007aa2:	f7ff ffdb 	bl	8007a5c <__mcmp>
 8007aa6:	1e05      	subs	r5, r0, #0
 8007aa8:	d111      	bne.n	8007ace <__mdiff+0x3a>
 8007aaa:	4629      	mov	r1, r5
 8007aac:	4630      	mov	r0, r6
 8007aae:	f7ff fd11 	bl	80074d4 <_Balloc>
 8007ab2:	4602      	mov	r2, r0
 8007ab4:	b928      	cbnz	r0, 8007ac2 <__mdiff+0x2e>
 8007ab6:	f240 2132 	movw	r1, #562	; 0x232
 8007aba:	4b3c      	ldr	r3, [pc, #240]	; (8007bac <__mdiff+0x118>)
 8007abc:	483c      	ldr	r0, [pc, #240]	; (8007bb0 <__mdiff+0x11c>)
 8007abe:	f000 fa19 	bl	8007ef4 <__assert_func>
 8007ac2:	2301      	movs	r3, #1
 8007ac4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ac8:	4610      	mov	r0, r2
 8007aca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ace:	bfa4      	itt	ge
 8007ad0:	4653      	movge	r3, sl
 8007ad2:	46a2      	movge	sl, r4
 8007ad4:	4630      	mov	r0, r6
 8007ad6:	f8da 1004 	ldr.w	r1, [sl, #4]
 8007ada:	bfa6      	itte	ge
 8007adc:	461c      	movge	r4, r3
 8007ade:	2500      	movge	r5, #0
 8007ae0:	2501      	movlt	r5, #1
 8007ae2:	f7ff fcf7 	bl	80074d4 <_Balloc>
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	b918      	cbnz	r0, 8007af2 <__mdiff+0x5e>
 8007aea:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007aee:	4b2f      	ldr	r3, [pc, #188]	; (8007bac <__mdiff+0x118>)
 8007af0:	e7e4      	b.n	8007abc <__mdiff+0x28>
 8007af2:	f100 0814 	add.w	r8, r0, #20
 8007af6:	f8da 7010 	ldr.w	r7, [sl, #16]
 8007afa:	60c5      	str	r5, [r0, #12]
 8007afc:	f04f 0c00 	mov.w	ip, #0
 8007b00:	f10a 0514 	add.w	r5, sl, #20
 8007b04:	f10a 0010 	add.w	r0, sl, #16
 8007b08:	46c2      	mov	sl, r8
 8007b0a:	6926      	ldr	r6, [r4, #16]
 8007b0c:	f104 0914 	add.w	r9, r4, #20
 8007b10:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8007b14:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007b18:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8007b1c:	f859 3b04 	ldr.w	r3, [r9], #4
 8007b20:	fa1f f18b 	uxth.w	r1, fp
 8007b24:	4461      	add	r1, ip
 8007b26:	fa1f fc83 	uxth.w	ip, r3
 8007b2a:	0c1b      	lsrs	r3, r3, #16
 8007b2c:	eba1 010c 	sub.w	r1, r1, ip
 8007b30:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007b34:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007b38:	b289      	uxth	r1, r1
 8007b3a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007b3e:	454e      	cmp	r6, r9
 8007b40:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007b44:	f84a 3b04 	str.w	r3, [sl], #4
 8007b48:	d8e6      	bhi.n	8007b18 <__mdiff+0x84>
 8007b4a:	1b33      	subs	r3, r6, r4
 8007b4c:	3b15      	subs	r3, #21
 8007b4e:	f023 0303 	bic.w	r3, r3, #3
 8007b52:	3415      	adds	r4, #21
 8007b54:	3304      	adds	r3, #4
 8007b56:	42a6      	cmp	r6, r4
 8007b58:	bf38      	it	cc
 8007b5a:	2304      	movcc	r3, #4
 8007b5c:	441d      	add	r5, r3
 8007b5e:	4443      	add	r3, r8
 8007b60:	461e      	mov	r6, r3
 8007b62:	462c      	mov	r4, r5
 8007b64:	4574      	cmp	r4, lr
 8007b66:	d30e      	bcc.n	8007b86 <__mdiff+0xf2>
 8007b68:	f10e 0103 	add.w	r1, lr, #3
 8007b6c:	1b49      	subs	r1, r1, r5
 8007b6e:	f021 0103 	bic.w	r1, r1, #3
 8007b72:	3d03      	subs	r5, #3
 8007b74:	45ae      	cmp	lr, r5
 8007b76:	bf38      	it	cc
 8007b78:	2100      	movcc	r1, #0
 8007b7a:	4419      	add	r1, r3
 8007b7c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8007b80:	b18b      	cbz	r3, 8007ba6 <__mdiff+0x112>
 8007b82:	6117      	str	r7, [r2, #16]
 8007b84:	e7a0      	b.n	8007ac8 <__mdiff+0x34>
 8007b86:	f854 8b04 	ldr.w	r8, [r4], #4
 8007b8a:	fa1f f188 	uxth.w	r1, r8
 8007b8e:	4461      	add	r1, ip
 8007b90:	1408      	asrs	r0, r1, #16
 8007b92:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8007b96:	b289      	uxth	r1, r1
 8007b98:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007b9c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007ba0:	f846 1b04 	str.w	r1, [r6], #4
 8007ba4:	e7de      	b.n	8007b64 <__mdiff+0xd0>
 8007ba6:	3f01      	subs	r7, #1
 8007ba8:	e7e8      	b.n	8007b7c <__mdiff+0xe8>
 8007baa:	bf00      	nop
 8007bac:	08009ae0 	.word	0x08009ae0
 8007bb0:	08009b87 	.word	0x08009b87

08007bb4 <__ulp>:
 8007bb4:	4b11      	ldr	r3, [pc, #68]	; (8007bfc <__ulp+0x48>)
 8007bb6:	400b      	ands	r3, r1
 8007bb8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	dd02      	ble.n	8007bc6 <__ulp+0x12>
 8007bc0:	2000      	movs	r0, #0
 8007bc2:	4619      	mov	r1, r3
 8007bc4:	4770      	bx	lr
 8007bc6:	425b      	negs	r3, r3
 8007bc8:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007bcc:	f04f 0000 	mov.w	r0, #0
 8007bd0:	f04f 0100 	mov.w	r1, #0
 8007bd4:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007bd8:	da04      	bge.n	8007be4 <__ulp+0x30>
 8007bda:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007bde:	fa43 f102 	asr.w	r1, r3, r2
 8007be2:	4770      	bx	lr
 8007be4:	f1a2 0314 	sub.w	r3, r2, #20
 8007be8:	2b1e      	cmp	r3, #30
 8007bea:	bfd6      	itet	le
 8007bec:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007bf0:	2301      	movgt	r3, #1
 8007bf2:	fa22 f303 	lsrle.w	r3, r2, r3
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	4770      	bx	lr
 8007bfa:	bf00      	nop
 8007bfc:	7ff00000 	.word	0x7ff00000

08007c00 <__b2d>:
 8007c00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c04:	6907      	ldr	r7, [r0, #16]
 8007c06:	f100 0914 	add.w	r9, r0, #20
 8007c0a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007c0e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8007c12:	f1a7 0804 	sub.w	r8, r7, #4
 8007c16:	4630      	mov	r0, r6
 8007c18:	f7ff fd52 	bl	80076c0 <__hi0bits>
 8007c1c:	f1c0 0320 	rsb	r3, r0, #32
 8007c20:	280a      	cmp	r0, #10
 8007c22:	600b      	str	r3, [r1, #0]
 8007c24:	491f      	ldr	r1, [pc, #124]	; (8007ca4 <__b2d+0xa4>)
 8007c26:	dc17      	bgt.n	8007c58 <__b2d+0x58>
 8007c28:	45c1      	cmp	r9, r8
 8007c2a:	bf28      	it	cs
 8007c2c:	2200      	movcs	r2, #0
 8007c2e:	f1c0 0c0b 	rsb	ip, r0, #11
 8007c32:	fa26 f30c 	lsr.w	r3, r6, ip
 8007c36:	bf38      	it	cc
 8007c38:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007c3c:	ea43 0501 	orr.w	r5, r3, r1
 8007c40:	f100 0315 	add.w	r3, r0, #21
 8007c44:	fa06 f303 	lsl.w	r3, r6, r3
 8007c48:	fa22 f20c 	lsr.w	r2, r2, ip
 8007c4c:	ea43 0402 	orr.w	r4, r3, r2
 8007c50:	4620      	mov	r0, r4
 8007c52:	4629      	mov	r1, r5
 8007c54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c58:	45c1      	cmp	r9, r8
 8007c5a:	bf2e      	itee	cs
 8007c5c:	2200      	movcs	r2, #0
 8007c5e:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007c62:	f1a7 0808 	subcc.w	r8, r7, #8
 8007c66:	f1b0 030b 	subs.w	r3, r0, #11
 8007c6a:	d016      	beq.n	8007c9a <__b2d+0x9a>
 8007c6c:	f1c3 0720 	rsb	r7, r3, #32
 8007c70:	fa22 f107 	lsr.w	r1, r2, r7
 8007c74:	45c8      	cmp	r8, r9
 8007c76:	fa06 f603 	lsl.w	r6, r6, r3
 8007c7a:	ea46 0601 	orr.w	r6, r6, r1
 8007c7e:	bf94      	ite	ls
 8007c80:	2100      	movls	r1, #0
 8007c82:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 8007c86:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8007c8a:	fa02 f003 	lsl.w	r0, r2, r3
 8007c8e:	40f9      	lsrs	r1, r7
 8007c90:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007c94:	ea40 0401 	orr.w	r4, r0, r1
 8007c98:	e7da      	b.n	8007c50 <__b2d+0x50>
 8007c9a:	4614      	mov	r4, r2
 8007c9c:	ea46 0501 	orr.w	r5, r6, r1
 8007ca0:	e7d6      	b.n	8007c50 <__b2d+0x50>
 8007ca2:	bf00      	nop
 8007ca4:	3ff00000 	.word	0x3ff00000

08007ca8 <__d2b>:
 8007ca8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007cac:	2101      	movs	r1, #1
 8007cae:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8007cb2:	4690      	mov	r8, r2
 8007cb4:	461d      	mov	r5, r3
 8007cb6:	f7ff fc0d 	bl	80074d4 <_Balloc>
 8007cba:	4604      	mov	r4, r0
 8007cbc:	b930      	cbnz	r0, 8007ccc <__d2b+0x24>
 8007cbe:	4602      	mov	r2, r0
 8007cc0:	f240 310a 	movw	r1, #778	; 0x30a
 8007cc4:	4b24      	ldr	r3, [pc, #144]	; (8007d58 <__d2b+0xb0>)
 8007cc6:	4825      	ldr	r0, [pc, #148]	; (8007d5c <__d2b+0xb4>)
 8007cc8:	f000 f914 	bl	8007ef4 <__assert_func>
 8007ccc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007cd0:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007cd4:	bb2d      	cbnz	r5, 8007d22 <__d2b+0x7a>
 8007cd6:	9301      	str	r3, [sp, #4]
 8007cd8:	f1b8 0300 	subs.w	r3, r8, #0
 8007cdc:	d026      	beq.n	8007d2c <__d2b+0x84>
 8007cde:	4668      	mov	r0, sp
 8007ce0:	9300      	str	r3, [sp, #0]
 8007ce2:	f7ff fd0d 	bl	8007700 <__lo0bits>
 8007ce6:	9900      	ldr	r1, [sp, #0]
 8007ce8:	b1f0      	cbz	r0, 8007d28 <__d2b+0x80>
 8007cea:	9a01      	ldr	r2, [sp, #4]
 8007cec:	f1c0 0320 	rsb	r3, r0, #32
 8007cf0:	fa02 f303 	lsl.w	r3, r2, r3
 8007cf4:	430b      	orrs	r3, r1
 8007cf6:	40c2      	lsrs	r2, r0
 8007cf8:	6163      	str	r3, [r4, #20]
 8007cfa:	9201      	str	r2, [sp, #4]
 8007cfc:	9b01      	ldr	r3, [sp, #4]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	bf14      	ite	ne
 8007d02:	2102      	movne	r1, #2
 8007d04:	2101      	moveq	r1, #1
 8007d06:	61a3      	str	r3, [r4, #24]
 8007d08:	6121      	str	r1, [r4, #16]
 8007d0a:	b1c5      	cbz	r5, 8007d3e <__d2b+0x96>
 8007d0c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007d10:	4405      	add	r5, r0
 8007d12:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007d16:	603d      	str	r5, [r7, #0]
 8007d18:	6030      	str	r0, [r6, #0]
 8007d1a:	4620      	mov	r0, r4
 8007d1c:	b002      	add	sp, #8
 8007d1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d26:	e7d6      	b.n	8007cd6 <__d2b+0x2e>
 8007d28:	6161      	str	r1, [r4, #20]
 8007d2a:	e7e7      	b.n	8007cfc <__d2b+0x54>
 8007d2c:	a801      	add	r0, sp, #4
 8007d2e:	f7ff fce7 	bl	8007700 <__lo0bits>
 8007d32:	2101      	movs	r1, #1
 8007d34:	9b01      	ldr	r3, [sp, #4]
 8007d36:	6121      	str	r1, [r4, #16]
 8007d38:	6163      	str	r3, [r4, #20]
 8007d3a:	3020      	adds	r0, #32
 8007d3c:	e7e5      	b.n	8007d0a <__d2b+0x62>
 8007d3e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007d42:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007d46:	6038      	str	r0, [r7, #0]
 8007d48:	6918      	ldr	r0, [r3, #16]
 8007d4a:	f7ff fcb9 	bl	80076c0 <__hi0bits>
 8007d4e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007d52:	6031      	str	r1, [r6, #0]
 8007d54:	e7e1      	b.n	8007d1a <__d2b+0x72>
 8007d56:	bf00      	nop
 8007d58:	08009ae0 	.word	0x08009ae0
 8007d5c:	08009b87 	.word	0x08009b87

08007d60 <__ratio>:
 8007d60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d64:	4688      	mov	r8, r1
 8007d66:	4669      	mov	r1, sp
 8007d68:	4681      	mov	r9, r0
 8007d6a:	f7ff ff49 	bl	8007c00 <__b2d>
 8007d6e:	460f      	mov	r7, r1
 8007d70:	4604      	mov	r4, r0
 8007d72:	460d      	mov	r5, r1
 8007d74:	4640      	mov	r0, r8
 8007d76:	a901      	add	r1, sp, #4
 8007d78:	f7ff ff42 	bl	8007c00 <__b2d>
 8007d7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007d80:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8007d84:	468b      	mov	fp, r1
 8007d86:	eba3 0c02 	sub.w	ip, r3, r2
 8007d8a:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007d8e:	1a9b      	subs	r3, r3, r2
 8007d90:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	bfd5      	itete	le
 8007d98:	460a      	movle	r2, r1
 8007d9a:	462a      	movgt	r2, r5
 8007d9c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007da0:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007da4:	bfd8      	it	le
 8007da6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8007daa:	465b      	mov	r3, fp
 8007dac:	4602      	mov	r2, r0
 8007dae:	4639      	mov	r1, r7
 8007db0:	4620      	mov	r0, r4
 8007db2:	f7f8 fcbb 	bl	800072c <__aeabi_ddiv>
 8007db6:	b003      	add	sp, #12
 8007db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007dbc <_mprec_log10>:
 8007dbc:	2817      	cmp	r0, #23
 8007dbe:	b5d0      	push	{r4, r6, r7, lr}
 8007dc0:	4604      	mov	r4, r0
 8007dc2:	dc05      	bgt.n	8007dd0 <_mprec_log10+0x14>
 8007dc4:	4808      	ldr	r0, [pc, #32]	; (8007de8 <_mprec_log10+0x2c>)
 8007dc6:	eb00 04c4 	add.w	r4, r0, r4, lsl #3
 8007dca:	e9d4 0100 	ldrd	r0, r1, [r4]
 8007dce:	bdd0      	pop	{r4, r6, r7, pc}
 8007dd0:	2000      	movs	r0, #0
 8007dd2:	2600      	movs	r6, #0
 8007dd4:	4905      	ldr	r1, [pc, #20]	; (8007dec <_mprec_log10+0x30>)
 8007dd6:	4f06      	ldr	r7, [pc, #24]	; (8007df0 <_mprec_log10+0x34>)
 8007dd8:	4632      	mov	r2, r6
 8007dda:	463b      	mov	r3, r7
 8007ddc:	f7f8 fb7c 	bl	80004d8 <__aeabi_dmul>
 8007de0:	3c01      	subs	r4, #1
 8007de2:	d1f9      	bne.n	8007dd8 <_mprec_log10+0x1c>
 8007de4:	e7f3      	b.n	8007dce <_mprec_log10+0x12>
 8007de6:	bf00      	nop
 8007de8:	08009c10 	.word	0x08009c10
 8007dec:	3ff00000 	.word	0x3ff00000
 8007df0:	40240000 	.word	0x40240000

08007df4 <__copybits>:
 8007df4:	3901      	subs	r1, #1
 8007df6:	b570      	push	{r4, r5, r6, lr}
 8007df8:	1149      	asrs	r1, r1, #5
 8007dfa:	6914      	ldr	r4, [r2, #16]
 8007dfc:	3101      	adds	r1, #1
 8007dfe:	f102 0314 	add.w	r3, r2, #20
 8007e02:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007e06:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007e0a:	1f05      	subs	r5, r0, #4
 8007e0c:	42a3      	cmp	r3, r4
 8007e0e:	d30c      	bcc.n	8007e2a <__copybits+0x36>
 8007e10:	1aa3      	subs	r3, r4, r2
 8007e12:	3b11      	subs	r3, #17
 8007e14:	f023 0303 	bic.w	r3, r3, #3
 8007e18:	3211      	adds	r2, #17
 8007e1a:	42a2      	cmp	r2, r4
 8007e1c:	bf88      	it	hi
 8007e1e:	2300      	movhi	r3, #0
 8007e20:	4418      	add	r0, r3
 8007e22:	2300      	movs	r3, #0
 8007e24:	4288      	cmp	r0, r1
 8007e26:	d305      	bcc.n	8007e34 <__copybits+0x40>
 8007e28:	bd70      	pop	{r4, r5, r6, pc}
 8007e2a:	f853 6b04 	ldr.w	r6, [r3], #4
 8007e2e:	f845 6f04 	str.w	r6, [r5, #4]!
 8007e32:	e7eb      	b.n	8007e0c <__copybits+0x18>
 8007e34:	f840 3b04 	str.w	r3, [r0], #4
 8007e38:	e7f4      	b.n	8007e24 <__copybits+0x30>

08007e3a <__any_on>:
 8007e3a:	f100 0214 	add.w	r2, r0, #20
 8007e3e:	6900      	ldr	r0, [r0, #16]
 8007e40:	114b      	asrs	r3, r1, #5
 8007e42:	4298      	cmp	r0, r3
 8007e44:	b510      	push	{r4, lr}
 8007e46:	db11      	blt.n	8007e6c <__any_on+0x32>
 8007e48:	dd0a      	ble.n	8007e60 <__any_on+0x26>
 8007e4a:	f011 011f 	ands.w	r1, r1, #31
 8007e4e:	d007      	beq.n	8007e60 <__any_on+0x26>
 8007e50:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007e54:	fa24 f001 	lsr.w	r0, r4, r1
 8007e58:	fa00 f101 	lsl.w	r1, r0, r1
 8007e5c:	428c      	cmp	r4, r1
 8007e5e:	d10b      	bne.n	8007e78 <__any_on+0x3e>
 8007e60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007e64:	4293      	cmp	r3, r2
 8007e66:	d803      	bhi.n	8007e70 <__any_on+0x36>
 8007e68:	2000      	movs	r0, #0
 8007e6a:	bd10      	pop	{r4, pc}
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	e7f7      	b.n	8007e60 <__any_on+0x26>
 8007e70:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007e74:	2900      	cmp	r1, #0
 8007e76:	d0f5      	beq.n	8007e64 <__any_on+0x2a>
 8007e78:	2001      	movs	r0, #1
 8007e7a:	e7f6      	b.n	8007e6a <__any_on+0x30>

08007e7c <_calloc_r>:
 8007e7c:	b538      	push	{r3, r4, r5, lr}
 8007e7e:	fb02 f501 	mul.w	r5, r2, r1
 8007e82:	4629      	mov	r1, r5
 8007e84:	f7fd ffd0 	bl	8005e28 <_malloc_r>
 8007e88:	4604      	mov	r4, r0
 8007e8a:	b118      	cbz	r0, 8007e94 <_calloc_r+0x18>
 8007e8c:	462a      	mov	r2, r5
 8007e8e:	2100      	movs	r1, #0
 8007e90:	f7fd ff76 	bl	8005d80 <memset>
 8007e94:	4620      	mov	r0, r4
 8007e96:	bd38      	pop	{r3, r4, r5, pc}

08007e98 <nan>:
 8007e98:	2000      	movs	r0, #0
 8007e9a:	4901      	ldr	r1, [pc, #4]	; (8007ea0 <nan+0x8>)
 8007e9c:	4770      	bx	lr
 8007e9e:	bf00      	nop
 8007ea0:	7ff80000 	.word	0x7ff80000

08007ea4 <strcpy>:
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007eaa:	f803 2b01 	strb.w	r2, [r3], #1
 8007eae:	2a00      	cmp	r2, #0
 8007eb0:	d1f9      	bne.n	8007ea6 <strcpy+0x2>
 8007eb2:	4770      	bx	lr

08007eb4 <strncmp>:
 8007eb4:	b510      	push	{r4, lr}
 8007eb6:	b16a      	cbz	r2, 8007ed4 <strncmp+0x20>
 8007eb8:	3901      	subs	r1, #1
 8007eba:	1884      	adds	r4, r0, r2
 8007ebc:	f810 3b01 	ldrb.w	r3, [r0], #1
 8007ec0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d103      	bne.n	8007ed0 <strncmp+0x1c>
 8007ec8:	42a0      	cmp	r0, r4
 8007eca:	d001      	beq.n	8007ed0 <strncmp+0x1c>
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d1f5      	bne.n	8007ebc <strncmp+0x8>
 8007ed0:	1a98      	subs	r0, r3, r2
 8007ed2:	bd10      	pop	{r4, pc}
 8007ed4:	4610      	mov	r0, r2
 8007ed6:	e7fc      	b.n	8007ed2 <strncmp+0x1e>

08007ed8 <__ascii_wctomb>:
 8007ed8:	4603      	mov	r3, r0
 8007eda:	4608      	mov	r0, r1
 8007edc:	b141      	cbz	r1, 8007ef0 <__ascii_wctomb+0x18>
 8007ede:	2aff      	cmp	r2, #255	; 0xff
 8007ee0:	d904      	bls.n	8007eec <__ascii_wctomb+0x14>
 8007ee2:	228a      	movs	r2, #138	; 0x8a
 8007ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8007ee8:	601a      	str	r2, [r3, #0]
 8007eea:	4770      	bx	lr
 8007eec:	2001      	movs	r0, #1
 8007eee:	700a      	strb	r2, [r1, #0]
 8007ef0:	4770      	bx	lr
	...

08007ef4 <__assert_func>:
 8007ef4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007ef6:	4614      	mov	r4, r2
 8007ef8:	461a      	mov	r2, r3
 8007efa:	4b09      	ldr	r3, [pc, #36]	; (8007f20 <__assert_func+0x2c>)
 8007efc:	4605      	mov	r5, r0
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	68d8      	ldr	r0, [r3, #12]
 8007f02:	b14c      	cbz	r4, 8007f18 <__assert_func+0x24>
 8007f04:	4b07      	ldr	r3, [pc, #28]	; (8007f24 <__assert_func+0x30>)
 8007f06:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f0a:	9100      	str	r1, [sp, #0]
 8007f0c:	462b      	mov	r3, r5
 8007f0e:	4906      	ldr	r1, [pc, #24]	; (8007f28 <__assert_func+0x34>)
 8007f10:	f000 fe8c 	bl	8008c2c <fiprintf>
 8007f14:	f001 fa4c 	bl	80093b0 <abort>
 8007f18:	4b04      	ldr	r3, [pc, #16]	; (8007f2c <__assert_func+0x38>)
 8007f1a:	461c      	mov	r4, r3
 8007f1c:	e7f3      	b.n	8007f06 <__assert_func+0x12>
 8007f1e:	bf00      	nop
 8007f20:	20000064 	.word	0x20000064
 8007f24:	08009ce4 	.word	0x08009ce4
 8007f28:	08009cf1 	.word	0x08009cf1
 8007f2c:	08009d1f 	.word	0x08009d1f

08007f30 <quorem>:
 8007f30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f34:	6903      	ldr	r3, [r0, #16]
 8007f36:	690c      	ldr	r4, [r1, #16]
 8007f38:	4607      	mov	r7, r0
 8007f3a:	42a3      	cmp	r3, r4
 8007f3c:	f2c0 8083 	blt.w	8008046 <quorem+0x116>
 8007f40:	3c01      	subs	r4, #1
 8007f42:	f100 0514 	add.w	r5, r0, #20
 8007f46:	f101 0814 	add.w	r8, r1, #20
 8007f4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f4e:	9301      	str	r3, [sp, #4]
 8007f50:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007f54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f58:	3301      	adds	r3, #1
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007f60:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007f64:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007f68:	d332      	bcc.n	8007fd0 <quorem+0xa0>
 8007f6a:	f04f 0e00 	mov.w	lr, #0
 8007f6e:	4640      	mov	r0, r8
 8007f70:	46ac      	mov	ip, r5
 8007f72:	46f2      	mov	sl, lr
 8007f74:	f850 2b04 	ldr.w	r2, [r0], #4
 8007f78:	b293      	uxth	r3, r2
 8007f7a:	fb06 e303 	mla	r3, r6, r3, lr
 8007f7e:	0c12      	lsrs	r2, r2, #16
 8007f80:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007f84:	fb06 e202 	mla	r2, r6, r2, lr
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	ebaa 0303 	sub.w	r3, sl, r3
 8007f8e:	f8dc a000 	ldr.w	sl, [ip]
 8007f92:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007f96:	fa1f fa8a 	uxth.w	sl, sl
 8007f9a:	4453      	add	r3, sl
 8007f9c:	fa1f fa82 	uxth.w	sl, r2
 8007fa0:	f8dc 2000 	ldr.w	r2, [ip]
 8007fa4:	4581      	cmp	r9, r0
 8007fa6:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007faa:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007fb4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007fb8:	f84c 3b04 	str.w	r3, [ip], #4
 8007fbc:	d2da      	bcs.n	8007f74 <quorem+0x44>
 8007fbe:	f855 300b 	ldr.w	r3, [r5, fp]
 8007fc2:	b92b      	cbnz	r3, 8007fd0 <quorem+0xa0>
 8007fc4:	9b01      	ldr	r3, [sp, #4]
 8007fc6:	3b04      	subs	r3, #4
 8007fc8:	429d      	cmp	r5, r3
 8007fca:	461a      	mov	r2, r3
 8007fcc:	d32f      	bcc.n	800802e <quorem+0xfe>
 8007fce:	613c      	str	r4, [r7, #16]
 8007fd0:	4638      	mov	r0, r7
 8007fd2:	f7ff fd43 	bl	8007a5c <__mcmp>
 8007fd6:	2800      	cmp	r0, #0
 8007fd8:	db25      	blt.n	8008026 <quorem+0xf6>
 8007fda:	4628      	mov	r0, r5
 8007fdc:	f04f 0c00 	mov.w	ip, #0
 8007fe0:	3601      	adds	r6, #1
 8007fe2:	f858 1b04 	ldr.w	r1, [r8], #4
 8007fe6:	f8d0 e000 	ldr.w	lr, [r0]
 8007fea:	b28b      	uxth	r3, r1
 8007fec:	ebac 0303 	sub.w	r3, ip, r3
 8007ff0:	fa1f f28e 	uxth.w	r2, lr
 8007ff4:	4413      	add	r3, r2
 8007ff6:	0c0a      	lsrs	r2, r1, #16
 8007ff8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007ffc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008000:	b29b      	uxth	r3, r3
 8008002:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008006:	45c1      	cmp	r9, r8
 8008008:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800800c:	f840 3b04 	str.w	r3, [r0], #4
 8008010:	d2e7      	bcs.n	8007fe2 <quorem+0xb2>
 8008012:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008016:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800801a:	b922      	cbnz	r2, 8008026 <quorem+0xf6>
 800801c:	3b04      	subs	r3, #4
 800801e:	429d      	cmp	r5, r3
 8008020:	461a      	mov	r2, r3
 8008022:	d30a      	bcc.n	800803a <quorem+0x10a>
 8008024:	613c      	str	r4, [r7, #16]
 8008026:	4630      	mov	r0, r6
 8008028:	b003      	add	sp, #12
 800802a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800802e:	6812      	ldr	r2, [r2, #0]
 8008030:	3b04      	subs	r3, #4
 8008032:	2a00      	cmp	r2, #0
 8008034:	d1cb      	bne.n	8007fce <quorem+0x9e>
 8008036:	3c01      	subs	r4, #1
 8008038:	e7c6      	b.n	8007fc8 <quorem+0x98>
 800803a:	6812      	ldr	r2, [r2, #0]
 800803c:	3b04      	subs	r3, #4
 800803e:	2a00      	cmp	r2, #0
 8008040:	d1f0      	bne.n	8008024 <quorem+0xf4>
 8008042:	3c01      	subs	r4, #1
 8008044:	e7eb      	b.n	800801e <quorem+0xee>
 8008046:	2000      	movs	r0, #0
 8008048:	e7ee      	b.n	8008028 <quorem+0xf8>
 800804a:	0000      	movs	r0, r0
 800804c:	0000      	movs	r0, r0
	...

08008050 <_dtoa_r>:
 8008050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008054:	4616      	mov	r6, r2
 8008056:	461f      	mov	r7, r3
 8008058:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800805a:	b099      	sub	sp, #100	; 0x64
 800805c:	4605      	mov	r5, r0
 800805e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008062:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008066:	b974      	cbnz	r4, 8008086 <_dtoa_r+0x36>
 8008068:	2010      	movs	r0, #16
 800806a:	f7fd fe79 	bl	8005d60 <malloc>
 800806e:	4602      	mov	r2, r0
 8008070:	6268      	str	r0, [r5, #36]	; 0x24
 8008072:	b920      	cbnz	r0, 800807e <_dtoa_r+0x2e>
 8008074:	21ea      	movs	r1, #234	; 0xea
 8008076:	4bae      	ldr	r3, [pc, #696]	; (8008330 <_dtoa_r+0x2e0>)
 8008078:	48ae      	ldr	r0, [pc, #696]	; (8008334 <_dtoa_r+0x2e4>)
 800807a:	f7ff ff3b 	bl	8007ef4 <__assert_func>
 800807e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008082:	6004      	str	r4, [r0, #0]
 8008084:	60c4      	str	r4, [r0, #12]
 8008086:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008088:	6819      	ldr	r1, [r3, #0]
 800808a:	b151      	cbz	r1, 80080a2 <_dtoa_r+0x52>
 800808c:	685a      	ldr	r2, [r3, #4]
 800808e:	2301      	movs	r3, #1
 8008090:	4093      	lsls	r3, r2
 8008092:	604a      	str	r2, [r1, #4]
 8008094:	608b      	str	r3, [r1, #8]
 8008096:	4628      	mov	r0, r5
 8008098:	f7ff fa5c 	bl	8007554 <_Bfree>
 800809c:	2200      	movs	r2, #0
 800809e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80080a0:	601a      	str	r2, [r3, #0]
 80080a2:	1e3b      	subs	r3, r7, #0
 80080a4:	bfaf      	iteee	ge
 80080a6:	2300      	movge	r3, #0
 80080a8:	2201      	movlt	r2, #1
 80080aa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80080ae:	9305      	strlt	r3, [sp, #20]
 80080b0:	bfa8      	it	ge
 80080b2:	f8c8 3000 	strge.w	r3, [r8]
 80080b6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80080ba:	4b9f      	ldr	r3, [pc, #636]	; (8008338 <_dtoa_r+0x2e8>)
 80080bc:	bfb8      	it	lt
 80080be:	f8c8 2000 	strlt.w	r2, [r8]
 80080c2:	ea33 0309 	bics.w	r3, r3, r9
 80080c6:	d119      	bne.n	80080fc <_dtoa_r+0xac>
 80080c8:	f242 730f 	movw	r3, #9999	; 0x270f
 80080cc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80080ce:	6013      	str	r3, [r2, #0]
 80080d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080d4:	4333      	orrs	r3, r6
 80080d6:	f000 8580 	beq.w	8008bda <_dtoa_r+0xb8a>
 80080da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80080dc:	b953      	cbnz	r3, 80080f4 <_dtoa_r+0xa4>
 80080de:	4b97      	ldr	r3, [pc, #604]	; (800833c <_dtoa_r+0x2ec>)
 80080e0:	e022      	b.n	8008128 <_dtoa_r+0xd8>
 80080e2:	4b97      	ldr	r3, [pc, #604]	; (8008340 <_dtoa_r+0x2f0>)
 80080e4:	9308      	str	r3, [sp, #32]
 80080e6:	3308      	adds	r3, #8
 80080e8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80080ea:	6013      	str	r3, [r2, #0]
 80080ec:	9808      	ldr	r0, [sp, #32]
 80080ee:	b019      	add	sp, #100	; 0x64
 80080f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080f4:	4b91      	ldr	r3, [pc, #580]	; (800833c <_dtoa_r+0x2ec>)
 80080f6:	9308      	str	r3, [sp, #32]
 80080f8:	3303      	adds	r3, #3
 80080fa:	e7f5      	b.n	80080e8 <_dtoa_r+0x98>
 80080fc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008100:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008104:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008108:	2200      	movs	r2, #0
 800810a:	2300      	movs	r3, #0
 800810c:	f7f8 fc4c 	bl	80009a8 <__aeabi_dcmpeq>
 8008110:	4680      	mov	r8, r0
 8008112:	b158      	cbz	r0, 800812c <_dtoa_r+0xdc>
 8008114:	2301      	movs	r3, #1
 8008116:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008118:	6013      	str	r3, [r2, #0]
 800811a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800811c:	2b00      	cmp	r3, #0
 800811e:	f000 8559 	beq.w	8008bd4 <_dtoa_r+0xb84>
 8008122:	4888      	ldr	r0, [pc, #544]	; (8008344 <_dtoa_r+0x2f4>)
 8008124:	6018      	str	r0, [r3, #0]
 8008126:	1e43      	subs	r3, r0, #1
 8008128:	9308      	str	r3, [sp, #32]
 800812a:	e7df      	b.n	80080ec <_dtoa_r+0x9c>
 800812c:	ab16      	add	r3, sp, #88	; 0x58
 800812e:	9301      	str	r3, [sp, #4]
 8008130:	ab17      	add	r3, sp, #92	; 0x5c
 8008132:	9300      	str	r3, [sp, #0]
 8008134:	4628      	mov	r0, r5
 8008136:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800813a:	f7ff fdb5 	bl	8007ca8 <__d2b>
 800813e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008142:	4682      	mov	sl, r0
 8008144:	2c00      	cmp	r4, #0
 8008146:	d07e      	beq.n	8008246 <_dtoa_r+0x1f6>
 8008148:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800814c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800814e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008152:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008156:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800815a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800815e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008162:	2200      	movs	r2, #0
 8008164:	4b78      	ldr	r3, [pc, #480]	; (8008348 <_dtoa_r+0x2f8>)
 8008166:	f7f7 ffff 	bl	8000168 <__aeabi_dsub>
 800816a:	a36b      	add	r3, pc, #428	; (adr r3, 8008318 <_dtoa_r+0x2c8>)
 800816c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008170:	f7f8 f9b2 	bl	80004d8 <__aeabi_dmul>
 8008174:	a36a      	add	r3, pc, #424	; (adr r3, 8008320 <_dtoa_r+0x2d0>)
 8008176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800817a:	f7f7 fff7 	bl	800016c <__adddf3>
 800817e:	4606      	mov	r6, r0
 8008180:	4620      	mov	r0, r4
 8008182:	460f      	mov	r7, r1
 8008184:	f7f8 f93e 	bl	8000404 <__aeabi_i2d>
 8008188:	a367      	add	r3, pc, #412	; (adr r3, 8008328 <_dtoa_r+0x2d8>)
 800818a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800818e:	f7f8 f9a3 	bl	80004d8 <__aeabi_dmul>
 8008192:	4602      	mov	r2, r0
 8008194:	460b      	mov	r3, r1
 8008196:	4630      	mov	r0, r6
 8008198:	4639      	mov	r1, r7
 800819a:	f7f7 ffe7 	bl	800016c <__adddf3>
 800819e:	4606      	mov	r6, r0
 80081a0:	460f      	mov	r7, r1
 80081a2:	f7f8 fc33 	bl	8000a0c <__aeabi_d2iz>
 80081a6:	2200      	movs	r2, #0
 80081a8:	4681      	mov	r9, r0
 80081aa:	2300      	movs	r3, #0
 80081ac:	4630      	mov	r0, r6
 80081ae:	4639      	mov	r1, r7
 80081b0:	f7f8 fc04 	bl	80009bc <__aeabi_dcmplt>
 80081b4:	b148      	cbz	r0, 80081ca <_dtoa_r+0x17a>
 80081b6:	4648      	mov	r0, r9
 80081b8:	f7f8 f924 	bl	8000404 <__aeabi_i2d>
 80081bc:	4632      	mov	r2, r6
 80081be:	463b      	mov	r3, r7
 80081c0:	f7f8 fbf2 	bl	80009a8 <__aeabi_dcmpeq>
 80081c4:	b908      	cbnz	r0, 80081ca <_dtoa_r+0x17a>
 80081c6:	f109 39ff 	add.w	r9, r9, #4294967295
 80081ca:	f1b9 0f16 	cmp.w	r9, #22
 80081ce:	d857      	bhi.n	8008280 <_dtoa_r+0x230>
 80081d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80081d4:	4b5d      	ldr	r3, [pc, #372]	; (800834c <_dtoa_r+0x2fc>)
 80081d6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80081da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081de:	f7f8 fbed 	bl	80009bc <__aeabi_dcmplt>
 80081e2:	2800      	cmp	r0, #0
 80081e4:	d04e      	beq.n	8008284 <_dtoa_r+0x234>
 80081e6:	2300      	movs	r3, #0
 80081e8:	f109 39ff 	add.w	r9, r9, #4294967295
 80081ec:	930f      	str	r3, [sp, #60]	; 0x3c
 80081ee:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80081f0:	1b1c      	subs	r4, r3, r4
 80081f2:	1e63      	subs	r3, r4, #1
 80081f4:	9309      	str	r3, [sp, #36]	; 0x24
 80081f6:	bf49      	itett	mi
 80081f8:	f1c4 0301 	rsbmi	r3, r4, #1
 80081fc:	2300      	movpl	r3, #0
 80081fe:	9306      	strmi	r3, [sp, #24]
 8008200:	2300      	movmi	r3, #0
 8008202:	bf54      	ite	pl
 8008204:	9306      	strpl	r3, [sp, #24]
 8008206:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008208:	f1b9 0f00 	cmp.w	r9, #0
 800820c:	db3c      	blt.n	8008288 <_dtoa_r+0x238>
 800820e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008210:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008214:	444b      	add	r3, r9
 8008216:	9309      	str	r3, [sp, #36]	; 0x24
 8008218:	2300      	movs	r3, #0
 800821a:	930a      	str	r3, [sp, #40]	; 0x28
 800821c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800821e:	2b09      	cmp	r3, #9
 8008220:	d86c      	bhi.n	80082fc <_dtoa_r+0x2ac>
 8008222:	2b05      	cmp	r3, #5
 8008224:	bfc4      	itt	gt
 8008226:	3b04      	subgt	r3, #4
 8008228:	9322      	strgt	r3, [sp, #136]	; 0x88
 800822a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800822c:	bfc8      	it	gt
 800822e:	2400      	movgt	r4, #0
 8008230:	f1a3 0302 	sub.w	r3, r3, #2
 8008234:	bfd8      	it	le
 8008236:	2401      	movle	r4, #1
 8008238:	2b03      	cmp	r3, #3
 800823a:	f200 808b 	bhi.w	8008354 <_dtoa_r+0x304>
 800823e:	e8df f003 	tbb	[pc, r3]
 8008242:	4f2d      	.short	0x4f2d
 8008244:	5b4d      	.short	0x5b4d
 8008246:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800824a:	441c      	add	r4, r3
 800824c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008250:	2b20      	cmp	r3, #32
 8008252:	bfc3      	ittte	gt
 8008254:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008258:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800825c:	fa09 f303 	lslgt.w	r3, r9, r3
 8008260:	f1c3 0320 	rsble	r3, r3, #32
 8008264:	bfc6      	itte	gt
 8008266:	fa26 f000 	lsrgt.w	r0, r6, r0
 800826a:	4318      	orrgt	r0, r3
 800826c:	fa06 f003 	lslle.w	r0, r6, r3
 8008270:	f7f8 f8b8 	bl	80003e4 <__aeabi_ui2d>
 8008274:	2301      	movs	r3, #1
 8008276:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800827a:	3c01      	subs	r4, #1
 800827c:	9313      	str	r3, [sp, #76]	; 0x4c
 800827e:	e770      	b.n	8008162 <_dtoa_r+0x112>
 8008280:	2301      	movs	r3, #1
 8008282:	e7b3      	b.n	80081ec <_dtoa_r+0x19c>
 8008284:	900f      	str	r0, [sp, #60]	; 0x3c
 8008286:	e7b2      	b.n	80081ee <_dtoa_r+0x19e>
 8008288:	9b06      	ldr	r3, [sp, #24]
 800828a:	eba3 0309 	sub.w	r3, r3, r9
 800828e:	9306      	str	r3, [sp, #24]
 8008290:	f1c9 0300 	rsb	r3, r9, #0
 8008294:	930a      	str	r3, [sp, #40]	; 0x28
 8008296:	2300      	movs	r3, #0
 8008298:	930e      	str	r3, [sp, #56]	; 0x38
 800829a:	e7bf      	b.n	800821c <_dtoa_r+0x1cc>
 800829c:	2300      	movs	r3, #0
 800829e:	930b      	str	r3, [sp, #44]	; 0x2c
 80082a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	dc59      	bgt.n	800835a <_dtoa_r+0x30a>
 80082a6:	f04f 0b01 	mov.w	fp, #1
 80082aa:	465b      	mov	r3, fp
 80082ac:	f8cd b008 	str.w	fp, [sp, #8]
 80082b0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80082b4:	2200      	movs	r2, #0
 80082b6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80082b8:	6042      	str	r2, [r0, #4]
 80082ba:	2204      	movs	r2, #4
 80082bc:	f102 0614 	add.w	r6, r2, #20
 80082c0:	429e      	cmp	r6, r3
 80082c2:	6841      	ldr	r1, [r0, #4]
 80082c4:	d94f      	bls.n	8008366 <_dtoa_r+0x316>
 80082c6:	4628      	mov	r0, r5
 80082c8:	f7ff f904 	bl	80074d4 <_Balloc>
 80082cc:	9008      	str	r0, [sp, #32]
 80082ce:	2800      	cmp	r0, #0
 80082d0:	d14d      	bne.n	800836e <_dtoa_r+0x31e>
 80082d2:	4602      	mov	r2, r0
 80082d4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80082d8:	4b1d      	ldr	r3, [pc, #116]	; (8008350 <_dtoa_r+0x300>)
 80082da:	e6cd      	b.n	8008078 <_dtoa_r+0x28>
 80082dc:	2301      	movs	r3, #1
 80082de:	e7de      	b.n	800829e <_dtoa_r+0x24e>
 80082e0:	2300      	movs	r3, #0
 80082e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80082e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80082e6:	eb09 0b03 	add.w	fp, r9, r3
 80082ea:	f10b 0301 	add.w	r3, fp, #1
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	9302      	str	r3, [sp, #8]
 80082f2:	bfb8      	it	lt
 80082f4:	2301      	movlt	r3, #1
 80082f6:	e7dd      	b.n	80082b4 <_dtoa_r+0x264>
 80082f8:	2301      	movs	r3, #1
 80082fa:	e7f2      	b.n	80082e2 <_dtoa_r+0x292>
 80082fc:	2401      	movs	r4, #1
 80082fe:	2300      	movs	r3, #0
 8008300:	940b      	str	r4, [sp, #44]	; 0x2c
 8008302:	9322      	str	r3, [sp, #136]	; 0x88
 8008304:	f04f 3bff 	mov.w	fp, #4294967295
 8008308:	2200      	movs	r2, #0
 800830a:	2312      	movs	r3, #18
 800830c:	f8cd b008 	str.w	fp, [sp, #8]
 8008310:	9223      	str	r2, [sp, #140]	; 0x8c
 8008312:	e7cf      	b.n	80082b4 <_dtoa_r+0x264>
 8008314:	f3af 8000 	nop.w
 8008318:	636f4361 	.word	0x636f4361
 800831c:	3fd287a7 	.word	0x3fd287a7
 8008320:	8b60c8b3 	.word	0x8b60c8b3
 8008324:	3fc68a28 	.word	0x3fc68a28
 8008328:	509f79fb 	.word	0x509f79fb
 800832c:	3fd34413 	.word	0x3fd34413
 8008330:	08009b70 	.word	0x08009b70
 8008334:	08009e30 	.word	0x08009e30
 8008338:	7ff00000 	.word	0x7ff00000
 800833c:	08009e2a 	.word	0x08009e2a
 8008340:	08009e21 	.word	0x08009e21
 8008344:	08009e2f 	.word	0x08009e2f
 8008348:	3ff80000 	.word	0x3ff80000
 800834c:	08009c10 	.word	0x08009c10
 8008350:	08009ae0 	.word	0x08009ae0
 8008354:	2301      	movs	r3, #1
 8008356:	930b      	str	r3, [sp, #44]	; 0x2c
 8008358:	e7d4      	b.n	8008304 <_dtoa_r+0x2b4>
 800835a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800835e:	465b      	mov	r3, fp
 8008360:	f8cd b008 	str.w	fp, [sp, #8]
 8008364:	e7a6      	b.n	80082b4 <_dtoa_r+0x264>
 8008366:	3101      	adds	r1, #1
 8008368:	6041      	str	r1, [r0, #4]
 800836a:	0052      	lsls	r2, r2, #1
 800836c:	e7a6      	b.n	80082bc <_dtoa_r+0x26c>
 800836e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008370:	9a08      	ldr	r2, [sp, #32]
 8008372:	601a      	str	r2, [r3, #0]
 8008374:	9b02      	ldr	r3, [sp, #8]
 8008376:	2b0e      	cmp	r3, #14
 8008378:	f200 80a8 	bhi.w	80084cc <_dtoa_r+0x47c>
 800837c:	2c00      	cmp	r4, #0
 800837e:	f000 80a5 	beq.w	80084cc <_dtoa_r+0x47c>
 8008382:	f1b9 0f00 	cmp.w	r9, #0
 8008386:	dd34      	ble.n	80083f2 <_dtoa_r+0x3a2>
 8008388:	4a9a      	ldr	r2, [pc, #616]	; (80085f4 <_dtoa_r+0x5a4>)
 800838a:	f009 030f 	and.w	r3, r9, #15
 800838e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008392:	f419 7f80 	tst.w	r9, #256	; 0x100
 8008396:	e9d3 3400 	ldrd	r3, r4, [r3]
 800839a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800839e:	ea4f 1429 	mov.w	r4, r9, asr #4
 80083a2:	d016      	beq.n	80083d2 <_dtoa_r+0x382>
 80083a4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80083a8:	4b93      	ldr	r3, [pc, #588]	; (80085f8 <_dtoa_r+0x5a8>)
 80083aa:	2703      	movs	r7, #3
 80083ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80083b0:	f7f8 f9bc 	bl	800072c <__aeabi_ddiv>
 80083b4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80083b8:	f004 040f 	and.w	r4, r4, #15
 80083bc:	4e8e      	ldr	r6, [pc, #568]	; (80085f8 <_dtoa_r+0x5a8>)
 80083be:	b954      	cbnz	r4, 80083d6 <_dtoa_r+0x386>
 80083c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80083c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80083c8:	f7f8 f9b0 	bl	800072c <__aeabi_ddiv>
 80083cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80083d0:	e029      	b.n	8008426 <_dtoa_r+0x3d6>
 80083d2:	2702      	movs	r7, #2
 80083d4:	e7f2      	b.n	80083bc <_dtoa_r+0x36c>
 80083d6:	07e1      	lsls	r1, r4, #31
 80083d8:	d508      	bpl.n	80083ec <_dtoa_r+0x39c>
 80083da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80083de:	e9d6 2300 	ldrd	r2, r3, [r6]
 80083e2:	f7f8 f879 	bl	80004d8 <__aeabi_dmul>
 80083e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80083ea:	3701      	adds	r7, #1
 80083ec:	1064      	asrs	r4, r4, #1
 80083ee:	3608      	adds	r6, #8
 80083f0:	e7e5      	b.n	80083be <_dtoa_r+0x36e>
 80083f2:	f000 80a5 	beq.w	8008540 <_dtoa_r+0x4f0>
 80083f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80083fa:	f1c9 0400 	rsb	r4, r9, #0
 80083fe:	4b7d      	ldr	r3, [pc, #500]	; (80085f4 <_dtoa_r+0x5a4>)
 8008400:	f004 020f 	and.w	r2, r4, #15
 8008404:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800840c:	f7f8 f864 	bl	80004d8 <__aeabi_dmul>
 8008410:	2702      	movs	r7, #2
 8008412:	2300      	movs	r3, #0
 8008414:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008418:	4e77      	ldr	r6, [pc, #476]	; (80085f8 <_dtoa_r+0x5a8>)
 800841a:	1124      	asrs	r4, r4, #4
 800841c:	2c00      	cmp	r4, #0
 800841e:	f040 8084 	bne.w	800852a <_dtoa_r+0x4da>
 8008422:	2b00      	cmp	r3, #0
 8008424:	d1d2      	bne.n	80083cc <_dtoa_r+0x37c>
 8008426:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008428:	2b00      	cmp	r3, #0
 800842a:	f000 808b 	beq.w	8008544 <_dtoa_r+0x4f4>
 800842e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008432:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008436:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800843a:	2200      	movs	r2, #0
 800843c:	4b6f      	ldr	r3, [pc, #444]	; (80085fc <_dtoa_r+0x5ac>)
 800843e:	f7f8 fabd 	bl	80009bc <__aeabi_dcmplt>
 8008442:	2800      	cmp	r0, #0
 8008444:	d07e      	beq.n	8008544 <_dtoa_r+0x4f4>
 8008446:	9b02      	ldr	r3, [sp, #8]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d07b      	beq.n	8008544 <_dtoa_r+0x4f4>
 800844c:	f1bb 0f00 	cmp.w	fp, #0
 8008450:	dd38      	ble.n	80084c4 <_dtoa_r+0x474>
 8008452:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008456:	2200      	movs	r2, #0
 8008458:	4b69      	ldr	r3, [pc, #420]	; (8008600 <_dtoa_r+0x5b0>)
 800845a:	f7f8 f83d 	bl	80004d8 <__aeabi_dmul>
 800845e:	465c      	mov	r4, fp
 8008460:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008464:	f109 38ff 	add.w	r8, r9, #4294967295
 8008468:	3701      	adds	r7, #1
 800846a:	4638      	mov	r0, r7
 800846c:	f7f7 ffca 	bl	8000404 <__aeabi_i2d>
 8008470:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008474:	f7f8 f830 	bl	80004d8 <__aeabi_dmul>
 8008478:	2200      	movs	r2, #0
 800847a:	4b62      	ldr	r3, [pc, #392]	; (8008604 <_dtoa_r+0x5b4>)
 800847c:	f7f7 fe76 	bl	800016c <__adddf3>
 8008480:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008484:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008488:	9611      	str	r6, [sp, #68]	; 0x44
 800848a:	2c00      	cmp	r4, #0
 800848c:	d15d      	bne.n	800854a <_dtoa_r+0x4fa>
 800848e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008492:	2200      	movs	r2, #0
 8008494:	4b5c      	ldr	r3, [pc, #368]	; (8008608 <_dtoa_r+0x5b8>)
 8008496:	f7f7 fe67 	bl	8000168 <__aeabi_dsub>
 800849a:	4602      	mov	r2, r0
 800849c:	460b      	mov	r3, r1
 800849e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80084a2:	4633      	mov	r3, r6
 80084a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80084a6:	f7f8 faa7 	bl	80009f8 <__aeabi_dcmpgt>
 80084aa:	2800      	cmp	r0, #0
 80084ac:	f040 829e 	bne.w	80089ec <_dtoa_r+0x99c>
 80084b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80084b6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80084ba:	f7f8 fa7f 	bl	80009bc <__aeabi_dcmplt>
 80084be:	2800      	cmp	r0, #0
 80084c0:	f040 8292 	bne.w	80089e8 <_dtoa_r+0x998>
 80084c4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80084c8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80084cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	f2c0 8153 	blt.w	800877a <_dtoa_r+0x72a>
 80084d4:	f1b9 0f0e 	cmp.w	r9, #14
 80084d8:	f300 814f 	bgt.w	800877a <_dtoa_r+0x72a>
 80084dc:	4b45      	ldr	r3, [pc, #276]	; (80085f4 <_dtoa_r+0x5a4>)
 80084de:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80084e2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80084e6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80084ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f280 80db 	bge.w	80086a8 <_dtoa_r+0x658>
 80084f2:	9b02      	ldr	r3, [sp, #8]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	f300 80d7 	bgt.w	80086a8 <_dtoa_r+0x658>
 80084fa:	f040 8274 	bne.w	80089e6 <_dtoa_r+0x996>
 80084fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008502:	2200      	movs	r2, #0
 8008504:	4b40      	ldr	r3, [pc, #256]	; (8008608 <_dtoa_r+0x5b8>)
 8008506:	f7f7 ffe7 	bl	80004d8 <__aeabi_dmul>
 800850a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800850e:	f7f8 fa69 	bl	80009e4 <__aeabi_dcmpge>
 8008512:	9c02      	ldr	r4, [sp, #8]
 8008514:	4626      	mov	r6, r4
 8008516:	2800      	cmp	r0, #0
 8008518:	f040 824a 	bne.w	80089b0 <_dtoa_r+0x960>
 800851c:	2331      	movs	r3, #49	; 0x31
 800851e:	9f08      	ldr	r7, [sp, #32]
 8008520:	f109 0901 	add.w	r9, r9, #1
 8008524:	f807 3b01 	strb.w	r3, [r7], #1
 8008528:	e246      	b.n	80089b8 <_dtoa_r+0x968>
 800852a:	07e2      	lsls	r2, r4, #31
 800852c:	d505      	bpl.n	800853a <_dtoa_r+0x4ea>
 800852e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008532:	f7f7 ffd1 	bl	80004d8 <__aeabi_dmul>
 8008536:	2301      	movs	r3, #1
 8008538:	3701      	adds	r7, #1
 800853a:	1064      	asrs	r4, r4, #1
 800853c:	3608      	adds	r6, #8
 800853e:	e76d      	b.n	800841c <_dtoa_r+0x3cc>
 8008540:	2702      	movs	r7, #2
 8008542:	e770      	b.n	8008426 <_dtoa_r+0x3d6>
 8008544:	46c8      	mov	r8, r9
 8008546:	9c02      	ldr	r4, [sp, #8]
 8008548:	e78f      	b.n	800846a <_dtoa_r+0x41a>
 800854a:	9908      	ldr	r1, [sp, #32]
 800854c:	4b29      	ldr	r3, [pc, #164]	; (80085f4 <_dtoa_r+0x5a4>)
 800854e:	4421      	add	r1, r4
 8008550:	9112      	str	r1, [sp, #72]	; 0x48
 8008552:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008554:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008558:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800855c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008560:	2900      	cmp	r1, #0
 8008562:	d055      	beq.n	8008610 <_dtoa_r+0x5c0>
 8008564:	2000      	movs	r0, #0
 8008566:	4929      	ldr	r1, [pc, #164]	; (800860c <_dtoa_r+0x5bc>)
 8008568:	f7f8 f8e0 	bl	800072c <__aeabi_ddiv>
 800856c:	463b      	mov	r3, r7
 800856e:	4632      	mov	r2, r6
 8008570:	f7f7 fdfa 	bl	8000168 <__aeabi_dsub>
 8008574:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008578:	9f08      	ldr	r7, [sp, #32]
 800857a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800857e:	f7f8 fa45 	bl	8000a0c <__aeabi_d2iz>
 8008582:	4604      	mov	r4, r0
 8008584:	f7f7 ff3e 	bl	8000404 <__aeabi_i2d>
 8008588:	4602      	mov	r2, r0
 800858a:	460b      	mov	r3, r1
 800858c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008590:	f7f7 fdea 	bl	8000168 <__aeabi_dsub>
 8008594:	4602      	mov	r2, r0
 8008596:	460b      	mov	r3, r1
 8008598:	3430      	adds	r4, #48	; 0x30
 800859a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800859e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80085a2:	f807 4b01 	strb.w	r4, [r7], #1
 80085a6:	f7f8 fa09 	bl	80009bc <__aeabi_dcmplt>
 80085aa:	2800      	cmp	r0, #0
 80085ac:	d174      	bne.n	8008698 <_dtoa_r+0x648>
 80085ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085b2:	2000      	movs	r0, #0
 80085b4:	4911      	ldr	r1, [pc, #68]	; (80085fc <_dtoa_r+0x5ac>)
 80085b6:	f7f7 fdd7 	bl	8000168 <__aeabi_dsub>
 80085ba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80085be:	f7f8 f9fd 	bl	80009bc <__aeabi_dcmplt>
 80085c2:	2800      	cmp	r0, #0
 80085c4:	f040 80b6 	bne.w	8008734 <_dtoa_r+0x6e4>
 80085c8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80085ca:	429f      	cmp	r7, r3
 80085cc:	f43f af7a 	beq.w	80084c4 <_dtoa_r+0x474>
 80085d0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80085d4:	2200      	movs	r2, #0
 80085d6:	4b0a      	ldr	r3, [pc, #40]	; (8008600 <_dtoa_r+0x5b0>)
 80085d8:	f7f7 ff7e 	bl	80004d8 <__aeabi_dmul>
 80085dc:	2200      	movs	r2, #0
 80085de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80085e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085e6:	4b06      	ldr	r3, [pc, #24]	; (8008600 <_dtoa_r+0x5b0>)
 80085e8:	f7f7 ff76 	bl	80004d8 <__aeabi_dmul>
 80085ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80085f0:	e7c3      	b.n	800857a <_dtoa_r+0x52a>
 80085f2:	bf00      	nop
 80085f4:	08009c10 	.word	0x08009c10
 80085f8:	08009be8 	.word	0x08009be8
 80085fc:	3ff00000 	.word	0x3ff00000
 8008600:	40240000 	.word	0x40240000
 8008604:	401c0000 	.word	0x401c0000
 8008608:	40140000 	.word	0x40140000
 800860c:	3fe00000 	.word	0x3fe00000
 8008610:	4630      	mov	r0, r6
 8008612:	4639      	mov	r1, r7
 8008614:	f7f7 ff60 	bl	80004d8 <__aeabi_dmul>
 8008618:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800861a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800861e:	9c08      	ldr	r4, [sp, #32]
 8008620:	9314      	str	r3, [sp, #80]	; 0x50
 8008622:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008626:	f7f8 f9f1 	bl	8000a0c <__aeabi_d2iz>
 800862a:	9015      	str	r0, [sp, #84]	; 0x54
 800862c:	f7f7 feea 	bl	8000404 <__aeabi_i2d>
 8008630:	4602      	mov	r2, r0
 8008632:	460b      	mov	r3, r1
 8008634:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008638:	f7f7 fd96 	bl	8000168 <__aeabi_dsub>
 800863c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800863e:	4606      	mov	r6, r0
 8008640:	3330      	adds	r3, #48	; 0x30
 8008642:	f804 3b01 	strb.w	r3, [r4], #1
 8008646:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008648:	460f      	mov	r7, r1
 800864a:	429c      	cmp	r4, r3
 800864c:	f04f 0200 	mov.w	r2, #0
 8008650:	d124      	bne.n	800869c <_dtoa_r+0x64c>
 8008652:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008656:	4bb3      	ldr	r3, [pc, #716]	; (8008924 <_dtoa_r+0x8d4>)
 8008658:	f7f7 fd88 	bl	800016c <__adddf3>
 800865c:	4602      	mov	r2, r0
 800865e:	460b      	mov	r3, r1
 8008660:	4630      	mov	r0, r6
 8008662:	4639      	mov	r1, r7
 8008664:	f7f8 f9c8 	bl	80009f8 <__aeabi_dcmpgt>
 8008668:	2800      	cmp	r0, #0
 800866a:	d162      	bne.n	8008732 <_dtoa_r+0x6e2>
 800866c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008670:	2000      	movs	r0, #0
 8008672:	49ac      	ldr	r1, [pc, #688]	; (8008924 <_dtoa_r+0x8d4>)
 8008674:	f7f7 fd78 	bl	8000168 <__aeabi_dsub>
 8008678:	4602      	mov	r2, r0
 800867a:	460b      	mov	r3, r1
 800867c:	4630      	mov	r0, r6
 800867e:	4639      	mov	r1, r7
 8008680:	f7f8 f99c 	bl	80009bc <__aeabi_dcmplt>
 8008684:	2800      	cmp	r0, #0
 8008686:	f43f af1d 	beq.w	80084c4 <_dtoa_r+0x474>
 800868a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800868c:	1e7b      	subs	r3, r7, #1
 800868e:	9314      	str	r3, [sp, #80]	; 0x50
 8008690:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008694:	2b30      	cmp	r3, #48	; 0x30
 8008696:	d0f8      	beq.n	800868a <_dtoa_r+0x63a>
 8008698:	46c1      	mov	r9, r8
 800869a:	e03a      	b.n	8008712 <_dtoa_r+0x6c2>
 800869c:	4ba2      	ldr	r3, [pc, #648]	; (8008928 <_dtoa_r+0x8d8>)
 800869e:	f7f7 ff1b 	bl	80004d8 <__aeabi_dmul>
 80086a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086a6:	e7bc      	b.n	8008622 <_dtoa_r+0x5d2>
 80086a8:	9f08      	ldr	r7, [sp, #32]
 80086aa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80086ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086b2:	f7f8 f83b 	bl	800072c <__aeabi_ddiv>
 80086b6:	f7f8 f9a9 	bl	8000a0c <__aeabi_d2iz>
 80086ba:	4604      	mov	r4, r0
 80086bc:	f7f7 fea2 	bl	8000404 <__aeabi_i2d>
 80086c0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80086c4:	f7f7 ff08 	bl	80004d8 <__aeabi_dmul>
 80086c8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80086cc:	460b      	mov	r3, r1
 80086ce:	4602      	mov	r2, r0
 80086d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086d4:	f7f7 fd48 	bl	8000168 <__aeabi_dsub>
 80086d8:	f807 6b01 	strb.w	r6, [r7], #1
 80086dc:	9e08      	ldr	r6, [sp, #32]
 80086de:	9b02      	ldr	r3, [sp, #8]
 80086e0:	1bbe      	subs	r6, r7, r6
 80086e2:	42b3      	cmp	r3, r6
 80086e4:	d13a      	bne.n	800875c <_dtoa_r+0x70c>
 80086e6:	4602      	mov	r2, r0
 80086e8:	460b      	mov	r3, r1
 80086ea:	f7f7 fd3f 	bl	800016c <__adddf3>
 80086ee:	4602      	mov	r2, r0
 80086f0:	460b      	mov	r3, r1
 80086f2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80086f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80086fa:	f7f8 f97d 	bl	80009f8 <__aeabi_dcmpgt>
 80086fe:	bb58      	cbnz	r0, 8008758 <_dtoa_r+0x708>
 8008700:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008704:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008708:	f7f8 f94e 	bl	80009a8 <__aeabi_dcmpeq>
 800870c:	b108      	cbz	r0, 8008712 <_dtoa_r+0x6c2>
 800870e:	07e1      	lsls	r1, r4, #31
 8008710:	d422      	bmi.n	8008758 <_dtoa_r+0x708>
 8008712:	4628      	mov	r0, r5
 8008714:	4651      	mov	r1, sl
 8008716:	f7fe ff1d 	bl	8007554 <_Bfree>
 800871a:	2300      	movs	r3, #0
 800871c:	703b      	strb	r3, [r7, #0]
 800871e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008720:	f109 0001 	add.w	r0, r9, #1
 8008724:	6018      	str	r0, [r3, #0]
 8008726:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008728:	2b00      	cmp	r3, #0
 800872a:	f43f acdf 	beq.w	80080ec <_dtoa_r+0x9c>
 800872e:	601f      	str	r7, [r3, #0]
 8008730:	e4dc      	b.n	80080ec <_dtoa_r+0x9c>
 8008732:	4627      	mov	r7, r4
 8008734:	463b      	mov	r3, r7
 8008736:	461f      	mov	r7, r3
 8008738:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800873c:	2a39      	cmp	r2, #57	; 0x39
 800873e:	d107      	bne.n	8008750 <_dtoa_r+0x700>
 8008740:	9a08      	ldr	r2, [sp, #32]
 8008742:	429a      	cmp	r2, r3
 8008744:	d1f7      	bne.n	8008736 <_dtoa_r+0x6e6>
 8008746:	2230      	movs	r2, #48	; 0x30
 8008748:	9908      	ldr	r1, [sp, #32]
 800874a:	f108 0801 	add.w	r8, r8, #1
 800874e:	700a      	strb	r2, [r1, #0]
 8008750:	781a      	ldrb	r2, [r3, #0]
 8008752:	3201      	adds	r2, #1
 8008754:	701a      	strb	r2, [r3, #0]
 8008756:	e79f      	b.n	8008698 <_dtoa_r+0x648>
 8008758:	46c8      	mov	r8, r9
 800875a:	e7eb      	b.n	8008734 <_dtoa_r+0x6e4>
 800875c:	2200      	movs	r2, #0
 800875e:	4b72      	ldr	r3, [pc, #456]	; (8008928 <_dtoa_r+0x8d8>)
 8008760:	f7f7 feba 	bl	80004d8 <__aeabi_dmul>
 8008764:	4602      	mov	r2, r0
 8008766:	460b      	mov	r3, r1
 8008768:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800876c:	2200      	movs	r2, #0
 800876e:	2300      	movs	r3, #0
 8008770:	f7f8 f91a 	bl	80009a8 <__aeabi_dcmpeq>
 8008774:	2800      	cmp	r0, #0
 8008776:	d098      	beq.n	80086aa <_dtoa_r+0x65a>
 8008778:	e7cb      	b.n	8008712 <_dtoa_r+0x6c2>
 800877a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800877c:	2a00      	cmp	r2, #0
 800877e:	f000 80cd 	beq.w	800891c <_dtoa_r+0x8cc>
 8008782:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008784:	2a01      	cmp	r2, #1
 8008786:	f300 80af 	bgt.w	80088e8 <_dtoa_r+0x898>
 800878a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800878c:	2a00      	cmp	r2, #0
 800878e:	f000 80a7 	beq.w	80088e0 <_dtoa_r+0x890>
 8008792:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008796:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008798:	9f06      	ldr	r7, [sp, #24]
 800879a:	9a06      	ldr	r2, [sp, #24]
 800879c:	2101      	movs	r1, #1
 800879e:	441a      	add	r2, r3
 80087a0:	9206      	str	r2, [sp, #24]
 80087a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087a4:	4628      	mov	r0, r5
 80087a6:	441a      	add	r2, r3
 80087a8:	9209      	str	r2, [sp, #36]	; 0x24
 80087aa:	f7fe ffd7 	bl	800775c <__i2b>
 80087ae:	4606      	mov	r6, r0
 80087b0:	2f00      	cmp	r7, #0
 80087b2:	dd0c      	ble.n	80087ce <_dtoa_r+0x77e>
 80087b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	dd09      	ble.n	80087ce <_dtoa_r+0x77e>
 80087ba:	42bb      	cmp	r3, r7
 80087bc:	bfa8      	it	ge
 80087be:	463b      	movge	r3, r7
 80087c0:	9a06      	ldr	r2, [sp, #24]
 80087c2:	1aff      	subs	r7, r7, r3
 80087c4:	1ad2      	subs	r2, r2, r3
 80087c6:	9206      	str	r2, [sp, #24]
 80087c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087ca:	1ad3      	subs	r3, r2, r3
 80087cc:	9309      	str	r3, [sp, #36]	; 0x24
 80087ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087d0:	b1f3      	cbz	r3, 8008810 <_dtoa_r+0x7c0>
 80087d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	f000 80a9 	beq.w	800892c <_dtoa_r+0x8dc>
 80087da:	2c00      	cmp	r4, #0
 80087dc:	dd10      	ble.n	8008800 <_dtoa_r+0x7b0>
 80087de:	4631      	mov	r1, r6
 80087e0:	4622      	mov	r2, r4
 80087e2:	4628      	mov	r0, r5
 80087e4:	f7ff f874 	bl	80078d0 <__pow5mult>
 80087e8:	4652      	mov	r2, sl
 80087ea:	4601      	mov	r1, r0
 80087ec:	4606      	mov	r6, r0
 80087ee:	4628      	mov	r0, r5
 80087f0:	f7fe ffca 	bl	8007788 <__multiply>
 80087f4:	4680      	mov	r8, r0
 80087f6:	4651      	mov	r1, sl
 80087f8:	4628      	mov	r0, r5
 80087fa:	f7fe feab 	bl	8007554 <_Bfree>
 80087fe:	46c2      	mov	sl, r8
 8008800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008802:	1b1a      	subs	r2, r3, r4
 8008804:	d004      	beq.n	8008810 <_dtoa_r+0x7c0>
 8008806:	4651      	mov	r1, sl
 8008808:	4628      	mov	r0, r5
 800880a:	f7ff f861 	bl	80078d0 <__pow5mult>
 800880e:	4682      	mov	sl, r0
 8008810:	2101      	movs	r1, #1
 8008812:	4628      	mov	r0, r5
 8008814:	f7fe ffa2 	bl	800775c <__i2b>
 8008818:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800881a:	4604      	mov	r4, r0
 800881c:	2b00      	cmp	r3, #0
 800881e:	f340 8087 	ble.w	8008930 <_dtoa_r+0x8e0>
 8008822:	461a      	mov	r2, r3
 8008824:	4601      	mov	r1, r0
 8008826:	4628      	mov	r0, r5
 8008828:	f7ff f852 	bl	80078d0 <__pow5mult>
 800882c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800882e:	4604      	mov	r4, r0
 8008830:	2b01      	cmp	r3, #1
 8008832:	f340 8080 	ble.w	8008936 <_dtoa_r+0x8e6>
 8008836:	f04f 0800 	mov.w	r8, #0
 800883a:	6923      	ldr	r3, [r4, #16]
 800883c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008840:	6918      	ldr	r0, [r3, #16]
 8008842:	f7fe ff3d 	bl	80076c0 <__hi0bits>
 8008846:	f1c0 0020 	rsb	r0, r0, #32
 800884a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800884c:	4418      	add	r0, r3
 800884e:	f010 001f 	ands.w	r0, r0, #31
 8008852:	f000 8092 	beq.w	800897a <_dtoa_r+0x92a>
 8008856:	f1c0 0320 	rsb	r3, r0, #32
 800885a:	2b04      	cmp	r3, #4
 800885c:	f340 808a 	ble.w	8008974 <_dtoa_r+0x924>
 8008860:	f1c0 001c 	rsb	r0, r0, #28
 8008864:	9b06      	ldr	r3, [sp, #24]
 8008866:	4407      	add	r7, r0
 8008868:	4403      	add	r3, r0
 800886a:	9306      	str	r3, [sp, #24]
 800886c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800886e:	4403      	add	r3, r0
 8008870:	9309      	str	r3, [sp, #36]	; 0x24
 8008872:	9b06      	ldr	r3, [sp, #24]
 8008874:	2b00      	cmp	r3, #0
 8008876:	dd05      	ble.n	8008884 <_dtoa_r+0x834>
 8008878:	4651      	mov	r1, sl
 800887a:	461a      	mov	r2, r3
 800887c:	4628      	mov	r0, r5
 800887e:	f7ff f881 	bl	8007984 <__lshift>
 8008882:	4682      	mov	sl, r0
 8008884:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008886:	2b00      	cmp	r3, #0
 8008888:	dd05      	ble.n	8008896 <_dtoa_r+0x846>
 800888a:	4621      	mov	r1, r4
 800888c:	461a      	mov	r2, r3
 800888e:	4628      	mov	r0, r5
 8008890:	f7ff f878 	bl	8007984 <__lshift>
 8008894:	4604      	mov	r4, r0
 8008896:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008898:	2b00      	cmp	r3, #0
 800889a:	d070      	beq.n	800897e <_dtoa_r+0x92e>
 800889c:	4621      	mov	r1, r4
 800889e:	4650      	mov	r0, sl
 80088a0:	f7ff f8dc 	bl	8007a5c <__mcmp>
 80088a4:	2800      	cmp	r0, #0
 80088a6:	da6a      	bge.n	800897e <_dtoa_r+0x92e>
 80088a8:	2300      	movs	r3, #0
 80088aa:	4651      	mov	r1, sl
 80088ac:	220a      	movs	r2, #10
 80088ae:	4628      	mov	r0, r5
 80088b0:	f7fe fe72 	bl	8007598 <__multadd>
 80088b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80088b6:	4682      	mov	sl, r0
 80088b8:	f109 39ff 	add.w	r9, r9, #4294967295
 80088bc:	2b00      	cmp	r3, #0
 80088be:	f000 8193 	beq.w	8008be8 <_dtoa_r+0xb98>
 80088c2:	4631      	mov	r1, r6
 80088c4:	2300      	movs	r3, #0
 80088c6:	220a      	movs	r2, #10
 80088c8:	4628      	mov	r0, r5
 80088ca:	f7fe fe65 	bl	8007598 <__multadd>
 80088ce:	f1bb 0f00 	cmp.w	fp, #0
 80088d2:	4606      	mov	r6, r0
 80088d4:	f300 8093 	bgt.w	80089fe <_dtoa_r+0x9ae>
 80088d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80088da:	2b02      	cmp	r3, #2
 80088dc:	dc57      	bgt.n	800898e <_dtoa_r+0x93e>
 80088de:	e08e      	b.n	80089fe <_dtoa_r+0x9ae>
 80088e0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80088e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80088e6:	e756      	b.n	8008796 <_dtoa_r+0x746>
 80088e8:	9b02      	ldr	r3, [sp, #8]
 80088ea:	1e5c      	subs	r4, r3, #1
 80088ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088ee:	42a3      	cmp	r3, r4
 80088f0:	bfb7      	itett	lt
 80088f2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80088f4:	1b1c      	subge	r4, r3, r4
 80088f6:	1ae2      	sublt	r2, r4, r3
 80088f8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80088fa:	bfbe      	ittt	lt
 80088fc:	940a      	strlt	r4, [sp, #40]	; 0x28
 80088fe:	189b      	addlt	r3, r3, r2
 8008900:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008902:	9b02      	ldr	r3, [sp, #8]
 8008904:	bfb8      	it	lt
 8008906:	2400      	movlt	r4, #0
 8008908:	2b00      	cmp	r3, #0
 800890a:	bfbb      	ittet	lt
 800890c:	9b06      	ldrlt	r3, [sp, #24]
 800890e:	9a02      	ldrlt	r2, [sp, #8]
 8008910:	9f06      	ldrge	r7, [sp, #24]
 8008912:	1a9f      	sublt	r7, r3, r2
 8008914:	bfac      	ite	ge
 8008916:	9b02      	ldrge	r3, [sp, #8]
 8008918:	2300      	movlt	r3, #0
 800891a:	e73e      	b.n	800879a <_dtoa_r+0x74a>
 800891c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800891e:	9f06      	ldr	r7, [sp, #24]
 8008920:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008922:	e745      	b.n	80087b0 <_dtoa_r+0x760>
 8008924:	3fe00000 	.word	0x3fe00000
 8008928:	40240000 	.word	0x40240000
 800892c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800892e:	e76a      	b.n	8008806 <_dtoa_r+0x7b6>
 8008930:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008932:	2b01      	cmp	r3, #1
 8008934:	dc19      	bgt.n	800896a <_dtoa_r+0x91a>
 8008936:	9b04      	ldr	r3, [sp, #16]
 8008938:	b9bb      	cbnz	r3, 800896a <_dtoa_r+0x91a>
 800893a:	9b05      	ldr	r3, [sp, #20]
 800893c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008940:	b99b      	cbnz	r3, 800896a <_dtoa_r+0x91a>
 8008942:	9b05      	ldr	r3, [sp, #20]
 8008944:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008948:	0d1b      	lsrs	r3, r3, #20
 800894a:	051b      	lsls	r3, r3, #20
 800894c:	b183      	cbz	r3, 8008970 <_dtoa_r+0x920>
 800894e:	f04f 0801 	mov.w	r8, #1
 8008952:	9b06      	ldr	r3, [sp, #24]
 8008954:	3301      	adds	r3, #1
 8008956:	9306      	str	r3, [sp, #24]
 8008958:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800895a:	3301      	adds	r3, #1
 800895c:	9309      	str	r3, [sp, #36]	; 0x24
 800895e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008960:	2b00      	cmp	r3, #0
 8008962:	f47f af6a 	bne.w	800883a <_dtoa_r+0x7ea>
 8008966:	2001      	movs	r0, #1
 8008968:	e76f      	b.n	800884a <_dtoa_r+0x7fa>
 800896a:	f04f 0800 	mov.w	r8, #0
 800896e:	e7f6      	b.n	800895e <_dtoa_r+0x90e>
 8008970:	4698      	mov	r8, r3
 8008972:	e7f4      	b.n	800895e <_dtoa_r+0x90e>
 8008974:	f43f af7d 	beq.w	8008872 <_dtoa_r+0x822>
 8008978:	4618      	mov	r0, r3
 800897a:	301c      	adds	r0, #28
 800897c:	e772      	b.n	8008864 <_dtoa_r+0x814>
 800897e:	9b02      	ldr	r3, [sp, #8]
 8008980:	2b00      	cmp	r3, #0
 8008982:	dc36      	bgt.n	80089f2 <_dtoa_r+0x9a2>
 8008984:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008986:	2b02      	cmp	r3, #2
 8008988:	dd33      	ble.n	80089f2 <_dtoa_r+0x9a2>
 800898a:	f8dd b008 	ldr.w	fp, [sp, #8]
 800898e:	f1bb 0f00 	cmp.w	fp, #0
 8008992:	d10d      	bne.n	80089b0 <_dtoa_r+0x960>
 8008994:	4621      	mov	r1, r4
 8008996:	465b      	mov	r3, fp
 8008998:	2205      	movs	r2, #5
 800899a:	4628      	mov	r0, r5
 800899c:	f7fe fdfc 	bl	8007598 <__multadd>
 80089a0:	4601      	mov	r1, r0
 80089a2:	4604      	mov	r4, r0
 80089a4:	4650      	mov	r0, sl
 80089a6:	f7ff f859 	bl	8007a5c <__mcmp>
 80089aa:	2800      	cmp	r0, #0
 80089ac:	f73f adb6 	bgt.w	800851c <_dtoa_r+0x4cc>
 80089b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80089b2:	9f08      	ldr	r7, [sp, #32]
 80089b4:	ea6f 0903 	mvn.w	r9, r3
 80089b8:	f04f 0800 	mov.w	r8, #0
 80089bc:	4621      	mov	r1, r4
 80089be:	4628      	mov	r0, r5
 80089c0:	f7fe fdc8 	bl	8007554 <_Bfree>
 80089c4:	2e00      	cmp	r6, #0
 80089c6:	f43f aea4 	beq.w	8008712 <_dtoa_r+0x6c2>
 80089ca:	f1b8 0f00 	cmp.w	r8, #0
 80089ce:	d005      	beq.n	80089dc <_dtoa_r+0x98c>
 80089d0:	45b0      	cmp	r8, r6
 80089d2:	d003      	beq.n	80089dc <_dtoa_r+0x98c>
 80089d4:	4641      	mov	r1, r8
 80089d6:	4628      	mov	r0, r5
 80089d8:	f7fe fdbc 	bl	8007554 <_Bfree>
 80089dc:	4631      	mov	r1, r6
 80089de:	4628      	mov	r0, r5
 80089e0:	f7fe fdb8 	bl	8007554 <_Bfree>
 80089e4:	e695      	b.n	8008712 <_dtoa_r+0x6c2>
 80089e6:	2400      	movs	r4, #0
 80089e8:	4626      	mov	r6, r4
 80089ea:	e7e1      	b.n	80089b0 <_dtoa_r+0x960>
 80089ec:	46c1      	mov	r9, r8
 80089ee:	4626      	mov	r6, r4
 80089f0:	e594      	b.n	800851c <_dtoa_r+0x4cc>
 80089f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80089f4:	f8dd b008 	ldr.w	fp, [sp, #8]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	f000 80fc 	beq.w	8008bf6 <_dtoa_r+0xba6>
 80089fe:	2f00      	cmp	r7, #0
 8008a00:	dd05      	ble.n	8008a0e <_dtoa_r+0x9be>
 8008a02:	4631      	mov	r1, r6
 8008a04:	463a      	mov	r2, r7
 8008a06:	4628      	mov	r0, r5
 8008a08:	f7fe ffbc 	bl	8007984 <__lshift>
 8008a0c:	4606      	mov	r6, r0
 8008a0e:	f1b8 0f00 	cmp.w	r8, #0
 8008a12:	d05c      	beq.n	8008ace <_dtoa_r+0xa7e>
 8008a14:	4628      	mov	r0, r5
 8008a16:	6871      	ldr	r1, [r6, #4]
 8008a18:	f7fe fd5c 	bl	80074d4 <_Balloc>
 8008a1c:	4607      	mov	r7, r0
 8008a1e:	b928      	cbnz	r0, 8008a2c <_dtoa_r+0x9dc>
 8008a20:	4602      	mov	r2, r0
 8008a22:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008a26:	4b7e      	ldr	r3, [pc, #504]	; (8008c20 <_dtoa_r+0xbd0>)
 8008a28:	f7ff bb26 	b.w	8008078 <_dtoa_r+0x28>
 8008a2c:	6932      	ldr	r2, [r6, #16]
 8008a2e:	f106 010c 	add.w	r1, r6, #12
 8008a32:	3202      	adds	r2, #2
 8008a34:	0092      	lsls	r2, r2, #2
 8008a36:	300c      	adds	r0, #12
 8008a38:	f7fe fd32 	bl	80074a0 <memcpy>
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	4639      	mov	r1, r7
 8008a40:	4628      	mov	r0, r5
 8008a42:	f7fe ff9f 	bl	8007984 <__lshift>
 8008a46:	46b0      	mov	r8, r6
 8008a48:	4606      	mov	r6, r0
 8008a4a:	9b08      	ldr	r3, [sp, #32]
 8008a4c:	3301      	adds	r3, #1
 8008a4e:	9302      	str	r3, [sp, #8]
 8008a50:	9b08      	ldr	r3, [sp, #32]
 8008a52:	445b      	add	r3, fp
 8008a54:	930a      	str	r3, [sp, #40]	; 0x28
 8008a56:	9b04      	ldr	r3, [sp, #16]
 8008a58:	f003 0301 	and.w	r3, r3, #1
 8008a5c:	9309      	str	r3, [sp, #36]	; 0x24
 8008a5e:	9b02      	ldr	r3, [sp, #8]
 8008a60:	4621      	mov	r1, r4
 8008a62:	4650      	mov	r0, sl
 8008a64:	f103 3bff 	add.w	fp, r3, #4294967295
 8008a68:	f7ff fa62 	bl	8007f30 <quorem>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	4641      	mov	r1, r8
 8008a70:	3330      	adds	r3, #48	; 0x30
 8008a72:	9004      	str	r0, [sp, #16]
 8008a74:	4650      	mov	r0, sl
 8008a76:	930b      	str	r3, [sp, #44]	; 0x2c
 8008a78:	f7fe fff0 	bl	8007a5c <__mcmp>
 8008a7c:	4632      	mov	r2, r6
 8008a7e:	9006      	str	r0, [sp, #24]
 8008a80:	4621      	mov	r1, r4
 8008a82:	4628      	mov	r0, r5
 8008a84:	f7ff f806 	bl	8007a94 <__mdiff>
 8008a88:	68c2      	ldr	r2, [r0, #12]
 8008a8a:	4607      	mov	r7, r0
 8008a8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a8e:	bb02      	cbnz	r2, 8008ad2 <_dtoa_r+0xa82>
 8008a90:	4601      	mov	r1, r0
 8008a92:	4650      	mov	r0, sl
 8008a94:	f7fe ffe2 	bl	8007a5c <__mcmp>
 8008a98:	4602      	mov	r2, r0
 8008a9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a9c:	4639      	mov	r1, r7
 8008a9e:	4628      	mov	r0, r5
 8008aa0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8008aa4:	f7fe fd56 	bl	8007554 <_Bfree>
 8008aa8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008aaa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008aac:	9f02      	ldr	r7, [sp, #8]
 8008aae:	ea43 0102 	orr.w	r1, r3, r2
 8008ab2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ab4:	430b      	orrs	r3, r1
 8008ab6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008ab8:	d10d      	bne.n	8008ad6 <_dtoa_r+0xa86>
 8008aba:	2b39      	cmp	r3, #57	; 0x39
 8008abc:	d027      	beq.n	8008b0e <_dtoa_r+0xabe>
 8008abe:	9a06      	ldr	r2, [sp, #24]
 8008ac0:	2a00      	cmp	r2, #0
 8008ac2:	dd01      	ble.n	8008ac8 <_dtoa_r+0xa78>
 8008ac4:	9b04      	ldr	r3, [sp, #16]
 8008ac6:	3331      	adds	r3, #49	; 0x31
 8008ac8:	f88b 3000 	strb.w	r3, [fp]
 8008acc:	e776      	b.n	80089bc <_dtoa_r+0x96c>
 8008ace:	4630      	mov	r0, r6
 8008ad0:	e7b9      	b.n	8008a46 <_dtoa_r+0x9f6>
 8008ad2:	2201      	movs	r2, #1
 8008ad4:	e7e2      	b.n	8008a9c <_dtoa_r+0xa4c>
 8008ad6:	9906      	ldr	r1, [sp, #24]
 8008ad8:	2900      	cmp	r1, #0
 8008ada:	db04      	blt.n	8008ae6 <_dtoa_r+0xa96>
 8008adc:	9822      	ldr	r0, [sp, #136]	; 0x88
 8008ade:	4301      	orrs	r1, r0
 8008ae0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ae2:	4301      	orrs	r1, r0
 8008ae4:	d120      	bne.n	8008b28 <_dtoa_r+0xad8>
 8008ae6:	2a00      	cmp	r2, #0
 8008ae8:	ddee      	ble.n	8008ac8 <_dtoa_r+0xa78>
 8008aea:	4651      	mov	r1, sl
 8008aec:	2201      	movs	r2, #1
 8008aee:	4628      	mov	r0, r5
 8008af0:	9302      	str	r3, [sp, #8]
 8008af2:	f7fe ff47 	bl	8007984 <__lshift>
 8008af6:	4621      	mov	r1, r4
 8008af8:	4682      	mov	sl, r0
 8008afa:	f7fe ffaf 	bl	8007a5c <__mcmp>
 8008afe:	2800      	cmp	r0, #0
 8008b00:	9b02      	ldr	r3, [sp, #8]
 8008b02:	dc02      	bgt.n	8008b0a <_dtoa_r+0xaba>
 8008b04:	d1e0      	bne.n	8008ac8 <_dtoa_r+0xa78>
 8008b06:	07da      	lsls	r2, r3, #31
 8008b08:	d5de      	bpl.n	8008ac8 <_dtoa_r+0xa78>
 8008b0a:	2b39      	cmp	r3, #57	; 0x39
 8008b0c:	d1da      	bne.n	8008ac4 <_dtoa_r+0xa74>
 8008b0e:	2339      	movs	r3, #57	; 0x39
 8008b10:	f88b 3000 	strb.w	r3, [fp]
 8008b14:	463b      	mov	r3, r7
 8008b16:	461f      	mov	r7, r3
 8008b18:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008b1c:	3b01      	subs	r3, #1
 8008b1e:	2a39      	cmp	r2, #57	; 0x39
 8008b20:	d050      	beq.n	8008bc4 <_dtoa_r+0xb74>
 8008b22:	3201      	adds	r2, #1
 8008b24:	701a      	strb	r2, [r3, #0]
 8008b26:	e749      	b.n	80089bc <_dtoa_r+0x96c>
 8008b28:	2a00      	cmp	r2, #0
 8008b2a:	dd03      	ble.n	8008b34 <_dtoa_r+0xae4>
 8008b2c:	2b39      	cmp	r3, #57	; 0x39
 8008b2e:	d0ee      	beq.n	8008b0e <_dtoa_r+0xabe>
 8008b30:	3301      	adds	r3, #1
 8008b32:	e7c9      	b.n	8008ac8 <_dtoa_r+0xa78>
 8008b34:	9a02      	ldr	r2, [sp, #8]
 8008b36:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008b38:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008b3c:	428a      	cmp	r2, r1
 8008b3e:	d02a      	beq.n	8008b96 <_dtoa_r+0xb46>
 8008b40:	4651      	mov	r1, sl
 8008b42:	2300      	movs	r3, #0
 8008b44:	220a      	movs	r2, #10
 8008b46:	4628      	mov	r0, r5
 8008b48:	f7fe fd26 	bl	8007598 <__multadd>
 8008b4c:	45b0      	cmp	r8, r6
 8008b4e:	4682      	mov	sl, r0
 8008b50:	f04f 0300 	mov.w	r3, #0
 8008b54:	f04f 020a 	mov.w	r2, #10
 8008b58:	4641      	mov	r1, r8
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	d107      	bne.n	8008b6e <_dtoa_r+0xb1e>
 8008b5e:	f7fe fd1b 	bl	8007598 <__multadd>
 8008b62:	4680      	mov	r8, r0
 8008b64:	4606      	mov	r6, r0
 8008b66:	9b02      	ldr	r3, [sp, #8]
 8008b68:	3301      	adds	r3, #1
 8008b6a:	9302      	str	r3, [sp, #8]
 8008b6c:	e777      	b.n	8008a5e <_dtoa_r+0xa0e>
 8008b6e:	f7fe fd13 	bl	8007598 <__multadd>
 8008b72:	4631      	mov	r1, r6
 8008b74:	4680      	mov	r8, r0
 8008b76:	2300      	movs	r3, #0
 8008b78:	220a      	movs	r2, #10
 8008b7a:	4628      	mov	r0, r5
 8008b7c:	f7fe fd0c 	bl	8007598 <__multadd>
 8008b80:	4606      	mov	r6, r0
 8008b82:	e7f0      	b.n	8008b66 <_dtoa_r+0xb16>
 8008b84:	f1bb 0f00 	cmp.w	fp, #0
 8008b88:	bfcc      	ite	gt
 8008b8a:	465f      	movgt	r7, fp
 8008b8c:	2701      	movle	r7, #1
 8008b8e:	f04f 0800 	mov.w	r8, #0
 8008b92:	9a08      	ldr	r2, [sp, #32]
 8008b94:	4417      	add	r7, r2
 8008b96:	4651      	mov	r1, sl
 8008b98:	2201      	movs	r2, #1
 8008b9a:	4628      	mov	r0, r5
 8008b9c:	9302      	str	r3, [sp, #8]
 8008b9e:	f7fe fef1 	bl	8007984 <__lshift>
 8008ba2:	4621      	mov	r1, r4
 8008ba4:	4682      	mov	sl, r0
 8008ba6:	f7fe ff59 	bl	8007a5c <__mcmp>
 8008baa:	2800      	cmp	r0, #0
 8008bac:	dcb2      	bgt.n	8008b14 <_dtoa_r+0xac4>
 8008bae:	d102      	bne.n	8008bb6 <_dtoa_r+0xb66>
 8008bb0:	9b02      	ldr	r3, [sp, #8]
 8008bb2:	07db      	lsls	r3, r3, #31
 8008bb4:	d4ae      	bmi.n	8008b14 <_dtoa_r+0xac4>
 8008bb6:	463b      	mov	r3, r7
 8008bb8:	461f      	mov	r7, r3
 8008bba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008bbe:	2a30      	cmp	r2, #48	; 0x30
 8008bc0:	d0fa      	beq.n	8008bb8 <_dtoa_r+0xb68>
 8008bc2:	e6fb      	b.n	80089bc <_dtoa_r+0x96c>
 8008bc4:	9a08      	ldr	r2, [sp, #32]
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d1a5      	bne.n	8008b16 <_dtoa_r+0xac6>
 8008bca:	2331      	movs	r3, #49	; 0x31
 8008bcc:	f109 0901 	add.w	r9, r9, #1
 8008bd0:	7013      	strb	r3, [r2, #0]
 8008bd2:	e6f3      	b.n	80089bc <_dtoa_r+0x96c>
 8008bd4:	4b13      	ldr	r3, [pc, #76]	; (8008c24 <_dtoa_r+0xbd4>)
 8008bd6:	f7ff baa7 	b.w	8008128 <_dtoa_r+0xd8>
 8008bda:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	f47f aa80 	bne.w	80080e2 <_dtoa_r+0x92>
 8008be2:	4b11      	ldr	r3, [pc, #68]	; (8008c28 <_dtoa_r+0xbd8>)
 8008be4:	f7ff baa0 	b.w	8008128 <_dtoa_r+0xd8>
 8008be8:	f1bb 0f00 	cmp.w	fp, #0
 8008bec:	dc03      	bgt.n	8008bf6 <_dtoa_r+0xba6>
 8008bee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008bf0:	2b02      	cmp	r3, #2
 8008bf2:	f73f aecc 	bgt.w	800898e <_dtoa_r+0x93e>
 8008bf6:	9f08      	ldr	r7, [sp, #32]
 8008bf8:	4621      	mov	r1, r4
 8008bfa:	4650      	mov	r0, sl
 8008bfc:	f7ff f998 	bl	8007f30 <quorem>
 8008c00:	9a08      	ldr	r2, [sp, #32]
 8008c02:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008c06:	f807 3b01 	strb.w	r3, [r7], #1
 8008c0a:	1aba      	subs	r2, r7, r2
 8008c0c:	4593      	cmp	fp, r2
 8008c0e:	ddb9      	ble.n	8008b84 <_dtoa_r+0xb34>
 8008c10:	4651      	mov	r1, sl
 8008c12:	2300      	movs	r3, #0
 8008c14:	220a      	movs	r2, #10
 8008c16:	4628      	mov	r0, r5
 8008c18:	f7fe fcbe 	bl	8007598 <__multadd>
 8008c1c:	4682      	mov	sl, r0
 8008c1e:	e7eb      	b.n	8008bf8 <_dtoa_r+0xba8>
 8008c20:	08009ae0 	.word	0x08009ae0
 8008c24:	08009e2e 	.word	0x08009e2e
 8008c28:	08009e21 	.word	0x08009e21

08008c2c <fiprintf>:
 8008c2c:	b40e      	push	{r1, r2, r3}
 8008c2e:	b503      	push	{r0, r1, lr}
 8008c30:	4601      	mov	r1, r0
 8008c32:	ab03      	add	r3, sp, #12
 8008c34:	4805      	ldr	r0, [pc, #20]	; (8008c4c <fiprintf+0x20>)
 8008c36:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c3a:	6800      	ldr	r0, [r0, #0]
 8008c3c:	9301      	str	r3, [sp, #4]
 8008c3e:	f000 f831 	bl	8008ca4 <_vfiprintf_r>
 8008c42:	b002      	add	sp, #8
 8008c44:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c48:	b003      	add	sp, #12
 8008c4a:	4770      	bx	lr
 8008c4c:	20000064 	.word	0x20000064

08008c50 <__retarget_lock_init_recursive>:
 8008c50:	4770      	bx	lr

08008c52 <__retarget_lock_acquire_recursive>:
 8008c52:	4770      	bx	lr

08008c54 <__retarget_lock_release_recursive>:
 8008c54:	4770      	bx	lr

08008c56 <__sfputc_r>:
 8008c56:	6893      	ldr	r3, [r2, #8]
 8008c58:	b410      	push	{r4}
 8008c5a:	3b01      	subs	r3, #1
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	6093      	str	r3, [r2, #8]
 8008c60:	da07      	bge.n	8008c72 <__sfputc_r+0x1c>
 8008c62:	6994      	ldr	r4, [r2, #24]
 8008c64:	42a3      	cmp	r3, r4
 8008c66:	db01      	blt.n	8008c6c <__sfputc_r+0x16>
 8008c68:	290a      	cmp	r1, #10
 8008c6a:	d102      	bne.n	8008c72 <__sfputc_r+0x1c>
 8008c6c:	bc10      	pop	{r4}
 8008c6e:	f000 badf 	b.w	8009230 <__swbuf_r>
 8008c72:	6813      	ldr	r3, [r2, #0]
 8008c74:	1c58      	adds	r0, r3, #1
 8008c76:	6010      	str	r0, [r2, #0]
 8008c78:	7019      	strb	r1, [r3, #0]
 8008c7a:	4608      	mov	r0, r1
 8008c7c:	bc10      	pop	{r4}
 8008c7e:	4770      	bx	lr

08008c80 <__sfputs_r>:
 8008c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c82:	4606      	mov	r6, r0
 8008c84:	460f      	mov	r7, r1
 8008c86:	4614      	mov	r4, r2
 8008c88:	18d5      	adds	r5, r2, r3
 8008c8a:	42ac      	cmp	r4, r5
 8008c8c:	d101      	bne.n	8008c92 <__sfputs_r+0x12>
 8008c8e:	2000      	movs	r0, #0
 8008c90:	e007      	b.n	8008ca2 <__sfputs_r+0x22>
 8008c92:	463a      	mov	r2, r7
 8008c94:	4630      	mov	r0, r6
 8008c96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c9a:	f7ff ffdc 	bl	8008c56 <__sfputc_r>
 8008c9e:	1c43      	adds	r3, r0, #1
 8008ca0:	d1f3      	bne.n	8008c8a <__sfputs_r+0xa>
 8008ca2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008ca4 <_vfiprintf_r>:
 8008ca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ca8:	460d      	mov	r5, r1
 8008caa:	4614      	mov	r4, r2
 8008cac:	4698      	mov	r8, r3
 8008cae:	4606      	mov	r6, r0
 8008cb0:	b09d      	sub	sp, #116	; 0x74
 8008cb2:	b118      	cbz	r0, 8008cbc <_vfiprintf_r+0x18>
 8008cb4:	6983      	ldr	r3, [r0, #24]
 8008cb6:	b90b      	cbnz	r3, 8008cbc <_vfiprintf_r+0x18>
 8008cb8:	f000 fc9c 	bl	80095f4 <__sinit>
 8008cbc:	4b89      	ldr	r3, [pc, #548]	; (8008ee4 <_vfiprintf_r+0x240>)
 8008cbe:	429d      	cmp	r5, r3
 8008cc0:	d11b      	bne.n	8008cfa <_vfiprintf_r+0x56>
 8008cc2:	6875      	ldr	r5, [r6, #4]
 8008cc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cc6:	07d9      	lsls	r1, r3, #31
 8008cc8:	d405      	bmi.n	8008cd6 <_vfiprintf_r+0x32>
 8008cca:	89ab      	ldrh	r3, [r5, #12]
 8008ccc:	059a      	lsls	r2, r3, #22
 8008cce:	d402      	bmi.n	8008cd6 <_vfiprintf_r+0x32>
 8008cd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cd2:	f7ff ffbe 	bl	8008c52 <__retarget_lock_acquire_recursive>
 8008cd6:	89ab      	ldrh	r3, [r5, #12]
 8008cd8:	071b      	lsls	r3, r3, #28
 8008cda:	d501      	bpl.n	8008ce0 <_vfiprintf_r+0x3c>
 8008cdc:	692b      	ldr	r3, [r5, #16]
 8008cde:	b9eb      	cbnz	r3, 8008d1c <_vfiprintf_r+0x78>
 8008ce0:	4629      	mov	r1, r5
 8008ce2:	4630      	mov	r0, r6
 8008ce4:	f000 faf6 	bl	80092d4 <__swsetup_r>
 8008ce8:	b1c0      	cbz	r0, 8008d1c <_vfiprintf_r+0x78>
 8008cea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cec:	07dc      	lsls	r4, r3, #31
 8008cee:	d50e      	bpl.n	8008d0e <_vfiprintf_r+0x6a>
 8008cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8008cf4:	b01d      	add	sp, #116	; 0x74
 8008cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cfa:	4b7b      	ldr	r3, [pc, #492]	; (8008ee8 <_vfiprintf_r+0x244>)
 8008cfc:	429d      	cmp	r5, r3
 8008cfe:	d101      	bne.n	8008d04 <_vfiprintf_r+0x60>
 8008d00:	68b5      	ldr	r5, [r6, #8]
 8008d02:	e7df      	b.n	8008cc4 <_vfiprintf_r+0x20>
 8008d04:	4b79      	ldr	r3, [pc, #484]	; (8008eec <_vfiprintf_r+0x248>)
 8008d06:	429d      	cmp	r5, r3
 8008d08:	bf08      	it	eq
 8008d0a:	68f5      	ldreq	r5, [r6, #12]
 8008d0c:	e7da      	b.n	8008cc4 <_vfiprintf_r+0x20>
 8008d0e:	89ab      	ldrh	r3, [r5, #12]
 8008d10:	0598      	lsls	r0, r3, #22
 8008d12:	d4ed      	bmi.n	8008cf0 <_vfiprintf_r+0x4c>
 8008d14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d16:	f7ff ff9d 	bl	8008c54 <__retarget_lock_release_recursive>
 8008d1a:	e7e9      	b.n	8008cf0 <_vfiprintf_r+0x4c>
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	9309      	str	r3, [sp, #36]	; 0x24
 8008d20:	2320      	movs	r3, #32
 8008d22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d26:	2330      	movs	r3, #48	; 0x30
 8008d28:	f04f 0901 	mov.w	r9, #1
 8008d2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d30:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008ef0 <_vfiprintf_r+0x24c>
 8008d34:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d38:	4623      	mov	r3, r4
 8008d3a:	469a      	mov	sl, r3
 8008d3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d40:	b10a      	cbz	r2, 8008d46 <_vfiprintf_r+0xa2>
 8008d42:	2a25      	cmp	r2, #37	; 0x25
 8008d44:	d1f9      	bne.n	8008d3a <_vfiprintf_r+0x96>
 8008d46:	ebba 0b04 	subs.w	fp, sl, r4
 8008d4a:	d00b      	beq.n	8008d64 <_vfiprintf_r+0xc0>
 8008d4c:	465b      	mov	r3, fp
 8008d4e:	4622      	mov	r2, r4
 8008d50:	4629      	mov	r1, r5
 8008d52:	4630      	mov	r0, r6
 8008d54:	f7ff ff94 	bl	8008c80 <__sfputs_r>
 8008d58:	3001      	adds	r0, #1
 8008d5a:	f000 80aa 	beq.w	8008eb2 <_vfiprintf_r+0x20e>
 8008d5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d60:	445a      	add	r2, fp
 8008d62:	9209      	str	r2, [sp, #36]	; 0x24
 8008d64:	f89a 3000 	ldrb.w	r3, [sl]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f000 80a2 	beq.w	8008eb2 <_vfiprintf_r+0x20e>
 8008d6e:	2300      	movs	r3, #0
 8008d70:	f04f 32ff 	mov.w	r2, #4294967295
 8008d74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d78:	f10a 0a01 	add.w	sl, sl, #1
 8008d7c:	9304      	str	r3, [sp, #16]
 8008d7e:	9307      	str	r3, [sp, #28]
 8008d80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d84:	931a      	str	r3, [sp, #104]	; 0x68
 8008d86:	4654      	mov	r4, sl
 8008d88:	2205      	movs	r2, #5
 8008d8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d8e:	4858      	ldr	r0, [pc, #352]	; (8008ef0 <_vfiprintf_r+0x24c>)
 8008d90:	f000 fd32 	bl	80097f8 <memchr>
 8008d94:	9a04      	ldr	r2, [sp, #16]
 8008d96:	b9d8      	cbnz	r0, 8008dd0 <_vfiprintf_r+0x12c>
 8008d98:	06d1      	lsls	r1, r2, #27
 8008d9a:	bf44      	itt	mi
 8008d9c:	2320      	movmi	r3, #32
 8008d9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008da2:	0713      	lsls	r3, r2, #28
 8008da4:	bf44      	itt	mi
 8008da6:	232b      	movmi	r3, #43	; 0x2b
 8008da8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008dac:	f89a 3000 	ldrb.w	r3, [sl]
 8008db0:	2b2a      	cmp	r3, #42	; 0x2a
 8008db2:	d015      	beq.n	8008de0 <_vfiprintf_r+0x13c>
 8008db4:	4654      	mov	r4, sl
 8008db6:	2000      	movs	r0, #0
 8008db8:	f04f 0c0a 	mov.w	ip, #10
 8008dbc:	9a07      	ldr	r2, [sp, #28]
 8008dbe:	4621      	mov	r1, r4
 8008dc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008dc4:	3b30      	subs	r3, #48	; 0x30
 8008dc6:	2b09      	cmp	r3, #9
 8008dc8:	d94e      	bls.n	8008e68 <_vfiprintf_r+0x1c4>
 8008dca:	b1b0      	cbz	r0, 8008dfa <_vfiprintf_r+0x156>
 8008dcc:	9207      	str	r2, [sp, #28]
 8008dce:	e014      	b.n	8008dfa <_vfiprintf_r+0x156>
 8008dd0:	eba0 0308 	sub.w	r3, r0, r8
 8008dd4:	fa09 f303 	lsl.w	r3, r9, r3
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	46a2      	mov	sl, r4
 8008ddc:	9304      	str	r3, [sp, #16]
 8008dde:	e7d2      	b.n	8008d86 <_vfiprintf_r+0xe2>
 8008de0:	9b03      	ldr	r3, [sp, #12]
 8008de2:	1d19      	adds	r1, r3, #4
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	9103      	str	r1, [sp, #12]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	bfbb      	ittet	lt
 8008dec:	425b      	neglt	r3, r3
 8008dee:	f042 0202 	orrlt.w	r2, r2, #2
 8008df2:	9307      	strge	r3, [sp, #28]
 8008df4:	9307      	strlt	r3, [sp, #28]
 8008df6:	bfb8      	it	lt
 8008df8:	9204      	strlt	r2, [sp, #16]
 8008dfa:	7823      	ldrb	r3, [r4, #0]
 8008dfc:	2b2e      	cmp	r3, #46	; 0x2e
 8008dfe:	d10c      	bne.n	8008e1a <_vfiprintf_r+0x176>
 8008e00:	7863      	ldrb	r3, [r4, #1]
 8008e02:	2b2a      	cmp	r3, #42	; 0x2a
 8008e04:	d135      	bne.n	8008e72 <_vfiprintf_r+0x1ce>
 8008e06:	9b03      	ldr	r3, [sp, #12]
 8008e08:	3402      	adds	r4, #2
 8008e0a:	1d1a      	adds	r2, r3, #4
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	9203      	str	r2, [sp, #12]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	bfb8      	it	lt
 8008e14:	f04f 33ff 	movlt.w	r3, #4294967295
 8008e18:	9305      	str	r3, [sp, #20]
 8008e1a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008f00 <_vfiprintf_r+0x25c>
 8008e1e:	2203      	movs	r2, #3
 8008e20:	4650      	mov	r0, sl
 8008e22:	7821      	ldrb	r1, [r4, #0]
 8008e24:	f000 fce8 	bl	80097f8 <memchr>
 8008e28:	b140      	cbz	r0, 8008e3c <_vfiprintf_r+0x198>
 8008e2a:	2340      	movs	r3, #64	; 0x40
 8008e2c:	eba0 000a 	sub.w	r0, r0, sl
 8008e30:	fa03 f000 	lsl.w	r0, r3, r0
 8008e34:	9b04      	ldr	r3, [sp, #16]
 8008e36:	3401      	adds	r4, #1
 8008e38:	4303      	orrs	r3, r0
 8008e3a:	9304      	str	r3, [sp, #16]
 8008e3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e40:	2206      	movs	r2, #6
 8008e42:	482c      	ldr	r0, [pc, #176]	; (8008ef4 <_vfiprintf_r+0x250>)
 8008e44:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e48:	f000 fcd6 	bl	80097f8 <memchr>
 8008e4c:	2800      	cmp	r0, #0
 8008e4e:	d03f      	beq.n	8008ed0 <_vfiprintf_r+0x22c>
 8008e50:	4b29      	ldr	r3, [pc, #164]	; (8008ef8 <_vfiprintf_r+0x254>)
 8008e52:	bb1b      	cbnz	r3, 8008e9c <_vfiprintf_r+0x1f8>
 8008e54:	9b03      	ldr	r3, [sp, #12]
 8008e56:	3307      	adds	r3, #7
 8008e58:	f023 0307 	bic.w	r3, r3, #7
 8008e5c:	3308      	adds	r3, #8
 8008e5e:	9303      	str	r3, [sp, #12]
 8008e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e62:	443b      	add	r3, r7
 8008e64:	9309      	str	r3, [sp, #36]	; 0x24
 8008e66:	e767      	b.n	8008d38 <_vfiprintf_r+0x94>
 8008e68:	460c      	mov	r4, r1
 8008e6a:	2001      	movs	r0, #1
 8008e6c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e70:	e7a5      	b.n	8008dbe <_vfiprintf_r+0x11a>
 8008e72:	2300      	movs	r3, #0
 8008e74:	f04f 0c0a 	mov.w	ip, #10
 8008e78:	4619      	mov	r1, r3
 8008e7a:	3401      	adds	r4, #1
 8008e7c:	9305      	str	r3, [sp, #20]
 8008e7e:	4620      	mov	r0, r4
 8008e80:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e84:	3a30      	subs	r2, #48	; 0x30
 8008e86:	2a09      	cmp	r2, #9
 8008e88:	d903      	bls.n	8008e92 <_vfiprintf_r+0x1ee>
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d0c5      	beq.n	8008e1a <_vfiprintf_r+0x176>
 8008e8e:	9105      	str	r1, [sp, #20]
 8008e90:	e7c3      	b.n	8008e1a <_vfiprintf_r+0x176>
 8008e92:	4604      	mov	r4, r0
 8008e94:	2301      	movs	r3, #1
 8008e96:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e9a:	e7f0      	b.n	8008e7e <_vfiprintf_r+0x1da>
 8008e9c:	ab03      	add	r3, sp, #12
 8008e9e:	9300      	str	r3, [sp, #0]
 8008ea0:	462a      	mov	r2, r5
 8008ea2:	4630      	mov	r0, r6
 8008ea4:	4b15      	ldr	r3, [pc, #84]	; (8008efc <_vfiprintf_r+0x258>)
 8008ea6:	a904      	add	r1, sp, #16
 8008ea8:	f3af 8000 	nop.w
 8008eac:	4607      	mov	r7, r0
 8008eae:	1c78      	adds	r0, r7, #1
 8008eb0:	d1d6      	bne.n	8008e60 <_vfiprintf_r+0x1bc>
 8008eb2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008eb4:	07d9      	lsls	r1, r3, #31
 8008eb6:	d405      	bmi.n	8008ec4 <_vfiprintf_r+0x220>
 8008eb8:	89ab      	ldrh	r3, [r5, #12]
 8008eba:	059a      	lsls	r2, r3, #22
 8008ebc:	d402      	bmi.n	8008ec4 <_vfiprintf_r+0x220>
 8008ebe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ec0:	f7ff fec8 	bl	8008c54 <__retarget_lock_release_recursive>
 8008ec4:	89ab      	ldrh	r3, [r5, #12]
 8008ec6:	065b      	lsls	r3, r3, #25
 8008ec8:	f53f af12 	bmi.w	8008cf0 <_vfiprintf_r+0x4c>
 8008ecc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008ece:	e711      	b.n	8008cf4 <_vfiprintf_r+0x50>
 8008ed0:	ab03      	add	r3, sp, #12
 8008ed2:	9300      	str	r3, [sp, #0]
 8008ed4:	462a      	mov	r2, r5
 8008ed6:	4630      	mov	r0, r6
 8008ed8:	4b08      	ldr	r3, [pc, #32]	; (8008efc <_vfiprintf_r+0x258>)
 8008eda:	a904      	add	r1, sp, #16
 8008edc:	f000 f882 	bl	8008fe4 <_printf_i>
 8008ee0:	e7e4      	b.n	8008eac <_vfiprintf_r+0x208>
 8008ee2:	bf00      	nop
 8008ee4:	08009ee4 	.word	0x08009ee4
 8008ee8:	08009f04 	.word	0x08009f04
 8008eec:	08009ec4 	.word	0x08009ec4
 8008ef0:	08009e8f 	.word	0x08009e8f
 8008ef4:	08009e99 	.word	0x08009e99
 8008ef8:	00000000 	.word	0x00000000
 8008efc:	08008c81 	.word	0x08008c81
 8008f00:	08009e95 	.word	0x08009e95

08008f04 <_printf_common>:
 8008f04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f08:	4616      	mov	r6, r2
 8008f0a:	4699      	mov	r9, r3
 8008f0c:	688a      	ldr	r2, [r1, #8]
 8008f0e:	690b      	ldr	r3, [r1, #16]
 8008f10:	4607      	mov	r7, r0
 8008f12:	4293      	cmp	r3, r2
 8008f14:	bfb8      	it	lt
 8008f16:	4613      	movlt	r3, r2
 8008f18:	6033      	str	r3, [r6, #0]
 8008f1a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008f1e:	460c      	mov	r4, r1
 8008f20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008f24:	b10a      	cbz	r2, 8008f2a <_printf_common+0x26>
 8008f26:	3301      	adds	r3, #1
 8008f28:	6033      	str	r3, [r6, #0]
 8008f2a:	6823      	ldr	r3, [r4, #0]
 8008f2c:	0699      	lsls	r1, r3, #26
 8008f2e:	bf42      	ittt	mi
 8008f30:	6833      	ldrmi	r3, [r6, #0]
 8008f32:	3302      	addmi	r3, #2
 8008f34:	6033      	strmi	r3, [r6, #0]
 8008f36:	6825      	ldr	r5, [r4, #0]
 8008f38:	f015 0506 	ands.w	r5, r5, #6
 8008f3c:	d106      	bne.n	8008f4c <_printf_common+0x48>
 8008f3e:	f104 0a19 	add.w	sl, r4, #25
 8008f42:	68e3      	ldr	r3, [r4, #12]
 8008f44:	6832      	ldr	r2, [r6, #0]
 8008f46:	1a9b      	subs	r3, r3, r2
 8008f48:	42ab      	cmp	r3, r5
 8008f4a:	dc28      	bgt.n	8008f9e <_printf_common+0x9a>
 8008f4c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008f50:	1e13      	subs	r3, r2, #0
 8008f52:	6822      	ldr	r2, [r4, #0]
 8008f54:	bf18      	it	ne
 8008f56:	2301      	movne	r3, #1
 8008f58:	0692      	lsls	r2, r2, #26
 8008f5a:	d42d      	bmi.n	8008fb8 <_printf_common+0xb4>
 8008f5c:	4649      	mov	r1, r9
 8008f5e:	4638      	mov	r0, r7
 8008f60:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008f64:	47c0      	blx	r8
 8008f66:	3001      	adds	r0, #1
 8008f68:	d020      	beq.n	8008fac <_printf_common+0xa8>
 8008f6a:	6823      	ldr	r3, [r4, #0]
 8008f6c:	68e5      	ldr	r5, [r4, #12]
 8008f6e:	f003 0306 	and.w	r3, r3, #6
 8008f72:	2b04      	cmp	r3, #4
 8008f74:	bf18      	it	ne
 8008f76:	2500      	movne	r5, #0
 8008f78:	6832      	ldr	r2, [r6, #0]
 8008f7a:	f04f 0600 	mov.w	r6, #0
 8008f7e:	68a3      	ldr	r3, [r4, #8]
 8008f80:	bf08      	it	eq
 8008f82:	1aad      	subeq	r5, r5, r2
 8008f84:	6922      	ldr	r2, [r4, #16]
 8008f86:	bf08      	it	eq
 8008f88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	bfc4      	itt	gt
 8008f90:	1a9b      	subgt	r3, r3, r2
 8008f92:	18ed      	addgt	r5, r5, r3
 8008f94:	341a      	adds	r4, #26
 8008f96:	42b5      	cmp	r5, r6
 8008f98:	d11a      	bne.n	8008fd0 <_printf_common+0xcc>
 8008f9a:	2000      	movs	r0, #0
 8008f9c:	e008      	b.n	8008fb0 <_printf_common+0xac>
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	4652      	mov	r2, sl
 8008fa2:	4649      	mov	r1, r9
 8008fa4:	4638      	mov	r0, r7
 8008fa6:	47c0      	blx	r8
 8008fa8:	3001      	adds	r0, #1
 8008faa:	d103      	bne.n	8008fb4 <_printf_common+0xb0>
 8008fac:	f04f 30ff 	mov.w	r0, #4294967295
 8008fb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008fb4:	3501      	adds	r5, #1
 8008fb6:	e7c4      	b.n	8008f42 <_printf_common+0x3e>
 8008fb8:	2030      	movs	r0, #48	; 0x30
 8008fba:	18e1      	adds	r1, r4, r3
 8008fbc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008fc0:	1c5a      	adds	r2, r3, #1
 8008fc2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008fc6:	4422      	add	r2, r4
 8008fc8:	3302      	adds	r3, #2
 8008fca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008fce:	e7c5      	b.n	8008f5c <_printf_common+0x58>
 8008fd0:	2301      	movs	r3, #1
 8008fd2:	4622      	mov	r2, r4
 8008fd4:	4649      	mov	r1, r9
 8008fd6:	4638      	mov	r0, r7
 8008fd8:	47c0      	blx	r8
 8008fda:	3001      	adds	r0, #1
 8008fdc:	d0e6      	beq.n	8008fac <_printf_common+0xa8>
 8008fde:	3601      	adds	r6, #1
 8008fe0:	e7d9      	b.n	8008f96 <_printf_common+0x92>
	...

08008fe4 <_printf_i>:
 8008fe4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fe8:	460c      	mov	r4, r1
 8008fea:	7e27      	ldrb	r7, [r4, #24]
 8008fec:	4691      	mov	r9, r2
 8008fee:	2f78      	cmp	r7, #120	; 0x78
 8008ff0:	4680      	mov	r8, r0
 8008ff2:	469a      	mov	sl, r3
 8008ff4:	990c      	ldr	r1, [sp, #48]	; 0x30
 8008ff6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008ffa:	d807      	bhi.n	800900c <_printf_i+0x28>
 8008ffc:	2f62      	cmp	r7, #98	; 0x62
 8008ffe:	d80a      	bhi.n	8009016 <_printf_i+0x32>
 8009000:	2f00      	cmp	r7, #0
 8009002:	f000 80d9 	beq.w	80091b8 <_printf_i+0x1d4>
 8009006:	2f58      	cmp	r7, #88	; 0x58
 8009008:	f000 80a4 	beq.w	8009154 <_printf_i+0x170>
 800900c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009010:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009014:	e03a      	b.n	800908c <_printf_i+0xa8>
 8009016:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800901a:	2b15      	cmp	r3, #21
 800901c:	d8f6      	bhi.n	800900c <_printf_i+0x28>
 800901e:	a001      	add	r0, pc, #4	; (adr r0, 8009024 <_printf_i+0x40>)
 8009020:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009024:	0800907d 	.word	0x0800907d
 8009028:	08009091 	.word	0x08009091
 800902c:	0800900d 	.word	0x0800900d
 8009030:	0800900d 	.word	0x0800900d
 8009034:	0800900d 	.word	0x0800900d
 8009038:	0800900d 	.word	0x0800900d
 800903c:	08009091 	.word	0x08009091
 8009040:	0800900d 	.word	0x0800900d
 8009044:	0800900d 	.word	0x0800900d
 8009048:	0800900d 	.word	0x0800900d
 800904c:	0800900d 	.word	0x0800900d
 8009050:	0800919f 	.word	0x0800919f
 8009054:	080090c1 	.word	0x080090c1
 8009058:	08009181 	.word	0x08009181
 800905c:	0800900d 	.word	0x0800900d
 8009060:	0800900d 	.word	0x0800900d
 8009064:	080091c1 	.word	0x080091c1
 8009068:	0800900d 	.word	0x0800900d
 800906c:	080090c1 	.word	0x080090c1
 8009070:	0800900d 	.word	0x0800900d
 8009074:	0800900d 	.word	0x0800900d
 8009078:	08009189 	.word	0x08009189
 800907c:	680b      	ldr	r3, [r1, #0]
 800907e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009082:	1d1a      	adds	r2, r3, #4
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	600a      	str	r2, [r1, #0]
 8009088:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800908c:	2301      	movs	r3, #1
 800908e:	e0a4      	b.n	80091da <_printf_i+0x1f6>
 8009090:	6825      	ldr	r5, [r4, #0]
 8009092:	6808      	ldr	r0, [r1, #0]
 8009094:	062e      	lsls	r6, r5, #24
 8009096:	f100 0304 	add.w	r3, r0, #4
 800909a:	d50a      	bpl.n	80090b2 <_printf_i+0xce>
 800909c:	6805      	ldr	r5, [r0, #0]
 800909e:	600b      	str	r3, [r1, #0]
 80090a0:	2d00      	cmp	r5, #0
 80090a2:	da03      	bge.n	80090ac <_printf_i+0xc8>
 80090a4:	232d      	movs	r3, #45	; 0x2d
 80090a6:	426d      	negs	r5, r5
 80090a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80090ac:	230a      	movs	r3, #10
 80090ae:	485e      	ldr	r0, [pc, #376]	; (8009228 <_printf_i+0x244>)
 80090b0:	e019      	b.n	80090e6 <_printf_i+0x102>
 80090b2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80090b6:	6805      	ldr	r5, [r0, #0]
 80090b8:	600b      	str	r3, [r1, #0]
 80090ba:	bf18      	it	ne
 80090bc:	b22d      	sxthne	r5, r5
 80090be:	e7ef      	b.n	80090a0 <_printf_i+0xbc>
 80090c0:	680b      	ldr	r3, [r1, #0]
 80090c2:	6825      	ldr	r5, [r4, #0]
 80090c4:	1d18      	adds	r0, r3, #4
 80090c6:	6008      	str	r0, [r1, #0]
 80090c8:	0628      	lsls	r0, r5, #24
 80090ca:	d501      	bpl.n	80090d0 <_printf_i+0xec>
 80090cc:	681d      	ldr	r5, [r3, #0]
 80090ce:	e002      	b.n	80090d6 <_printf_i+0xf2>
 80090d0:	0669      	lsls	r1, r5, #25
 80090d2:	d5fb      	bpl.n	80090cc <_printf_i+0xe8>
 80090d4:	881d      	ldrh	r5, [r3, #0]
 80090d6:	2f6f      	cmp	r7, #111	; 0x6f
 80090d8:	bf0c      	ite	eq
 80090da:	2308      	moveq	r3, #8
 80090dc:	230a      	movne	r3, #10
 80090de:	4852      	ldr	r0, [pc, #328]	; (8009228 <_printf_i+0x244>)
 80090e0:	2100      	movs	r1, #0
 80090e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80090e6:	6866      	ldr	r6, [r4, #4]
 80090e8:	2e00      	cmp	r6, #0
 80090ea:	bfa8      	it	ge
 80090ec:	6821      	ldrge	r1, [r4, #0]
 80090ee:	60a6      	str	r6, [r4, #8]
 80090f0:	bfa4      	itt	ge
 80090f2:	f021 0104 	bicge.w	r1, r1, #4
 80090f6:	6021      	strge	r1, [r4, #0]
 80090f8:	b90d      	cbnz	r5, 80090fe <_printf_i+0x11a>
 80090fa:	2e00      	cmp	r6, #0
 80090fc:	d04d      	beq.n	800919a <_printf_i+0x1b6>
 80090fe:	4616      	mov	r6, r2
 8009100:	fbb5 f1f3 	udiv	r1, r5, r3
 8009104:	fb03 5711 	mls	r7, r3, r1, r5
 8009108:	5dc7      	ldrb	r7, [r0, r7]
 800910a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800910e:	462f      	mov	r7, r5
 8009110:	42bb      	cmp	r3, r7
 8009112:	460d      	mov	r5, r1
 8009114:	d9f4      	bls.n	8009100 <_printf_i+0x11c>
 8009116:	2b08      	cmp	r3, #8
 8009118:	d10b      	bne.n	8009132 <_printf_i+0x14e>
 800911a:	6823      	ldr	r3, [r4, #0]
 800911c:	07df      	lsls	r7, r3, #31
 800911e:	d508      	bpl.n	8009132 <_printf_i+0x14e>
 8009120:	6923      	ldr	r3, [r4, #16]
 8009122:	6861      	ldr	r1, [r4, #4]
 8009124:	4299      	cmp	r1, r3
 8009126:	bfde      	ittt	le
 8009128:	2330      	movle	r3, #48	; 0x30
 800912a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800912e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009132:	1b92      	subs	r2, r2, r6
 8009134:	6122      	str	r2, [r4, #16]
 8009136:	464b      	mov	r3, r9
 8009138:	4621      	mov	r1, r4
 800913a:	4640      	mov	r0, r8
 800913c:	f8cd a000 	str.w	sl, [sp]
 8009140:	aa03      	add	r2, sp, #12
 8009142:	f7ff fedf 	bl	8008f04 <_printf_common>
 8009146:	3001      	adds	r0, #1
 8009148:	d14c      	bne.n	80091e4 <_printf_i+0x200>
 800914a:	f04f 30ff 	mov.w	r0, #4294967295
 800914e:	b004      	add	sp, #16
 8009150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009154:	4834      	ldr	r0, [pc, #208]	; (8009228 <_printf_i+0x244>)
 8009156:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800915a:	680e      	ldr	r6, [r1, #0]
 800915c:	6823      	ldr	r3, [r4, #0]
 800915e:	f856 5b04 	ldr.w	r5, [r6], #4
 8009162:	061f      	lsls	r7, r3, #24
 8009164:	600e      	str	r6, [r1, #0]
 8009166:	d514      	bpl.n	8009192 <_printf_i+0x1ae>
 8009168:	07d9      	lsls	r1, r3, #31
 800916a:	bf44      	itt	mi
 800916c:	f043 0320 	orrmi.w	r3, r3, #32
 8009170:	6023      	strmi	r3, [r4, #0]
 8009172:	b91d      	cbnz	r5, 800917c <_printf_i+0x198>
 8009174:	6823      	ldr	r3, [r4, #0]
 8009176:	f023 0320 	bic.w	r3, r3, #32
 800917a:	6023      	str	r3, [r4, #0]
 800917c:	2310      	movs	r3, #16
 800917e:	e7af      	b.n	80090e0 <_printf_i+0xfc>
 8009180:	6823      	ldr	r3, [r4, #0]
 8009182:	f043 0320 	orr.w	r3, r3, #32
 8009186:	6023      	str	r3, [r4, #0]
 8009188:	2378      	movs	r3, #120	; 0x78
 800918a:	4828      	ldr	r0, [pc, #160]	; (800922c <_printf_i+0x248>)
 800918c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009190:	e7e3      	b.n	800915a <_printf_i+0x176>
 8009192:	065e      	lsls	r6, r3, #25
 8009194:	bf48      	it	mi
 8009196:	b2ad      	uxthmi	r5, r5
 8009198:	e7e6      	b.n	8009168 <_printf_i+0x184>
 800919a:	4616      	mov	r6, r2
 800919c:	e7bb      	b.n	8009116 <_printf_i+0x132>
 800919e:	680b      	ldr	r3, [r1, #0]
 80091a0:	6826      	ldr	r6, [r4, #0]
 80091a2:	1d1d      	adds	r5, r3, #4
 80091a4:	6960      	ldr	r0, [r4, #20]
 80091a6:	600d      	str	r5, [r1, #0]
 80091a8:	0635      	lsls	r5, r6, #24
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	d501      	bpl.n	80091b2 <_printf_i+0x1ce>
 80091ae:	6018      	str	r0, [r3, #0]
 80091b0:	e002      	b.n	80091b8 <_printf_i+0x1d4>
 80091b2:	0671      	lsls	r1, r6, #25
 80091b4:	d5fb      	bpl.n	80091ae <_printf_i+0x1ca>
 80091b6:	8018      	strh	r0, [r3, #0]
 80091b8:	2300      	movs	r3, #0
 80091ba:	4616      	mov	r6, r2
 80091bc:	6123      	str	r3, [r4, #16]
 80091be:	e7ba      	b.n	8009136 <_printf_i+0x152>
 80091c0:	680b      	ldr	r3, [r1, #0]
 80091c2:	1d1a      	adds	r2, r3, #4
 80091c4:	600a      	str	r2, [r1, #0]
 80091c6:	681e      	ldr	r6, [r3, #0]
 80091c8:	2100      	movs	r1, #0
 80091ca:	4630      	mov	r0, r6
 80091cc:	6862      	ldr	r2, [r4, #4]
 80091ce:	f000 fb13 	bl	80097f8 <memchr>
 80091d2:	b108      	cbz	r0, 80091d8 <_printf_i+0x1f4>
 80091d4:	1b80      	subs	r0, r0, r6
 80091d6:	6060      	str	r0, [r4, #4]
 80091d8:	6863      	ldr	r3, [r4, #4]
 80091da:	6123      	str	r3, [r4, #16]
 80091dc:	2300      	movs	r3, #0
 80091de:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80091e2:	e7a8      	b.n	8009136 <_printf_i+0x152>
 80091e4:	4632      	mov	r2, r6
 80091e6:	4649      	mov	r1, r9
 80091e8:	4640      	mov	r0, r8
 80091ea:	6923      	ldr	r3, [r4, #16]
 80091ec:	47d0      	blx	sl
 80091ee:	3001      	adds	r0, #1
 80091f0:	d0ab      	beq.n	800914a <_printf_i+0x166>
 80091f2:	6823      	ldr	r3, [r4, #0]
 80091f4:	079b      	lsls	r3, r3, #30
 80091f6:	d413      	bmi.n	8009220 <_printf_i+0x23c>
 80091f8:	68e0      	ldr	r0, [r4, #12]
 80091fa:	9b03      	ldr	r3, [sp, #12]
 80091fc:	4298      	cmp	r0, r3
 80091fe:	bfb8      	it	lt
 8009200:	4618      	movlt	r0, r3
 8009202:	e7a4      	b.n	800914e <_printf_i+0x16a>
 8009204:	2301      	movs	r3, #1
 8009206:	4632      	mov	r2, r6
 8009208:	4649      	mov	r1, r9
 800920a:	4640      	mov	r0, r8
 800920c:	47d0      	blx	sl
 800920e:	3001      	adds	r0, #1
 8009210:	d09b      	beq.n	800914a <_printf_i+0x166>
 8009212:	3501      	adds	r5, #1
 8009214:	68e3      	ldr	r3, [r4, #12]
 8009216:	9903      	ldr	r1, [sp, #12]
 8009218:	1a5b      	subs	r3, r3, r1
 800921a:	42ab      	cmp	r3, r5
 800921c:	dcf2      	bgt.n	8009204 <_printf_i+0x220>
 800921e:	e7eb      	b.n	80091f8 <_printf_i+0x214>
 8009220:	2500      	movs	r5, #0
 8009222:	f104 0619 	add.w	r6, r4, #25
 8009226:	e7f5      	b.n	8009214 <_printf_i+0x230>
 8009228:	08009ea0 	.word	0x08009ea0
 800922c:	08009eb1 	.word	0x08009eb1

08009230 <__swbuf_r>:
 8009230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009232:	460e      	mov	r6, r1
 8009234:	4614      	mov	r4, r2
 8009236:	4605      	mov	r5, r0
 8009238:	b118      	cbz	r0, 8009242 <__swbuf_r+0x12>
 800923a:	6983      	ldr	r3, [r0, #24]
 800923c:	b90b      	cbnz	r3, 8009242 <__swbuf_r+0x12>
 800923e:	f000 f9d9 	bl	80095f4 <__sinit>
 8009242:	4b21      	ldr	r3, [pc, #132]	; (80092c8 <__swbuf_r+0x98>)
 8009244:	429c      	cmp	r4, r3
 8009246:	d12b      	bne.n	80092a0 <__swbuf_r+0x70>
 8009248:	686c      	ldr	r4, [r5, #4]
 800924a:	69a3      	ldr	r3, [r4, #24]
 800924c:	60a3      	str	r3, [r4, #8]
 800924e:	89a3      	ldrh	r3, [r4, #12]
 8009250:	071a      	lsls	r2, r3, #28
 8009252:	d52f      	bpl.n	80092b4 <__swbuf_r+0x84>
 8009254:	6923      	ldr	r3, [r4, #16]
 8009256:	b36b      	cbz	r3, 80092b4 <__swbuf_r+0x84>
 8009258:	6923      	ldr	r3, [r4, #16]
 800925a:	6820      	ldr	r0, [r4, #0]
 800925c:	b2f6      	uxtb	r6, r6
 800925e:	1ac0      	subs	r0, r0, r3
 8009260:	6963      	ldr	r3, [r4, #20]
 8009262:	4637      	mov	r7, r6
 8009264:	4283      	cmp	r3, r0
 8009266:	dc04      	bgt.n	8009272 <__swbuf_r+0x42>
 8009268:	4621      	mov	r1, r4
 800926a:	4628      	mov	r0, r5
 800926c:	f000 f92e 	bl	80094cc <_fflush_r>
 8009270:	bb30      	cbnz	r0, 80092c0 <__swbuf_r+0x90>
 8009272:	68a3      	ldr	r3, [r4, #8]
 8009274:	3001      	adds	r0, #1
 8009276:	3b01      	subs	r3, #1
 8009278:	60a3      	str	r3, [r4, #8]
 800927a:	6823      	ldr	r3, [r4, #0]
 800927c:	1c5a      	adds	r2, r3, #1
 800927e:	6022      	str	r2, [r4, #0]
 8009280:	701e      	strb	r6, [r3, #0]
 8009282:	6963      	ldr	r3, [r4, #20]
 8009284:	4283      	cmp	r3, r0
 8009286:	d004      	beq.n	8009292 <__swbuf_r+0x62>
 8009288:	89a3      	ldrh	r3, [r4, #12]
 800928a:	07db      	lsls	r3, r3, #31
 800928c:	d506      	bpl.n	800929c <__swbuf_r+0x6c>
 800928e:	2e0a      	cmp	r6, #10
 8009290:	d104      	bne.n	800929c <__swbuf_r+0x6c>
 8009292:	4621      	mov	r1, r4
 8009294:	4628      	mov	r0, r5
 8009296:	f000 f919 	bl	80094cc <_fflush_r>
 800929a:	b988      	cbnz	r0, 80092c0 <__swbuf_r+0x90>
 800929c:	4638      	mov	r0, r7
 800929e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80092a0:	4b0a      	ldr	r3, [pc, #40]	; (80092cc <__swbuf_r+0x9c>)
 80092a2:	429c      	cmp	r4, r3
 80092a4:	d101      	bne.n	80092aa <__swbuf_r+0x7a>
 80092a6:	68ac      	ldr	r4, [r5, #8]
 80092a8:	e7cf      	b.n	800924a <__swbuf_r+0x1a>
 80092aa:	4b09      	ldr	r3, [pc, #36]	; (80092d0 <__swbuf_r+0xa0>)
 80092ac:	429c      	cmp	r4, r3
 80092ae:	bf08      	it	eq
 80092b0:	68ec      	ldreq	r4, [r5, #12]
 80092b2:	e7ca      	b.n	800924a <__swbuf_r+0x1a>
 80092b4:	4621      	mov	r1, r4
 80092b6:	4628      	mov	r0, r5
 80092b8:	f000 f80c 	bl	80092d4 <__swsetup_r>
 80092bc:	2800      	cmp	r0, #0
 80092be:	d0cb      	beq.n	8009258 <__swbuf_r+0x28>
 80092c0:	f04f 37ff 	mov.w	r7, #4294967295
 80092c4:	e7ea      	b.n	800929c <__swbuf_r+0x6c>
 80092c6:	bf00      	nop
 80092c8:	08009ee4 	.word	0x08009ee4
 80092cc:	08009f04 	.word	0x08009f04
 80092d0:	08009ec4 	.word	0x08009ec4

080092d4 <__swsetup_r>:
 80092d4:	4b32      	ldr	r3, [pc, #200]	; (80093a0 <__swsetup_r+0xcc>)
 80092d6:	b570      	push	{r4, r5, r6, lr}
 80092d8:	681d      	ldr	r5, [r3, #0]
 80092da:	4606      	mov	r6, r0
 80092dc:	460c      	mov	r4, r1
 80092de:	b125      	cbz	r5, 80092ea <__swsetup_r+0x16>
 80092e0:	69ab      	ldr	r3, [r5, #24]
 80092e2:	b913      	cbnz	r3, 80092ea <__swsetup_r+0x16>
 80092e4:	4628      	mov	r0, r5
 80092e6:	f000 f985 	bl	80095f4 <__sinit>
 80092ea:	4b2e      	ldr	r3, [pc, #184]	; (80093a4 <__swsetup_r+0xd0>)
 80092ec:	429c      	cmp	r4, r3
 80092ee:	d10f      	bne.n	8009310 <__swsetup_r+0x3c>
 80092f0:	686c      	ldr	r4, [r5, #4]
 80092f2:	89a3      	ldrh	r3, [r4, #12]
 80092f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80092f8:	0719      	lsls	r1, r3, #28
 80092fa:	d42c      	bmi.n	8009356 <__swsetup_r+0x82>
 80092fc:	06dd      	lsls	r5, r3, #27
 80092fe:	d411      	bmi.n	8009324 <__swsetup_r+0x50>
 8009300:	2309      	movs	r3, #9
 8009302:	6033      	str	r3, [r6, #0]
 8009304:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009308:	f04f 30ff 	mov.w	r0, #4294967295
 800930c:	81a3      	strh	r3, [r4, #12]
 800930e:	e03e      	b.n	800938e <__swsetup_r+0xba>
 8009310:	4b25      	ldr	r3, [pc, #148]	; (80093a8 <__swsetup_r+0xd4>)
 8009312:	429c      	cmp	r4, r3
 8009314:	d101      	bne.n	800931a <__swsetup_r+0x46>
 8009316:	68ac      	ldr	r4, [r5, #8]
 8009318:	e7eb      	b.n	80092f2 <__swsetup_r+0x1e>
 800931a:	4b24      	ldr	r3, [pc, #144]	; (80093ac <__swsetup_r+0xd8>)
 800931c:	429c      	cmp	r4, r3
 800931e:	bf08      	it	eq
 8009320:	68ec      	ldreq	r4, [r5, #12]
 8009322:	e7e6      	b.n	80092f2 <__swsetup_r+0x1e>
 8009324:	0758      	lsls	r0, r3, #29
 8009326:	d512      	bpl.n	800934e <__swsetup_r+0x7a>
 8009328:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800932a:	b141      	cbz	r1, 800933e <__swsetup_r+0x6a>
 800932c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009330:	4299      	cmp	r1, r3
 8009332:	d002      	beq.n	800933a <__swsetup_r+0x66>
 8009334:	4630      	mov	r0, r6
 8009336:	f7fc fd2b 	bl	8005d90 <_free_r>
 800933a:	2300      	movs	r3, #0
 800933c:	6363      	str	r3, [r4, #52]	; 0x34
 800933e:	89a3      	ldrh	r3, [r4, #12]
 8009340:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009344:	81a3      	strh	r3, [r4, #12]
 8009346:	2300      	movs	r3, #0
 8009348:	6063      	str	r3, [r4, #4]
 800934a:	6923      	ldr	r3, [r4, #16]
 800934c:	6023      	str	r3, [r4, #0]
 800934e:	89a3      	ldrh	r3, [r4, #12]
 8009350:	f043 0308 	orr.w	r3, r3, #8
 8009354:	81a3      	strh	r3, [r4, #12]
 8009356:	6923      	ldr	r3, [r4, #16]
 8009358:	b94b      	cbnz	r3, 800936e <__swsetup_r+0x9a>
 800935a:	89a3      	ldrh	r3, [r4, #12]
 800935c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009360:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009364:	d003      	beq.n	800936e <__swsetup_r+0x9a>
 8009366:	4621      	mov	r1, r4
 8009368:	4630      	mov	r0, r6
 800936a:	f000 fa05 	bl	8009778 <__smakebuf_r>
 800936e:	89a0      	ldrh	r0, [r4, #12]
 8009370:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009374:	f010 0301 	ands.w	r3, r0, #1
 8009378:	d00a      	beq.n	8009390 <__swsetup_r+0xbc>
 800937a:	2300      	movs	r3, #0
 800937c:	60a3      	str	r3, [r4, #8]
 800937e:	6963      	ldr	r3, [r4, #20]
 8009380:	425b      	negs	r3, r3
 8009382:	61a3      	str	r3, [r4, #24]
 8009384:	6923      	ldr	r3, [r4, #16]
 8009386:	b943      	cbnz	r3, 800939a <__swsetup_r+0xc6>
 8009388:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800938c:	d1ba      	bne.n	8009304 <__swsetup_r+0x30>
 800938e:	bd70      	pop	{r4, r5, r6, pc}
 8009390:	0781      	lsls	r1, r0, #30
 8009392:	bf58      	it	pl
 8009394:	6963      	ldrpl	r3, [r4, #20]
 8009396:	60a3      	str	r3, [r4, #8]
 8009398:	e7f4      	b.n	8009384 <__swsetup_r+0xb0>
 800939a:	2000      	movs	r0, #0
 800939c:	e7f7      	b.n	800938e <__swsetup_r+0xba>
 800939e:	bf00      	nop
 80093a0:	20000064 	.word	0x20000064
 80093a4:	08009ee4 	.word	0x08009ee4
 80093a8:	08009f04 	.word	0x08009f04
 80093ac:	08009ec4 	.word	0x08009ec4

080093b0 <abort>:
 80093b0:	2006      	movs	r0, #6
 80093b2:	b508      	push	{r3, lr}
 80093b4:	f000 fa56 	bl	8009864 <raise>
 80093b8:	2001      	movs	r0, #1
 80093ba:	f7f8 fb9f 	bl	8001afc <_exit>
	...

080093c0 <__sflush_r>:
 80093c0:	898a      	ldrh	r2, [r1, #12]
 80093c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093c6:	4605      	mov	r5, r0
 80093c8:	0710      	lsls	r0, r2, #28
 80093ca:	460c      	mov	r4, r1
 80093cc:	d458      	bmi.n	8009480 <__sflush_r+0xc0>
 80093ce:	684b      	ldr	r3, [r1, #4]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	dc05      	bgt.n	80093e0 <__sflush_r+0x20>
 80093d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	dc02      	bgt.n	80093e0 <__sflush_r+0x20>
 80093da:	2000      	movs	r0, #0
 80093dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80093e2:	2e00      	cmp	r6, #0
 80093e4:	d0f9      	beq.n	80093da <__sflush_r+0x1a>
 80093e6:	2300      	movs	r3, #0
 80093e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80093ec:	682f      	ldr	r7, [r5, #0]
 80093ee:	602b      	str	r3, [r5, #0]
 80093f0:	d032      	beq.n	8009458 <__sflush_r+0x98>
 80093f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80093f4:	89a3      	ldrh	r3, [r4, #12]
 80093f6:	075a      	lsls	r2, r3, #29
 80093f8:	d505      	bpl.n	8009406 <__sflush_r+0x46>
 80093fa:	6863      	ldr	r3, [r4, #4]
 80093fc:	1ac0      	subs	r0, r0, r3
 80093fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009400:	b10b      	cbz	r3, 8009406 <__sflush_r+0x46>
 8009402:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009404:	1ac0      	subs	r0, r0, r3
 8009406:	2300      	movs	r3, #0
 8009408:	4602      	mov	r2, r0
 800940a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800940c:	4628      	mov	r0, r5
 800940e:	6a21      	ldr	r1, [r4, #32]
 8009410:	47b0      	blx	r6
 8009412:	1c43      	adds	r3, r0, #1
 8009414:	89a3      	ldrh	r3, [r4, #12]
 8009416:	d106      	bne.n	8009426 <__sflush_r+0x66>
 8009418:	6829      	ldr	r1, [r5, #0]
 800941a:	291d      	cmp	r1, #29
 800941c:	d82c      	bhi.n	8009478 <__sflush_r+0xb8>
 800941e:	4a2a      	ldr	r2, [pc, #168]	; (80094c8 <__sflush_r+0x108>)
 8009420:	40ca      	lsrs	r2, r1
 8009422:	07d6      	lsls	r6, r2, #31
 8009424:	d528      	bpl.n	8009478 <__sflush_r+0xb8>
 8009426:	2200      	movs	r2, #0
 8009428:	6062      	str	r2, [r4, #4]
 800942a:	6922      	ldr	r2, [r4, #16]
 800942c:	04d9      	lsls	r1, r3, #19
 800942e:	6022      	str	r2, [r4, #0]
 8009430:	d504      	bpl.n	800943c <__sflush_r+0x7c>
 8009432:	1c42      	adds	r2, r0, #1
 8009434:	d101      	bne.n	800943a <__sflush_r+0x7a>
 8009436:	682b      	ldr	r3, [r5, #0]
 8009438:	b903      	cbnz	r3, 800943c <__sflush_r+0x7c>
 800943a:	6560      	str	r0, [r4, #84]	; 0x54
 800943c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800943e:	602f      	str	r7, [r5, #0]
 8009440:	2900      	cmp	r1, #0
 8009442:	d0ca      	beq.n	80093da <__sflush_r+0x1a>
 8009444:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009448:	4299      	cmp	r1, r3
 800944a:	d002      	beq.n	8009452 <__sflush_r+0x92>
 800944c:	4628      	mov	r0, r5
 800944e:	f7fc fc9f 	bl	8005d90 <_free_r>
 8009452:	2000      	movs	r0, #0
 8009454:	6360      	str	r0, [r4, #52]	; 0x34
 8009456:	e7c1      	b.n	80093dc <__sflush_r+0x1c>
 8009458:	6a21      	ldr	r1, [r4, #32]
 800945a:	2301      	movs	r3, #1
 800945c:	4628      	mov	r0, r5
 800945e:	47b0      	blx	r6
 8009460:	1c41      	adds	r1, r0, #1
 8009462:	d1c7      	bne.n	80093f4 <__sflush_r+0x34>
 8009464:	682b      	ldr	r3, [r5, #0]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d0c4      	beq.n	80093f4 <__sflush_r+0x34>
 800946a:	2b1d      	cmp	r3, #29
 800946c:	d001      	beq.n	8009472 <__sflush_r+0xb2>
 800946e:	2b16      	cmp	r3, #22
 8009470:	d101      	bne.n	8009476 <__sflush_r+0xb6>
 8009472:	602f      	str	r7, [r5, #0]
 8009474:	e7b1      	b.n	80093da <__sflush_r+0x1a>
 8009476:	89a3      	ldrh	r3, [r4, #12]
 8009478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800947c:	81a3      	strh	r3, [r4, #12]
 800947e:	e7ad      	b.n	80093dc <__sflush_r+0x1c>
 8009480:	690f      	ldr	r7, [r1, #16]
 8009482:	2f00      	cmp	r7, #0
 8009484:	d0a9      	beq.n	80093da <__sflush_r+0x1a>
 8009486:	0793      	lsls	r3, r2, #30
 8009488:	bf18      	it	ne
 800948a:	2300      	movne	r3, #0
 800948c:	680e      	ldr	r6, [r1, #0]
 800948e:	bf08      	it	eq
 8009490:	694b      	ldreq	r3, [r1, #20]
 8009492:	eba6 0807 	sub.w	r8, r6, r7
 8009496:	600f      	str	r7, [r1, #0]
 8009498:	608b      	str	r3, [r1, #8]
 800949a:	f1b8 0f00 	cmp.w	r8, #0
 800949e:	dd9c      	ble.n	80093da <__sflush_r+0x1a>
 80094a0:	4643      	mov	r3, r8
 80094a2:	463a      	mov	r2, r7
 80094a4:	4628      	mov	r0, r5
 80094a6:	6a21      	ldr	r1, [r4, #32]
 80094a8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80094aa:	47b0      	blx	r6
 80094ac:	2800      	cmp	r0, #0
 80094ae:	dc06      	bgt.n	80094be <__sflush_r+0xfe>
 80094b0:	89a3      	ldrh	r3, [r4, #12]
 80094b2:	f04f 30ff 	mov.w	r0, #4294967295
 80094b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094ba:	81a3      	strh	r3, [r4, #12]
 80094bc:	e78e      	b.n	80093dc <__sflush_r+0x1c>
 80094be:	4407      	add	r7, r0
 80094c0:	eba8 0800 	sub.w	r8, r8, r0
 80094c4:	e7e9      	b.n	800949a <__sflush_r+0xda>
 80094c6:	bf00      	nop
 80094c8:	20400001 	.word	0x20400001

080094cc <_fflush_r>:
 80094cc:	b538      	push	{r3, r4, r5, lr}
 80094ce:	690b      	ldr	r3, [r1, #16]
 80094d0:	4605      	mov	r5, r0
 80094d2:	460c      	mov	r4, r1
 80094d4:	b913      	cbnz	r3, 80094dc <_fflush_r+0x10>
 80094d6:	2500      	movs	r5, #0
 80094d8:	4628      	mov	r0, r5
 80094da:	bd38      	pop	{r3, r4, r5, pc}
 80094dc:	b118      	cbz	r0, 80094e6 <_fflush_r+0x1a>
 80094de:	6983      	ldr	r3, [r0, #24]
 80094e0:	b90b      	cbnz	r3, 80094e6 <_fflush_r+0x1a>
 80094e2:	f000 f887 	bl	80095f4 <__sinit>
 80094e6:	4b14      	ldr	r3, [pc, #80]	; (8009538 <_fflush_r+0x6c>)
 80094e8:	429c      	cmp	r4, r3
 80094ea:	d11b      	bne.n	8009524 <_fflush_r+0x58>
 80094ec:	686c      	ldr	r4, [r5, #4]
 80094ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d0ef      	beq.n	80094d6 <_fflush_r+0xa>
 80094f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80094f8:	07d0      	lsls	r0, r2, #31
 80094fa:	d404      	bmi.n	8009506 <_fflush_r+0x3a>
 80094fc:	0599      	lsls	r1, r3, #22
 80094fe:	d402      	bmi.n	8009506 <_fflush_r+0x3a>
 8009500:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009502:	f7ff fba6 	bl	8008c52 <__retarget_lock_acquire_recursive>
 8009506:	4628      	mov	r0, r5
 8009508:	4621      	mov	r1, r4
 800950a:	f7ff ff59 	bl	80093c0 <__sflush_r>
 800950e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009510:	4605      	mov	r5, r0
 8009512:	07da      	lsls	r2, r3, #31
 8009514:	d4e0      	bmi.n	80094d8 <_fflush_r+0xc>
 8009516:	89a3      	ldrh	r3, [r4, #12]
 8009518:	059b      	lsls	r3, r3, #22
 800951a:	d4dd      	bmi.n	80094d8 <_fflush_r+0xc>
 800951c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800951e:	f7ff fb99 	bl	8008c54 <__retarget_lock_release_recursive>
 8009522:	e7d9      	b.n	80094d8 <_fflush_r+0xc>
 8009524:	4b05      	ldr	r3, [pc, #20]	; (800953c <_fflush_r+0x70>)
 8009526:	429c      	cmp	r4, r3
 8009528:	d101      	bne.n	800952e <_fflush_r+0x62>
 800952a:	68ac      	ldr	r4, [r5, #8]
 800952c:	e7df      	b.n	80094ee <_fflush_r+0x22>
 800952e:	4b04      	ldr	r3, [pc, #16]	; (8009540 <_fflush_r+0x74>)
 8009530:	429c      	cmp	r4, r3
 8009532:	bf08      	it	eq
 8009534:	68ec      	ldreq	r4, [r5, #12]
 8009536:	e7da      	b.n	80094ee <_fflush_r+0x22>
 8009538:	08009ee4 	.word	0x08009ee4
 800953c:	08009f04 	.word	0x08009f04
 8009540:	08009ec4 	.word	0x08009ec4

08009544 <std>:
 8009544:	2300      	movs	r3, #0
 8009546:	b510      	push	{r4, lr}
 8009548:	4604      	mov	r4, r0
 800954a:	e9c0 3300 	strd	r3, r3, [r0]
 800954e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009552:	6083      	str	r3, [r0, #8]
 8009554:	8181      	strh	r1, [r0, #12]
 8009556:	6643      	str	r3, [r0, #100]	; 0x64
 8009558:	81c2      	strh	r2, [r0, #14]
 800955a:	6183      	str	r3, [r0, #24]
 800955c:	4619      	mov	r1, r3
 800955e:	2208      	movs	r2, #8
 8009560:	305c      	adds	r0, #92	; 0x5c
 8009562:	f7fc fc0d 	bl	8005d80 <memset>
 8009566:	4b05      	ldr	r3, [pc, #20]	; (800957c <std+0x38>)
 8009568:	6224      	str	r4, [r4, #32]
 800956a:	6263      	str	r3, [r4, #36]	; 0x24
 800956c:	4b04      	ldr	r3, [pc, #16]	; (8009580 <std+0x3c>)
 800956e:	62a3      	str	r3, [r4, #40]	; 0x28
 8009570:	4b04      	ldr	r3, [pc, #16]	; (8009584 <std+0x40>)
 8009572:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009574:	4b04      	ldr	r3, [pc, #16]	; (8009588 <std+0x44>)
 8009576:	6323      	str	r3, [r4, #48]	; 0x30
 8009578:	bd10      	pop	{r4, pc}
 800957a:	bf00      	nop
 800957c:	0800989d 	.word	0x0800989d
 8009580:	080098bf 	.word	0x080098bf
 8009584:	080098f7 	.word	0x080098f7
 8009588:	0800991b 	.word	0x0800991b

0800958c <_cleanup_r>:
 800958c:	4901      	ldr	r1, [pc, #4]	; (8009594 <_cleanup_r+0x8>)
 800958e:	f000 b8af 	b.w	80096f0 <_fwalk_reent>
 8009592:	bf00      	nop
 8009594:	080094cd 	.word	0x080094cd

08009598 <__sfmoreglue>:
 8009598:	b570      	push	{r4, r5, r6, lr}
 800959a:	2568      	movs	r5, #104	; 0x68
 800959c:	1e4a      	subs	r2, r1, #1
 800959e:	4355      	muls	r5, r2
 80095a0:	460e      	mov	r6, r1
 80095a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80095a6:	f7fc fc3f 	bl	8005e28 <_malloc_r>
 80095aa:	4604      	mov	r4, r0
 80095ac:	b140      	cbz	r0, 80095c0 <__sfmoreglue+0x28>
 80095ae:	2100      	movs	r1, #0
 80095b0:	e9c0 1600 	strd	r1, r6, [r0]
 80095b4:	300c      	adds	r0, #12
 80095b6:	60a0      	str	r0, [r4, #8]
 80095b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80095bc:	f7fc fbe0 	bl	8005d80 <memset>
 80095c0:	4620      	mov	r0, r4
 80095c2:	bd70      	pop	{r4, r5, r6, pc}

080095c4 <__sfp_lock_acquire>:
 80095c4:	4801      	ldr	r0, [pc, #4]	; (80095cc <__sfp_lock_acquire+0x8>)
 80095c6:	f7ff bb44 	b.w	8008c52 <__retarget_lock_acquire_recursive>
 80095ca:	bf00      	nop
 80095cc:	20000c90 	.word	0x20000c90

080095d0 <__sfp_lock_release>:
 80095d0:	4801      	ldr	r0, [pc, #4]	; (80095d8 <__sfp_lock_release+0x8>)
 80095d2:	f7ff bb3f 	b.w	8008c54 <__retarget_lock_release_recursive>
 80095d6:	bf00      	nop
 80095d8:	20000c90 	.word	0x20000c90

080095dc <__sinit_lock_acquire>:
 80095dc:	4801      	ldr	r0, [pc, #4]	; (80095e4 <__sinit_lock_acquire+0x8>)
 80095de:	f7ff bb38 	b.w	8008c52 <__retarget_lock_acquire_recursive>
 80095e2:	bf00      	nop
 80095e4:	20000c8b 	.word	0x20000c8b

080095e8 <__sinit_lock_release>:
 80095e8:	4801      	ldr	r0, [pc, #4]	; (80095f0 <__sinit_lock_release+0x8>)
 80095ea:	f7ff bb33 	b.w	8008c54 <__retarget_lock_release_recursive>
 80095ee:	bf00      	nop
 80095f0:	20000c8b 	.word	0x20000c8b

080095f4 <__sinit>:
 80095f4:	b510      	push	{r4, lr}
 80095f6:	4604      	mov	r4, r0
 80095f8:	f7ff fff0 	bl	80095dc <__sinit_lock_acquire>
 80095fc:	69a3      	ldr	r3, [r4, #24]
 80095fe:	b11b      	cbz	r3, 8009608 <__sinit+0x14>
 8009600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009604:	f7ff bff0 	b.w	80095e8 <__sinit_lock_release>
 8009608:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800960c:	6523      	str	r3, [r4, #80]	; 0x50
 800960e:	4b13      	ldr	r3, [pc, #76]	; (800965c <__sinit+0x68>)
 8009610:	4a13      	ldr	r2, [pc, #76]	; (8009660 <__sinit+0x6c>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	62a2      	str	r2, [r4, #40]	; 0x28
 8009616:	42a3      	cmp	r3, r4
 8009618:	bf08      	it	eq
 800961a:	2301      	moveq	r3, #1
 800961c:	4620      	mov	r0, r4
 800961e:	bf08      	it	eq
 8009620:	61a3      	streq	r3, [r4, #24]
 8009622:	f000 f81f 	bl	8009664 <__sfp>
 8009626:	6060      	str	r0, [r4, #4]
 8009628:	4620      	mov	r0, r4
 800962a:	f000 f81b 	bl	8009664 <__sfp>
 800962e:	60a0      	str	r0, [r4, #8]
 8009630:	4620      	mov	r0, r4
 8009632:	f000 f817 	bl	8009664 <__sfp>
 8009636:	2200      	movs	r2, #0
 8009638:	2104      	movs	r1, #4
 800963a:	60e0      	str	r0, [r4, #12]
 800963c:	6860      	ldr	r0, [r4, #4]
 800963e:	f7ff ff81 	bl	8009544 <std>
 8009642:	2201      	movs	r2, #1
 8009644:	2109      	movs	r1, #9
 8009646:	68a0      	ldr	r0, [r4, #8]
 8009648:	f7ff ff7c 	bl	8009544 <std>
 800964c:	2202      	movs	r2, #2
 800964e:	2112      	movs	r1, #18
 8009650:	68e0      	ldr	r0, [r4, #12]
 8009652:	f7ff ff77 	bl	8009544 <std>
 8009656:	2301      	movs	r3, #1
 8009658:	61a3      	str	r3, [r4, #24]
 800965a:	e7d1      	b.n	8009600 <__sinit+0xc>
 800965c:	08009a84 	.word	0x08009a84
 8009660:	0800958d 	.word	0x0800958d

08009664 <__sfp>:
 8009664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009666:	4607      	mov	r7, r0
 8009668:	f7ff ffac 	bl	80095c4 <__sfp_lock_acquire>
 800966c:	4b1e      	ldr	r3, [pc, #120]	; (80096e8 <__sfp+0x84>)
 800966e:	681e      	ldr	r6, [r3, #0]
 8009670:	69b3      	ldr	r3, [r6, #24]
 8009672:	b913      	cbnz	r3, 800967a <__sfp+0x16>
 8009674:	4630      	mov	r0, r6
 8009676:	f7ff ffbd 	bl	80095f4 <__sinit>
 800967a:	3648      	adds	r6, #72	; 0x48
 800967c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009680:	3b01      	subs	r3, #1
 8009682:	d503      	bpl.n	800968c <__sfp+0x28>
 8009684:	6833      	ldr	r3, [r6, #0]
 8009686:	b30b      	cbz	r3, 80096cc <__sfp+0x68>
 8009688:	6836      	ldr	r6, [r6, #0]
 800968a:	e7f7      	b.n	800967c <__sfp+0x18>
 800968c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009690:	b9d5      	cbnz	r5, 80096c8 <__sfp+0x64>
 8009692:	4b16      	ldr	r3, [pc, #88]	; (80096ec <__sfp+0x88>)
 8009694:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009698:	60e3      	str	r3, [r4, #12]
 800969a:	6665      	str	r5, [r4, #100]	; 0x64
 800969c:	f7ff fad8 	bl	8008c50 <__retarget_lock_init_recursive>
 80096a0:	f7ff ff96 	bl	80095d0 <__sfp_lock_release>
 80096a4:	2208      	movs	r2, #8
 80096a6:	4629      	mov	r1, r5
 80096a8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80096ac:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80096b0:	6025      	str	r5, [r4, #0]
 80096b2:	61a5      	str	r5, [r4, #24]
 80096b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80096b8:	f7fc fb62 	bl	8005d80 <memset>
 80096bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80096c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80096c4:	4620      	mov	r0, r4
 80096c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096c8:	3468      	adds	r4, #104	; 0x68
 80096ca:	e7d9      	b.n	8009680 <__sfp+0x1c>
 80096cc:	2104      	movs	r1, #4
 80096ce:	4638      	mov	r0, r7
 80096d0:	f7ff ff62 	bl	8009598 <__sfmoreglue>
 80096d4:	4604      	mov	r4, r0
 80096d6:	6030      	str	r0, [r6, #0]
 80096d8:	2800      	cmp	r0, #0
 80096da:	d1d5      	bne.n	8009688 <__sfp+0x24>
 80096dc:	f7ff ff78 	bl	80095d0 <__sfp_lock_release>
 80096e0:	230c      	movs	r3, #12
 80096e2:	603b      	str	r3, [r7, #0]
 80096e4:	e7ee      	b.n	80096c4 <__sfp+0x60>
 80096e6:	bf00      	nop
 80096e8:	08009a84 	.word	0x08009a84
 80096ec:	ffff0001 	.word	0xffff0001

080096f0 <_fwalk_reent>:
 80096f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096f4:	4606      	mov	r6, r0
 80096f6:	4688      	mov	r8, r1
 80096f8:	2700      	movs	r7, #0
 80096fa:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80096fe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009702:	f1b9 0901 	subs.w	r9, r9, #1
 8009706:	d505      	bpl.n	8009714 <_fwalk_reent+0x24>
 8009708:	6824      	ldr	r4, [r4, #0]
 800970a:	2c00      	cmp	r4, #0
 800970c:	d1f7      	bne.n	80096fe <_fwalk_reent+0xe>
 800970e:	4638      	mov	r0, r7
 8009710:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009714:	89ab      	ldrh	r3, [r5, #12]
 8009716:	2b01      	cmp	r3, #1
 8009718:	d907      	bls.n	800972a <_fwalk_reent+0x3a>
 800971a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800971e:	3301      	adds	r3, #1
 8009720:	d003      	beq.n	800972a <_fwalk_reent+0x3a>
 8009722:	4629      	mov	r1, r5
 8009724:	4630      	mov	r0, r6
 8009726:	47c0      	blx	r8
 8009728:	4307      	orrs	r7, r0
 800972a:	3568      	adds	r5, #104	; 0x68
 800972c:	e7e9      	b.n	8009702 <_fwalk_reent+0x12>

0800972e <__swhatbuf_r>:
 800972e:	b570      	push	{r4, r5, r6, lr}
 8009730:	460e      	mov	r6, r1
 8009732:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009736:	4614      	mov	r4, r2
 8009738:	2900      	cmp	r1, #0
 800973a:	461d      	mov	r5, r3
 800973c:	b096      	sub	sp, #88	; 0x58
 800973e:	da07      	bge.n	8009750 <__swhatbuf_r+0x22>
 8009740:	2300      	movs	r3, #0
 8009742:	602b      	str	r3, [r5, #0]
 8009744:	89b3      	ldrh	r3, [r6, #12]
 8009746:	061a      	lsls	r2, r3, #24
 8009748:	d410      	bmi.n	800976c <__swhatbuf_r+0x3e>
 800974a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800974e:	e00e      	b.n	800976e <__swhatbuf_r+0x40>
 8009750:	466a      	mov	r2, sp
 8009752:	f000 f909 	bl	8009968 <_fstat_r>
 8009756:	2800      	cmp	r0, #0
 8009758:	dbf2      	blt.n	8009740 <__swhatbuf_r+0x12>
 800975a:	9a01      	ldr	r2, [sp, #4]
 800975c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009760:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009764:	425a      	negs	r2, r3
 8009766:	415a      	adcs	r2, r3
 8009768:	602a      	str	r2, [r5, #0]
 800976a:	e7ee      	b.n	800974a <__swhatbuf_r+0x1c>
 800976c:	2340      	movs	r3, #64	; 0x40
 800976e:	2000      	movs	r0, #0
 8009770:	6023      	str	r3, [r4, #0]
 8009772:	b016      	add	sp, #88	; 0x58
 8009774:	bd70      	pop	{r4, r5, r6, pc}
	...

08009778 <__smakebuf_r>:
 8009778:	898b      	ldrh	r3, [r1, #12]
 800977a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800977c:	079d      	lsls	r5, r3, #30
 800977e:	4606      	mov	r6, r0
 8009780:	460c      	mov	r4, r1
 8009782:	d507      	bpl.n	8009794 <__smakebuf_r+0x1c>
 8009784:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009788:	6023      	str	r3, [r4, #0]
 800978a:	6123      	str	r3, [r4, #16]
 800978c:	2301      	movs	r3, #1
 800978e:	6163      	str	r3, [r4, #20]
 8009790:	b002      	add	sp, #8
 8009792:	bd70      	pop	{r4, r5, r6, pc}
 8009794:	466a      	mov	r2, sp
 8009796:	ab01      	add	r3, sp, #4
 8009798:	f7ff ffc9 	bl	800972e <__swhatbuf_r>
 800979c:	9900      	ldr	r1, [sp, #0]
 800979e:	4605      	mov	r5, r0
 80097a0:	4630      	mov	r0, r6
 80097a2:	f7fc fb41 	bl	8005e28 <_malloc_r>
 80097a6:	b948      	cbnz	r0, 80097bc <__smakebuf_r+0x44>
 80097a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097ac:	059a      	lsls	r2, r3, #22
 80097ae:	d4ef      	bmi.n	8009790 <__smakebuf_r+0x18>
 80097b0:	f023 0303 	bic.w	r3, r3, #3
 80097b4:	f043 0302 	orr.w	r3, r3, #2
 80097b8:	81a3      	strh	r3, [r4, #12]
 80097ba:	e7e3      	b.n	8009784 <__smakebuf_r+0xc>
 80097bc:	4b0d      	ldr	r3, [pc, #52]	; (80097f4 <__smakebuf_r+0x7c>)
 80097be:	62b3      	str	r3, [r6, #40]	; 0x28
 80097c0:	89a3      	ldrh	r3, [r4, #12]
 80097c2:	6020      	str	r0, [r4, #0]
 80097c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80097c8:	81a3      	strh	r3, [r4, #12]
 80097ca:	9b00      	ldr	r3, [sp, #0]
 80097cc:	6120      	str	r0, [r4, #16]
 80097ce:	6163      	str	r3, [r4, #20]
 80097d0:	9b01      	ldr	r3, [sp, #4]
 80097d2:	b15b      	cbz	r3, 80097ec <__smakebuf_r+0x74>
 80097d4:	4630      	mov	r0, r6
 80097d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097da:	f000 f8d7 	bl	800998c <_isatty_r>
 80097de:	b128      	cbz	r0, 80097ec <__smakebuf_r+0x74>
 80097e0:	89a3      	ldrh	r3, [r4, #12]
 80097e2:	f023 0303 	bic.w	r3, r3, #3
 80097e6:	f043 0301 	orr.w	r3, r3, #1
 80097ea:	81a3      	strh	r3, [r4, #12]
 80097ec:	89a0      	ldrh	r0, [r4, #12]
 80097ee:	4305      	orrs	r5, r0
 80097f0:	81a5      	strh	r5, [r4, #12]
 80097f2:	e7cd      	b.n	8009790 <__smakebuf_r+0x18>
 80097f4:	0800958d 	.word	0x0800958d

080097f8 <memchr>:
 80097f8:	4603      	mov	r3, r0
 80097fa:	b510      	push	{r4, lr}
 80097fc:	b2c9      	uxtb	r1, r1
 80097fe:	4402      	add	r2, r0
 8009800:	4293      	cmp	r3, r2
 8009802:	4618      	mov	r0, r3
 8009804:	d101      	bne.n	800980a <memchr+0x12>
 8009806:	2000      	movs	r0, #0
 8009808:	e003      	b.n	8009812 <memchr+0x1a>
 800980a:	7804      	ldrb	r4, [r0, #0]
 800980c:	3301      	adds	r3, #1
 800980e:	428c      	cmp	r4, r1
 8009810:	d1f6      	bne.n	8009800 <memchr+0x8>
 8009812:	bd10      	pop	{r4, pc}

08009814 <_raise_r>:
 8009814:	291f      	cmp	r1, #31
 8009816:	b538      	push	{r3, r4, r5, lr}
 8009818:	4604      	mov	r4, r0
 800981a:	460d      	mov	r5, r1
 800981c:	d904      	bls.n	8009828 <_raise_r+0x14>
 800981e:	2316      	movs	r3, #22
 8009820:	6003      	str	r3, [r0, #0]
 8009822:	f04f 30ff 	mov.w	r0, #4294967295
 8009826:	bd38      	pop	{r3, r4, r5, pc}
 8009828:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800982a:	b112      	cbz	r2, 8009832 <_raise_r+0x1e>
 800982c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009830:	b94b      	cbnz	r3, 8009846 <_raise_r+0x32>
 8009832:	4620      	mov	r0, r4
 8009834:	f000 f830 	bl	8009898 <_getpid_r>
 8009838:	462a      	mov	r2, r5
 800983a:	4601      	mov	r1, r0
 800983c:	4620      	mov	r0, r4
 800983e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009842:	f000 b817 	b.w	8009874 <_kill_r>
 8009846:	2b01      	cmp	r3, #1
 8009848:	d00a      	beq.n	8009860 <_raise_r+0x4c>
 800984a:	1c59      	adds	r1, r3, #1
 800984c:	d103      	bne.n	8009856 <_raise_r+0x42>
 800984e:	2316      	movs	r3, #22
 8009850:	6003      	str	r3, [r0, #0]
 8009852:	2001      	movs	r0, #1
 8009854:	e7e7      	b.n	8009826 <_raise_r+0x12>
 8009856:	2400      	movs	r4, #0
 8009858:	4628      	mov	r0, r5
 800985a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800985e:	4798      	blx	r3
 8009860:	2000      	movs	r0, #0
 8009862:	e7e0      	b.n	8009826 <_raise_r+0x12>

08009864 <raise>:
 8009864:	4b02      	ldr	r3, [pc, #8]	; (8009870 <raise+0xc>)
 8009866:	4601      	mov	r1, r0
 8009868:	6818      	ldr	r0, [r3, #0]
 800986a:	f7ff bfd3 	b.w	8009814 <_raise_r>
 800986e:	bf00      	nop
 8009870:	20000064 	.word	0x20000064

08009874 <_kill_r>:
 8009874:	b538      	push	{r3, r4, r5, lr}
 8009876:	2300      	movs	r3, #0
 8009878:	4d06      	ldr	r5, [pc, #24]	; (8009894 <_kill_r+0x20>)
 800987a:	4604      	mov	r4, r0
 800987c:	4608      	mov	r0, r1
 800987e:	4611      	mov	r1, r2
 8009880:	602b      	str	r3, [r5, #0]
 8009882:	f7f8 f92b 	bl	8001adc <_kill>
 8009886:	1c43      	adds	r3, r0, #1
 8009888:	d102      	bne.n	8009890 <_kill_r+0x1c>
 800988a:	682b      	ldr	r3, [r5, #0]
 800988c:	b103      	cbz	r3, 8009890 <_kill_r+0x1c>
 800988e:	6023      	str	r3, [r4, #0]
 8009890:	bd38      	pop	{r3, r4, r5, pc}
 8009892:	bf00      	nop
 8009894:	20000c84 	.word	0x20000c84

08009898 <_getpid_r>:
 8009898:	f7f8 b919 	b.w	8001ace <_getpid>

0800989c <__sread>:
 800989c:	b510      	push	{r4, lr}
 800989e:	460c      	mov	r4, r1
 80098a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098a4:	f000 f894 	bl	80099d0 <_read_r>
 80098a8:	2800      	cmp	r0, #0
 80098aa:	bfab      	itete	ge
 80098ac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80098ae:	89a3      	ldrhlt	r3, [r4, #12]
 80098b0:	181b      	addge	r3, r3, r0
 80098b2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80098b6:	bfac      	ite	ge
 80098b8:	6563      	strge	r3, [r4, #84]	; 0x54
 80098ba:	81a3      	strhlt	r3, [r4, #12]
 80098bc:	bd10      	pop	{r4, pc}

080098be <__swrite>:
 80098be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098c2:	461f      	mov	r7, r3
 80098c4:	898b      	ldrh	r3, [r1, #12]
 80098c6:	4605      	mov	r5, r0
 80098c8:	05db      	lsls	r3, r3, #23
 80098ca:	460c      	mov	r4, r1
 80098cc:	4616      	mov	r6, r2
 80098ce:	d505      	bpl.n	80098dc <__swrite+0x1e>
 80098d0:	2302      	movs	r3, #2
 80098d2:	2200      	movs	r2, #0
 80098d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098d8:	f000 f868 	bl	80099ac <_lseek_r>
 80098dc:	89a3      	ldrh	r3, [r4, #12]
 80098de:	4632      	mov	r2, r6
 80098e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80098e4:	81a3      	strh	r3, [r4, #12]
 80098e6:	4628      	mov	r0, r5
 80098e8:	463b      	mov	r3, r7
 80098ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80098ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098f2:	f000 b817 	b.w	8009924 <_write_r>

080098f6 <__sseek>:
 80098f6:	b510      	push	{r4, lr}
 80098f8:	460c      	mov	r4, r1
 80098fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098fe:	f000 f855 	bl	80099ac <_lseek_r>
 8009902:	1c43      	adds	r3, r0, #1
 8009904:	89a3      	ldrh	r3, [r4, #12]
 8009906:	bf15      	itete	ne
 8009908:	6560      	strne	r0, [r4, #84]	; 0x54
 800990a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800990e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009912:	81a3      	strheq	r3, [r4, #12]
 8009914:	bf18      	it	ne
 8009916:	81a3      	strhne	r3, [r4, #12]
 8009918:	bd10      	pop	{r4, pc}

0800991a <__sclose>:
 800991a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800991e:	f000 b813 	b.w	8009948 <_close_r>
	...

08009924 <_write_r>:
 8009924:	b538      	push	{r3, r4, r5, lr}
 8009926:	4604      	mov	r4, r0
 8009928:	4608      	mov	r0, r1
 800992a:	4611      	mov	r1, r2
 800992c:	2200      	movs	r2, #0
 800992e:	4d05      	ldr	r5, [pc, #20]	; (8009944 <_write_r+0x20>)
 8009930:	602a      	str	r2, [r5, #0]
 8009932:	461a      	mov	r2, r3
 8009934:	f7f8 f909 	bl	8001b4a <_write>
 8009938:	1c43      	adds	r3, r0, #1
 800993a:	d102      	bne.n	8009942 <_write_r+0x1e>
 800993c:	682b      	ldr	r3, [r5, #0]
 800993e:	b103      	cbz	r3, 8009942 <_write_r+0x1e>
 8009940:	6023      	str	r3, [r4, #0]
 8009942:	bd38      	pop	{r3, r4, r5, pc}
 8009944:	20000c84 	.word	0x20000c84

08009948 <_close_r>:
 8009948:	b538      	push	{r3, r4, r5, lr}
 800994a:	2300      	movs	r3, #0
 800994c:	4d05      	ldr	r5, [pc, #20]	; (8009964 <_close_r+0x1c>)
 800994e:	4604      	mov	r4, r0
 8009950:	4608      	mov	r0, r1
 8009952:	602b      	str	r3, [r5, #0]
 8009954:	f7f8 f915 	bl	8001b82 <_close>
 8009958:	1c43      	adds	r3, r0, #1
 800995a:	d102      	bne.n	8009962 <_close_r+0x1a>
 800995c:	682b      	ldr	r3, [r5, #0]
 800995e:	b103      	cbz	r3, 8009962 <_close_r+0x1a>
 8009960:	6023      	str	r3, [r4, #0]
 8009962:	bd38      	pop	{r3, r4, r5, pc}
 8009964:	20000c84 	.word	0x20000c84

08009968 <_fstat_r>:
 8009968:	b538      	push	{r3, r4, r5, lr}
 800996a:	2300      	movs	r3, #0
 800996c:	4d06      	ldr	r5, [pc, #24]	; (8009988 <_fstat_r+0x20>)
 800996e:	4604      	mov	r4, r0
 8009970:	4608      	mov	r0, r1
 8009972:	4611      	mov	r1, r2
 8009974:	602b      	str	r3, [r5, #0]
 8009976:	f7f8 f90f 	bl	8001b98 <_fstat>
 800997a:	1c43      	adds	r3, r0, #1
 800997c:	d102      	bne.n	8009984 <_fstat_r+0x1c>
 800997e:	682b      	ldr	r3, [r5, #0]
 8009980:	b103      	cbz	r3, 8009984 <_fstat_r+0x1c>
 8009982:	6023      	str	r3, [r4, #0]
 8009984:	bd38      	pop	{r3, r4, r5, pc}
 8009986:	bf00      	nop
 8009988:	20000c84 	.word	0x20000c84

0800998c <_isatty_r>:
 800998c:	b538      	push	{r3, r4, r5, lr}
 800998e:	2300      	movs	r3, #0
 8009990:	4d05      	ldr	r5, [pc, #20]	; (80099a8 <_isatty_r+0x1c>)
 8009992:	4604      	mov	r4, r0
 8009994:	4608      	mov	r0, r1
 8009996:	602b      	str	r3, [r5, #0]
 8009998:	f7f8 f90d 	bl	8001bb6 <_isatty>
 800999c:	1c43      	adds	r3, r0, #1
 800999e:	d102      	bne.n	80099a6 <_isatty_r+0x1a>
 80099a0:	682b      	ldr	r3, [r5, #0]
 80099a2:	b103      	cbz	r3, 80099a6 <_isatty_r+0x1a>
 80099a4:	6023      	str	r3, [r4, #0]
 80099a6:	bd38      	pop	{r3, r4, r5, pc}
 80099a8:	20000c84 	.word	0x20000c84

080099ac <_lseek_r>:
 80099ac:	b538      	push	{r3, r4, r5, lr}
 80099ae:	4604      	mov	r4, r0
 80099b0:	4608      	mov	r0, r1
 80099b2:	4611      	mov	r1, r2
 80099b4:	2200      	movs	r2, #0
 80099b6:	4d05      	ldr	r5, [pc, #20]	; (80099cc <_lseek_r+0x20>)
 80099b8:	602a      	str	r2, [r5, #0]
 80099ba:	461a      	mov	r2, r3
 80099bc:	f7f8 f905 	bl	8001bca <_lseek>
 80099c0:	1c43      	adds	r3, r0, #1
 80099c2:	d102      	bne.n	80099ca <_lseek_r+0x1e>
 80099c4:	682b      	ldr	r3, [r5, #0]
 80099c6:	b103      	cbz	r3, 80099ca <_lseek_r+0x1e>
 80099c8:	6023      	str	r3, [r4, #0]
 80099ca:	bd38      	pop	{r3, r4, r5, pc}
 80099cc:	20000c84 	.word	0x20000c84

080099d0 <_read_r>:
 80099d0:	b538      	push	{r3, r4, r5, lr}
 80099d2:	4604      	mov	r4, r0
 80099d4:	4608      	mov	r0, r1
 80099d6:	4611      	mov	r1, r2
 80099d8:	2200      	movs	r2, #0
 80099da:	4d05      	ldr	r5, [pc, #20]	; (80099f0 <_read_r+0x20>)
 80099dc:	602a      	str	r2, [r5, #0]
 80099de:	461a      	mov	r2, r3
 80099e0:	f7f8 f896 	bl	8001b10 <_read>
 80099e4:	1c43      	adds	r3, r0, #1
 80099e6:	d102      	bne.n	80099ee <_read_r+0x1e>
 80099e8:	682b      	ldr	r3, [r5, #0]
 80099ea:	b103      	cbz	r3, 80099ee <_read_r+0x1e>
 80099ec:	6023      	str	r3, [r4, #0]
 80099ee:	bd38      	pop	{r3, r4, r5, pc}
 80099f0:	20000c84 	.word	0x20000c84

080099f4 <_init>:
 80099f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099f6:	bf00      	nop
 80099f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099fa:	bc08      	pop	{r3}
 80099fc:	469e      	mov	lr, r3
 80099fe:	4770      	bx	lr

08009a00 <_fini>:
 8009a00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a02:	bf00      	nop
 8009a04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009a06:	bc08      	pop	{r3}
 8009a08:	469e      	mov	lr, r3
 8009a0a:	4770      	bx	lr
