{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494586046072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494586046087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 12 07:47:25 2017 " "Processing started: Fri May 12 07:47:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494586046087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494586046087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sevensegmentwclockflipflop -c sevensegmentwclockflipflop " "Command: quartus_map --read_settings_files=on --write_settings_files=off sevensegmentwclockflipflop -c sevensegmentwclockflipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494586046087 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494586046495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_segmentos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sete_segmentos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sete_segmentos-structural " "Found design unit 1: sete_segmentos-structural" {  } { { "sete_segmentos.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""} { "Info" "ISGN_ENTITY_NAME" "1 sete_segmentos " "Found entity 1: sete_segmentos" {  } { { "sete_segmentos.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_5-data_flow " "Found design unit 1: or_5-data_flow" {  } { { "or_5.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_5.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_5 " "Found entity 1: or_5" {  } { { "or_5.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_4-data_flow " "Found design unit 1: or_4-data_flow" {  } { { "or_4.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_4.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_4 " "Found entity 1: or_4" {  } { { "or_4.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_3-data_flow " "Found design unit 1: or_3-data_flow" {  } { { "or_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_3 " "Found entity 1: or_3" {  } { { "or_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_2-data_flow " "Found design unit 1: or_2-data_flow" {  } { { "or_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_2 " "Found entity 1: or_2" {  } { { "or_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/or_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_1-data_flow " "Found design unit 1: not_1-data_flow" {  } { { "not_1.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/not_1.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_1 " "Found entity 1: not_1" {  } { { "not_1.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/not_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_3-data_flow " "Found design unit 1: and_3-data_flow" {  } { { "and_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_3.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and_3.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_2-data_flow " "Found design unit 1: and_2-data_flow" {  } { { "and_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_2.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_2 " "Found entity 1: and_2" {  } { { "and_2.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/and_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflopd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-structural " "Found design unit 1: FlipFlopD-structural" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/FlipFlopD.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072496 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/FlipFlopD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterFFD-structural " "Found design unit 1: counterFFD-structural" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072496 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterFFD " "Found entity 1: counterFFD" {  } { { "counterFFD.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroanove.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zeroanove.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroAnove-structural " "Found design unit 1: zeroAnove-structural" {  } { { "zeroAnove.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/zeroAnove.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072512 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroAnove " "Found entity 1: zeroAnove" {  } { { "zeroAnove.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/zeroAnove.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentwclockflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegmentwclockflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegmentwclockflipflop-structural " "Found design unit 1: sevensegmentwclockflipflop-structural" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072512 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegmentwclockflipflop " "Found entity 1: sevensegmentwclockflipflop" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeContadora-structural " "Found design unit 1: unidadeContadora-structural" {  } { { "UnidadeContadora.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/UnidadeContadora.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072512 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidadeContadora " "Found entity 1: unidadeContadora" {  } { { "UnidadeContadora.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/UnidadeContadora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494586072512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494586072512 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sevensegmentwclockflipflop " "Elaborating entity \"sevensegmentwclockflipflop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494586072543 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout sevensegmentwclockflipflop.vhd(33) " "Verilog HDL or VHDL warning at sevensegmentwclockflipflop.vhd(33): object \"Cout\" assigned a value but never read" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494586072543 "|sevensegmentwclockflipflop"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "counterFFD counterFFD:counter A:structural " "Elaborating entity \"counterFFD\" using architecture \"A:structural\" for hierarchy \"counterFFD:counter\"" {  } { { "sevensegmentwclockflipflop.vhd" "counter" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494586072558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "unidadeContadora counterFFD:counter\|unidadeContadora:UNIDADE1 A:structural " "Elaborating entity \"unidadeContadora\" using architecture \"A:structural\" for hierarchy \"counterFFD:counter\|unidadeContadora:UNIDADE1\"" {  } { { "counterFFD.vhd" "UNIDADE1" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/counterFFD.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494586072558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FlipFlopD counterFFD:counter\|unidadeContadora:UNIDADE1\|FlipFlopD:FFD1 A:structural " "Elaborating entity \"FlipFlopD\" using architecture \"A:structural\" for hierarchy \"counterFFD:counter\|unidadeContadora:UNIDADE1\|FlipFlopD:FFD1\"" {  } { { "UnidadeContadora.vhd" "FFD1" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/UnidadeContadora.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494586072558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "zeroAnove zeroAnove:reseter A:structural " "Elaborating entity \"zeroAnove\" using architecture \"A:structural\" for hierarchy \"zeroAnove:reseter\"" {  } { { "sevensegmentwclockflipflop.vhd" "reseter" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494586072558 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Value_set zeroAnove.vhd(12) " "VHDL Process Statement warning at zeroAnove.vhd(12): signal \"Value_set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "zeroAnove.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/zeroAnove.vhd" 12 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1494586072558 "|sevensegmentwclockflipflop|zeroAnove:reseter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sete_segmentos sete_segmentos:display A:structural " "Elaborating entity \"sete_segmentos\" using architecture \"A:structural\" for hierarchy \"sete_segmentos:display\"" {  } { { "sevensegmentwclockflipflop.vhd" "display" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 39 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494586072574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nA sete_segmentos.vhd(28) " "Verilog HDL or VHDL warning at sete_segmentos.vhd(28): object \"nA\" assigned a value but never read" {  } { { "sete_segmentos.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1494586072574 "|sevensegmentwclockflipflop|sete_segmentos:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "not_1 sete_segmentos:display\|not_1:C1 A:data_flow " "Elaborating entity \"not_1\" using architecture \"A:data_flow\" for hierarchy \"sete_segmentos:display\|not_1:C1\"" {  } { { "sete_segmentos.vhd" "C1" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494586072574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "and_2 sete_segmentos:display\|and_2:C5 A:data_flow " "Elaborating entity \"and_2\" using architecture \"A:data_flow\" for hierarchy \"sete_segmentos:display\|and_2:C5\"" {  } { { "sete_segmentos.vhd" "C5" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494586072574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "and_3 sete_segmentos:display\|and_3:C12 A:data_flow " "Elaborating entity \"and_3\" using architecture \"A:data_flow\" for hierarchy \"sete_segmentos:display\|and_3:C12\"" {  } { { "sete_segmentos.vhd" "C12" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 45 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494586072574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "or_4 sete_segmentos:display\|or_4:C21 A:data_flow " "Elaborating entity \"or_4\" using architecture \"A:data_flow\" for hierarchy \"sete_segmentos:display\|or_4:C21\"" {  } { { "sete_segmentos.vhd" "C21" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494586072574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "or_3 sete_segmentos:display\|or_3:C22 A:data_flow " "Elaborating entity \"or_3\" using architecture \"A:data_flow\" for hierarchy \"sete_segmentos:display\|or_3:C22\"" {  } { { "sete_segmentos.vhd" "C22" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494586072574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "or_5 sete_segmentos:display\|or_5:C24 A:data_flow " "Elaborating entity \"or_5\" using architecture \"A:data_flow\" for hierarchy \"sete_segmentos:display\|or_5:C24\"" {  } { { "sete_segmentos.vhd" "C24" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494586072574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "or_2 sete_segmentos:display\|or_2:C25 A:data_flow " "Elaborating entity \"or_2\" using architecture \"A:data_flow\" for hierarchy \"sete_segmentos:display\|or_2:C25\"" {  } { { "sete_segmentos.vhd" "C25" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sete_segmentos.vhd" 58 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494586072574 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1494586073152 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "reset " "Inserted always-enabled tri-state buffer between \"reset\" and its non-tri-state driver." {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 6 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1494586073199 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1494586073199 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "reset " "Fan-out of permanently enabled tri-state buffer feeding bidir \"reset\" is moved to its source" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 6 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1494586073199 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1494586073199 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "reset~synth " "Node \"reset~synth\"" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 6 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494586073214 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1494586073214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1494586073386 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494586073887 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494586073887 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Value_set\[0\] " "No output dependent on input pin \"Value_set\[0\]\"" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494586073964 "|sevensegmentwclockflipflop|Value_set[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Value_set\[1\] " "No output dependent on input pin \"Value_set\[1\]\"" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494586073964 "|sevensegmentwclockflipflop|Value_set[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Value_set\[2\] " "No output dependent on input pin \"Value_set\[2\]\"" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494586073964 "|sevensegmentwclockflipflop|Value_set[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Value_set\[3\] " "No output dependent on input pin \"Value_set\[3\]\"" {  } { { "sevensegmentwclockflipflop.vhd" "" { Text "C:/Users/User/Desktop/Circuits/sevensegmentwclockflipflop/sevensegmentwclockflipflop.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494586073964 "|sevensegmentwclockflipflop|Value_set[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1494586073964 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494586073964 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494586073964 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1494586073964 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494586073964 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494586073964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494586073996 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 12 07:47:53 2017 " "Processing ended: Fri May 12 07:47:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494586073996 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494586073996 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494586073996 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494586073996 ""}
