{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512430431120 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512430431121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  4 21:33:50 2017 " "Processing started: Mon Dec  4 21:33:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512430431121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430431121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430431121 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "memoria.qip " "Tcl Script File memoria.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE memoria.qip " "set_global_assignment -name QIP_FILE memoria.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1512430431221 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1512430431221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512430431489 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512430431490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_3_to_1 " "Found entity 1: Mux_3_to_1" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512430444275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux2to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512430444276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processador.v 1 1 " "Found 1 design units, including 1 entities, in source file Processador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processador " "Found entity 1: Processador" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512430444277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Banco_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file Banco_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 Banco_registradores " "Found entity 1: Banco_registradores" {  } { { "Banco_registradores.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Banco_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512430444278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444278 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(15) " "Verilog HDL information at ALU.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512430444278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512430444279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor7segmentos.v 1 1 " "Found 1 design units, including 1 entities, in source file conversor7segmentos.v" { { "Info" "ISGN_ENTITY_NAME" "1 conversor7segmentos " "Found entity 1: conversor7segmentos" {  } { { "conversor7segmentos.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/conversor7segmentos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512430444279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controle.v 1 1 " "Found 1 design units, including 1 entities, in source file Controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512430444280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mul.v 1 1 " "Found 1 design units, including 1 entities, in source file Mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul " "Found entity 1: Mul" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512430444280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4_to_1 " "Found entity 1: Mux_4_to_1" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512430444281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444281 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processador " "Elaborating entity \"Processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512430444481 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_imm Processador.v(81) " "Verilog HDL or VHDL warning at Processador.v(81): object \"j_imm\" assigned a value but never read" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512430444482 "|Processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Ctrl:ctrl " "Elaborating entity \"Ctrl\" for hierarchy \"Ctrl:ctrl\"" {  } { { "Processador.v" "ctrl" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512430444572 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "controle_a Controle.v(53) " "Verilog HDL Always Construct warning at Controle.v(53): inferring latch(es) for variable \"controle_a\", which holds its previous value in one or more paths through the always construct" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 53 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512430444575 "|Processador|Ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_a\[0\] Controle.v(126) " "Inferred latch for \"controle_a\[0\]\" at Controle.v(126)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444577 "|Processador|Ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_a\[1\] Controle.v(126) " "Inferred latch for \"controle_a\[1\]\" at Controle.v(126)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444577 "|Processador|Ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_a\[2\] Controle.v(126) " "Inferred latch for \"controle_a\[2\]\" at Controle.v(126)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444577 "|Processador|Ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_a\[3\] Controle.v(126) " "Inferred latch for \"controle_a\[3\]\" at Controle.v(126)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444577 "|Processador|Ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_a\[4\] Controle.v(126) " "Inferred latch for \"controle_a\[4\]\" at Controle.v(126)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444577 "|Processador|Ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_a\[5\] Controle.v(126) " "Inferred latch for \"controle_a\[5\]\" at Controle.v(126)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444577 "|Processador|Ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_a\[6\] Controle.v(126) " "Inferred latch for \"controle_a\[6\]\" at Controle.v(126)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444577 "|Processador|Ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_a\[7\] Controle.v(126) " "Inferred latch for \"controle_a\[7\]\" at Controle.v(126)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444577 "|Processador|Ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_a\[8\] Controle.v(126) " "Inferred latch for \"controle_a\[8\]\" at Controle.v(126)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444577 "|Processador|Ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_a\[9\] Controle.v(126) " "Inferred latch for \"controle_a\[9\]\" at Controle.v(126)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444578 "|Processador|Ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_a\[10\] Controle.v(126) " "Inferred latch for \"controle_a\[10\]\" at Controle.v(126)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444578 "|Processador|Ctrl:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controle_a\[15\] Controle.v(126) " "Inferred latch for \"controle_a\[15\]\" at Controle.v(126)" {  } { { "Controle.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Controle.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444578 "|Processador|Ctrl:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banco_registradores Banco_registradores:banco " "Elaborating entity \"Banco_registradores\" for hierarchy \"Banco_registradores:banco\"" {  } { { "Processador.v" "banco" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512430444585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_3_to_1 Mux_3_to_1:muxAluA " "Elaborating entity \"Mux_3_to_1\" for hierarchy \"Mux_3_to_1:muxAluA\"" {  } { { "Processador.v" "muxAluA" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512430444591 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado Mux3to1.v(10) " "Verilog HDL Always Construct warning at Mux3to1.v(10): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512430444592 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] Mux3to1.v(15) " "Inferred latch for \"resultado\[0\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444593 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] Mux3to1.v(15) " "Inferred latch for \"resultado\[1\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444593 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] Mux3to1.v(15) " "Inferred latch for \"resultado\[2\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444593 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] Mux3to1.v(15) " "Inferred latch for \"resultado\[3\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444593 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] Mux3to1.v(15) " "Inferred latch for \"resultado\[4\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444593 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] Mux3to1.v(15) " "Inferred latch for \"resultado\[5\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444593 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] Mux3to1.v(15) " "Inferred latch for \"resultado\[6\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444594 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] Mux3to1.v(15) " "Inferred latch for \"resultado\[7\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444594 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] Mux3to1.v(15) " "Inferred latch for \"resultado\[8\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444594 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] Mux3to1.v(15) " "Inferred latch for \"resultado\[9\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444594 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] Mux3to1.v(15) " "Inferred latch for \"resultado\[10\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444594 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] Mux3to1.v(15) " "Inferred latch for \"resultado\[11\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444594 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] Mux3to1.v(15) " "Inferred latch for \"resultado\[12\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444594 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] Mux3to1.v(15) " "Inferred latch for \"resultado\[13\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444594 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] Mux3to1.v(15) " "Inferred latch for \"resultado\[14\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444594 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] Mux3to1.v(15) " "Inferred latch for \"resultado\[15\]\" at Mux3to1.v(15)" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444594 "|Processador|Mux_3_to_1:muxAluA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4_to_1 Mux_4_to_1:muxAluB " "Elaborating entity \"Mux_4_to_1\" for hierarchy \"Mux_4_to_1:muxAluB\"" {  } { { "Processador.v" "muxAluB" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512430444598 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resultado Mux4to1.v(12) " "Verilog HDL Always Construct warning at Mux4to1.v(12): inferring latch(es) for variable \"resultado\", which holds its previous value in one or more paths through the always construct" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512430444599 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] Mux4to1.v(17) " "Inferred latch for \"resultado\[0\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444600 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] Mux4to1.v(17) " "Inferred latch for \"resultado\[1\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444600 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] Mux4to1.v(17) " "Inferred latch for \"resultado\[2\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444600 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] Mux4to1.v(17) " "Inferred latch for \"resultado\[3\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444600 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] Mux4to1.v(17) " "Inferred latch for \"resultado\[4\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444601 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] Mux4to1.v(17) " "Inferred latch for \"resultado\[5\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444601 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] Mux4to1.v(17) " "Inferred latch for \"resultado\[6\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444601 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] Mux4to1.v(17) " "Inferred latch for \"resultado\[7\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444601 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] Mux4to1.v(17) " "Inferred latch for \"resultado\[8\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444601 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] Mux4to1.v(17) " "Inferred latch for \"resultado\[9\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444601 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] Mux4to1.v(17) " "Inferred latch for \"resultado\[10\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444601 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] Mux4to1.v(17) " "Inferred latch for \"resultado\[11\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444601 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] Mux4to1.v(17) " "Inferred latch for \"resultado\[12\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444601 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] Mux4to1.v(17) " "Inferred latch for \"resultado\[13\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444601 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] Mux4to1.v(17) " "Inferred latch for \"resultado\[14\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444601 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] Mux4to1.v(17) " "Inferred latch for \"resultado\[15\]\" at Mux4to1.v(17)" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444602 "|Processador|Mux_4_to_1:muxAluB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "Processador.v" "alu" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512430444606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul Mul:Mul " "Elaborating entity \"Mul\" for hierarchy \"Mul:Mul\"" {  } { { "Processador.v" "Mul" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512430444616 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "enable Mul.v(11) " "Verilog HDL Always Construct warning at Mul.v(11): variable \"enable\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512430444617 "|Processador|Mul:Mul"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op1 Mul.v(13) " "Verilog HDL Always Construct warning at Mul.v(13): variable \"op1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512430444617 "|Processador|Mul:Mul"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op2 Mul.v(13) " "Verilog HDL Always Construct warning at Mul.v(13): variable \"op2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512430444617 "|Processador|Mul:Mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result Mul.v(9) " "Verilog HDL Always Construct warning at Mul.v(9): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512430444617 "|Processador|Mul:Mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resH Mul.v(9) " "Verilog HDL Always Construct warning at Mul.v(9): inferring latch(es) for variable \"resH\", which holds its previous value in one or more paths through the always construct" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512430444618 "|Processador|Mul:Mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "resL Mul.v(9) " "Verilog HDL Always Construct warning at Mul.v(9): inferring latch(es) for variable \"resL\", which holds its previous value in one or more paths through the always construct" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512430444618 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[0\] Mul.v(11) " "Inferred latch for \"resL\[0\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444618 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[1\] Mul.v(11) " "Inferred latch for \"resL\[1\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444618 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[2\] Mul.v(11) " "Inferred latch for \"resL\[2\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[3\] Mul.v(11) " "Inferred latch for \"resL\[3\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[4\] Mul.v(11) " "Inferred latch for \"resL\[4\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[5\] Mul.v(11) " "Inferred latch for \"resL\[5\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[6\] Mul.v(11) " "Inferred latch for \"resL\[6\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[7\] Mul.v(11) " "Inferred latch for \"resL\[7\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[8\] Mul.v(11) " "Inferred latch for \"resL\[8\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[9\] Mul.v(11) " "Inferred latch for \"resL\[9\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[10\] Mul.v(11) " "Inferred latch for \"resL\[10\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[11\] Mul.v(11) " "Inferred latch for \"resL\[11\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[12\] Mul.v(11) " "Inferred latch for \"resL\[12\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[13\] Mul.v(11) " "Inferred latch for \"resL\[13\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[14\] Mul.v(11) " "Inferred latch for \"resL\[14\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resL\[15\] Mul.v(11) " "Inferred latch for \"resL\[15\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[0\] Mul.v(11) " "Inferred latch for \"resH\[0\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444619 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[1\] Mul.v(11) " "Inferred latch for \"resH\[1\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[2\] Mul.v(11) " "Inferred latch for \"resH\[2\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[3\] Mul.v(11) " "Inferred latch for \"resH\[3\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[4\] Mul.v(11) " "Inferred latch for \"resH\[4\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[5\] Mul.v(11) " "Inferred latch for \"resH\[5\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[6\] Mul.v(11) " "Inferred latch for \"resH\[6\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[7\] Mul.v(11) " "Inferred latch for \"resH\[7\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[8\] Mul.v(11) " "Inferred latch for \"resH\[8\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[9\] Mul.v(11) " "Inferred latch for \"resH\[9\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[10\] Mul.v(11) " "Inferred latch for \"resH\[10\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[11\] Mul.v(11) " "Inferred latch for \"resH\[11\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[12\] Mul.v(11) " "Inferred latch for \"resH\[12\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[13\] Mul.v(11) " "Inferred latch for \"resH\[13\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[14\] Mul.v(11) " "Inferred latch for \"resH\[14\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resH\[15\] Mul.v(11) " "Inferred latch for \"resH\[15\]\" at Mul.v(11)" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430444620 "|Processador|Mul:Mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor7segmentos conversor7segmentos:conversor7 " "Elaborating entity \"conversor7segmentos\" for hierarchy \"conversor7segmentos:conversor7\"" {  } { { "Processador.v" "conversor7" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512430444624 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[0\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[0\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[1\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[1\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[2\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[2\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[3\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[3\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[4\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[4\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[5\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[5\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[6\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[6\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[7\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[7\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[8\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[8\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[9\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[9\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[10\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[10\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[11\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[11\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[12\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[12\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[13\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[13\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[14\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[14\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[15\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[15\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445203 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[0\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[0\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[1\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[1\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[2\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[2\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[3\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[3\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[4\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[4\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[5\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[5\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[6\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[6\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[7\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[7\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[8\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[8\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[9\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[9\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[10\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[10\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[11\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[11\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[12\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[12\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[13\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[13\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445204 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[14\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[14\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[15\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[15\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445205 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[0\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[0\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[1\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[1\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[2\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[2\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[3\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[3\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[4\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[4\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[5\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[5\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[6\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[6\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[7\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[7\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[8\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[8\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[9\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[9\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[10\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[10\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[11\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[11\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[12\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[12\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[13\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[13\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[14\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[14\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_3_to_1:muxAluA\|resultado\[15\] " "LATCH primitive \"Mux_3_to_1:muxAluA\|resultado\[15\]\" is permanently enabled" {  } { { "Mux3to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux3to1.v" 15 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[0\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[0\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[1\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[1\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[2\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[2\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[3\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[3\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[4\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[4\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[5\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[5\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[6\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[6\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[7\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[7\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[8\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[8\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[9\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[9\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[10\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[10\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[11\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[11\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445228 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[12\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[12\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[13\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[13\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[14\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[14\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445229 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Mux_4_to_1:muxAluB\|resultado\[15\] " "LATCH primitive \"Mux_4_to_1:muxAluB\|resultado\[15\]\" is permanently enabled" {  } { { "Mux4to1.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mux4to1.v" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512430445229 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "Banco_registradores:banco\|registradores_rtl_0 " "Inferred RAM node \"Banco_registradores:banco\|registradores_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1512430445272 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Banco_registradores:banco\|registradores " "RAM logic \"Banco_registradores:banco\|registradores\" is uninferred due to asynchronous read logic" {  } { { "Banco_registradores.v" "registradores" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Banco_registradores.v" 11 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1512430445273 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1512430445273 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Banco_registradores:banco\|registradores_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Banco_registradores:banco\|registradores_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif " "Parameter INIT_FILE set to db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1512430445503 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1512430445503 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512430445503 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mul:Mul\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mul:Mul\|Mult0\"" {  } { { "Mul.v" "Mult0" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1512430445506 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1512430445506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Banco_registradores:banco\|altsyncram:registradores_rtl_0 " "Elaborated megafunction instantiation \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512430445678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Banco_registradores:banco\|altsyncram:registradores_rtl_0 " "Instantiated megafunction \"Banco_registradores:banco\|altsyncram:registradores_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif " "Parameter \"INIT_FILE\" = \"db/Processador.ram0_Banco_registradores_10cb5bbb.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445679 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512430445679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_noi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_noi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_noi1 " "Found entity 1: altsyncram_noi1" {  } { { "db/altsyncram_noi1.tdf" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/db/altsyncram_noi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512430445745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430445745 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mul:Mul\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Mul:Mul\|lpm_mult:Mult0\"" {  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512430445925 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mul:Mul\|lpm_mult:Mult0 " "Instantiated megafunction \"Mul:Mul\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445926 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512430445926 ""}  } { { "Mul.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Mul.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512430445926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512430445984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430445984 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512430446358 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512430446771 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512430448456 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/renato/Dev/TP-OC2/projeto_quartus/output_files/Processador.map.smsg " "Generated suppressed messages file /home/renato/Dev/TP-OC2/projeto_quartus/output_files/Processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430448642 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512430448929 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512430448929 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512430449800 "|Processador|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512430449800 "|Processador|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512430449800 "|Processador|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512430449800 "|Processador|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512430449800 "|Processador|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512430449800 "|Processador|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Processador.v" "" { Text "/home/renato/Dev/TP-OC2/projeto_quartus/Processador.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512430449800 "|Processador|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512430449800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "949 " "Implemented 949 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512430449807 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512430449807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "851 " "Implemented 851 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512430449807 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512430449807 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1512430449807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512430449807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1045 " "Peak virtual memory: 1045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512430449828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  4 21:34:09 2017 " "Processing ended: Mon Dec  4 21:34:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512430449828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512430449828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512430449828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512430449828 ""}
