v 4
file . "pong_fsm.vhdl" "c5e13442c3f13dc2d309f656c1769d8d53636e1e" "20241206132853.664":
  entity pong_fsm at 5( 203) + 0 on 33;
  architecture rtl of pong_fsm at 52( 1622) + 0 on 34;
file . "dsd_prj_pkg.vhdl" "38e45e95160e073029b5d212632ae610baf55449" "20241206132853.635":
  package dsd_prj_pkg at 6( 207) + 0 on 32;
file . "debug_tb.vhdl" "1474d58fab52a627411ebdf1c49677a0c218a6e9" "20241206132853.687":
  entity test_bench at 1( 0) + 0 on 35;
  architecture behaviour of test_bench at 13( 182) + 0 on 36;
