GPGPU-Sim version 4.2.0 (build gpgpu-sim-modified) configured with AccelWattch.
setup_environment succeeded
Accel-Sim [build <box>]
GPGPU-Sim: Registered options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                    0 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int     1,1,19,25,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           1,1,1,1,30 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp          8,8,8,8,335 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int         1,1,4,4,32,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,5 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    0 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                    0 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  8:128:5,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:256:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1                     none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                 8192 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      10 # number of processing clusters
-gpgpu_n_cores_per_cluster                    3 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   16 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    1 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    2 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    2 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 1,1,1,1,1,1,1,1,1,1,1,1,1 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     1 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:N,A:16:4,4 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    1 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                    0 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                    0 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    4 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt 4:2:8:12:21:13:34:9:4:5:13:1:0:0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                   85 # ROP queue latency (default 85)
-dram_latency                          30 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping                 NULL # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    0 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = consecutive (no indexing), 1 = bitwise xoring, 2 = IPoly, 3 = pae, 4 = random, 5 = custom
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat               10000:0 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 500.0:2000.0:2000.0:2000.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     1 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,1 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  4,1 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                  4,1 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  4,1 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   60 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    0 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   60 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                    0 # L1D write ratio
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                       1 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      20 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                     0 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                    0 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,0,1,1,4,0,0,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     N:64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            8 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    0 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        32 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = consecutive (no indexing), 1 = bitwise xoring, 2 = IPoly, 3 = pae, 4 = random, 5 = custom
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1607.0:1607.0:1607.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /home/roman/dev/box/test-apps/vectoradd/traces/vectoradd-100-32-trace/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 2
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
m_n_channel = 1
m_n_sub_partition_in_channel = 2
LOGB2_32(m_n_sub_partition_in_channel) = 1
ADDR_CHIP_S = 8
sub_partition_id_mask = 0000000000000080
gap = 0
GPGPU-Sim uArch: clock freqs: 1607000000.000000:1607000000.000000:1607000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000062227753578:0.00000000062227753578:0.00000000062227753578:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: create interconnect for 1 clusters with 2 memory sub partitions
create node map (shaders=1, memories=2, nodes=50)
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 1
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 1
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: performance model initialization complete.
pipeline stage ID_OC_SP has width 4
pipeline stage ID_OC_DP has width 0
pipeline stage ID_OC_INT has width 0
pipeline stage ID_OC_SFU has width 1
pipeline stage ID_OC_MEM has width 1
pipeline stage OC_EX_SP has width 4
pipeline stage OC_EX_DP has width 0
pipeline stage OC_EX_INT has width 0
pipeline stage OC_EX_SFU has width 1
pipeline stage OC_EX_MEM has width 1
pipeline stage EX_WB has width 6
pipeline stage ID_OC_TENSOR_CORE has width 0
pipeline stage OC_EX_TENSOR_CORE has width 0
SCHEDULER: using CONCRETE_SCHEDULER_GTO implementation
warp size 32 start=0 end=2048
reinit 0
reinit 1
reinit 2
reinit 3
reinit 4
reinit 5
reinit 6
reinit 7
reinit 8
reinit 9
reinit 10
reinit 11
reinit 12
reinit 13
reinit 14
reinit 15
reinit 16
reinit 17
reinit 18
reinit 19
reinit 20
reinit 21
reinit 22
reinit 23
reinit 24
reinit 25
reinit 26
reinit 27
reinit 28
reinit 29
reinit 30
reinit 31
reinit 32
reinit 33
reinit 34
reinit 35
reinit 36
reinit 37
reinit 38
reinit 39
reinit 40
reinit 41
reinit 42
reinit 43
reinit 44
reinit 45
reinit 46
reinit 47
reinit 48
reinit 49
reinit 50
reinit 51
reinit 52
reinit 53
reinit 54
reinit 55
reinit 56
reinit 57
reinit 58
reinit 59
reinit 60
reinit 61
reinit 62
reinit 63
initialization complete
launching memcpy command : MemcpyHtoD,0x00007f2b2d500000,400
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
launching memcpy command : MemcpyHtoD,0x00007f2b2d500200,400
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
launching memcpy command : MemcpyHtoD,0x00007f2b2d500400,400
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
Processing kernel /home/roman/dev/box/test-apps/vectoradd/traces/vectoradd-100-32-trace/kernel-1.traceg
-kernel name = _Z6vecAddIfEvPT_S1_S1_i
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (1024,1,1)
-shmem = 0
-nregs = 8
-binary version = 61
-cuda stream id = 0
-shmem base_addr = 0x00007f2b5a000000
-local mem base_addr = 0x00007f2b58000000
-nvbit version = 1.5.5
-accelsim tracer version = 4
-enable lineinfo = 0
Header info loaded for kernel command : /home/roman/dev/box/test-apps/vectoradd/traces/vectoradd-100-32-trace/kernel-1.traceg
launching kernel name: _Z6vecAddIfEvPT_S1_S1_i uid: 1
=============== cycle 0 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 0 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 0 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
issueing block to core
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6vecAddIfEvPT_S1_S1_i'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
cta size = 1024
warp size 32 start=0 end=1024
reinit 0
reinit 1
reinit 2
reinit 3
reinit 4
reinit 5
reinit 6
reinit 7
reinit 8
reinit 9
reinit 10
reinit 11
reinit 12
reinit 13
reinit 14
reinit 15
reinit 16
reinit 17
reinit 18
reinit 19
reinit 20
reinit 21
reinit 22
reinit 23
reinit 24
reinit 25
reinit 26
reinit 27
reinit 28
reinit 29
reinit 30
reinit 31
num threads in block 0 (hw 0) = 1024
thread block = 0,0,0
=============== cycle 1 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 1 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 1 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 1 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 1 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 1 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 1 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 1 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 1 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 1 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 1 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 1 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 1 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 1 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=0, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 1
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
read_only_cache::baseline_cache::send_read_request(addr=4026531928, block=4026531840, mshr_addr=4026531840, mshr_hit=0, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026531928) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 1
read_only_cache::baseline_cache::memport::push(4026531840)
cluster 0 icnt_inject_request_packet(INST_ACC_R@4026531840) sub partition id=0 dest mem node=1
raw addr:			chip:0 	row:0 	col:88 	bk:0 	burst:24 	sub_partition:0 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:0 	col:0 	bk:0 	burst:0 	sub_partition:0 
INTERCONN PUSH INST_ACC_R@4026531840: 8 bytes from device 0 to 1 (subnet 1)
issueing block to core
=============== cycle 2 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
got new fetch INST_ACC_R@4026531840 for mem sub partition 0 (1)
PUSH TO ROP: INST_ACC_R@4026531840
memory sub partition cache cycle 2 rop queue [ INST_ACC_R@4026531840,] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
POP FROM ROP: INST_ACC_R@4026531840
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 2 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 2 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 2 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 2 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 2 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 2 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 2 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 2 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 2 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 2 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 2 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 2 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=1, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 2 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 2
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
read_only_cache::baseline_cache::send_read_request(addr=4026531928, block=4026531840, mshr_addr=4026531840, mshr_hit=1, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026531928) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 3 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 3 rop queue [ ] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 0
data_cache::access(4026531840, write = 0, size = 128, block = 4026531840, INST_ACC_R)
l2 cache::baseline_cache::send_read_request(addr=4026531840, block=4026531840, mshr_addr=4026531840, mshr_hit=0, mshr_full=0, miss_queue_full=0)
probing L2 cache address=4026531840, status=MISS
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 3 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 3 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 3 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 3 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 3 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 3 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 3 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 3 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 3 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 3 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 3 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 3 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=2, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 3 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 3
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
read_only_cache::baseline_cache::send_read_request(addr=4026531928, block=4026531840, mshr_addr=4026531840, mshr_hit=1, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026531928) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 4 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 4 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 1
l2 cache::baseline_cache::memport::push(4026531840)
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 4 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 4 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 4 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 4 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 4 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 4 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 4 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 4 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 4 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 4 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 4 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 4 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 4 (last fetched=3, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 4
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
read_only_cache::baseline_cache::send_read_request(addr=4026531928, block=4026531840, mshr_addr=4026531840, mshr_hit=1, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026531928) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 5 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 5 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 5 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 5 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 5 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 5 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 5 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 5 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 5 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 5 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 5 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 5 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 5 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 5 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=4, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=4, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=4, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=4, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 5 (last fetched=4, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 5
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
read_only_cache::baseline_cache::send_read_request(addr=4026531928, block=4026531840, mshr_addr=4026531840, mshr_hit=1, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026531928) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 6 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
got fetch return INST_ACC_R@4026531840 from dram latency queue (write=0)
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 6 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(4026531840) (is sector=0)
mshr_table::mark_ready(4026531840, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 6 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 6 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 6 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 6 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 6 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 6 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 6 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 6 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 6 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 6 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 6 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 6 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=5, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=5, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=5, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=5, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 6 (last fetched=5, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 6
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
read_only_cache::baseline_cache::send_read_request(addr=4026531928, block=4026531840, mshr_addr=4026531840, mshr_hit=1, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026531928) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 7 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 7 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 7 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 7 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 7 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 7 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 7 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 7 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 7 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 7 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 7 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 7 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 7 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 7 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=6, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=6, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=6, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=6, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 7 (last fetched=6, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 7
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
read_only_cache::baseline_cache::send_read_request(addr=4026531928, block=4026531840, mshr_addr=4026531840, mshr_hit=1, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026531928) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 8 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
1INTERCONN PUSH INST_ACC_R@4026531840: 136 bytes from device 1 to 0 (subnet 0)
checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 8 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 8 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 8 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 8 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 8 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 8 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 8 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 8 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 8 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 8 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 8 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 8 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 8 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=7, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=7, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=7, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=7, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 8 (last fetched=7, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 8
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
read_only_cache::baseline_cache::send_read_request(addr=4026531928, block=4026531840, mshr_addr=4026531840, mshr_hit=1, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026531928) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 9 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: INST_ACC_R@4026531840 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 9 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 9 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 9 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 9 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 9 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 9 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 9 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 9 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 9 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 9 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 9 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 9 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 9 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=8, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=8, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=8, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=8, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 9 (last fetched=8, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 9
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
read_only_cache::baseline_cache::send_read_request(addr=4026531928, block=4026531840, mshr_addr=4026531840, mshr_hit=1, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026531928) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 10 ========== 

icnt_cycle response buffer size=1
read_only_cache::baseline_cache::fill(4026531840) (is sector=0)
mshr_table::mark_ready(4026531840, 0)
accepted instr access fetch INST_ACC_R@4026531928
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 10 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 10 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 10 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 10 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 10 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 10 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 10 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 10 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 10 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 10 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 10 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 10 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 10 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 11 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 11 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 11 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 11 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 11 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 11 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 11 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 11 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 11 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 11 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 11 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 11 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 11 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 11 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=00000000000000000000000000000000 	pc = 88==88
====> instruction at trace pc 14:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 152==152
====> instruction at trace pc 16:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 176==176
====> instruction at trace pc 20:	 OP_STG		 (STG.E) 		active=11111111111111111111111111111111 	pc = 216==216
====> instruction at trace pc 22:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 240==240
ibuffer fill for warp 1 at slot 0 with instruction OP_EXIT pc=88 trace pc=9

ibuffer fill for warp 1 at slot 1 with instruction OP_LDG pc=152 trace pc=15


trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 12 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 12 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 12 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 12 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 12 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 12 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 12 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 12 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 12 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 12 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 12 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 12 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 12 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 12 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[88, 152], 5 instructions)
Warp (warp_id 1, dynamic_warp_id 1) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 1, dynamic_warp_id 1) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 1 [0m 
warp=1 executed OP_EXIT
warp=1 executed OP_EXIT pc=88 instr in pipe=2
warp=1 executed pc=176 	(trace done=0 (15/23) functional done=0)
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=1 pc=0088]),None,None,None,]
Warp (warp_id 1, dynamic_warp_id 1) issued 1 instructions
Warp (warp_id 1, dynamic_warp_id 1) instruction buffer has valid instruction (OP_LDG, ibuffer idx=1 pc=152, op=LOAD_OP, empty=1)
Warp (warp_id 1, dynamic_warp_id 1) passes scoreboard
[0;33m issue warp 1 [0m 
warp=1 executed OP_LDG
warp=1 executed OP_LDG pc=152 instr in pipe=2
warp=1 executed pc=176 	(trace done=0 (15/23) functional done=0)
reserving 1 registers (5,0,0,0) for instr OP_LDG pc=152:
post issue register set:
ID_OC_MEM=[Some(OP_LDG[warp_id=1 pc=0152]),]
Warp (warp_id 1, dynamic_warp_id 1) issued 2 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=00000000000000000000000000000000 	pc = 88==88
====> instruction at trace pc 14:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 152==152
====> instruction at trace pc 16:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 176==176
====> instruction at trace pc 20:	 OP_STG		 (STG.E) 		active=11111111111111111111111111111111 	pc = 216==216
====> instruction at trace pc 22:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 240==240
ibuffer fill for warp 2 at slot 0 with instruction OP_EXIT pc=88 trace pc=9

ibuffer fill for warp 2 at slot 1 with instruction OP_LDG pc=152 trace pc=15


trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 13 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 13 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 13 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 13 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 13 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 13 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 13 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 13 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 13 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 13 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 13 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 13 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 13 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 13 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=1 (empty=0)[0m 
[1;37m moving warp=1 [0m 
cu set 0 of port 0 of port 6 free=1
[1;37m move_out_to warp=1 (empty=0)[0m 
[1;37m moving warp=1 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[88, 152], 5 instructions)
Warp (warp_id 2, dynamic_warp_id 2) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 2, dynamic_warp_id 2) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 2 [0m 
warp=2 executed OP_EXIT
warp=2 executed OP_EXIT pc=88 instr in pipe=2
warp=2 executed pc=176 	(trace done=0 (15/23) functional done=0)
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=2 pc=0088]),None,None,None,]
Warp (warp_id 2, dynamic_warp_id 2) issued 1 instructions
Warp (warp_id 2, dynamic_warp_id 2) instruction buffer has valid instruction (OP_LDG, ibuffer idx=1 pc=152, op=LOAD_OP, empty=1)
Warp (warp_id 2, dynamic_warp_id 2) passes scoreboard
[0;33m issue warp 2 [0m 
warp=2 executed OP_LDG
warp=2 executed OP_LDG pc=152 instr in pipe=2
warp=2 executed pc=176 	(trace done=0 (15/23) functional done=0)
reserving 1 registers (5,0,0,0) for instr OP_LDG pc=152:
post issue register set:
ID_OC_MEM=[Some(OP_LDG[warp_id=2 pc=0152]),]
Warp (warp_id 2, dynamic_warp_id 2) issued 2 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111110000 	pc = 88==88
====> instruction at trace pc 14:	 OP_LDG		 (LDG.E.CG) 		active=00000000000000000000000000001111 	pc = 152==152
====> instruction at trace pc 16:	 OP_LDG		 (LDG.E.CG) 		active=00000000000000000000000000001111 	pc = 176==176
====> instruction at trace pc 20:	 OP_STG		 (STG.E) 		active=00000000000000000000000000001111 	pc = 216==216
====> instruction at trace pc 22:	 OP_EXIT		 (EXIT) 		active=00000000000000000000000000001111 	pc = 240==240
ibuffer fill for warp 3 at slot 0 with instruction OP_EXIT pc=88 trace pc=9

ibuffer fill for warp 3 at slot 1 with instruction OP_LDG pc=152 trace pc=15


trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 14 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 14 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 14 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 14 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 14 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 14 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 14 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 14 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 14 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 14 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 14 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 14 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 14 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 14 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=1 reg_id=2667710008 [0m 
[1;37m moving warp=1 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=2 (empty=0)[0m 
[1;37m moving warp=2 [0m 
cu set 0 of port 0 of port 6 free=0
cu set 1 of port 0 of port 6 free=1
[1;37m move_out_to warp=2 (empty=0)[0m 
[1;37m moving warp=2 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[88, 152], 5 instructions)
Warp (warp_id 3, dynamic_warp_id 3) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 3, dynamic_warp_id 3) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 3 [0m 
warp=3 executed OP_EXIT
warp=3 executed OP_EXIT pc=88 instr in pipe=2
warp=3 executed pc=176 	(trace done=0 (15/23) functional done=0)
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=3 pc=0088]),None,None,None,]
Warp (warp_id 3, dynamic_warp_id 3) issued 1 instructions
Warp (warp_id 3, dynamic_warp_id 3) instruction buffer has valid instruction (OP_LDG, ibuffer idx=1 pc=152, op=LOAD_OP, empty=1)
Warp (warp_id 3, dynamic_warp_id 3) passes scoreboard
[0;33m issue warp 3 [0m 
warp=3 executed OP_LDG
warp=3 executed OP_LDG pc=152 instr in pipe=2
warp=3 executed pc=176 	(trace done=0 (15/23) functional done=0)
reserving 1 registers (5,0,0,0) for instr OP_LDG pc=152:
post issue register set:
ID_OC_MEM=[Some(OP_LDG[warp_id=3 pc=0152]),]
Warp (warp_id 3, dynamic_warp_id 3) issued 2 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 4 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 15 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 15 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 15 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 15 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=1 pc=0088]),None,None,None,]
fu[0] SP  	cycle 15 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=1 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=1 (empty=0)[0m 
[1;37m moving warp=1 [0m 
issued: 1
fu[1] SP  	cycle 15 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 15 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 15 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 15 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 15 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 15 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 15 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 15 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 15 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=2 reg_id=2667710008 [0m 
[1;37m moving warp=2 [0m 
[1;37m move_in_sub_core warp=1 reg_id=2667710008 [0m 
[1;37m moving warp=1 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=3 (empty=0)[0m 
[1;37m moving warp=3 [0m 
cu set 0 of port 0 of port 6 free=1
[1;37m move_out_to warp=3 (empty=0)[0m 
[1;37m moving warp=3 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Warp (warp_id 4, dynamic_warp_id 4) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 4, dynamic_warp_id 4) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 4 [0m 
warp=4 executed OP_EXIT
warp=4 executed OP_EXIT pc=88 instr in pipe=1
warp=4 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=4 pc=0088]),None,None,None,]
Warp (warp_id 4, dynamic_warp_id 4) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 5 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 16 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 16 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 16 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 16 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=2 pc=0088]),None,None,None,]
[1;37m moving warp=1 [0m 
fu[0] SP  	cycle 16 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=2 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=2 (empty=0)[0m 
[1;37m moving warp=2 [0m 
issued: 1
fu[1] SP  	cycle 16 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 16 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 16 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 16 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 16 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 16 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 16 before 	OC_EX_MEM=[Some(OP_LDG[warp_id=1 pc=0152]),]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 16 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 16 after 	OC_EX_MEM=[Some(OP_LDG[warp_id=1 pc=0152]),]
execute: OP_LDG ready for issue to MEM 
[1;37m move_out_to warp=1 (empty=0)[0m 
[1;37m moving warp=1 [0m 
issued: 1
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=3 reg_id=2667710008 [0m 
[1;37m moving warp=3 [0m 
[1;37m move_in_sub_core warp=2 reg_id=2667710008 [0m 
[1;37m moving warp=2 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=4 (empty=0)[0m 
[1;37m moving warp=4 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 5, dynamic_warp_id 5) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 5, dynamic_warp_id 5) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 5 [0m 
warp=5 executed OP_EXIT
warp=5 executed OP_EXIT pc=88 instr in pipe=1
warp=5 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=5 pc=0088]),None,None,None,]
Warp (warp_id 5, dynamic_warp_id 5) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 6 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 17 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 17 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 17 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 17 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=3 pc=0088]),None,None,None,]
[1;37m move_in warp=1 [0m 
[1;37m moving warp=1 [0m 
[1;37m moving warp=2 [0m 
fu[0] SP  	cycle 17 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=3 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=3 (empty=0)[0m 
[1;37m moving warp=3 [0m 
issued: 1
fu[1] SP  	cycle 17 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 17 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 17 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 17 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 17 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 17 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 17 before 	OC_EX_MEM=[Some(OP_LDG[warp_id=2 pc=0152]),]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 17 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
memory cycle for instruction: Some(OP_LDG[warp_id=1 pc=0152])
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
cluster 0 icnt_inject_request_packet(GLOBAL_ACC_R@139823420539008) sub partition id=1 dest mem node=2
raw addr:			chip:0 	row:6816 	col:0 	bk:1 	burst:0 	sub_partition:1 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:6816 	col:0 	bk:1 	burst:0 	sub_partition:1 
INTERCONN PUSH GLOBAL_ACC_R@139823420539008: 8 bytes from device 0 to 2 (subnet 1)
fu[21] MEM  	cycle 17 after 	OC_EX_MEM=[Some(OP_LDG[warp_id=2 pc=0152]),]
execute: OP_LDG ready for issue to MEM 
[1;37m move_out_to warp=2 (empty=0)[0m 
[1;37m moving warp=2 [0m 
issued: 1
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=4 reg_id=2667710008 [0m 
[1;37m moving warp=4 [0m 
[1;37m move_in_sub_core warp=3 reg_id=2667710008 [0m 
[1;37m moving warp=3 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=5 (empty=0)[0m 
[1;37m moving warp=5 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 6, dynamic_warp_id 6) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 6, dynamic_warp_id 6) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 6 [0m 
warp=6 executed OP_EXIT
warp=6 executed OP_EXIT pc=88 instr in pipe=1
warp=6 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=6 pc=0088]),None,None,None,]
Warp (warp_id 6, dynamic_warp_id 6) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 7 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 18 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 18 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
got new fetch GLOBAL_ACC_R@139823420539008 for mem sub partition 1 (2)
PUSH TO ROP: GLOBAL_ACC_R@139823420539008
memory sub partition cache cycle 18 rop queue [ GLOBAL_ACC_R@139823420539008,] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
POP FROM ROP: GLOBAL_ACC_R@139823420539008
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=1 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=1 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 18 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=4 pc=0088]),None,None,None,]
[1;37m move_in warp=2 [0m 
[1;37m moving warp=2 [0m 
[1;37m moving warp=3 [0m 
fu[0] SP  	cycle 18 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=4 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=4 (empty=0)[0m 
[1;37m moving warp=4 [0m 
issued: 1
fu[1] SP  	cycle 18 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 18 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 18 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 18 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 18 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 18 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 18 before 	OC_EX_MEM=[Some(OP_LDG[warp_id=3 pc=0152]),]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 18 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
memory cycle for instruction: Some(OP_LDG[warp_id=2 pc=0152])
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
cluster 0 icnt_inject_request_packet(GLOBAL_ACC_R@139823420539136) sub partition id=0 dest mem node=1
raw addr:			chip:0 	row:6816 	col:128 	bk:0 	burst:0 	sub_partition:0 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:6816 	col:128 	bk:0 	burst:0 	sub_partition:0 
INTERCONN PUSH GLOBAL_ACC_R@139823420539136: 8 bytes from device 0 to 1 (subnet 1)
fu[21] MEM  	cycle 18 after 	OC_EX_MEM=[Some(OP_LDG[warp_id=3 pc=0152]),]
execute: OP_LDG ready for issue to MEM 
[1;37m move_out_to warp=3 (empty=0)[0m 
[1;37m moving warp=3 [0m 
issued: 1
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=5 reg_id=2667710008 [0m 
[1;37m moving warp=5 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=6 (empty=0)[0m 
[1;37m moving warp=6 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 7, dynamic_warp_id 7) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 7, dynamic_warp_id 7) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 7 [0m 
warp=7 executed OP_EXIT
warp=7 executed OP_EXIT pc=88 instr in pipe=1
warp=7 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=7 pc=0088]),None,None,None,]
Warp (warp_id 7, dynamic_warp_id 7) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 8 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 19 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
got new fetch GLOBAL_ACC_R@139823420539136 for mem sub partition 0 (1)
PUSH TO ROP: GLOBAL_ACC_R@139823420539136
memory sub partition cache cycle 19 rop queue [ GLOBAL_ACC_R@139823420539136,] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
POP FROM ROP: GLOBAL_ACC_R@139823420539136
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 19 rop queue [ ] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 0
data_cache::access(139823420539008, write = 0, size = 128, block = 139823420539008, GLOBAL_ACC_R)
l2 cache::baseline_cache::send_read_request(addr=139823420539008, block=139823420539008, mshr_addr=139823420539008, mshr_hit=0, mshr_full=0, miss_queue_full=0)
probing L2 cache address=139823420539008, status=MISS
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=2 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=2 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 19 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=5 pc=0088]),None,None,None,]
[1;37m move_in warp=3 [0m 
[1;37m moving warp=3 [0m 
[1;37m moving warp=4 [0m 
fu[0] SP  	cycle 19 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=5 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=5 (empty=0)[0m 
[1;37m moving warp=5 [0m 
issued: 1
fu[1] SP  	cycle 19 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 19 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 19 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 19 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 19 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 19 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 19 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 19 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
memory cycle for instruction: Some(OP_LDG[warp_id=3 pc=0152])
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
cluster 0 icnt_inject_request_packet(GLOBAL_ACC_R@139823420539264) sub partition id=1 dest mem node=2
raw addr:			chip:0 	row:6816 	col:128 	bk:1 	burst:0 	sub_partition:1 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:6816 	col:128 	bk:1 	burst:0 	sub_partition:1 
INTERCONN PUSH GLOBAL_ACC_R@139823420539264: 8 bytes from device 0 to 2 (subnet 1)
fu[21] MEM  	cycle 19 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=6 reg_id=2667710008 [0m 
[1;37m moving warp=6 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=7 (empty=0)[0m 
[1;37m moving warp=7 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 8, dynamic_warp_id 8) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 8, dynamic_warp_id 8) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 8 [0m 
warp=8 executed OP_EXIT
warp=8 executed OP_EXIT pc=88 instr in pipe=1
warp=8 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=8 pc=0088]),None,None,None,]
Warp (warp_id 8, dynamic_warp_id 8) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 9 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=9, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=9, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 2 (last fetched=9, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 3 (last fetched=9, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=9, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=9, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=9, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=9, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=9, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 10 (last fetched=9, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 10
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 20 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 20 rop queue [ ] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 0
data_cache::access(139823420539136, write = 0, size = 128, block = 139823420539136, GLOBAL_ACC_R)
l2 cache::baseline_cache::send_read_request(addr=139823420539136, block=139823420539136, mshr_addr=139823420539136, mshr_hit=0, mshr_full=0, miss_queue_full=0)
probing L2 cache address=139823420539136, status=MISS
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
got new fetch GLOBAL_ACC_R@139823420539264 for mem sub partition 1 (2)
PUSH TO ROP: GLOBAL_ACC_R@139823420539264
memory sub partition cache cycle 20 rop queue [ GLOBAL_ACC_R@139823420539264,] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 1
l2 cache::baseline_cache::memport::push(139823420539008)
POP FROM ROP: GLOBAL_ACC_R@139823420539264
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=3 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=3 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 20 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=6 pc=0088]),None,None,None,]
[1;37m move_in warp=4 [0m 
[1;37m moving warp=4 [0m 
[1;37m moving warp=5 [0m 
fu[0] SP  	cycle 20 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=6 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=6 (empty=0)[0m 
[1;37m moving warp=6 [0m 
issued: 1
fu[1] SP  	cycle 20 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 20 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 20 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 20 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 20 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 20 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 20 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 20 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 20 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=7 reg_id=2667710008 [0m 
[1;37m moving warp=7 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=8 (empty=0)[0m 
[1;37m moving warp=8 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 9, dynamic_warp_id 9) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 9, dynamic_warp_id 9) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 9 [0m 
warp=9 executed OP_EXIT
warp=9 executed OP_EXIT pc=88 instr in pipe=1
warp=9 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=9 pc=0088]),None,None,None,]
Warp (warp_id 9, dynamic_warp_id 9) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 10 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=10, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=10, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 2 (last fetched=10, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 3 (last fetched=10, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=10, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=10, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=10, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=10, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=10, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=10, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 11 (last fetched=10, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 11
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 21 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 21 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 1
l2 cache::baseline_cache::memport::push(139823420539136)
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 21 rop queue [ ] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 0
data_cache::access(139823420539264, write = 0, size = 32, block = 139823420539264, GLOBAL_ACC_R)
l2 cache::baseline_cache::send_read_request(addr=139823420539264, block=139823420539264, mshr_addr=139823420539264, mshr_hit=0, mshr_full=0, miss_queue_full=0)
probing L2 cache address=139823420539264, status=MISS
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=4 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=4 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 21 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=7 pc=0088]),None,None,None,]
[1;37m move_in warp=5 [0m 
[1;37m moving warp=5 [0m 
[1;37m moving warp=6 [0m 
fu[0] SP  	cycle 21 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=7 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=7 (empty=0)[0m 
[1;37m moving warp=7 [0m 
issued: 1
fu[1] SP  	cycle 21 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 21 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 21 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 21 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 21 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 21 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 21 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 21 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 21 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=8 reg_id=2667710008 [0m 
[1;37m moving warp=8 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=9 (empty=0)[0m 
[1;37m moving warp=9 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 10, dynamic_warp_id 10) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 10, dynamic_warp_id 10) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 10 [0m 
warp=10 executed OP_EXIT
warp=10 executed OP_EXIT pc=88 instr in pipe=1
warp=10 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=10 pc=0088]),None,None,None,]
Warp (warp_id 10, dynamic_warp_id 10) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 11 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=11, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=11, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 2 (last fetched=11, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 3 (last fetched=11, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=11, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=11, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=11, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=11, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=11, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=11, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=11, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 12 (last fetched=11, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 12
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 22 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
got fetch return GLOBAL_ACC_R@139823420539008 from dram latency queue (write=0)
checking sub partition 0: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 22 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 22 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(139823420539008) (is sector=0)
mshr_table::mark_ready(139823420539008, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 1
l2 cache::baseline_cache::memport::push(139823420539264)
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=5 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=5 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 22 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=8 pc=0088]),None,None,None,]
[1;37m move_in warp=6 [0m 
[1;37m moving warp=6 [0m 
[1;37m moving warp=7 [0m 
fu[0] SP  	cycle 22 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=8 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=8 (empty=0)[0m 
[1;37m moving warp=8 [0m 
issued: 1
fu[1] SP  	cycle 22 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 22 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 22 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 22 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 22 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 22 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 22 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 22 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 22 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=9 reg_id=2667710008 [0m 
[1;37m moving warp=9 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=10 (empty=0)[0m 
[1;37m moving warp=10 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 11, dynamic_warp_id 11) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 11, dynamic_warp_id 11) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 11 [0m 
warp=11 executed OP_EXIT
warp=11 executed OP_EXIT pc=88 instr in pipe=1
warp=11 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=11 pc=0088]),None,None,None,]
Warp (warp_id 11, dynamic_warp_id 11) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 12 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=12, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=12, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 2 (last fetched=12, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 3 (last fetched=12, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=12, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=12, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=12, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=12, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=12, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=12, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=12, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=12, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 13 (last fetched=12, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 13
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 23 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
got fetch return GLOBAL_ACC_R@139823420539136 from dram latency queue (write=0)
checking sub partition 1: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 23 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(139823420539136) (is sector=0)
mshr_table::mark_ready(139823420539136, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 23 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=6 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=6 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 23 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=9 pc=0088]),None,None,None,]
[1;37m move_in warp=7 [0m 
[1;37m moving warp=7 [0m 
[1;37m moving warp=8 [0m 
fu[0] SP  	cycle 23 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=9 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=9 (empty=0)[0m 
[1;37m moving warp=9 [0m 
issued: 1
fu[1] SP  	cycle 23 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 23 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 23 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 23 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 23 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 23 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 23 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 23 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 23 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=10 reg_id=2667710008 [0m 
[1;37m moving warp=10 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=11 (empty=0)[0m 
[1;37m moving warp=11 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 12, dynamic_warp_id 12) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 12, dynamic_warp_id 12) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 12 [0m 
warp=12 executed OP_EXIT
warp=12 executed OP_EXIT pc=88 instr in pipe=1
warp=12 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=12 pc=0088]),None,None,None,]
Warp (warp_id 12, dynamic_warp_id 12) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 13 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=13, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=13, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 2 (last fetched=13, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 3 (last fetched=13, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=13, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=13, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=13, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=13, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=13, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=13, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=13, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=13, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=13, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 14 (last fetched=13, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 14
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 24 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
1INTERCONN PUSH GLOBAL_ACC_R@139823420539008: 136 bytes from device 2 to 0 (subnet 0)
cycle for 1 drams
got fetch return GLOBAL_ACC_R@139823420539264 from dram latency queue (write=0)
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 24 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 24 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=7 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=7 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 24 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=10 pc=0088]),None,None,None,]
[1;37m move_in warp=8 [0m 
[1;37m moving warp=8 [0m 
[1;37m moving warp=9 [0m 
fu[0] SP  	cycle 24 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=10 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=10 (empty=0)[0m 
[1;37m moving warp=10 [0m 
issued: 1
fu[1] SP  	cycle 24 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 24 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 24 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 24 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 24 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 24 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 24 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 24 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 24 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=11 reg_id=2667710008 [0m 
[1;37m moving warp=11 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=12 (empty=0)[0m 
[1;37m moving warp=12 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 13, dynamic_warp_id 13) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 13, dynamic_warp_id 13) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 13 [0m 
warp=13 executed OP_EXIT
warp=13 executed OP_EXIT pc=88 instr in pipe=1
warp=13 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=13 pc=0088]),None,None,None,]
Warp (warp_id 13, dynamic_warp_id 13) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 14 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=14, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=14, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 2 (last fetched=14, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 3 (last fetched=14, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=14, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=14, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=14, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=14, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=14, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=14, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=14, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=14, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=14, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=14, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 15 (last fetched=14, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 15
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 25 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: GLOBAL_ACC_R@139823420539008 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
1INTERCONN PUSH GLOBAL_ACC_R@139823420539136: 136 bytes from device 1 to 0 (subnet 0)
checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 25 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 25 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=8 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=8 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 25 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=11 pc=0088]),None,None,None,]
[1;37m move_in warp=9 [0m 
[1;37m moving warp=9 [0m 
[1;37m moving warp=10 [0m 
fu[0] SP  	cycle 25 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=11 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=11 (empty=0)[0m 
[1;37m moving warp=11 [0m 
issued: 1
fu[1] SP  	cycle 25 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 25 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 25 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 25 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 25 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 25 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 25 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 25 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 25 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=12 reg_id=2667710008 [0m 
[1;37m moving warp=12 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=13 (empty=0)[0m 
[1;37m moving warp=13 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 14, dynamic_warp_id 14) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 14, dynamic_warp_id 14) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 14 [0m 
warp=14 executed OP_EXIT
warp=14 executed OP_EXIT pc=88 instr in pipe=1
warp=14 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=14 pc=0088]),None,None,None,]
Warp (warp_id 14, dynamic_warp_id 14) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 15 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=15, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=15, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 2 (last fetched=15, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 3 (last fetched=15, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=15, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=15, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=15, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=15, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=15, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=15, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=15, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=15, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=15, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=15, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=15, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 16 (last fetched=15, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 16
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 26 ========== 

icnt_cycle response buffer size=1
accepted ldst unit fetch GLOBAL_ACC_R@139823420539008
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: GLOBAL_ACC_R@139823420539136 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 26 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 26 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(139823420539264) (is sector=0)
mshr_table::mark_ready(139823420539264, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=9 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=9 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 26 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=12 pc=0088]),None,None,None,]
[1;37m move_in warp=10 [0m 
[1;37m moving warp=10 [0m 
[1;37m moving warp=11 [0m 
fu[0] SP  	cycle 26 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=12 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=12 (empty=0)[0m 
[1;37m moving warp=12 [0m 
issued: 1
fu[1] SP  	cycle 26 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 26 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 26 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 26 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 26 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 26 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 26 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=1) [0m 
load store unit: cycle 26 writeback: next_wb=NULL (arb=0)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 26 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=13 reg_id=2667710008 [0m 
[1;37m moving warp=13 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=14 (empty=0)[0m 
[1;37m moving warp=14 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 15, dynamic_warp_id 15) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 15, dynamic_warp_id 15) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 15 [0m 
warp=15 executed OP_EXIT
warp=15 executed OP_EXIT pc=88 instr in pipe=1
warp=15 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=15 pc=0088]),None,None,None,]
Warp (warp_id 15, dynamic_warp_id 15) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 16 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=16, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=16, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 2 (last fetched=16, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 3 (last fetched=16, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=16, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=16, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=16, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=16, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=16, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=16, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=16, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=16, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=16, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=16, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=16, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=16, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 17 (last fetched=16, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 17
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 27 ========== 

icnt_cycle response buffer size=1
accepted ldst unit fetch GLOBAL_ACC_R@139823420539136
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 27 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 27 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=10 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=10 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 27 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=13 pc=0088]),None,None,None,]
[1;37m move_in warp=11 [0m 
[1;37m moving warp=11 [0m 
[1;37m moving warp=12 [0m 
fu[0] SP  	cycle 27 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=13 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=13 (empty=0)[0m 
[1;37m moving warp=13 [0m 
issued: 1
fu[1] SP  	cycle 27 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 27 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 27 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 27 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 27 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 27 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 27 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=1) [0m 
load store unit: cycle 27 writeback: next_wb=NULL (arb=0)
has global Some(OP_LDG[warp_id=1 pc=0152])
serviced 3
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 27 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=14 reg_id=2667710008 [0m 
[1;37m moving warp=14 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=15 (empty=0)[0m 
[1;37m moving warp=15 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 16, dynamic_warp_id 16) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 16, dynamic_warp_id 16) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 16 [0m 
warp=16 executed OP_EXIT
warp=16 executed OP_EXIT pc=88 instr in pipe=1
warp=16 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=16 pc=0088]),None,None,None,]
Warp (warp_id 16, dynamic_warp_id 16) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 17 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=17, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=17, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 2 (last fetched=17, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 3 (last fetched=17, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=17, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=17, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=17, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=17, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=17, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=17, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=17, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=17, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=17, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=17, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=17, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=17, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=17, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 18 (last fetched=17, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 18
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 28 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
1INTERCONN PUSH GLOBAL_ACC_R@139823420539264: 40 bytes from device 2 to 0 (subnet 0)
cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 28 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 28 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=11 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=11 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 28 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=14 pc=0088]),None,None,None,]
[1;37m move_in warp=12 [0m 
[1;37m moving warp=12 [0m 
[1;37m moving warp=13 [0m 
fu[0] SP  	cycle 28 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=14 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=14 (empty=0)[0m 
[1;37m moving warp=14 [0m 
issued: 1
fu[1] SP  	cycle 28 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 28 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 28 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 28 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 28 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 28 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 28 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 28 writeback: next_wb=OP_LDG [warp_id=1 pc=152] (arb=4)
load store unit: writeback: release register
Release register - warp:1, reg: 5
has global Some(OP_LDG[warp_id=2 pc=0152])
serviced 3
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 28 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=15 reg_id=2667710008 [0m 
[1;37m moving warp=15 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=16 (empty=0)[0m 
[1;37m moving warp=16 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 17, dynamic_warp_id 17) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 17, dynamic_warp_id 17) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 17 [0m 
warp=17 executed OP_EXIT
warp=17 executed OP_EXIT pc=88 instr in pipe=1
warp=17 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=17 pc=0088]),None,None,None,]
Warp (warp_id 17, dynamic_warp_id 17) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 18 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=18, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=18, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=18, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 3 (last fetched=18, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=18, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=18, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=18, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=18, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=18, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=18, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=18, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=18, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=18, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=18, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=18, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=18, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=18, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=18, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 19 (last fetched=18, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 19
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 29 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: GLOBAL_ACC_R@139823420539264 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 29 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 29 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=12 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=12 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 29 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=15 pc=0088]),None,None,None,]
[1;37m move_in warp=13 [0m 
[1;37m moving warp=13 [0m 
[1;37m moving warp=14 [0m 
fu[0] SP  	cycle 29 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=15 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=15 (empty=0)[0m 
[1;37m moving warp=15 [0m 
issued: 1
fu[1] SP  	cycle 29 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 29 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 29 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 29 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 29 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 29 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 29 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 29 writeback: next_wb=OP_LDG [warp_id=2 pc=152] (arb=4)
load store unit: writeback: release register
Release register - warp:2, reg: 5
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 29 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=16 reg_id=2667710008 [0m 
[1;37m moving warp=16 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=17 (empty=0)[0m 
[1;37m moving warp=17 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 18, dynamic_warp_id 18) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 18, dynamic_warp_id 18) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 18 [0m 
warp=18 executed OP_EXIT
warp=18 executed OP_EXIT pc=88 instr in pipe=1
warp=18 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=18 pc=0088]),None,None,None,]
Warp (warp_id 18, dynamic_warp_id 18) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 19 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=19, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=19, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=19, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=19, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=19, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=19, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=19, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=19, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=19, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=19, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=19, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=19, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=19, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=19, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=19, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=19, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=19, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=19, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=19, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 20 (last fetched=19, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 20
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 30 ========== 

icnt_cycle response buffer size=1
accepted ldst unit fetch GLOBAL_ACC_R@139823420539264
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 30 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 30 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=13 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=13 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 30 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=16 pc=0088]),None,None,None,]
[1;37m move_in warp=14 [0m 
[1;37m moving warp=14 [0m 
[1;37m moving warp=15 [0m 
fu[0] SP  	cycle 30 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=16 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=16 (empty=0)[0m 
[1;37m moving warp=16 [0m 
issued: 1
fu[1] SP  	cycle 30 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 30 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 30 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 30 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 30 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 30 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 30 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=1) [0m 
load store unit: cycle 30 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 30 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=17 reg_id=2667710008 [0m 
[1;37m moving warp=17 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=18 (empty=0)[0m 
[1;37m moving warp=18 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 19, dynamic_warp_id 19) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 19, dynamic_warp_id 19) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 19 [0m 
warp=19 executed OP_EXIT
warp=19 executed OP_EXIT pc=88 instr in pipe=1
warp=19 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=19 pc=0088]),None,None,None,]
Warp (warp_id 19, dynamic_warp_id 19) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 20 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=20, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=20, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=20, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=20, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=20, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=20, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=20, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=20, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=20, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=20, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=20, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=20, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=20, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=20, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=20, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=20, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=20, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=20, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=20, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=20, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 21 (last fetched=20, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 21
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 31 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 31 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 31 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=14 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=14 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 31 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=17 pc=0088]),None,None,None,]
[1;37m move_in warp=15 [0m 
[1;37m moving warp=15 [0m 
[1;37m moving warp=16 [0m 
fu[0] SP  	cycle 31 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=17 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=17 (empty=0)[0m 
[1;37m moving warp=17 [0m 
issued: 1
fu[1] SP  	cycle 31 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 31 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 31 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 31 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 31 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 31 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 31 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 31 writeback: next_wb=NULL (arb=4)
has global Some(OP_LDG[warp_id=3 pc=0152])
serviced 3
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 31 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=18 reg_id=2667710008 [0m 
[1;37m moving warp=18 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=19 (empty=0)[0m 
[1;37m moving warp=19 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 20, dynamic_warp_id 20) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 20, dynamic_warp_id 20) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 20 [0m 
warp=20 executed OP_EXIT
warp=20 executed OP_EXIT pc=88 instr in pipe=1
warp=20 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=20 pc=0088]),None,None,None,]
Warp (warp_id 20, dynamic_warp_id 20) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 21 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=21, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=21, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=21, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=21, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 4 (last fetched=21, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=21, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=21, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=21, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=21, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=21, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=21, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=21, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=21, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=21, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=21, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=21, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=21, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=21, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=21, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=21, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=21, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=21, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=21, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=21, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=21, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=21, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=21, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=21, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=21, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=21, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=21, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=21, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 22 (last fetched=21, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 22
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 32 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 32 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 32 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=15 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=15 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 32 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=18 pc=0088]),None,None,None,]
[1;37m move_in warp=16 [0m 
[1;37m moving warp=16 [0m 
[1;37m moving warp=17 [0m 
fu[0] SP  	cycle 32 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=18 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=18 (empty=0)[0m 
[1;37m moving warp=18 [0m 
issued: 1
fu[1] SP  	cycle 32 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 32 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 32 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 32 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 32 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 32 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 32 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 32 writeback: next_wb=OP_LDG [warp_id=3 pc=152] (arb=4)
load store unit: writeback: release register
Release register - warp:3, reg: 5
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 32 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=19 reg_id=2667710008 [0m 
[1;37m moving warp=19 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=20 (empty=0)[0m 
[1;37m moving warp=20 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 21, dynamic_warp_id 21) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 21, dynamic_warp_id 21) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 21 [0m 
warp=21 executed OP_EXIT
warp=21 executed OP_EXIT pc=88 instr in pipe=1
warp=21 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=21 pc=0088]),None,None,None,]
Warp (warp_id 21, dynamic_warp_id 21) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 22 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=22, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=22, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=22, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=22, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=22, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=22, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=22, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=22, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=22, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=22, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=22, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=22, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=22, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=22, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=22, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=22, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=22, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=22, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=22, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=22, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=22, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=22, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=22, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=22, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=22, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=22, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=22, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=22, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=22, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=22, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=22, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=22, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 23 (last fetched=22, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 23
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 33 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 33 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 33 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=16 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=16 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 33 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=19 pc=0088]),None,None,None,]
[1;37m move_in warp=17 [0m 
[1;37m moving warp=17 [0m 
[1;37m moving warp=18 [0m 
fu[0] SP  	cycle 33 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=19 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=19 (empty=0)[0m 
[1;37m moving warp=19 [0m 
issued: 1
fu[1] SP  	cycle 33 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 33 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 33 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 33 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 33 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 33 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 33 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 33 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 33 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=20 reg_id=2667710008 [0m 
[1;37m moving warp=20 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=21 (empty=0)[0m 
[1;37m moving warp=21 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 22, dynamic_warp_id 22) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 22, dynamic_warp_id 22) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 22 [0m 
warp=22 executed OP_EXIT
warp=22 executed OP_EXIT pc=88 instr in pipe=1
warp=22 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=22 pc=0088]),None,None,None,]
Warp (warp_id 22, dynamic_warp_id 22) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 23 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=23, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=23, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=23, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=23, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=23, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=23, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=23, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=23, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=23, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=23, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=23, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=23, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=23, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=23, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=23, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=23, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=23, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=23, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=23, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=23, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 24 (last fetched=23, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 24
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 34 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 34 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 34 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=17 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=17 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 34 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=20 pc=0088]),None,None,None,]
[1;37m move_in warp=18 [0m 
[1;37m moving warp=18 [0m 
[1;37m moving warp=19 [0m 
fu[0] SP  	cycle 34 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=20 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=20 (empty=0)[0m 
[1;37m moving warp=20 [0m 
issued: 1
fu[1] SP  	cycle 34 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 34 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 34 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 34 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 34 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 34 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 34 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 34 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 34 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=21 reg_id=2667710008 [0m 
[1;37m moving warp=21 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=22 (empty=0)[0m 
[1;37m moving warp=22 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 23, dynamic_warp_id 23) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 23, dynamic_warp_id 23) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 23 [0m 
warp=23 executed OP_EXIT
warp=23 executed OP_EXIT pc=88 instr in pipe=1
warp=23 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=23 pc=0088]),None,None,None,]
Warp (warp_id 23, dynamic_warp_id 23) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 24 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=24, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=24, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=24, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=24, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=24, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=24, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=24, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=24, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=24, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=24, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=24, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=24, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=24, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=24, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=24, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=24, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=24, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=24, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=24, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 25 (last fetched=24, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 25
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 35 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 35 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 35 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=18 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=18 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 35 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=21 pc=0088]),None,None,None,]
[1;37m move_in warp=19 [0m 
[1;37m moving warp=19 [0m 
[1;37m moving warp=20 [0m 
fu[0] SP  	cycle 35 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=21 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=21 (empty=0)[0m 
[1;37m moving warp=21 [0m 
issued: 1
fu[1] SP  	cycle 35 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 35 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 35 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 35 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 35 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 35 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 35 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 35 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 35 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=22 reg_id=2667710008 [0m 
[1;37m moving warp=22 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=23 (empty=0)[0m 
[1;37m moving warp=23 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 24, dynamic_warp_id 24) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 24, dynamic_warp_id 24) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 24 [0m 
warp=24 executed OP_EXIT
warp=24 executed OP_EXIT pc=88 instr in pipe=1
warp=24 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=24 pc=0088]),None,None,None,]
Warp (warp_id 24, dynamic_warp_id 24) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 25 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=25, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=25, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=25, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=25, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=25, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=25, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=25, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=25, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=25, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=25, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=25, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=25, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=25, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=25, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=25, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=25, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=25, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=25, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 26 (last fetched=25, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 26
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 36 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 36 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 36 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=19 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=19 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 36 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=22 pc=0088]),None,None,None,]
[1;37m move_in warp=20 [0m 
[1;37m moving warp=20 [0m 
[1;37m moving warp=21 [0m 
fu[0] SP  	cycle 36 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=22 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=22 (empty=0)[0m 
[1;37m moving warp=22 [0m 
issued: 1
fu[1] SP  	cycle 36 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 36 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 36 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 36 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 36 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 36 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 36 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 36 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 36 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=23 reg_id=2667710008 [0m 
[1;37m moving warp=23 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=24 (empty=0)[0m 
[1;37m moving warp=24 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 25, dynamic_warp_id 25) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 25, dynamic_warp_id 25) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 25 [0m 
warp=25 executed OP_EXIT
warp=25 executed OP_EXIT pc=88 instr in pipe=1
warp=25 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=25 pc=0088]),None,None,None,]
Warp (warp_id 25, dynamic_warp_id 25) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 26 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=26, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=26, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=26, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=26, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=26, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=26, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=26, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=26, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=26, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=26, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=26, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=26, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=26, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=26, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=26, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=26, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=26, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 27 (last fetched=26, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 27
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 37 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 37 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 37 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=20 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=20 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 37 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=23 pc=0088]),None,None,None,]
[1;37m move_in warp=21 [0m 
[1;37m moving warp=21 [0m 
[1;37m moving warp=22 [0m 
fu[0] SP  	cycle 37 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=23 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=23 (empty=0)[0m 
[1;37m moving warp=23 [0m 
issued: 1
fu[1] SP  	cycle 37 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 37 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 37 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 37 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 37 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 37 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 37 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 37 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 37 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=24 reg_id=2667710008 [0m 
[1;37m moving warp=24 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=25 (empty=0)[0m 
[1;37m moving warp=25 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 26, dynamic_warp_id 26) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 26, dynamic_warp_id 26) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 26 [0m 
warp=26 executed OP_EXIT
warp=26 executed OP_EXIT pc=88 instr in pipe=1
warp=26 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=26 pc=0088]),None,None,None,]
Warp (warp_id 26, dynamic_warp_id 26) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 27 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=27, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=27, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=27, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=27, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=27, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=27, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=27, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=27, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=27, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=27, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=27, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=27, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=27, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=27, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=27, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=27, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 28 (last fetched=27, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 28
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 38 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 38 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 38 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=21 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=21 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 38 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=24 pc=0088]),None,None,None,]
[1;37m move_in warp=22 [0m 
[1;37m moving warp=22 [0m 
[1;37m moving warp=23 [0m 
fu[0] SP  	cycle 38 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=24 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=24 (empty=0)[0m 
[1;37m moving warp=24 [0m 
issued: 1
fu[1] SP  	cycle 38 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 38 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 38 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 38 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 38 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 38 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 38 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 38 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 38 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=25 reg_id=2667710008 [0m 
[1;37m moving warp=25 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=26 (empty=0)[0m 
[1;37m moving warp=26 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 27, dynamic_warp_id 27) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 27, dynamic_warp_id 27) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 27 [0m 
warp=27 executed OP_EXIT
warp=27 executed OP_EXIT pc=88 instr in pipe=1
warp=27 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=27 pc=0088]),None,None,None,]
Warp (warp_id 27, dynamic_warp_id 27) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 28 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=28, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=28, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=28, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=28, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=28, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=28, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=28, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=28, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=28, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=28, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=28, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=28, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=28, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=28, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=28, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 29 (last fetched=28, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 29
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 39 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 39 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 39 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=22 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=22 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 39 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=25 pc=0088]),None,None,None,]
[1;37m move_in warp=23 [0m 
[1;37m moving warp=23 [0m 
[1;37m moving warp=24 [0m 
fu[0] SP  	cycle 39 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=25 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=25 (empty=0)[0m 
[1;37m moving warp=25 [0m 
issued: 1
fu[1] SP  	cycle 39 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 39 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 39 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 39 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 39 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 39 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 39 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 39 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 39 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=26 reg_id=2667710008 [0m 
[1;37m moving warp=26 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=27 (empty=0)[0m 
[1;37m moving warp=27 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 28, dynamic_warp_id 28) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 28, dynamic_warp_id 28) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 28 [0m 
warp=28 executed OP_EXIT
warp=28 executed OP_EXIT pc=88 instr in pipe=1
warp=28 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=28 pc=0088]),None,None,None,]
Warp (warp_id 28, dynamic_warp_id 28) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 29 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=29, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=29, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=29, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=29, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=29, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=29, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=29, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=29, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=29, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=29, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=29, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=29, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=29, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=29, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 30 (last fetched=29, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 30
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 40 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 40 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 40 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=23 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=23 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 40 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=26 pc=0088]),None,None,None,]
[1;37m move_in warp=24 [0m 
[1;37m moving warp=24 [0m 
[1;37m moving warp=25 [0m 
fu[0] SP  	cycle 40 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=26 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=26 (empty=0)[0m 
[1;37m moving warp=26 [0m 
issued: 1
fu[1] SP  	cycle 40 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 40 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 40 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 40 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 40 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 40 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 40 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 40 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 40 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=27 reg_id=2667710008 [0m 
[1;37m moving warp=27 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=28 (empty=0)[0m 
[1;37m moving warp=28 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 29, dynamic_warp_id 29) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 29, dynamic_warp_id 29) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 29 [0m 
warp=29 executed OP_EXIT
warp=29 executed OP_EXIT pc=88 instr in pipe=1
warp=29 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=29 pc=0088]),None,None,None,]
Warp (warp_id 29, dynamic_warp_id 29) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 30 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=30, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=30, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=30, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=30, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=30, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=30, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=30, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=30, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=30, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=30, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=30, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=30, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=30, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 31 (last fetched=30, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 31
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 41 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 41 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 41 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=24 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=24 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 41 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=27 pc=0088]),None,None,None,]
[1;37m move_in warp=25 [0m 
[1;37m moving warp=25 [0m 
[1;37m moving warp=26 [0m 
fu[0] SP  	cycle 41 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=27 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=27 (empty=0)[0m 
[1;37m moving warp=27 [0m 
issued: 1
fu[1] SP  	cycle 41 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 41 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 41 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 41 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 41 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 41 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 41 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 41 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 41 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=28 reg_id=2667710008 [0m 
[1;37m moving warp=28 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=29 (empty=0)[0m 
[1;37m moving warp=29 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 30, dynamic_warp_id 30) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 30, dynamic_warp_id 30) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 30 [0m 
warp=30 executed OP_EXIT
warp=30 executed OP_EXIT pc=88 instr in pipe=1
warp=30 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=30 pc=0088]),None,None,None,]
Warp (warp_id 30, dynamic_warp_id 30) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 88==88
ibuffer fill for warp 31 at slot 0 with instruction OP_EXIT pc=88 trace pc=9


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=31, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=31, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=31, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=31, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=31, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=31, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=31, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=31, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=31, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=31, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=31, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=31, instruction count=1, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 0 (last fetched=31, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_EXIT[pc=88] for warp_id = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026531928)
L1I->access(addr=4026531928) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 42 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 42 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 42 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=25 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=25 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 42 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=28 pc=0088]),None,None,None,]
[1;37m move_in warp=26 [0m 
[1;37m moving warp=26 [0m 
[1;37m moving warp=27 [0m 
fu[0] SP  	cycle 42 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=28 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=28 (empty=0)[0m 
[1;37m moving warp=28 [0m 
issued: 1
fu[1] SP  	cycle 42 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 42 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 42 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 42 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 42 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 42 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 42 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 42 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 42 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=29 reg_id=2667710008 [0m 
[1;37m moving warp=29 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=30 (empty=0)[0m 
[1;37m moving warp=30 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 0, pc=88, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
Warp (warp_id 31, dynamic_warp_id 31) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 31, dynamic_warp_id 31) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 31 [0m 
warp=31 executed OP_EXIT
warp=31 executed OP_EXIT pc=88 instr in pipe=1
warp=31 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=31 pc=0088]),None,None,None,]
Warp (warp_id 31, dynamic_warp_id 31) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=00000000000000000000000000000000 	pc = 88==88
====> instruction at trace pc 14:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 152==152
====> instruction at trace pc 16:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 176==176
====> instruction at trace pc 20:	 OP_STG		 (STG.E) 		active=11111111111111111111111111111111 	pc = 216==216
====> instruction at trace pc 22:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 240==240
ibuffer fill for warp 0 at slot 0 with instruction OP_EXIT pc=88 trace pc=9

ibuffer fill for warp 0 at slot 1 with instruction OP_LDG pc=152 trace pc=15


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=0, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=0, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=0, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=0, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=0, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=0, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_LDG[pc=176] for warp_id = 1
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026532016)
read_only_cache::baseline_cache::send_read_request(addr=4026532016, block=4026531968, mshr_addr=4026531968, mshr_hit=0, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026532016) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 1
read_only_cache::baseline_cache::memport::push(4026531968)
cluster 0 icnt_inject_request_packet(INST_ACC_R@4026531968) sub partition id=1 dest mem node=2
raw addr:			chip:0 	row:0 	col:48 	bk:1 	burst:16 	sub_partition:1 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:0 	col:0 	bk:1 	burst:0 	sub_partition:1 
INTERCONN PUSH INST_ACC_R@4026531968: 8 bytes from device 0 to 2 (subnet 1)
issueing block to core
=============== cycle 43 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 43 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
got new fetch INST_ACC_R@4026531968 for mem sub partition 1 (2)
PUSH TO ROP: INST_ACC_R@4026531968
memory sub partition cache cycle 43 rop queue [ INST_ACC_R@4026531968,] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
POP FROM ROP: INST_ACC_R@4026531968
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=26 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=26 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 43 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=29 pc=0088]),None,None,None,]
[1;37m move_in warp=27 [0m 
[1;37m moving warp=27 [0m 
[1;37m moving warp=28 [0m 
fu[0] SP  	cycle 43 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=29 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=29 (empty=0)[0m 
[1;37m moving warp=29 [0m 
issued: 1
fu[1] SP  	cycle 43 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 43 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 43 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 43 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 43 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 43 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 43 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 43 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 43 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=30 reg_id=2667710008 [0m 
[1;37m moving warp=30 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=31 (empty=0)[0m 
[1;37m moving warp=31 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 15, pc=176, ibuffer=[88, 152], 5 instructions)
Warp (warp_id 0, dynamic_warp_id 0) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=88, op=EXIT_OPS, empty=1)
Warp (warp_id 0, dynamic_warp_id 0) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 0 [0m 
warp=0 executed OP_EXIT
warp=0 executed OP_EXIT pc=88 instr in pipe=2
warp=0 executed pc=176 	(trace done=0 (15/23) functional done=0)
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=88:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=0 pc=0088]),None,None,None,]
Warp (warp_id 0, dynamic_warp_id 0) issued 1 instructions
Warp (warp_id 0, dynamic_warp_id 0) instruction buffer has valid instruction (OP_LDG, ibuffer idx=1 pc=152, op=LOAD_OP, empty=1)
Warp (warp_id 0, dynamic_warp_id 0) passes scoreboard
[0;33m issue warp 0 [0m 
warp=0 executed OP_LDG
warp=0 executed OP_LDG pc=152 instr in pipe=2
warp=0 executed pc=176 	(trace done=0 (15/23) functional done=0)
reserving 1 registers (5,0,0,0) for instr OP_LDG pc=152:
post issue register set:
ID_OC_MEM=[Some(OP_LDG[warp_id=0 pc=0152]),]
Warp (warp_id 0, dynamic_warp_id 0) issued 2 instructions

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 1 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=1, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=1, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=1, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=1, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=1, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=1, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 2 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_LDG[pc=176] for warp_id = 2
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026532016)
read_only_cache::baseline_cache::send_read_request(addr=4026532016, block=4026531968, mshr_addr=4026531968, mshr_hit=1, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026532016) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 44 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 44 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 44 rop queue [ ] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 0
data_cache::access(4026531968, write = 0, size = 128, block = 4026531968, INST_ACC_R)
l2 cache::baseline_cache::send_read_request(addr=4026531968, block=4026531968, mshr_addr=4026531968, mshr_hit=0, mshr_full=0, miss_queue_full=0)
probing L2 cache address=4026531968, status=MISS
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=27 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=27 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 44 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=30 pc=0088]),None,None,None,]
[1;37m move_in warp=28 [0m 
[1;37m moving warp=28 [0m 
[1;37m moving warp=29 [0m 
fu[0] SP  	cycle 44 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=30 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=30 (empty=0)[0m 
[1;37m moving warp=30 [0m 
issued: 1
fu[1] SP  	cycle 44 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 44 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 44 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 44 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 44 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 44 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 44 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 44 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 44 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=31 reg_id=2667710008 [0m 
[1;37m moving warp=31 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=0 (empty=0)[0m 
[1;37m moving warp=0 [0m 
cu set 0 of port 0 of port 6 free=1
[1;37m move_out_to warp=0 (empty=0)[0m 
[1;37m moving warp=0 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 1 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=2, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=2, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=2, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=2, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=2, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 3 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	 fetching instr OP_LDG[pc=176] for warp_id = 3
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026532016)
read_only_cache::baseline_cache::send_read_request(addr=4026532016, block=4026531968, mshr_addr=4026531968, mshr_hit=1, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026532016) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 45 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 45 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 45 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 1
l2 cache::baseline_cache::memport::push(4026531968)
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=28 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=28 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 45 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=31 pc=0088]),None,None,None,]
[1;37m move_in warp=29 [0m 
[1;37m moving warp=29 [0m 
[1;37m moving warp=30 [0m 
fu[0] SP  	cycle 45 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=31 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=31 (empty=0)[0m 
[1;37m moving warp=31 [0m 
issued: 1
fu[1] SP  	cycle 45 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 45 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 45 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 45 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 45 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 45 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 45 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 45 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 45 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=0 reg_id=2667710008 [0m 
[1;37m moving warp=0 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 4 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 5 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 6 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 7 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 8 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 9 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 10 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 11 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 12 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 13 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 14 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 15 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 16 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 17 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 18 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 19 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 20 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 21 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 22 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 23 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 24 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 25 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 26 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 27 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 28 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=3, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=3, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=3, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 4 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 4 did complete
	checking warp_id = 5 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 5 did complete
	checking warp_id = 6 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 6 did complete
	checking warp_id = 7 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 7 did complete
	checking warp_id = 8 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 8 did complete
	checking warp_id = 9 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 9 did complete
	checking warp_id = 10 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 10 did complete
	checking warp_id = 11 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 11 did complete
	checking warp_id = 12 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 12 did complete
	checking warp_id = 13 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 13 did complete
	checking warp_id = 14 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 14 did complete
	checking warp_id = 15 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 15 did complete
	checking warp_id = 16 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 16 did complete
	checking warp_id = 17 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 17 did complete
	checking warp_id = 18 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 18 did complete
	checking warp_id = 19 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 19 did complete
	checking warp_id = 20 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 20 did complete
	checking warp_id = 21 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 21 did complete
	checking warp_id = 22 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 22 did complete
	checking warp_id = 23 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 23 did complete
	checking warp_id = 24 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 24 did complete
	checking warp_id = 25 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 25 did complete
	checking warp_id = 26 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 26 did complete
	checking warp_id = 27 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 27 did complete
	checking warp_id = 28 (last fetched=3, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 28 did complete
	checking warp_id = 29 (last fetched=3, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=3, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=3, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[5])
	 fetching instr OP_LDG[pc=176] for warp_id = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026532016)
read_only_cache::baseline_cache::send_read_request(addr=4026532016, block=4026531968, mshr_addr=4026531968, mshr_hit=1, mshr_full=0, miss_queue_full=0)
L1I->access(addr=4026532016) -> status = MISS
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 46 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 46 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 46 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=29 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=29 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 46 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=0 pc=0088]),None,None,None,]
[1;37m move_in warp=30 [0m 
[1;37m moving warp=30 [0m 
[1;37m moving warp=31 [0m 
fu[0] SP  	cycle 46 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=0 pc=0088]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=0 (empty=0)[0m 
[1;37m moving warp=0 [0m 
issued: 1
fu[1] SP  	cycle 46 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 46 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 46 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 46 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 46 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 46 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 46 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 46 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 46 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=0 reg_id=2667710008 [0m 
[1;37m moving warp=0 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=0, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=0, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 29 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 29 did complete
	checking warp_id = 30 (last fetched=0, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=0, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[5])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 47 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
got fetch return INST_ACC_R@4026531968 from dram latency queue (write=0)
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 47 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 47 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(4026531968) (is sector=0)
mshr_table::mark_ready(4026531968, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=30 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=30 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 47 before 	OC_EX_SP=[None,None,None,None,]
[1;37m move_in warp=31 [0m 
[1;37m moving warp=31 [0m 
[1;37m moving warp=0 [0m 
fu[0] SP  	cycle 47 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 47 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 47 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 47 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 47 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 47 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 47 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 47 before 	OC_EX_MEM=[Some(OP_LDG[warp_id=0 pc=0152]),]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 47 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 47 after 	OC_EX_MEM=[Some(OP_LDG[warp_id=0 pc=0152]),]
execute: OP_LDG ready for issue to MEM 
[1;37m move_out_to warp=0 (empty=0)[0m 
[1;37m moving warp=0 [0m 
issued: 1
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=0, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 30 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 30 did complete
	checking warp_id = 31 (last fetched=0, instruction count=1, hardware_done=0, functional_done=1, instr in pipe=1, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[5])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 48 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 48 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 48 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=31 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=31 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 48 before 	OC_EX_SP=[None,None,None,None,]
[1;37m move_in warp=0 [0m 
[1;37m moving warp=0 [0m 
fu[0] SP  	cycle 48 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 48 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 48 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 48 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 48 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 48 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 48 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 48 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 48 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
memory cycle for instruction: Some(OP_LDG[warp_id=0 pc=0152])
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
cluster 0 icnt_inject_request_packet(GLOBAL_ACC_R@139823420538880) sub partition id=0 dest mem node=1
raw addr:			chip:0 	row:6816 	col:0 	bk:0 	burst:0 	sub_partition:0 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:6816 	col:0 	bk:0 	burst:0 	sub_partition:0 
INTERCONN PUSH GLOBAL_ACC_R@139823420538880: 8 bytes from device 0 to 1 (subnet 1)
fu[21] MEM  	cycle 48 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 31 (last fetched=0, instruction count=1, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 31 did complete
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=1, stores=0, done_exit=0, has pending writes=[5])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 49 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
1INTERCONN PUSH INST_ACC_R@4026531968: 136 bytes from device 2 to 0 (subnet 0)
cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
got new fetch GLOBAL_ACC_R@139823420538880 for mem sub partition 0 (1)
PUSH TO ROP: GLOBAL_ACC_R@139823420538880
memory sub partition cache cycle 49 rop queue [ GLOBAL_ACC_R@139823420538880,] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
POP FROM ROP: GLOBAL_ACC_R@139823420538880
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 49 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=0 pc=0088]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=88) ready for writeback [0m 
Some(OP_EXIT[warp_id=0 pc=0088])[0;31m execute [0m 
fu[0] SP  	cycle 49 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 49 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 49 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 49 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 49 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 49 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 49 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 49 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 49 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 49 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 49 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 50 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: INST_ACC_R@4026531968 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 50 rop queue [ ] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 0
data_cache::access(139823420538880, write = 0, size = 128, block = 139823420538880, GLOBAL_ACC_R)
l2 cache::baseline_cache::send_read_request(addr=139823420538880, block=139823420538880, mshr_addr=139823420538880, mshr_hit=0, mshr_full=0, miss_queue_full=0)
probing L2 cache address=139823420538880, status=MISS
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 50 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 50 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 50 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 50 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 50 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 50 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 50 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 50 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 50 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 50 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 50 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 50 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=0, stores=0, done_exit=0, has pending writes=[5])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 51 ========== 

icnt_cycle response buffer size=1
read_only_cache::baseline_cache::fill(4026531968) (is sector=0)
mshr_table::mark_ready(4026531968, 0)
accepted instr access fetch INST_ACC_R@4026532016
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 51 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 1
l2 cache::baseline_cache::memport::push(139823420538880)
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 51 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 51 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 51 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 51 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 51 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 51 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 51 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 51 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 51 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 51 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 51 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 51 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 52 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 52 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 52 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 52 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 52 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 52 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 52 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 52 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 52 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 52 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 52 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 52 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 52 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 52 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=00000000000000000000000000000000 	pc = 88==88
====> instruction at trace pc 14:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 152==152
====> instruction at trace pc 16:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 176==176
====> instruction at trace pc 20:	 OP_STG		 (STG.E) 		active=11111111111111111111111111111111 	pc = 216==216
====> instruction at trace pc 22:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 240==240
ibuffer fill for warp 1 at slot 0 with instruction OP_LDG pc=176 trace pc=17

ibuffer fill for warp 1 at slot 1 with instruction OP_STG pc=216 trace pc=21


trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 53 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
got fetch return GLOBAL_ACC_R@139823420538880 from dram latency queue (write=0)
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 53 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(139823420538880) (is sector=0)
mshr_table::mark_ready(139823420538880, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 53 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 53 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 53 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 53 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 53 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 53 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 53 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 53 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 53 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 53 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 53 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 53 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 21, pc=240, ibuffer=[176, 216], 5 instructions)
Warp (warp_id 1, dynamic_warp_id 1) instruction buffer has valid instruction (OP_LDG, ibuffer idx=0 pc=176, op=LOAD_OP, empty=1)
Warp (warp_id 1, dynamic_warp_id 1) passes scoreboard
[0;33m issue warp 1 [0m 
warp=1 executed OP_LDG
warp=1 executed OP_LDG pc=176 instr in pipe=2
warp=1 executed pc=240 	(trace done=0 (21/23) functional done=0)
reserving 1 registers (3,0,0,0) for instr OP_LDG pc=176:
post issue register set:
ID_OC_MEM=[Some(OP_LDG[warp_id=1 pc=0176]),]
Warp (warp_id 1, dynamic_warp_id 1) issued 1 instructions
Warp (warp_id 1, dynamic_warp_id 1) instruction buffer has valid instruction (OP_STG, ibuffer idx=1 pc=216, op=STORE_OP, empty=1)
Warp (warp_id 1, dynamic_warp_id 1) passes scoreboard

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=00000000000000000000000000000000 	pc = 88==88
====> instruction at trace pc 14:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 152==152
====> instruction at trace pc 16:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 176==176
====> instruction at trace pc 20:	 OP_STG		 (STG.E) 		active=11111111111111111111111111111111 	pc = 216==216
====> instruction at trace pc 22:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 240==240
ibuffer fill for warp 2 at slot 0 with instruction OP_LDG pc=176 trace pc=17

ibuffer fill for warp 2 at slot 1 with instruction OP_STG pc=216 trace pc=21


trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 54 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 54 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 54 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 54 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 54 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 54 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 54 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 54 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 54 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 54 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 54 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 54 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 54 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 54 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
cu set 0 of port 0 of port 6 free=1
[1;37m move_out_to warp=1 (empty=0)[0m 
[1;37m moving warp=1 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 21, pc=240, ibuffer=[0, 216], 5 instructions)
Warp (warp_id 1, dynamic_warp_id 1) instruction buffer has valid instruction (OP_STG, ibuffer idx=1 pc=216, op=STORE_OP, empty=1)
Warp (warp_id 1, dynamic_warp_id 1) passes scoreboard
[0;33m issue warp 1 [0m 
warp=1 executed OP_STG
warp=1 executed OP_STG pc=216 instr in pipe=2
warp=1 executed pc=240 	(trace done=0 (21/23) functional done=0)
reserving 0 registers (0,0,0,0) for instr OP_STG pc=216:
post issue register set:
ID_OC_MEM=[Some(OP_STG[warp_id=1 pc=0216]),]
Warp (warp_id 1, dynamic_warp_id 1) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111110000 	pc = 88==88
====> instruction at trace pc 14:	 OP_LDG		 (LDG.E.CG) 		active=00000000000000000000000000001111 	pc = 152==152
====> instruction at trace pc 16:	 OP_LDG		 (LDG.E.CG) 		active=00000000000000000000000000001111 	pc = 176==176
====> instruction at trace pc 20:	 OP_STG		 (STG.E) 		active=00000000000000000000000000001111 	pc = 216==216
====> instruction at trace pc 22:	 OP_EXIT		 (EXIT) 		active=00000000000000000000000000001111 	pc = 240==240
ibuffer fill for warp 3 at slot 0 with instruction OP_LDG pc=176 trace pc=17

ibuffer fill for warp 3 at slot 1 with instruction OP_STG pc=216 trace pc=21


trace_shader_core_ctx::fetch() valid=0 access_ready=1
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 55 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
1INTERCONN PUSH GLOBAL_ACC_R@139823420538880: 136 bytes from device 1 to 0 (subnet 0)
checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 55 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 55 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 55 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 55 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 55 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 55 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 55 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 55 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 55 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 55 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 55 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 55 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 55 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
cu set 0 of port 0 of port 6 free=0
cu set 1 of port 0 of port 6 free=1
[1;37m move_out_to warp=1 (empty=0)[0m 
[1;37m moving warp=1 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 1, dynamic_warp_id 1, trace_pc = 21, pc=240, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 15, pc=176, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 21, pc=240, ibuffer=[176, 216], 5 instructions)
Warp (warp_id 2, dynamic_warp_id 2) instruction buffer has valid instruction (OP_LDG, ibuffer idx=0 pc=176, op=LOAD_OP, empty=1)
Warp (warp_id 2, dynamic_warp_id 2) passes scoreboard
[0;33m issue warp 2 [0m 
warp=2 executed OP_LDG
warp=2 executed OP_LDG pc=176 instr in pipe=2
warp=2 executed pc=240 	(trace done=0 (21/23) functional done=0)
reserving 1 registers (3,0,0,0) for instr OP_LDG pc=176:
post issue register set:
ID_OC_MEM=[Some(OP_LDG[warp_id=2 pc=0176]),]
Warp (warp_id 2, dynamic_warp_id 2) issued 1 instructions
Warp (warp_id 2, dynamic_warp_id 2) instruction buffer has valid instruction (OP_STG, ibuffer idx=1 pc=216, op=STORE_OP, empty=1)
Warp (warp_id 2, dynamic_warp_id 2) passes scoreboard

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=00000000000000000000000000000000 	pc = 88==88
====> instruction at trace pc 14:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 152==152
====> instruction at trace pc 16:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 176==176
====> instruction at trace pc 20:	 OP_STG		 (STG.E) 		active=11111111111111111111111111111111 	pc = 216==216
====> instruction at trace pc 22:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 240==240
ibuffer fill for warp 0 at slot 0 with instruction OP_LDG pc=176 trace pc=17

ibuffer fill for warp 0 at slot 1 with instruction OP_STG pc=216 trace pc=21


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
	 fetching instr OP_EXIT[pc=240] for warp_id = 1
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026532080)
L1I->access(addr=4026532080) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 56 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: GLOBAL_ACC_R@139823420538880 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 56 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 56 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 56 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 56 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 56 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 56 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 56 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 56 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 56 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 56 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 56 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 56 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 56 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=1 reg_id=2667710008 [0m 
[1;37m moving warp=1 [0m 
cu set 0 of port 0 of port 6 free=1
[1;37m move_out_to warp=2 (empty=0)[0m 
[1;37m moving warp=2 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 21, pc=240, ibuffer=[0, 216], 5 instructions)
Warp (warp_id 2, dynamic_warp_id 2) instruction buffer has valid instruction (OP_STG, ibuffer idx=1 pc=216, op=STORE_OP, empty=1)
Warp (warp_id 2, dynamic_warp_id 2) passes scoreboard
[0;33m issue warp 2 [0m 
warp=2 executed OP_STG
warp=2 executed OP_STG pc=216 instr in pipe=2
warp=2 executed pc=240 	(trace done=0 (21/23) functional done=0)
reserving 0 registers (0,0,0,0) for instr OP_STG pc=216:
post issue register set:
ID_OC_MEM=[Some(OP_STG[warp_id=2 pc=0216]),]
Warp (warp_id 2, dynamic_warp_id 2) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=00000000000000000000000000000000 	pc = 88==88
====> instruction at trace pc 14:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 152==152
====> instruction at trace pc 16:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 176==176
====> instruction at trace pc 20:	 OP_STG		 (STG.E) 		active=11111111111111111111111111111111 	pc = 216==216
====> instruction at trace pc 22:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 240==240
ibuffer fill for warp 1 at slot 0 with instruction OP_EXIT pc=240 trace pc=23


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[5])
	checking warp_id = 1 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 2 (last fetched=1, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
	 fetching instr OP_EXIT[pc=240] for warp_id = 2
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026532080)
L1I->access(addr=4026532080) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 57 ========== 

icnt_cycle response buffer size=1
accepted ldst unit fetch GLOBAL_ACC_R@139823420538880
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 57 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 57 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 57 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 57 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 57 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 57 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 57 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 57 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 57 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 57 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 57 before 	OC_EX_MEM=[Some(OP_LDG[warp_id=1 pc=0176]),]
[0;35m ldst_unit::cycle() (response fifo size=1) [0m 
load store unit: cycle 57 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 57 after 	OC_EX_MEM=[Some(OP_LDG[warp_id=1 pc=0176]),]
execute: OP_LDG ready for issue to MEM 
[1;37m move_out_to warp=1 (empty=0)[0m 
[1;37m moving warp=1 [0m 
issued: 1
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=1 reg_id=2667710008 [0m 
[1;37m moving warp=1 [0m 
cu set 0 of port 0 of port 6 free=0
cu set 1 of port 0 of port 6 free=1
[1;37m move_out_to warp=2 (empty=0)[0m 
[1;37m moving warp=2 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 2, dynamic_warp_id 2, trace_pc = 21, pc=240, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 21, pc=240, ibuffer=[176, 216], 5 instructions)
Warp (warp_id 0, dynamic_warp_id 0) instruction buffer has valid instruction (OP_LDG, ibuffer idx=0 pc=176, op=LOAD_OP, empty=1)
Warp (warp_id 0, dynamic_warp_id 0) passes scoreboard
[0;33m issue warp 0 [0m 
warp=0 executed OP_LDG
warp=0 executed OP_LDG pc=176 instr in pipe=2
warp=0 executed pc=240 	(trace done=0 (21/23) functional done=0)
reserving 1 registers (3,0,0,0) for instr OP_LDG pc=176:
post issue register set:
ID_OC_MEM=[Some(OP_LDG[warp_id=0 pc=0176]),]
Warp (warp_id 0, dynamic_warp_id 0) issued 1 instructions
Warp (warp_id 0, dynamic_warp_id 0) instruction buffer has valid instruction (OP_STG, ibuffer idx=1 pc=216, op=STORE_OP, empty=1)
Warp (warp_id 0, dynamic_warp_id 0) passes scoreboard

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=00000000000000000000000000000000 	pc = 88==88
====> instruction at trace pc 14:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 152==152
====> instruction at trace pc 16:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 176==176
====> instruction at trace pc 20:	 OP_STG		 (STG.E) 		active=11111111111111111111111111111111 	pc = 216==216
====> instruction at trace pc 22:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 240==240
ibuffer fill for warp 2 at slot 0 with instruction OP_EXIT pc=240 trace pc=23


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[35])
	checking warp_id = 1 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 3 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 0 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[35])
	checking warp_id = 1 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 58 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 58 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 58 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 58 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 58 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 58 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 58 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 58 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 58 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 58 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 58 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 58 before 	OC_EX_MEM=[Some(OP_STG[warp_id=1 pc=0216]),]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 58 writeback: next_wb=NULL (arb=4)
has global Some(OP_LDG[warp_id=0 pc=0152])
serviced 3
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
memory cycle for instruction: Some(OP_LDG[warp_id=1 pc=0176])
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
cluster 0 icnt_inject_request_packet(GLOBAL_ACC_R@139823420539520) sub partition id=1 dest mem node=2
raw addr:			chip:0 	row:6816 	col:256 	bk:1 	burst:0 	sub_partition:1 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:6816 	col:256 	bk:1 	burst:0 	sub_partition:1 
INTERCONN PUSH GLOBAL_ACC_R@139823420539520: 8 bytes from device 0 to 2 (subnet 1)
fu[21] MEM  	cycle 58 after 	OC_EX_MEM=[Some(OP_STG[warp_id=1 pc=0216]),]
execute: OP_STG ready for issue to MEM 
[1;37m move_out_to warp=1 (empty=0)[0m 
[1;37m moving warp=1 [0m 
issued: 1
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=2 reg_id=2667710008 [0m 
[1;37m moving warp=2 [0m 
cu set 0 of port 0 of port 6 free=1
[1;37m move_out_to warp=0 (empty=0)[0m 
[1;37m moving warp=0 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 21, pc=240, ibuffer=[0, 216], 5 instructions)
Warp (warp_id 0, dynamic_warp_id 0) instruction buffer has valid instruction (OP_STG, ibuffer idx=1 pc=216, op=STORE_OP, empty=1)
Warp (warp_id 0, dynamic_warp_id 0) passes scoreboard
[0;33m issue warp 0 [0m 
warp=0 executed OP_STG
warp=0 executed OP_STG pc=216 instr in pipe=2
warp=0 executed pc=240 	(trace done=0 (21/23) functional done=0)
reserving 0 registers (0,0,0,0) for instr OP_STG pc=216:
post issue register set:
ID_OC_MEM=[Some(OP_STG[warp_id=0 pc=0216]),]
Warp (warp_id 0, dynamic_warp_id 0) issued 1 instructions

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[35])
	checking warp_id = 1 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 3 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 0 (last fetched=2, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[35])
	 fetching instr OP_EXIT[pc=240] for warp_id = 0
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026532080)
L1I->access(addr=4026532080) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 59 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 59 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
got new fetch GLOBAL_ACC_R@139823420539520 for mem sub partition 1 (2)
PUSH TO ROP: GLOBAL_ACC_R@139823420539520
memory sub partition cache cycle 59 rop queue [ GLOBAL_ACC_R@139823420539520,] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
POP FROM ROP: GLOBAL_ACC_R@139823420539520
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 59 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 59 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 59 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 59 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 59 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 59 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 59 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 59 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 59 before 	OC_EX_MEM=[Some(OP_LDG[warp_id=2 pc=0176]),]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 59 writeback: next_wb=OP_LDG [warp_id=0 pc=152] (arb=4)
load store unit: writeback: release register
Release register - warp:0, reg: 5
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
memory cycle for instruction: Some(OP_STG[warp_id=1 pc=0216])
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
cluster 0 icnt_inject_request_packet(GLOBAL_ACC_W@139823420540032) sub partition id=1 dest mem node=2
raw addr:			chip:0 	row:6816 	col:512 	bk:1 	burst:0 	sub_partition:1 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:6816 	col:512 	bk:1 	burst:0 	sub_partition:1 
INTERCONN PUSH GLOBAL_ACC_W@139823420540032: 136 bytes from device 0 to 2 (subnet 1)
fu[21] MEM  	cycle 59 after 	OC_EX_MEM=[Some(OP_LDG[warp_id=2 pc=0176]),]
execute: OP_LDG ready for issue to MEM 
[1;37m move_out_to warp=2 (empty=0)[0m 
[1;37m moving warp=2 [0m 
issued: 1
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=2 reg_id=2667710008 [0m 
[1;37m moving warp=2 [0m 
cu set 0 of port 0 of port 6 free=0
cu set 1 of port 0 of port 6 free=1
[1;37m move_out_to warp=0 (empty=0)[0m 
[1;37m moving warp=0 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 0, dynamic_warp_id 0, trace_pc = 21, pc=240, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
Warp (warp_id 1, dynamic_warp_id 1) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=240, op=EXIT_OPS, empty=1)
Warp (warp_id 1, dynamic_warp_id 1) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 1 [0m 
warp=1 executed OP_EXIT
warp=1 executed OP_EXIT pc=240 instr in pipe=1
warp=1 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=240:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=1 pc=0240]),None,None,None,]
Warp (warp_id 1, dynamic_warp_id 1) issued 1 instructions

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=00000000000000000000000000000000 	pc = 88==88
====> instruction at trace pc 14:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 152==152
====> instruction at trace pc 16:	 OP_LDG		 (LDG.E.CG) 		active=11111111111111111111111111111111 	pc = 176==176
====> instruction at trace pc 20:	 OP_STG		 (STG.E) 		active=11111111111111111111111111111111 	pc = 216==216
====> instruction at trace pc 22:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111111111 	pc = 240==240
ibuffer fill for warp 0 at slot 0 with instruction OP_EXIT pc=240 trace pc=23


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 60 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 60 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
got new fetch GLOBAL_ACC_W@139823420540032 for mem sub partition 1 (2)
PUSH TO ROP: GLOBAL_ACC_W@139823420540032
memory sub partition cache cycle 60 rop queue [ GLOBAL_ACC_W@139823420540032,] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 0
data_cache::access(139823420539520, write = 0, size = 128, block = 139823420539520, GLOBAL_ACC_R)
l2 cache::baseline_cache::send_read_request(addr=139823420539520, block=139823420539520, mshr_addr=139823420539520, mshr_hit=0, mshr_full=0, miss_queue_full=0)
probing L2 cache address=139823420539520, status=MISS
POP FROM ROP: GLOBAL_ACC_W@139823420540032
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 60 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 60 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 60 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 60 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 60 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 60 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 60 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 60 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 60 before 	OC_EX_MEM=[Some(OP_STG[warp_id=2 pc=0216]),]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 60 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
memory cycle for instruction: Some(OP_LDG[warp_id=2 pc=0176])
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
cluster 0 icnt_inject_request_packet(GLOBAL_ACC_R@139823420539648) sub partition id=0 dest mem node=1
raw addr:			chip:0 	row:6816 	col:384 	bk:0 	burst:0 	sub_partition:0 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:6816 	col:384 	bk:0 	burst:0 	sub_partition:0 
INTERCONN PUSH GLOBAL_ACC_R@139823420539648: 8 bytes from device 0 to 1 (subnet 1)
fu[21] MEM  	cycle 60 after 	OC_EX_MEM=[Some(OP_STG[warp_id=2 pc=0216]),]
execute: OP_STG ready for issue to MEM 
[1;37m move_out_to warp=2 (empty=0)[0m 
[1;37m moving warp=2 [0m 
issued: 1
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=0 reg_id=2667710008 [0m 
[1;37m moving warp=0 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=1 (empty=0)[0m 
[1;37m moving warp=1 [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
Warp (warp_id 0, dynamic_warp_id 0) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=240, op=EXIT_OPS, empty=1)
Warp (warp_id 0, dynamic_warp_id 0) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 0 [0m 
warp=0 executed OP_EXIT
warp=0 executed OP_EXIT pc=240 instr in pipe=3
warp=0 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=240:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=0 pc=0240]),None,None,None,]
Warp (warp_id 0, dynamic_warp_id 0) issued 1 instructions

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 61 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
got new fetch GLOBAL_ACC_R@139823420539648 for mem sub partition 0 (1)
PUSH TO ROP: GLOBAL_ACC_R@139823420539648
memory sub partition cache cycle 61 rop queue [ GLOBAL_ACC_R@139823420539648,] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
POP FROM ROP: GLOBAL_ACC_R@139823420539648
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 61 rop queue [ ] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 1
l2 cache::baseline_cache::memport::push(139823420539520)
data_cache::access(139823420540032, write = 1, size = 128, block = 139823420540032, GLOBAL_ACC_W)
 [0;31m  handling write miss for address 139823420540032 [0m 
data_cache::send_write_request(...)
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
l2 cache::baseline_cache::send_read_request(addr=139823420540032, block=139823420540032, mshr_addr=139823420540032, mshr_hit=0, mshr_full=0, miss_queue_full=0)
evicted block info: block addr=0 modified line size=0
probing L2 cache address=139823420540032, status=MISS
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 61 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 61 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 61 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 61 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 61 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 61 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 61 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 61 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 61 before 	OC_EX_MEM=[Some(OP_LDG[warp_id=0 pc=0176]),]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 61 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
memory cycle for instruction: Some(OP_STG[warp_id=2 pc=0216])
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
cluster 0 icnt_inject_request_packet(GLOBAL_ACC_W@139823420540160) sub partition id=0 dest mem node=1
raw addr:			chip:0 	row:6816 	col:640 	bk:0 	burst:0 	sub_partition:0 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:6816 	col:640 	bk:0 	burst:0 	sub_partition:0 
INTERCONN PUSH GLOBAL_ACC_W@139823420540160: 136 bytes from device 0 to 1 (subnet 1)
fu[21] MEM  	cycle 61 after 	OC_EX_MEM=[Some(OP_LDG[warp_id=0 pc=0176]),]
execute: OP_LDG ready for issue to MEM 
[1;37m move_out_to warp=0 (empty=0)[0m 
[1;37m moving warp=0 [0m 
issued: 1
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=1 reg_id=2667710008 [0m 
[1;37m moving warp=1 [0m 
[1;37m move_in_sub_core warp=0 reg_id=2667710008 [0m 
[1;37m moving warp=0 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=0 (empty=0)[0m 
[1;37m moving warp=0 [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier
Warp (warp_id 2, dynamic_warp_id 2) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=240, op=EXIT_OPS, empty=1)
Warp (warp_id 2, dynamic_warp_id 2) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 2 [0m 
warp=2 executed OP_EXIT
warp=2 executed OP_EXIT pc=240 instr in pipe=1
warp=2 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=240:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=2 pc=0240]),None,None,None,]
Warp (warp_id 2, dynamic_warp_id 2) issued 1 instructions

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 62 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 1: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
got new fetch GLOBAL_ACC_W@139823420540160 for mem sub partition 0 (1)
PUSH TO ROP: GLOBAL_ACC_W@139823420540160
memory sub partition cache cycle 62 rop queue [ GLOBAL_ACC_W@139823420540160,] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 0
data_cache::access(139823420539648, write = 0, size = 128, block = 139823420539648, GLOBAL_ACC_R)
l2 cache::baseline_cache::send_read_request(addr=139823420539648, block=139823420539648, mshr_addr=139823420539648, mshr_hit=0, mshr_full=0, miss_queue_full=0)
probing L2 cache address=139823420539648, status=MISS
POP FROM ROP: GLOBAL_ACC_W@139823420540160
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 62 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 2
l2 cache::baseline_cache::memport::push(139823420540032)
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 62 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=1 pc=0240]),None,None,None,]
fu[0] SP  	cycle 62 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=1 pc=0240]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=1 (empty=0)[0m 
[1;37m moving warp=1 [0m 
issued: 1
fu[1] SP  	cycle 62 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 62 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 62 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 62 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 62 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 62 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 62 before 	OC_EX_MEM=[Some(OP_STG[warp_id=0 pc=0216]),]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 62 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
memory cycle for instruction: Some(OP_LDG[warp_id=0 pc=0176])
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
cluster 0 icnt_inject_request_packet(GLOBAL_ACC_R@139823420539392) sub partition id=0 dest mem node=1
raw addr:			chip:0 	row:6816 	col:256 	bk:0 	burst:0 	sub_partition:0 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:6816 	col:256 	bk:0 	burst:0 	sub_partition:0 
INTERCONN PUSH GLOBAL_ACC_R@139823420539392: 8 bytes from device 0 to 1 (subnet 1)
fu[21] MEM  	cycle 62 after 	OC_EX_MEM=[Some(OP_STG[warp_id=0 pc=0216]),]
execute: OP_STG ready for issue to MEM 
[1;37m move_out_to warp=0 (empty=0)[0m 
[1;37m moving warp=0 [0m 
issued: 1
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=0 reg_id=2667710008 [0m 
[1;37m moving warp=0 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=2 (empty=0)[0m 
[1;37m moving warp=2 [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 21, pc=240, ibuffer=[176, 216], 5 instructions)
Warp (warp_id 3, dynamic_warp_id 3) instruction buffer has valid instruction (OP_LDG, ibuffer idx=0 pc=176, op=LOAD_OP, empty=1)
Warp (warp_id 3, dynamic_warp_id 3) passes scoreboard
[0;33m issue warp 3 [0m 
warp=3 executed OP_LDG
warp=3 executed OP_LDG pc=176 instr in pipe=2
warp=3 executed pc=240 	(trace done=0 (21/23) functional done=0)
reserving 1 registers (3,0,0,0) for instr OP_LDG pc=176:
post issue register set:
ID_OC_MEM=[Some(OP_LDG[warp_id=3 pc=0176]),]
Warp (warp_id 3, dynamic_warp_id 3) issued 1 instructions
Warp (warp_id 3, dynamic_warp_id 3) instruction buffer has valid instruction (OP_STG, ibuffer idx=1 pc=216, op=STORE_OP, empty=1)
Warp (warp_id 3, dynamic_warp_id 3) passes scoreboard

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 63 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
got fetch return GLOBAL_ACC_R@139823420539520 from dram latency queue (write=0)
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
got new fetch GLOBAL_ACC_R@139823420539392 for mem sub partition 0 (1)
PUSH TO ROP: GLOBAL_ACC_R@139823420539392
memory sub partition cache cycle 63 rop queue [ GLOBAL_ACC_R@139823420539392,] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 1
l2 cache::baseline_cache::memport::push(139823420539648)
data_cache::access(139823420540160, write = 1, size = 128, block = 139823420540160, GLOBAL_ACC_W)
 [0;31m  handling write miss for address 139823420540160 [0m 
data_cache::send_write_request(...)
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
l2 cache::baseline_cache::send_read_request(addr=139823420540160, block=139823420540160, mshr_addr=139823420540160, mshr_hit=0, mshr_full=0, miss_queue_full=0)
evicted block info: block addr=0 modified line size=0
probing L2 cache address=139823420540160, status=MISS
POP FROM ROP: GLOBAL_ACC_R@139823420539392
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 63 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(139823420539520) (is sector=0)
mshr_table::mark_ready(139823420539520, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 1
l2 cache::baseline_cache::memport::push(139823420540032)
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 63 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=0 pc=0240]),None,None,None,]
[1;37m moving warp=1 [0m 
fu[0] SP  	cycle 63 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=0 pc=0240]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=0 (empty=0)[0m 
[1;37m moving warp=0 [0m 
issued: 1
fu[1] SP  	cycle 63 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 63 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 63 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 63 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 63 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 63 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 63 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 63 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
memory cycle for instruction: Some(OP_STG[warp_id=0 pc=0216])
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
cluster 0 icnt_inject_request_packet(GLOBAL_ACC_W@139823420539904) sub partition id=0 dest mem node=1
raw addr:			chip:0 	row:6816 	col:512 	bk:0 	burst:0 	sub_partition:0 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:6816 	col:512 	bk:0 	burst:0 	sub_partition:0 
INTERCONN PUSH GLOBAL_ACC_W@139823420539904: 136 bytes from device 0 to 1 (subnet 1)
fu[21] MEM  	cycle 63 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=2 reg_id=2667710008 [0m 
[1;37m moving warp=2 [0m 
cu set 0 of port 0 of port 6 free=1
[1;37m move_out_to warp=3 (empty=0)[0m 
[1;37m moving warp=3 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 21, pc=240, ibuffer=[0, 216], 5 instructions)
Warp (warp_id 3, dynamic_warp_id 3) instruction buffer has valid instruction (OP_STG, ibuffer idx=1 pc=216, op=STORE_OP, empty=1)
Warp (warp_id 3, dynamic_warp_id 3) passes scoreboard
[0;33m issue warp 3 [0m 
warp=3 executed OP_STG
warp=3 executed OP_STG pc=216 instr in pipe=2
warp=3 executed pc=240 	(trace done=0 (21/23) functional done=0)
reserving 0 registers (0,0,0,0) for instr OP_STG pc=216:
post issue register set:
ID_OC_MEM=[Some(OP_STG[warp_id=3 pc=0216]),]
Warp (warp_id 3, dynamic_warp_id 3) issued 1 instructions

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])


	checking warp_id = 1 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=0, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=0, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
	 fetching instr OP_EXIT[pc=240] for warp_id = 3
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
read_only_cache::read_only_cache::access(addr=4026532080)
L1I->access(addr=4026532080) -> status = HIT
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 64 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
got fetch return GLOBAL_ACC_W@139823420540032 from dram latency queue (write=1)
checking sub partition 0: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
got new fetch GLOBAL_ACC_W@139823420539904 for mem sub partition 0 (1)
PUSH TO ROP: GLOBAL_ACC_W@139823420539904
memory sub partition cache cycle 64 rop queue [ GLOBAL_ACC_W@139823420539904,] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 2
l2 cache::baseline_cache::memport::push(139823420540160)
data_cache::access(139823420539392, write = 0, size = 128, block = 139823420539392, GLOBAL_ACC_R)
l2 cache::baseline_cache::send_read_request(addr=139823420539392, block=139823420539392, mshr_addr=139823420539392, mshr_hit=0, mshr_full=0, miss_queue_full=0)
probing L2 cache address=139823420539392, status=MISS
POP FROM ROP: GLOBAL_ACC_W@139823420539904
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 64 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 64 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=2 pc=0240]),None,None,None,]
[1;37m move_in warp=1 [0m 
[1;37m moving warp=1 [0m 
[1;37m moving warp=0 [0m 
fu[0] SP  	cycle 64 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=2 pc=0240]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=2 (empty=0)[0m 
[1;37m moving warp=2 [0m 
issued: 1
fu[1] SP  	cycle 64 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 64 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 64 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 64 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 64 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 64 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 64 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 64 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 64 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
cu set 0 of port 0 of port 6 free=0
cu set 1 of port 0 of port 6 free=1
[1;37m move_out_to warp=3 (empty=0)[0m 
[1;37m moving warp=3 [0m 
gto_scheduler::scheduler_unit::cycle()
Testing (warp_id 3, dynamic_warp_id 3, trace_pc = 21, pc=240, ibuffer=[0, 0], 5 instructions)
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=1
====> instruction at trace pc 8:	 OP_EXIT		 (EXIT) 		active=11111111111111111111111111110000 	pc = 88==88
====> instruction at trace pc 14:	 OP_LDG		 (LDG.E.CG) 		active=00000000000000000000000000001111 	pc = 152==152
====> instruction at trace pc 16:	 OP_LDG		 (LDG.E.CG) 		active=00000000000000000000000000001111 	pc = 176==176
====> instruction at trace pc 20:	 OP_STG		 (STG.E) 		active=00000000000000000000000000001111 	pc = 216==216
====> instruction at trace pc 22:	 OP_EXIT		 (EXIT) 		active=00000000000000000000000000001111 	pc = 240==240
ibuffer fill for warp 3 at slot 0 with instruction OP_EXIT pc=240 trace pc=23


trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=0, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 65 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
2INTERCONN PUSH GLOBAL_ACC_R@139823420539520: 136 bytes from device 2 to 0 (subnet 0)
cycle for 1 drams
got fetch return GLOBAL_ACC_R@139823420539648 from dram latency queue (write=0)
checking sub partition 1: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 65 rop queue [ ] interconn to l2 queue 1
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(139823420539648) (is sector=0)
mshr_table::mark_ready(139823420539648, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 2
l2 cache::baseline_cache::memport::push(139823420540160)
data_cache::access(139823420539904, write = 1, size = 128, block = 139823420539904, GLOBAL_ACC_W)
 [0;31m  handling write miss for address 139823420539904 [0m 
data_cache::send_write_request(...)
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
l2 cache::baseline_cache::send_read_request(addr=139823420539904, block=139823420539904, mshr_addr=139823420539904, mshr_hit=0, mshr_full=0, miss_queue_full=0)
evicted block info: block addr=0 modified line size=0
probing L2 cache address=139823420539904, status=MISS
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 65 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=1 pc=0240]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=240) ready for writeback [0m 
Some(OP_EXIT[warp_id=1 pc=0240])[0;31m execute [0m 
fu[0] SP  	cycle 65 before 	OC_EX_SP=[None,None,None,None,]
[1;37m move_in warp=0 [0m 
[1;37m moving warp=0 [0m 
[1;37m moving warp=2 [0m 
fu[0] SP  	cycle 65 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 65 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 65 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 65 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 65 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 65 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 65 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 65 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 65 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 65 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=3 reg_id=2667710008 [0m 
[1;37m moving warp=3 [0m 
gto_scheduler::scheduler_unit::cycle()
Warp (warp_id 3, dynamic_warp_id 3) instruction buffer has valid instruction (OP_EXIT, ibuffer idx=0 pc=240, op=EXIT_OPS, empty=1)
Warp (warp_id 3, dynamic_warp_id 3) passes scoreboard
sp pipe avail =1 (4 units) int pipe avail =0 (0 units)
execute on INT=0 execute on SP=1
[0;33m issue warp 3 [0m 
warp=3 executed OP_EXIT
warp=3 executed OP_EXIT pc=240 instr in pipe=3
warp=3 completed
reserving 0 registers (0,0,0,0) for instr OP_EXIT pc=240:
post issue register set:
ID_OC_SP=[Some(OP_EXIT[warp_id=3 pc=0240]),None,None,None,]
Warp (warp_id 3, dynamic_warp_id 3) issued 1 instructions

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 66 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: GLOBAL_ACC_R@139823420539520 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
1INTERCONN PUSH GLOBAL_ACC_W@139823420540032: 8 bytes from device 2 to 0 (subnet 0)
cycle for 1 drams
got fetch return L2_WR_ALLOC_R@139823420540032 from dram latency queue (write=0)
checking sub partition 0: can issue=1 l2 to dram queue=2 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 66 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 3
l2 cache::baseline_cache::memport::push(139823420539392)
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 66 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=0 pc=0240]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=240) ready for writeback [0m 
Some(OP_EXIT[warp_id=0 pc=0240])[0;31m execute [0m 
fu[0] SP  	cycle 66 before 	OC_EX_SP=[None,None,None,None,]
[1;37m move_in warp=2 [0m 
[1;37m moving warp=2 [0m 
fu[0] SP  	cycle 66 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 66 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 66 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 66 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 66 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 66 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 66 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 66 before 	OC_EX_MEM=[Some(OP_LDG[warp_id=3 pc=0176]),]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 66 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 66 after 	OC_EX_MEM=[Some(OP_LDG[warp_id=3 pc=0176]),]
execute: OP_LDG ready for issue to MEM 
[1;37m move_out_to warp=3 (empty=0)[0m 
[1;37m moving warp=3 [0m 
issued: 1
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=3 reg_id=2667710008 [0m 
[1;37m moving warp=3 [0m 
cu set 0 of port 0 of port 0 free=1
[1;37m move_out_to warp=3 (empty=0)[0m 
[1;37m moving warp=3 [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=3, stores=0, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 67 ========== 

icnt_cycle response buffer size=1
accepted ldst unit fetch GLOBAL_ACC_R@139823420539520
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: GLOBAL_ACC_W@139823420540032 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
1INTERCONN PUSH GLOBAL_ACC_R@139823420539648: 136 bytes from device 1 to 0 (subnet 0)
checking sub partition[1]
0cycle for 1 drams
got fetch return GLOBAL_ACC_W@139823420540160 from dram latency queue (write=1)
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=2 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 67 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 2
l2 cache::baseline_cache::memport::push(139823420539904)
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 67 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(139823420540032) (is sector=0)
mshr_table::mark_ready(139823420540032, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=2 pc=0240]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=240) ready for writeback [0m 
Some(OP_EXIT[warp_id=2 pc=0240])[0;31m execute [0m 
fu[0] SP  	cycle 67 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 67 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 67 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 67 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 67 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 67 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 67 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 67 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 67 before 	OC_EX_MEM=[Some(OP_STG[warp_id=3 pc=0216]),]
[0;35m ldst_unit::cycle() (response fifo size=1) [0m 
load store unit: cycle 67 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
memory cycle for instruction: Some(OP_LDG[warp_id=3 pc=0176])
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
cluster 0 icnt_inject_request_packet(GLOBAL_ACC_R@139823420539776) sub partition id=1 dest mem node=2
raw addr:			chip:0 	row:6816 	col:384 	bk:1 	burst:0 	sub_partition:1 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:6816 	col:384 	bk:1 	burst:0 	sub_partition:1 
INTERCONN PUSH GLOBAL_ACC_R@139823420539776: 8 bytes from device 0 to 2 (subnet 1)
fu[21] MEM  	cycle 67 after 	OC_EX_MEM=[Some(OP_STG[warp_id=3 pc=0216]),]
execute: OP_STG ready for issue to MEM 
[1;37m move_out_to warp=3 (empty=0)[0m 
[1;37m moving warp=3 [0m 
issued: 1
[0;32m operand collector::step() [0m 
[1;37m move_in_sub_core warp=3 reg_id=2667710008 [0m 
[1;37m moving warp=3 [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=2, stores=0, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 68 ========== 

icnt_cycle response buffer size=1
accepted ldst unit fetch GLOBAL_ACC_W@139823420540032
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: GLOBAL_ACC_R@139823420539648 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
1INTERCONN PUSH GLOBAL_ACC_W@139823420540160: 8 bytes from device 1 to 0 (subnet 0)
checking sub partition[1]
0cycle for 1 drams
got fetch return L2_WR_ALLOC_R@139823420540160 from dram latency queue (write=0)
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=2 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 68 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 1
l2 cache::baseline_cache::memport::push(139823420539904)
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
got new fetch GLOBAL_ACC_R@139823420539776 for mem sub partition 1 (2)
PUSH TO ROP: GLOBAL_ACC_R@139823420539776
memory sub partition cache cycle 68 rop queue [ GLOBAL_ACC_R@139823420539776,] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
POP FROM ROP: GLOBAL_ACC_R@139823420539776
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 68 before 	OC_EX_SP=[Some(OP_EXIT[warp_id=3 pc=0240]),None,None,None,]
fu[0] SP  	cycle 68 after 	OC_EX_SP=[Some(OP_EXIT[warp_id=3 pc=0240]),None,None,None,]
execute: OP_EXIT ready for issue to SP 
[1;37m move_out_to warp=3 (empty=0)[0m 
[1;37m moving warp=3 [0m 
issued: 1
fu[1] SP  	cycle 68 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 68 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 68 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 68 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 68 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 68 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 68 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=1) [0m 
load store unit: cycle 68 writeback: next_wb=NULL (arb=4)
has global Some(OP_LDG[warp_id=1 pc=0176])
serviced 3
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
memory cycle for instruction: Some(OP_STG[warp_id=3 pc=0216])
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
cluster 0 icnt_inject_request_packet(GLOBAL_ACC_W@139823420540288) sub partition id=1 dest mem node=2
raw addr:			chip:0 	row:6816 	col:640 	bk:1 	burst:0 	sub_partition:1 
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
fresh raw addr:			chip:0 	row:6816 	col:640 	bk:1 	burst:0 	sub_partition:1 
INTERCONN PUSH GLOBAL_ACC_W@139823420540288: 40 bytes from device 0 to 2 (subnet 1)
fu[21] MEM  	cycle 68 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 69 ========== 

icnt_cycle response buffer size=1
accepted ldst unit fetch GLOBAL_ACC_R@139823420539648
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: GLOBAL_ACC_W@139823420540160 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
got fetch return GLOBAL_ACC_R@139823420539392 from dram latency queue (write=0)
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=2 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 69 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(139823420540160) (is sector=0)
mshr_table::mark_ready(139823420540160, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
got new fetch GLOBAL_ACC_W@139823420540288 for mem sub partition 1 (2)
PUSH TO ROP: GLOBAL_ACC_W@139823420540288
memory sub partition cache cycle 69 rop queue [ GLOBAL_ACC_W@139823420540288,] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 0
data_cache::access(139823420539776, write = 0, size = 32, block = 139823420539776, GLOBAL_ACC_R)
l2 cache::baseline_cache::send_read_request(addr=139823420539776, block=139823420539776, mshr_addr=139823420539776, mshr_hit=0, mshr_full=0, miss_queue_full=0)
probing L2 cache address=139823420539776, status=MISS
POP FROM ROP: GLOBAL_ACC_W@139823420540288
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 69 before 	OC_EX_SP=[None,None,None,None,]
[1;37m moving warp=3 [0m 
fu[0] SP  	cycle 69 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 69 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 69 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 69 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 69 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 69 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 69 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 69 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=1) [0m 
load store unit: cycle 69 writeback: next_wb=OP_LDG [warp_id=1 pc=176] (arb=4)
load store unit: writeback: release register
Release register - warp:1, reg: 3
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 69 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as ibuffer_empty
	 => Warp (warp_id 1, dynamic_warp_id 1) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 1 (last fetched=3, instruction count=5, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 1 did complete
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 70 ========== 

icnt_cycle response buffer size=1
accepted ldst unit fetch GLOBAL_ACC_W@139823420540160
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
got fetch return GLOBAL_ACC_W@139823420539904 from dram latency queue (write=1)
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 0: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 70 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 70 rop queue [ ] interconn to l2 queue 1
l2 cache::baseline_cache::cycle() miss_queue_size = 1
l2 cache::baseline_cache::memport::push(139823420539776)
data_cache::access(139823420540288, write = 1, size = 32, block = 139823420540288, GLOBAL_ACC_W)
 [0;31m  handling write miss for address 139823420540288 [0m 
data_cache::send_write_request(...)
addrdec_option = dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS
run_test = 0
gpgpu_mem_address_mask = 1
memory_partition_indexing = 0
l2 cache::baseline_cache::send_read_request(addr=139823420540288, block=139823420540288, mshr_addr=139823420540288, mshr_hit=0, mshr_full=0, miss_queue_full=0)
evicted block info: block addr=0 modified line size=0
probing L2 cache address=139823420540288, status=MISS
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 70 before 	OC_EX_SP=[None,None,None,None,]
[1;37m move_in warp=3 [0m 
[1;37m moving warp=3 [0m 
fu[0] SP  	cycle 70 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 70 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 70 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 70 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 70 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 70 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 70 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 70 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=1) [0m 
load store unit: cycle 70 writeback: next_wb=NULL (arb=4)
has global Some(OP_LDG[warp_id=2 pc=0176])
serviced 3
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 70 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=1, stores=1, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 71 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
got fetch return L2_WR_ALLOC_R@139823420539904 from dram latency queue (write=0)
checking sub partition 1: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 71 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 71 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 2
l2 cache::baseline_cache::memport::push(139823420540288)
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[Some(OP_EXIT[warp_id=3 pc=0240]),None,None,None,None,None,]
[0;36m instruction OP_EXIT (pc=240) ready for writeback [0m 
Some(OP_EXIT[warp_id=3 pc=0240])[0;31m execute [0m 
fu[0] SP  	cycle 71 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 71 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 71 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 71 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 71 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 71 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 71 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 71 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 71 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 71 writeback: next_wb=OP_LDG [warp_id=2 pc=176] (arb=4)
load store unit: writeback: release register
Release register - warp:2, reg: 3
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 71 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as ibuffer_empty
	 => Warp (warp_id 2, dynamic_warp_id 2) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 2 (last fetched=3, instruction count=5, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 2 did complete
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 72 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
got fetch return GLOBAL_ACC_R@139823420539776 from dram latency queue (write=0)
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 72 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 72 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(139823420539776) (is sector=0)
mshr_table::mark_ready(139823420539776, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 1
l2 cache::baseline_cache::memport::push(139823420540288)
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 72 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 72 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 72 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 72 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 72 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 72 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 72 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 72 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 72 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 72 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 72 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 73 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
got fetch return GLOBAL_ACC_W@139823420540288 from dram latency queue (write=1)
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=1 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 73 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(139823420539392) (is sector=0)
mshr_table::mark_ready(139823420539392, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 73 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 73 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 73 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 73 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 73 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 73 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 73 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 73 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 73 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 73 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 73 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 73 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 74 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
2INTERCONN PUSH GLOBAL_ACC_R@139823420539776: 40 bytes from device 2 to 0 (subnet 0)
cycle for 1 drams
got fetch return L2_WR_ALLOC_R@139823420540288 from dram latency queue (write=0)
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 74 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 74 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 74 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 74 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 74 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 74 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 74 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 74 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 74 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 74 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 74 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 74 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 74 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 75 ========== 

icnt_cycle response buffer size=0
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: GLOBAL_ACC_R@139823420539776 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
2INTERCONN PUSH GLOBAL_ACC_R@139823420539392: 136 bytes from device 1 to 0 (subnet 0)
checking sub partition[1]
1INTERCONN PUSH GLOBAL_ACC_W@139823420540288: 8 bytes from device 2 to 0 (subnet 0)
cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 75 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 75 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 75 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 75 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 75 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 75 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 75 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 75 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 75 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 75 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 75 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=0) [0m 
load store unit: cycle 75 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 75 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 76 ========== 

icnt_cycle response buffer size=1
accepted ldst unit fetch GLOBAL_ACC_R@139823420539776
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: GLOBAL_ACC_R@139823420539392 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
1INTERCONN PUSH GLOBAL_ACC_W@139823420539904: 8 bytes from device 1 to 0 (subnet 0)
checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 76 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 76 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(139823420540288) (is sector=0)
mshr_table::mark_ready(139823420540288, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 76 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 76 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 76 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 76 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 76 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 76 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 76 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 76 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 76 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=1) [0m 
load store unit: cycle 76 writeback: next_wb=NULL (arb=4)
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 76 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 77 ========== 

icnt_cycle response buffer size=1
accepted ldst unit fetch GLOBAL_ACC_R@139823420539392
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: GLOBAL_ACC_W@139823420540288 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 77 rop queue [ ] interconn to l2 queue 0
HAVE DRAM TO L2 
l2 cache::baseline_cache::fill(139823420539904) (is sector=0)
mshr_table::mark_ready(139823420539904, 0)
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 77 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 77 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 77 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 77 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 77 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 77 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 77 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 77 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 77 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 77 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=1) [0m 
load store unit: cycle 77 writeback: next_wb=NULL (arb=4)
has global Some(OP_LDG[warp_id=3 pc=0176])
serviced 3
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 77 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 78 ========== 

icnt_cycle response buffer size=1
accepted ldst unit fetch GLOBAL_ACC_W@139823420540288
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
 [0;36m cluster::icnt_cycle() got fetch from interconn: GLOBAL_ACC_W@139823420539904 [0m 
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 78 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 78 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 78 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 78 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 78 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 78 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 78 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 78 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 78 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 78 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 78 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=1) [0m 
load store unit: cycle 78 writeback: next_wb=OP_LDG [warp_id=3 pc=176] (arb=4)
load store unit: writeback: release register
Release register - warp:3, reg: 3
has global Some(OP_LDG[warp_id=0 pc=0176])
serviced 3
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 78 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as ibuffer_empty
	 => Warp (warp_id 3, dynamic_warp_id 3) fails as waiting for barrier
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=0, functional_done=1, instr in pipe=0, stores=1, done_exit=0, has pending writes=[3])
	checking warp_id = 3 (last fetched=3, instruction count=5, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 3 did complete
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
=============== cycle 79 ========== 

icnt_cycle response buffer size=1
accepted ldst unit fetch GLOBAL_ACC_W@139823420539904
INTERCONN POP FROM 0 (device=0, id=0, subnet=0, turn=0)
pop from 2 memory sub partitions
checking sub partition[0]
0checking sub partition[1]
0cycle for 1 drams
checking sub partition 0: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
checking sub partition 1: can issue=1 l2 to dram queue=0 dram latency queue=[ ]
moving mem requests from interconn to 2 mem partitions
INTERCONN POP FROM 1 (device=1, id=1, subnet=1, turn=0)
memory sub partition cache cycle 79 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
INTERCONN POP FROM 2 (device=2, id=2, subnet=1, turn=0)
memory sub partition cache cycle 79 rop queue [ ] interconn to l2 queue 0
l2 cache::baseline_cache::cycle() miss_queue_size = 0
core cycle for 1 clusters
[0;36m writeback [0m 
EX_WB=[None,None,None,None,None,None,]
[0;31m execute [0m 
fu[0] SP  	cycle 79 before 	OC_EX_SP=[None,None,None,None,]
fu[0] SP  	cycle 79 after 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 79 before 	OC_EX_SP=[None,None,None,None,]
fu[1] SP  	cycle 79 after 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 79 before 	OC_EX_SP=[None,None,None,None,]
fu[2] SP  	cycle 79 after 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 79 before 	OC_EX_SP=[None,None,None,None,]
fu[3] SP  	cycle 79 after 	OC_EX_SP=[None,None,None,None,]
fu[21] MEM  	cycle 79 before 	OC_EX_MEM=[None,]
[0;35m ldst_unit::cycle() (response fifo size=1) [0m 
load store unit: cycle 79 writeback: next_wb=OP_LDG [warp_id=0 pc=176] (arb=4)
load store unit: writeback: release register
Release register - warp:0, reg: 3
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
l1_cache::baseline_cache::cycle() miss_queue_size = 0
fu[21] MEM  	cycle 79 after 	OC_EX_MEM=[None,]
[0;32m operand collector::step() [0m 
gto_scheduler::scheduler_unit::cycle()
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as ibuffer_empty
	 => Warp (warp_id 0, dynamic_warp_id 0) fails as waiting for barrier

trace_shader_core_ctx::decode() valid=0

trace_shader_core_ctx::fetch() valid=0 access_ready=0
	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])


	checking warp_id = 0 (last fetched=3, instruction count=5, hardware_done=1, functional_done=1, instr in pipe=0, stores=0, done_exit=0, has pending writes=[])
	checking if warp_id = 0 did complete
read_only_cache::baseline_cache::cycle() miss_queue_size = 0
issueing block to core
kernel_name = _Z6vecAddIfEvPT_S1_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 80
gpu_sim_insn = 1324
gpu_ipc =      16.5500
gpu_tot_sim_cycle = 80
gpu_tot_sim_insn = 1324
gpu_tot_ipc =      16.5500
gpu_tot_issued_cta = 1
gpu_occupancy = 30.6691% 
gpu_tot_occupancy = 30.6691% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1750
partiton_level_parallism_total  =       0.1750
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       8.9992 GB/Sec
L2_BW_total  =       8.9992 GB/Sec
gpu_total_sim_rate=1324

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 40
	L1I_total_cache_misses = 13
	L1I_total_cache_miss_rate = 0.3250
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 27
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 11
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 40

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6, 6, 6, 6, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 
gpgpu_n_tot_thrd_icount = 1536
gpgpu_n_tot_w_icount = 48
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8
gpgpu_n_mem_write_global = 4
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 200
gpgpu_n_store_insn = 100
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3	W0_Idle:35	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:4	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1	W29:0	W30:0	W31:0	W32:40
single_issue_nums: WS0:40	
dual_issue_nums: WS0:4	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 64 {8:8,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 448 {40:1,136:3,}
traffic_breakdown_coretomem[INST_ACC_R] = 16 {8:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 896 {40:2,136:6,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 32 {8:4,}
traffic_breakdown_memtocore[INST_ACC_R] = 272 {136:2,}
maxmflatency = 16 
max_icnt2mem_latency = 1 
maxmrqlatency = 0 
max_icnt2sh_latency = 3 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 56
min_bank_accesses = 0!
chip skew: 56/56 = 1.00
number of total write accesses:
dram[0]:         8         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 13
min_bank_accesses = 0!
chip skew: 13/13 = 1.00
average mf latency per bank:
dram[0]:          1         1    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:         16        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = -nan 
total_CMD = 0 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 0 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 0 
n_nop = 0 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  -nan 
CoL_Bus_Util = -nan 
Either_Row_CoL_Bus_Util = -nan 
Issued_on_Two_Bus_Simul_Util = -nan 
issued_two_Eff = -nan 
queue_avg = -nan 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7, Miss = 7, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14
L2_total_cache_misses = 14
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.344

icnt_total_pkts_mem_to_simt=48
icnt_total_pkts_simt_to_mem=27
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 1 sec (1 sec)
gpgpu_simulation_rate = 1324 (inst/sec)
gpgpu_simulation_rate = 80 (cycle/sec)
gpgpu_silicon_slowdown = 20087500x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
