Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Thu Jun 30 09:54:57 2016
| Host         : TELOPSX running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/FIR-00251-Output/Reports/fir_0251_Output_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_251_output_top
| Device       : xc7k70t
| Design State : Routed
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                              Instance                             |                                       Module                                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| fir_251_output_top                                                |                                                                             (top) |      33661 |      29972 |    2432 | 1257 | 49593 |     98 |     15 |           18 |
|   (fir_251_output_top)                                            |                                                                             (top) |         17 |         17 |       0 |    0 |    15 |      0 |      0 |            2 |
|   CLINK                                                           |                                                        Clink_intf__parameterized0 |       1024 |        956 |      68 |    0 |  1729 |      3 |      0 |            0 |
|     (CLINK)                                                       |                                                        Clink_intf__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     CH0                                                           |                                                         CH0_CLINK__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U0                                                          |                                            CH0_CLINK_selectio_wiz__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     CH1                                                           |                                                         CH1_CLINK__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U0                                                          |                                            CH1_CLINK_selectio_wiz__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     CH2                                                           |                                                         CH2_CLINK__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       U0                                                          |                                            CH2_CLINK_selectio_wiz__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|     CTRL                                                          |                                                                        CLINK_CTRL |         80 |         80 |       0 |    0 |   212 |      0 |      0 |            0 |
|       (CTRL)                                                      |                                                                        CLINK_CTRL |         64 |         64 |       0 |    0 |   196 |      0 |      0 |            0 |
|       U0A                                                         |                                                                    sync_resetn_75 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U0B                                                         |                                                    double_sync__parameterized0_76 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U0C                                                         |                                                    double_sync__parameterized0_77 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U0D                                                         |                                                    double_sync__parameterized0_78 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U0E                                                         |                                                    double_sync__parameterized0_79 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U0F                                                         |                                                    double_sync__parameterized0_80 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       stretch_freset                                              |                                                        gh_stretch__parameterized0 |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|     LINE_BUFFER                                                   |                                                                     CL_LineBuffer |        485 |        417 |      68 |    0 |   916 |      3 |      0 |            0 |
|       (LINE_BUFFER)                                               |                                                                     CL_LineBuffer |         16 |         16 |       0 |    0 |     0 |      0 |      0 |            0 |
|       LineFrame                                                   |                                                                       LineFraming |        134 |        134 |       0 |    0 |   224 |      0 |      0 |            0 |
|         (LineFrame)                                               |                                                                       LineFraming |         92 |         92 |       0 |    0 |   158 |      0 |      0 |            0 |
|         double_sync_height                                        |                                             double_sync_vector__parameterized2_72 |         21 |         21 |       0 |    0 |    32 |      0 |      0 |            0 |
|         double_sync_width                                         |                                             double_sync_vector__parameterized2_71 |         18 |         18 |       0 |    0 |    32 |      0 |      0 |            0 |
|         sreset_0                                                  |                                                                    sync_resetn_73 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U1                                                          |                                                               axis32_pixel_cnt__1 |        119 |        119 |       0 |    0 |    99 |      0 |      0 |            0 |
|         (U1)                                                      |                                                               axis32_pixel_cnt__1 |        118 |        118 |       0 |    0 |    97 |      0 |      0 |            0 |
|         reset                                                     |                                                                    sync_resetn_89 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                                          |                                                                     axis_32_to_64 |          5 |          5 |       0 |    0 |    92 |      0 |      0 |            0 |
|         (U2)                                                      |                                                                     axis_32_to_64 |          0 |          0 |       0 |    0 |    90 |      0 |      0 |            0 |
|         the_sync_RESET                                            |                                                                     sync_reset_74 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U5                                                          |                                              t_axi4_stream64_fifo__parameterized0 |        106 |        106 |       0 |    0 |   210 |      3 |      0 |            0 |
|         (U5)                                                      |                                              t_axi4_stream64_fifo__parameterized0 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         sgen_d1024_packet.t_axi4_stream64_sfifo_d1024_packet_inst |                                                t_axi4_stream64_sfifo_d1024_packet |        105 |        105 |       0 |    0 |   209 |      3 |      0 |            0 |
|           U0                                                      |            t_axi4_stream64_sfifo_d1024_packetfifo_generator_v11_0__parameterized0 |        105 |        105 |       0 |    0 |   209 |      3 |      0 |            0 |
|       U6                                                          |                                                            axis64_asynch_clk_div2 |        105 |         37 |      68 |    0 |   291 |      0 |      0 |            0 |
|         (U6)                                                      |                                                            axis64_asynch_clk_div2 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|         axis_clock_converter_div2_inst                            |                                                         axis_clock_converter_div2 |        104 |         36 |      68 |    0 |   291 |      0 |      0 |            0 |
|           inst                                                    |           axis_clock_converter_div2axis_clock_converter_v1_1_axis_clock_converter |        104 |         36 |      68 |    0 |   291 |      0 |      0 |            0 |
|     PHY                                                           |                                                                         CLink_Phy |        385 |        385 |       0 |    0 |   560 |      0 |      0 |            0 |
|       (PHY)                                                       |                                                                         CLink_Phy |         84 |         84 |       0 |    0 |   341 |      0 |      0 |            0 |
|       inst_lane_adj                                               |                                                                     axis_lane_adj |        300 |        300 |       0 |    0 |   216 |      0 |      0 |            0 |
|         (inst_lane_adj)                                           |                                                                     axis_lane_adj |        300 |        300 |       0 |    0 |   215 |      0 |      0 |            0 |
|         inst_sync_reset                                           |                                                                     sync_reset_83 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|       sync_SOFTRESET                                              |                                                                     sync_reset_81 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|       sync_cfg_valid                                              |                                                    double_sync__parameterized0_82 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U6                                                            |                                                            Clink_output_pix_count |         74 |         74 |       0 |    0 |    41 |      0 |      0 |            0 |
|       (U6)                                                        |                                                            Clink_output_pix_count |         61 |         61 |       0 |    0 |    39 |      0 |      0 |            0 |
|       sync_reset_inst                                             |                                                                     sync_reset_88 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |            0 |
|   FAN                                                             |                                                         PWM_GEN_1__parameterized0 |         33 |         33 |       0 |    0 |    47 |      0 |      0 |            0 |
|     fan_ctrl_inst                                                 |                                                          PWM_CTRL__parameterized0 |         17 |         17 |       0 |    0 |    22 |      0 |      0 |            0 |
|     pwm0                                                          |                                                            gh_PWM__parameterized0 |         16 |         16 |       0 |    0 |    25 |      0 |      0 |            0 |
|   IMG_FB                                                          |                                                                       frameBuffer |       1879 |       1697 |       0 |  182 |  2083 |      2 |      1 |            0 |
|     CTRL                                                          |                                                                           FB_CTRL |         97 |         97 |       0 |    0 |   239 |      0 |      0 |            0 |
|       (CTRL)                                                      |                                                                           FB_CTRL |         87 |         87 |       0 |    0 |   219 |      0 |      0 |            0 |
|       U0B                                                         |                                                double_sync_vector__parameterized4 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |            0 |
|       U0C                                                         |                                             double_sync_vector__parameterized4_10 |          5 |          5 |       0 |    0 |    10 |      0 |      0 |            0 |
|     DM                                                            |                                                                 datamover_wrapper |       1462 |       1280 |       0 |  182 |  1423 |      1 |      1 |            0 |
|       (DM)                                                        |                                                                 datamover_wrapper |          6 |          6 |       0 |    0 |     0 |      0 |      0 |            0 |
|       fb_datamover                                                |                                                                  axi_fb_datamover |       1456 |       1274 |       0 |  182 |  1423 |      1 |      1 |            0 |
|         U0                                                        |                                     axi_fb_datamoveraxi_datamover__parameterized0 |       1456 |       1274 |       0 |  182 |  1423 |      1 |      1 |            0 |
|           (U0)                                                    |                                     axi_fb_datamoveraxi_datamover__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                       |                                      axi_fb_datamoveraxi_datamover_mm2s_full_wrap |        580 |        502 |       0 |   78 |   581 |      1 |      0 |            0 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                       |                                      axi_fb_datamoveraxi_datamover_s2mm_full_wrap |        876 |        772 |       0 |  104 |   842 |      0 |      1 |            0 |
|     FSM                                                           |                                                                            FB_FSM |        282 |        282 |       0 |    0 |   365 |      0 |      0 |            0 |
|       (FSM)                                                       |                                                                            FB_FSM |        111 |        111 |       0 |    0 |   141 |      0 |      0 |            0 |
|       dataout_waterlevel_sync                                     |                                                                     double_sync_7 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fb_baseaddr_sync                                            |                                              double_sync_vector__parameterized0_5 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|       fb_configvalid_sync                                         |                                                                       double_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fb_framesize_sync                                           |                                              double_sync_vector__parameterized0_4 |         43 |         43 |       0 |    0 |    62 |      0 |      0 |            0 |
|       fb_hdrsize_sync                                             |                                              double_sync_vector__parameterized0_9 |          0 |          0 |       0 |    0 |    44 |      0 |      0 |            0 |
|       fb_imgsize_sync                                             |                                              double_sync_vector__parameterized0_8 |          0 |          0 |       0 |    0 |    44 |      0 |      0 |            0 |
|       fbmode_sync                                                 |                                              double_sync_vector__parameterized6_6 |        128 |        128 |       0 |    0 |     6 |      0 |      0 |            0 |
|     U2                                                            |                                                             axis32_img_sof_output |          3 |          3 |       0 |    0 |     4 |      0 |      0 |            0 |
|       (U2)                                                        |                                                             axis32_img_sof_output |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U1                                                          |                                                                       sync_resetn |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|     dm_fifo_in                                                    |                                              t_axi4_stream32_fifo__parameterized0 |         36 |         36 |       0 |    0 |    52 |      1 |      0 |            0 |
|       sgen_d256.t_axi4_stream32_sfifo_d256_inst                   |                                                        t_axi4_stream32_sfifo_d256 |         36 |         36 |       0 |    0 |    52 |      1 |      0 |            0 |
|         U0                                                        |                    t_axi4_stream32_sfifo_d256fifo_generator_v11_0__parameterized0 |         36 |         36 |       0 |    0 |    52 |      1 |      0 |            0 |
|           inst_fifo_gen                                           |                              t_axi4_stream32_sfifo_d256fifo_generator_v11_0_synth |         36 |         36 |       0 |    0 |    52 |      1 |      0 |            0 |
|   MB                                                              |                                                                        bd_wrapper |      16890 |      14188 |    2140 |  562 | 24074 |     68 |      1 |            5 |
|     core_wrapper_i                                                |                                                                      core_wrapper |      16890 |      14188 |    2140 |  562 | 24074 |     68 |      1 |            5 |
|       (core_wrapper_i)                                            |                                                                      core_wrapper |        179 |        179 |       0 |    0 |     0 |      0 |      0 |            0 |
|       core_i                                                      |                                                                              core |      16723 |      14021 |    2140 |  562 | 24074 |     68 |      1 |            5 |
|         (core_i)                                                  |                                                                              core |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         FB_MEMORY                                                 |                                                         coreFB_MEMORY_imp_1RKWRQW |      11866 |       9403 |    2028 |  435 | 15421 |      4 |      1 |            0 |
|           axi_interconnect_0                                      |                                                     corecore_axi_interconnect_0_0 |       5279 |       3576 |    1492 |  211 |  9840 |      4 |      1 |            0 |
|           mig_7series_0                                           |                                                          corecore_mig_7series_0_0 |       6634 |       5874 |     536 |  224 |  5581 |      0 |      0 |            0 |
|         MCU                                                       |                                                                coreMCU_imp_QX0IMY |       2750 |       2551 |      96 |  103 |  6586 |     64 |      0 |            5 |
|           mdm_1                                                   |                                                                  corecore_mdm_1_0 |        104 |         92 |       0 |   12 |   139 |      0 |      0 |            0 |
|           microblaze_0                                            |                                                           corecore_microblaze_0_0 |       2136 |       1981 |      64 |   91 |  6229 |      0 |      0 |            5 |
|           microblaze_0_axi_intc                                   |                                                  corecore_microblaze_0_axi_intc_0 |        216 |        184 |      32 |    0 |   204 |      0 |      0 |            0 |
|           microblaze_0_local_memory                               |                                         coremicroblaze_0_local_memory_imp_1L598O6 |        295 |        295 |       0 |    0 |    14 |     64 |      0 |            0 |
|         axi_gpio_0                                                |                                                             corecore_axi_gpio_0_0 |         23 |         23 |       0 |    0 |    24 |      0 |      0 |            0 |
|           (axi_gpio_0)                                            |                                                             corecore_axi_gpio_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                                      |                                                      coreaxi_gpio__parameterized0 |         23 |         23 |       0 |    0 |    24 |      0 |      0 |            0 |
|         axi_quad_spi_0                                            |                                                         corecore_axi_quad_spi_0_0 |        388 |        371 |      16 |    1 |   583 |      0 |      0 |            0 |
|           (axi_quad_spi_0)                                        |                                                         corecore_axi_quad_spi_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                                      |                                                  coreaxi_quad_spi__parameterized0 |        388 |        371 |      16 |    1 |   583 |      0 |      0 |            0 |
|         axi_timer_0                                               |                                                            corecore_axi_timer_0_0 |        260 |        260 |       0 |    0 |   233 |      0 |      0 |            0 |
|           U0                                                      |                                                     coreaxi_timer__parameterized0 |        260 |        260 |       0 |    0 |   233 |      0 |      0 |            0 |
|         axi_uart_storage                                          |                                                       corecore_axi_uart_storage_0 |        332 |        321 |       0 |   11 |   303 |      0 |      0 |            0 |
|           U0                                                      |                                                 coreaxi_uart16550__parameterized0 |        332 |        321 |       0 |   11 |   303 |      0 |      0 |            0 |
|         clk_wiz_0                                                 |                                                              corecore_clk_wiz_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                                      |                                                      corecore_clk_wiz_0_0_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         clk_wiz_1                                                 |                                                              corecore_clk_wiz_1_1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U0                                                      |                                                      corecore_clk_wiz_1_1_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         fpga_comm_uart                                            |                                                         corecore_fpga_comm_uart_1 |        333 |        322 |       0 |   11 |   303 |      0 |      0 |            0 |
|           U0                                                      |                                              coreaxi_uart16550__parameterized0__1 |        333 |        322 |       0 |   11 |   303 |      0 |      0 |            0 |
|         gnd                                                       |                                                                    corecore_gnd_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         microblaze_0_axi_periph                                   |                                                corecore_microblaze_0_axi_periph_1 |        426 |        426 |       0 |    0 |   145 |      0 |      0 |            0 |
|           xbar                                                    |                                                                   corecore_xbar_1 |        426 |        426 |       0 |    0 |   145 |      0 |      0 |            0 |
|         microblaze_0_xlconcat                                     |                                                  corecore_microblaze_0_xlconcat_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         proc_sys_reset_1                                          |                                                       corecore_proc_sys_reset_1_0 |         17 |         16 |       0 |    1 |    38 |      0 |      0 |            0 |
|           U0                                                      |                                                coreproc_sys_reset__parameterized0 |         17 |         16 |       0 |    1 |    38 |      0 |      0 |            0 |
|         xadc_wiz_0                                                |                                                             corecore_xadc_wiz_0_0 |        338 |        338 |       0 |    0 |   438 |      0 |      0 |            0 |
|           U0                                                      |                                    corecore_xadc_wiz_0_0_axi_xadc__parameterized0 |        338 |        338 |       0 |    0 |   438 |      0 |      0 |            0 |
|   PLEORA                                                          |                                                                       pleora_intf |        187 |        187 |       0 |    0 |   343 |      0 |      0 |            0 |
|     U1                                                            |                                                    GIGE_CLINK_PHY__parameterized0 |         99 |         99 |       0 |    0 |   102 |      0 |      0 |            0 |
|       (U1)                                                        |                                                    GIGE_CLINK_PHY__parameterized0 |         94 |         94 |       0 |    0 |    98 |      0 |      0 |            0 |
|       U0                                                          |                                                    double_sync__parameterized0_86 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       sync_RESET_GIGE                                             |                                                                     sync_reset_85 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U2                                                            |                                                                    GIGE_SYNC_INTF |          0 |          0 |       0 |    0 |    38 |      0 |      0 |            0 |
|     U3                                                            |                                                                       PLEORA_CTRL |         38 |         38 |       0 |    0 |    94 |      0 |      0 |            0 |
|       (U3)                                                        |                                                                       PLEORA_CTRL |         37 |         37 |       0 |    0 |    92 |      0 |      0 |            0 |
|       U0B                                                         |                                             double_sync_vector__parameterized8_84 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U5                                                            |                                                           axis_32_to_16_lite_wrap |         24 |         24 |       0 |    0 |    62 |      0 |      0 |            0 |
|       axis32_16_lite                                              |                                                                axis_32_to_16_lite |         24 |         24 |       0 |    0 |    62 |      0 |      0 |            0 |
|         inst                                                      |                axis_32_to_16_liteaxis_dwidth_converter_v1_1_axis_dwidth_converter |         24 |         24 |       0 |    0 |    62 |      0 |      0 |            0 |
|           (inst)                                                  |                axis_32_to_16_liteaxis_dwidth_converter_v1_1_axis_dwidth_converter |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|           gen_downsizer_conversion.axisc_downsizer_0              |                      axis_32_to_16_liteaxis_dwidth_converter_v1_1_axisc_downsizer |         23 |         23 |       0 |    0 |    61 |      0 |      0 |            0 |
|     U6                                                            |                                                          axis16_clkdiv2_lite_wrap |         26 |         26 |       0 |    0 |    47 |      0 |      0 |            0 |
|       (U6)                                                        |                                                          axis16_clkdiv2_lite_wrap |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       axis_clk_div2                                               |                                                               axis16_clkdiv2_lite |         25 |         25 |       0 |    0 |    47 |      0 |      0 |            0 |
|         inst                                                      |                 axis16_clkdiv2_liteaxis_clock_converter_v1_1_axis_clock_converter |         25 |         25 |       0 |    0 |    47 |      0 |      0 |            0 |
|           gen_sync_ck_conv.axisc_sample_cycle_ratio_m             |             axis16_clkdiv2_liteaxis_clock_converter_v1_1_axisc_sample_cycle_ratio |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           gen_sync_ck_conv.axisc_sync_clock_converter_0           |           axis16_clkdiv2_liteaxis_clock_converter_v1_1_axisc_sync_clock_converter |         24 |         24 |       0 |    0 |    44 |      0 |      0 |            0 |
|   U1                                                              |                                                                    axis32_fanout2 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |            0 |
|     (U1)                                                          |                                                                    axis32_fanout2 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |            0 |
|     U1                                                            |                                                                 ip_axis32_fanout2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|       inst                                                        |                      ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|         broadcaster_core                                          |                                       ip_axis32_fanout2axis_broadcaster_v1_1_core |          5 |          5 |       0 |    0 |     2 |      0 |      0 |            0 |
|   U2                                                              |                                                                  axis32_pixel_cnt |        162 |        162 |       0 |    0 |    99 |      0 |      0 |            0 |
|     (U2)                                                          |                                                                  axis32_pixel_cnt |        127 |        127 |       0 |    0 |    97 |      0 |      0 |            0 |
|     reset                                                         |                                                                    sync_resetn_87 |         35 |         35 |       0 |    0 |     2 |      0 |      0 |            0 |
|   U2__0                                                           |                                                               axis32_pixel_cnt__2 |        111 |        111 |       0 |    0 |     0 |      0 |      0 |            0 |
|   U3                                                              |                                                                        sdi_output |      10724 |      10298 |      16 |  410 | 15328 |     25 |     13 |           11 |
|     (U3)                                                          |                                                                        sdi_output |         49 |         49 |       0 |    0 |     0 |      0 |      0 |            0 |
|     BF_sync                                                       |                                                                    Bad_Frame_Sync |         74 |         74 |       0 |    0 |    84 |      0 |      0 |            0 |
|       (BF_sync)                                                   |                                                                    Bad_Frame_Sync |         73 |         73 |       0 |    0 |    82 |      0 |      0 |            0 |
|       reset                                                       |                                                                    sync_resetn_69 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|     U1                                                            |                                                              video_scaler_wrapper |       1909 |       1861 |      16 |   32 |  3215 |      8 |      4 |            9 |
|       (U1)                                                        |                                                              video_scaler_wrapper |         84 |         84 |       0 |    0 |    66 |      0 |      0 |            0 |
|       U1                                                          |                                                                        v_scaler_0 |       1825 |       1777 |      16 |   32 |  3149 |      8 |      4 |            9 |
|         U0                                                        |                                                v_scaler_0v_scaler__parameterized0 |       1825 |       1777 |      16 |   32 |  3149 |      8 |      4 |            9 |
|           (U0)                                                    |                                                v_scaler_0v_scaler__parameterized0 |          0 |          0 |       0 |    0 |    34 |      0 |      0 |            0 |
|           obsf1aqaweiwd                                           |                                                     v_scaler_0obsaksamio5eqialceb |       1043 |        998 |      16 |   29 |  1650 |      8 |      4 |            9 |
|           obsi2pxgzhumx0nx01d                                     |                                                        v_scaler_0obsaksamio5asncl |        782 |        779 |       0 |    3 |  1465 |      0 |      0 |            0 |
|     U2                                                            |                                                                               AGC |        295 |        295 |       0 |    0 |  1207 |      1 |      0 |            0 |
|       U1                                                          |                                                                          AGC_Ctrl |        152 |        152 |       0 |    0 |   684 |      0 |      0 |            0 |
|         (U1)                                                      |                                                                          AGC_Ctrl |         14 |         14 |       0 |    0 |   118 |      0 |      0 |            0 |
|         U1B                                                       |                                                double_sync_vector__parameterized2 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |            0 |
|         U1C                                                       |                                             double_sync_vector__parameterized0_12 |         14 |         14 |       0 |    0 |    48 |      0 |      0 |            0 |
|         U1D                                                       |                                             double_sync_vector__parameterized0_14 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|         U1E                                                       |                                             double_sync_vector__parameterized2_15 |          0 |          0 |       0 |    0 |    20 |      0 |      0 |            0 |
|         U1F                                                       |                                             double_sync_vector__parameterized0_17 |         10 |         10 |       0 |    0 |    48 |      0 |      0 |            0 |
|         U1G                                                       |                                             double_sync_vector__parameterized0_19 |         10 |         10 |       0 |    0 |    48 |      0 |      0 |            0 |
|         U1H                                                       |                                             double_sync_vector__parameterized0_21 |         34 |         34 |       0 |    0 |    64 |      0 |      0 |            0 |
|         U1I                                                       |                                             double_sync_vector__parameterized0_22 |         14 |         14 |       0 |    0 |    48 |      0 |      0 |            0 |
|         U1J                                                       |                                            double_sync_vector__parameterized10_23 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|         U1K                                                       |                                            double_sync_vector__parameterized10_24 |         38 |         38 |       0 |    0 |    48 |      0 |      0 |            0 |
|         U2A                                                       |                                               double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|         U2B                                                       |                                            double_sync_vector__parameterized10_13 |          0 |          0 |       0 |    0 |    48 |      0 |      0 |            0 |
|         U2C                                                       |                                                double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U2D                                                       |                                             double_sync_vector__parameterized2_16 |          7 |          7 |       0 |    0 |    20 |      0 |      0 |            0 |
|         U2E                                                       |                                             double_sync_vector__parameterized8_18 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|         U2F                                                       |                                                    double_sync__parameterized0_20 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U2                                                          |                                                                        AGC_CUMSUM |         87 |         87 |       0 |    0 |   374 |      0 |      0 |            0 |
|         (U2)                                                      |                                                                        AGC_CUMSUM |         81 |         81 |       0 |    0 |   372 |      0 |      0 |            0 |
|         sreset_data_gen                                           |                                                                        sync_reset |          6 |          6 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U3                                                          |                                                                histogram_axis_tmi |         56 |         56 |       0 |    0 |   149 |      1 |      0 |            0 |
|         histogram_axis_tmi_struct                                 |                                                         histogram_axis_tmi_struct |         56 |         56 |       0 |    0 |   149 |      1 |      0 |            0 |
|           axis16_histogram                                        |                                                       axis16_histogram_ec93b64bc0 |         56 |         56 |       0 |    0 |   149 |      1 |      0 |            0 |
|     U20                                                           |                                                             sdi_datamover_wrapper |       1385 |       1277 |       0 |  108 |  1661 |      3 |      3 |            0 |
|       (U20)                                                       |                                                             sdi_datamover_wrapper |          7 |          7 |       0 |    0 |     0 |      0 |      0 |            0 |
|       fb_datamover                                                |                                                              axi_sdi_fb_datamover |       1378 |       1270 |       0 |  108 |  1661 |      3 |      3 |            0 |
|         U0                                                        |                                 axi_sdi_fb_datamoveraxi_datamover__parameterized0 |       1378 |       1270 |       0 |  108 |  1661 |      3 |      3 |            0 |
|           (U0)                                                    |                                 axi_sdi_fb_datamoveraxi_datamover__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                       |                                  axi_sdi_fb_datamoveraxi_datamover_mm2s_full_wrap |        508 |        468 |       0 |   40 |   655 |      2 |      1 |            0 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                       |                                  axi_sdi_fb_datamoveraxi_datamover_s2mm_full_wrap |        872 |        804 |       0 |   68 |  1006 |      1 |      2 |            0 |
|     U5                                                            |                                                                 gtx_reset_process |          6 |          4 |       0 |    2 |    16 |      0 |      0 |            0 |
|     cmap                                                          |                                                                      colormap_top |       1985 |       1781 |       0 |  204 |  4480 |      5 |      0 |            2 |
|       U1                                                          |                                                                     color_map_mem |         33 |         33 |       0 |    0 |    46 |      5 |      0 |            0 |
|         U2                                                        |                                                                  native_to_axis32 |          1 |          1 |       0 |    0 |    22 |      0 |      0 |            0 |
|           (U2)                                                    |                                                                  native_to_axis32 |          1 |          1 |       0 |    0 |    21 |      0 |      0 |            0 |
|           U1                                                      |                                                                     sync_reset_61 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         U5                                                        |                                                                 colormap_mem_wrap |         32 |         32 |       0 |    0 |    24 |      5 |      0 |            0 |
|           (U5)                                                    |                                                                 colormap_mem_wrap |          0 |          0 |       0 |    0 |    17 |      0 |      0 |            0 |
|           U1A                                                     |                                                                     sync_reset_62 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           colormap                                                |                                                                     blk_mem_gen_0 |         32 |         32 |       0 |    0 |     6 |      5 |      0 |            0 |
|       U2                                                          |                                                                          X_to_Add |       1952 |       1748 |       0 |  204 |  4434 |      0 |      0 |            2 |
|         U1                                                        |                                                                   axis_fp32tofi16 |        155 |        148 |       0 |    7 |   332 |      0 |      0 |            0 |
|           U1                                                      |                                                                ip_axis_fp32tofi16 |        155 |        148 |       0 |    7 |   332 |      0 |      0 |            0 |
|         U2                                                        |                                                                    fp32_axis_mult |        199 |        150 |       0 |   49 |   559 |      0 |      0 |            2 |
|           U1                                                      |                                                                 ip_fp32_axis_mult |        199 |        150 |       0 |   49 |   559 |      0 |      0 |            2 |
|         U3                                                        |                                                   axis_fi16tofp32__parameterized0 |        225 |        220 |       0 |    5 |   259 |      0 |      0 |            0 |
|           (U3)                                                    |                                                   axis_fi16tofp32__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U1                                                      |                                                                ip_axis_fi16tofp32 |        225 |        220 |       0 |    5 |   259 |      0 |      0 |            0 |
|         U4                                                        |                                        axis_fi32tofp32__parameterized0__xdcDup__1 |        231 |        204 |       0 |   27 |   429 |      0 |      0 |            0 |
|           (U4)                                                    |                                        axis_fi32tofp32__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U1                                                      |                                                            ip_axis_fi32tofp32_HD2 |        231 |        204 |       0 |   27 |   429 |      0 |      0 |            0 |
|         U5                                                        |                                                                  fp32_axis_divide |        910 |        821 |       0 |   89 |  2412 |      0 |      0 |            0 |
|           (U5)                                                    |                                                                  fp32_axis_divide |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U1                                                      |                                                               ip_fp32_axis_divide |        910 |        821 |       0 |   89 |  2412 |      0 |      0 |            0 |
|         U6                                                        |                                                     fi16_axis_min__parameterized0 |          0 |          0 |       0 |    0 |    14 |      0 |      0 |            0 |
|         U8                                                        |                                                   axis_fi32tofp32__parameterized0 |        233 |        206 |       0 |   27 |   429 |      0 |      0 |            0 |
|           (U8)                                                    |                                                   axis_fi32tofp32__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           U1                                                      |                                                                ip_axis_fi32tofp32 |        233 |        206 |       0 |   27 |   429 |      0 |      0 |            0 |
|     ctrl                                                          |                                                                          SDI_ctrl |        897 |        897 |       0 |    0 |   872 |      0 |      0 |            0 |
|     dm_fifo_in                                                    |                                              t_axi4_stream32_fifo__parameterized2 |         50 |         50 |       0 |    0 |    60 |      1 |      1 |            0 |
|       sgen_d1024.t_axi4_stream32_sfifo_d1024_inst                 |                                                       t_axi4_stream32_sfifo_d1024 |         50 |         50 |       0 |    0 |    60 |      1 |      1 |            0 |
|         U0                                                        |                                              fifo_generator_v11_0__parameterized0 |         50 |         50 |       0 |    0 |    60 |      1 |      1 |            0 |
|     dm_fifo_out                                                   |                                              t_axi4_stream16_fifo__parameterized0 |         62 |         62 |       0 |    0 |    56 |      0 |      1 |            0 |
|       (dm_fifo_out)                                               |                                              t_axi4_stream16_fifo__parameterized0 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |            0 |
|       sgen_d512.t_axi4_stream16_sfifo_d512_inst                   |                                                        t_axi4_stream16_sfifo_d512 |         46 |         46 |       0 |    0 |    56 |      0 |      1 |            0 |
|         U0                                                        |                    t_axi4_stream16_sfifo_d512fifo_generator_v11_0__parameterized0 |         46 |         46 |       0 |    0 |    56 |      0 |      1 |            0 |
|           inst_fifo_gen                                           |                              t_axi4_stream16_sfifo_d512fifo_generator_v11_0_synth |         46 |         46 |       0 |    0 |    56 |      0 |      1 |            0 |
|     dm_sdi_fsm                                                    |                                                                        FB_SDI_FSM |        391 |        357 |       0 |   34 |   329 |      0 |      0 |            0 |
|       (dm_sdi_fsm)                                                |                                                                        FB_SDI_FSM |        194 |        160 |       0 |   34 |   191 |      0 |      0 |            0 |
|       fb_baseaddr_sync                                            |                                             double_sync_vector__parameterized0_63 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |            0 |
|       fb_configvalid_sync                                         |                                                                    double_sync_64 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fb_imgsize_sync                                             |                                             double_sync_vector__parameterized0_66 |         63 |         63 |       0 |    0 |    62 |      0 |      0 |            0 |
|       fbmode_sync                                                 |                                             double_sync_vector__parameterized6_65 |        127 |        127 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fifo_not_empty_sync                                         |                                                                    double_sync_67 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       inst_sync_reset                                             |                                                                     sync_reset_68 |         35 |         35 |       0 |    0 |     2 |      0 |      0 |            0 |
|     fifo_cc_gtx                                                   |                                              t_axi4_stream32_fifo__parameterized4 |         78 |         78 |       0 |    0 |   178 |      6 |      0 |            0 |
|       (fifo_cc_gtx)                                               |                                              t_axi4_stream32_fifo__parameterized4 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |            0 |
|       agen_d4096.t_axi4_stream32_afifo_d4096_inst                 |                                                       t_axi4_stream32_afifo_d4096 |         63 |         63 |       0 |    0 |   178 |      6 |      0 |            0 |
|         U0                                                        |                   t_axi4_stream32_afifo_d4096fifo_generator_v11_0__parameterized0 |         63 |         63 |       0 |    0 |   178 |      6 |      0 |            0 |
|           inst_fifo_gen                                           |                             t_axi4_stream32_afifo_d4096fifo_generator_v11_0_synth |         63 |         63 |       0 |    0 |   178 |      6 |      0 |            0 |
|     img_sof                                                       |                                                          axis32_img_sof_output_11 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |            0 |
|     output_gen                                                    |                                                                       k7_sdi_rxtx |       3579 |       3549 |       0 |   30 |  3166 |      1 |      4 |            0 |
|       (output_gen)                                                |                                                                       k7_sdi_rxtx |          0 |          0 |       0 |    0 |    17 |      0 |      0 |            0 |
|       SDI                                                         |                                                            x7gtx_sdi_rxtx_wrapper |       3299 |       3271 |       0 |   28 |  2944 |      0 |      0 |            0 |
|         (SDI)                                                     |                                                            x7gtx_sdi_rxtx_wrapper |          3 |          3 |       0 |    0 |    10 |      0 |      0 |            0 |
|         GTX_CTRL                                                  |                                                                 x7gtx_sdi_control |        687 |        681 |       0 |    6 |   569 |      0 |      0 |            0 |
|           (GTX_CTRL)                                              |                                                                 x7gtx_sdi_control |         12 |         10 |       0 |    2 |    42 |      0 |      0 |            0 |
|           DRUBSHIFT                                               |                                                                  dru_bshift10to10 |         52 |         52 |       0 |    0 |    79 |      0 |      0 |            0 |
|           NIDRU                                                   |                                                                               dru |        519 |        519 |       0 |    0 |   308 |      0 |      0 |            0 |
|           RATE0                                                   |                                                                   sdi_rate_detect |         54 |         53 |       0 |    1 |    77 |      0 |      0 |            0 |
|           RX_RESET                                                |                                                               x7gtx_reset_control |          9 |          7 |       0 |    2 |    10 |      0 |      0 |            0 |
|           SDIDRPCTRL                                              |                                                             x7gtx_sdi_drp_control |         33 |         33 |       0 |    0 |    44 |      0 |      0 |            0 |
|           TX_RESET                                                |                                                            x7gtx_reset_control_70 |          8 |          7 |       0 |    1 |     9 |      0 |      0 |            0 |
|         SDIRXTX                                                   |                                                                         smpte_sdi |       2611 |       2589 |       0 |   22 |  2365 |      0 |      0 |            0 |
|           inst                                                    |                                                         smpte_sdiv_smpte_sdi_v3_0 |       2611 |       2589 |       0 |   22 |  2365 |      0 |      0 |            0 |
|       VIDGEN                                                      |                                                                        multigenHD |        280 |        278 |       0 |    2 |   205 |      1 |      4 |            0 |
|         (VIDGEN)                                                  |                                                                        multigenHD |          2 |          1 |       0 |    1 |    50 |      0 |      0 |            0 |
|         HORZ                                                      |                                                                   multigenHD_horz |         96 |         96 |       0 |    0 |    12 |      0 |      1 |            0 |
|         OUTGEN                                                    |                                                                 multigenHD_output |        142 |        141 |       0 |    1 |   132 |      1 |      2 |            0 |
|           (OUTGEN)                                                |                                                                 multigenHD_output |        140 |        139 |       0 |    1 |   132 |      0 |      1 |            0 |
|           MYXFLIPDPRAM                                            |                                                                     blk_mem_gen_1 |          2 |          2 |       0 |    0 |     0 |      1 |      1 |            0 |
|         VERT                                                      |                                                                   multigenHD_vert |         44 |         44 |       0 |    0 |    11 |      0 |      1 |            0 |
|     sdi_gtx                                                       |                                                 k7gtx_sdi_wrapper__parameterized0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|       (sdi_gtx)                                                   |                                                 k7gtx_sdi_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       gt0_k7gtx_sdi_wrapper_i                                     |                                              k7gtx_sdi_wrapper_GT__parameterized0 |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|   U5                                                              |                                                            mgt_wrapper_data_video |       2810 |       2499 |     208 |  103 |  5873 |      0 |      0 |            0 |
|     (U5)                                                          |                                                            mgt_wrapper_data_video |          2 |          0 |       0 |    2 |     0 |      0 |      0 |            0 |
|     DATA_32_TO_64                                                 |                                      AXI_Stream32_to_64_output_wrapper__xdcDup__1 |        229 |        193 |      36 |    0 |   687 |      0 |      0 |            0 |
|       (DATA_32_TO_64)                                             |                                      AXI_Stream32_to_64_output_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       axi4_stream32_to_64_output_inst                             |                                                        AXI4_Stream32_to_64_Output |        229 |        193 |      36 |    0 |   687 |      0 |      0 |            0 |
|         inst                                                      |      AXI4_Stream32_to_64_Outputaxis_interconnect_v1_1_axis_interconnect_16x16_top |        229 |        193 |      36 |    0 |   687 |      0 |      0 |            0 |
|           axis_interconnect_0                                     |                AXI4_Stream32_to_64_Outputaxis_interconnect_v1_1_axis_interconnect |        229 |        193 |      36 |    0 |   687 |      0 |      0 |            0 |
|     DATA_64_TO_32                                                 |                                      AXI_Stream64_to_32_output_wrapper__xdcDup__1 |        184 |        116 |      68 |    0 |   563 |      0 |      0 |            0 |
|       (DATA_64_TO_32)                                             |                                      AXI_Stream64_to_32_output_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       axi4_stream64_to_32_output_inst                             |                                                        AXI4_Stream64_to_32_output |        184 |        116 |      68 |    0 |   563 |      0 |      0 |            0 |
|         inst                                                      |      AXI4_Stream64_to_32_Outputaxis_interconnect_v1_1_axis_interconnect_16x16_top |        184 |        116 |      68 |    0 |   563 |      0 |      0 |            0 |
|           axis_interconnect_0                                     |                AXI4_Stream64_to_32_Outputaxis_interconnect_v1_1_axis_interconnect |        184 |        116 |      68 |    0 |   563 |      0 |      0 |            0 |
|     U1                                                            |                                                              mgt_block_data_video |       1987 |       1886 |       0 |  101 |  3373 |      0 |      0 |            0 |
|       (U1)                                                        |                                                              mgt_block_data_video |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|       CTRL                                                        |                                                                          MGT_CTRL |        140 |        140 |       0 |    0 |   173 |      0 |      0 |            0 |
|         (CTRL)                                                    |                                                                          MGT_CTRL |         96 |         96 |       0 |    0 |   109 |      0 |      0 |            0 |
|         core_sync                                                 |                                                double_sync_vector__parameterized0 |         36 |         36 |       0 |    0 |    40 |      0 |      0 |            0 |
|         data_loopback_sync                                        |                                                double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|         data_pwrdown_sync                                         |                                                     double_sync__parameterized0_3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|         pll_sync                                                  |                                              double_sync_vector__parameterized0_2 |          8 |          8 |       0 |    0 |     8 |      0 |      0 |            0 |
|         video_loopback_sync                                       |                                               double_sync_vector__parameterized12 |          0 |          0 |       0 |    0 |     6 |      0 |      0 |            0 |
|         video_pwrdown_sync                                        |                                                     double_sync__parameterized0_1 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       DATA                                                        |                                                                          data_mgt |        915 |        865 |       0 |   50 |  1565 |      0 |      0 |            0 |
|         U0                                                        |                                                                     data_mgt_core |        915 |        865 |       0 |   50 |  1565 |      0 |      0 |            0 |
|       DATA_CC                                                     |                                                       data_mgt_STANDARD_CC_MODULE |          8 |          7 |       0 |    1 |    52 |      0 |      0 |            0 |
|       DATA_CLOCK                                                  |                                                             data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       DATA_COMMON                                                 |                                        data_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       DATA_RESET_LOGIC                                            |                                                      data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |    14 |      0 |      0 |            0 |
|         (DATA_RESET_LOGIC)                                        |                                                      data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |    10 |      0 |      0 |            0 |
|         gt_rst_r_cdc_sync                                         |                                           data_mgt_cdc_sync_exdes__parameterized0 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |            0 |
|       U6                                                          |                                                       double_sync__parameterized0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       U7                                                          |                                                     double_sync__parameterized0_0 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|       VIDEO                                                       |                                                                         video_mgt |        913 |        863 |       0 |   50 |  1565 |      0 |      0 |            0 |
|         U0                                                        |                                                                    video_mgt_core |        913 |        863 |       0 |   50 |  1565 |      0 |      0 |            0 |
|     VIDEO_32_TO_64                                                |                                                 AXI_Stream32_to_64_output_wrapper |        228 |        192 |      36 |    0 |   687 |      0 |      0 |            0 |
|       (VIDEO_32_TO_64)                                            |                                                 AXI_Stream32_to_64_output_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       axi4_stream32_to_64_output_inst                             |                                                   AXI4_Stream32_to_64_Output_HD44 |        228 |        192 |      36 |    0 |   687 |      0 |      0 |            0 |
|         inst                                                      | AXI4_Stream32_to_64_Outputaxis_interconnect_v1_1_axis_interconnect_16x16_top_HD45 |        228 |        192 |      36 |    0 |   687 |      0 |      0 |            0 |
|           axis_interconnect_0                                     |           AXI4_Stream32_to_64_Outputaxis_interconnect_v1_1_axis_interconnect_HD46 |        228 |        192 |      36 |    0 |   687 |      0 |      0 |            0 |
|     VIDEO_64_TO_32                                                |                                                 AXI_Stream64_to_32_output_wrapper |        185 |        117 |      68 |    0 |   563 |      0 |      0 |            0 |
|       (VIDEO_64_TO_32)                                            |                                                 AXI_Stream64_to_32_output_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       axi4_stream64_to_32_output_inst                             |                                                    AXI4_Stream64_to_32_output_HD7 |        185 |        117 |      68 |    0 |   563 |      0 |      0 |            0 |
|         inst                                                      |  AXI4_Stream64_to_32_Outputaxis_interconnect_v1_1_axis_interconnect_16x16_top_HD8 |        185 |        117 |      68 |    0 |   563 |      0 |      0 |            0 |
|           axis_interconnect_0                                     |            AXI4_Stream64_to_32_Outputaxis_interconnect_v1_1_axis_interconnect_HD9 |        185 |        117 |      68 |    0 |   563 |      0 |      0 |            0 |
+-------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


