$date
	Wed Apr 24 22:52:02 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$scope module uut $end
$var wire 32 ! A [31:0] $end
$var reg 32 " B [31:0] $end
$var reg 4 # temp [3:0] $end
$var integer 32 $ i [31:0] $end
$var integer 32 % j [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
bx !
$end
#100000
b11111110110010111011101010011000 "
b1110 #
b1 %
b111 $
b10001001101010111100101111101111 !
#200000
