/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [10:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[52] | in_data[67]);
  assign celloutsig_0_3z = ~(in_data[26] | in_data[76]);
  assign celloutsig_0_23z = ~(celloutsig_0_8z | 1'h1);
  assign celloutsig_0_43z = ~((celloutsig_0_33z[4] | celloutsig_0_25z[13]) & celloutsig_0_22z[3]);
  assign celloutsig_1_12z = ~((celloutsig_1_5z | celloutsig_1_1z) & celloutsig_1_6z);
  assign celloutsig_1_1z = ~((in_data[164] | in_data[173]) & (in_data[122] | in_data[173]));
  assign celloutsig_1_10z = ~((celloutsig_1_6z | celloutsig_1_4z) & (celloutsig_1_7z | celloutsig_1_2z));
  assign celloutsig_0_29z = ~((celloutsig_0_3z | celloutsig_0_14z[0]) & (celloutsig_0_1z | celloutsig_0_2z));
  assign celloutsig_0_10z = celloutsig_0_2z | ~(celloutsig_0_8z);
  assign celloutsig_0_12z = celloutsig_0_2z ^ celloutsig_0_7z;
  assign celloutsig_1_19z = ~(celloutsig_1_14z ^ celloutsig_1_18z);
  assign celloutsig_0_33z = in_data[21:16] + { celloutsig_0_11z[11:8], 1'h1, celloutsig_0_1z };
  assign celloutsig_0_22z = { celloutsig_0_11z[5], celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_10z, celloutsig_0_7z } + { in_data[19:17], _00_[7:0] };
  reg [7:0] _14_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _14_ <= 8'h00;
    else _14_ <= { in_data[85:81], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign _00_[7:0] = _14_;
  assign celloutsig_0_44z = { celloutsig_0_15z, 1'h1, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_29z, celloutsig_0_1z, celloutsig_0_28z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_13z } == { celloutsig_0_25z[14:4], celloutsig_0_10z };
  assign celloutsig_0_5z = { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z } == { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_25z[8:5], celloutsig_0_23z, 1'h1, celloutsig_0_19z[4:0], celloutsig_0_7z, celloutsig_0_14z } == { in_data[71:60], 1'h1, celloutsig_0_19z[4:0] };
  assign celloutsig_1_2z = { in_data[166:163], celloutsig_1_1z } === { in_data[136:135], celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_1z === in_data[153];
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } === { in_data[115:112], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_9z = { in_data[152:151], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z } === in_data[167:160];
  assign celloutsig_0_7z = { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z } && { _00_[6:2], celloutsig_0_2z };
  assign celloutsig_0_13z = { _00_[7:1], celloutsig_0_2z, celloutsig_0_6z } && 1'h1;
  assign celloutsig_1_4z = { in_data[161:159], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z } || { in_data[129:125], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_8z = in_data[80:74] || _00_[6:0];
  assign celloutsig_0_1z = in_data[11] & ~(in_data[78]);
  assign celloutsig_0_16z = 1'h1 & ~(celloutsig_0_10z);
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_7z } % { 1'h1, _00_[5:2], celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_18z[4:3], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_16z } % { 1'h1, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_14z, 1'h1, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_15z = { celloutsig_0_14z[4:3], celloutsig_0_12z } != { celloutsig_0_14z[3], celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_6z = & { celloutsig_1_5z, celloutsig_1_0z, in_data[129:127] };
  assign celloutsig_0_6z = & { celloutsig_0_1z, in_data[95:78] };
  assign celloutsig_1_5z = | in_data[172:161];
  assign celloutsig_1_14z = | { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[122:120] >> in_data[159:157];
  assign celloutsig_0_18z = { celloutsig_0_14z[1], 1'h1, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_13z } >> celloutsig_0_14z[4:0];
  assign celloutsig_0_11z = { in_data[24], celloutsig_0_8z, _00_[7:0], celloutsig_0_1z, 1'h1 } << { in_data[73:66], 1'h1, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_18z = ~((celloutsig_1_4z & celloutsig_1_12z) | celloutsig_1_9z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z & celloutsig_0_1z) | celloutsig_0_0z);
  assign celloutsig_0_17z = ~((celloutsig_0_15z & celloutsig_0_14z[1]) | (celloutsig_0_1z & celloutsig_0_12z));
  assign celloutsig_0_19z[4:0] = _00_[5:1] | { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_13z };
  assign _00_[10:8] = in_data[19:17];
  assign celloutsig_0_19z[5] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
