# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../hack.srcs/sources_1/ip/vio_0/sim/vio_0.v" \
"../../../../hack.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../hack.srcs/sources_1/new/Hack.v" \
"../../../../hack.srcs/sources_1/new/clk190.v" \
"../../../../hack.srcs/sources_1/new/dbounce.v" \
"../../../../hack.srcs/sources_1/new/fun.v" \
"../../../../hack.srcs/sources_1/new/hack_control.v" \
"../../../../hack.srcs/sources_1/new/hack_datapath.v" \
"../../../../hack.srcs/sources_1/new/mux.v" \
"../../../../hack.srcs/sources_1/new/register.v" \
"../../../../hack.srcs/sim_1/new/hack_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
