
*** Running vivado
    with args -log multi_conv_comb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source multi_conv_comb.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source multi_conv_comb.tcl -notrace
Command: synth_design -top multi_conv_comb -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045-ffg900'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045-ffg900'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8664 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 367.848 ; gain = 85.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'multi_conv_comb' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/new/multi_conv_comb.vhd:31]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 28 - type: integer 
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 28 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter KERNEL_VALUE_1 bound to: 72'b000001110000011100000111000001110000011100000111000001110000011100000111 
	Parameter KERNEL_VALUE_2 bound to: 72'b111000011110000111100001111000011110000111100001111000011110000111100001 
	Parameter NB_IN_FLOWS bound to: 1 - type: integer 
	Parameter NB_OUT_FLOWS bound to: 2 - type: integer 
	Parameter BIAS_VALUE_1 bound to: 8'b00000000 
	Parameter BIAS_VALUE_2 bound to: 8'b00000000 
INFO: [Synth 8-3491] module 'firstLayer' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/firstLayer.vhd:15' bound to instance 'conv1' of component 'firstLayer' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/new/multi_conv_comb.vhd:151]
INFO: [Synth 8-638] synthesizing module 'firstLayer' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/firstLayer.vhd:46]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 28 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter KERNEL_VALUE_1 bound to: 72'b000001110000011100000111000001110000011100000111000001110000011100000111 
	Parameter KERNEL_VALUE_2 bound to: 72'b111000011110000111100001111000011110000111100001111000011110000111100001 
	Parameter NB_IN_FLOWS bound to: 1 - type: integer 
	Parameter NB_OUT_FLOWS bound to: 2 - type: integer 
	Parameter BIAS_VALUE_1 bound to: 8'b00000000 
	Parameter BIAS_VALUE_2 bound to: 8'b00000000 
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 28 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'neighExtractor' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:8' bound to instance 'NEs_inst' of component 'neighExtractor' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/firstLayer.vhd:159]
INFO: [Synth 8-638] synthesizing module 'neighExtractor' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:31]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 28 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter TAPS_WIDTH bound to: 27 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'taps' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:26' bound to instance 'gen1_inst' of component 'taps' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:82]
INFO: [Synth 8-638] synthesizing module 'taps' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:44]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter TAPS_WIDTH bound to: 27 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'taps' (1#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:44]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter TAPS_WIDTH bound to: 27 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'taps' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:26' bound to instance 'geni_inst' of component 'taps' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:100]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter TAPS_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'taps' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:26' bound to instance 'gen_last_inst' of component 'taps' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:118]
INFO: [Synth 8-638] synthesizing module 'taps__parameterized2' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:44]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter TAPS_WIDTH bound to: 3 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'taps__parameterized2' (1#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'neighExtractor' (2#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:31]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter KERNEL_VALUE bound to: 72'b000001110000011100000111000001110000011100000111000001110000011100000111 
INFO: [Synth 8-3491] module 'convElement' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:15' bound to instance 'CEs_inst' of component 'convElement' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/firstLayer.vhd:181]
INFO: [Synth 8-638] synthesizing module 'convElement' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:40]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter KERNEL_VALUE bound to: 72'b000001110000011100000111000001110000011100000111000001110000011100000111 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'convElement' (3#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:40]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter KERNEL_VALUE bound to: 72'b111000011110000111100001111000011110000111100001111000011110000111100001 
INFO: [Synth 8-3491] module 'convElement' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:15' bound to instance 'CEs_inst' of component 'convElement' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/firstLayer.vhd:200]
INFO: [Synth 8-638] synthesizing module 'convElement__parameterized1' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:40]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter KERNEL_SIZE bound to: 3 - type: integer 
	Parameter KERNEL_VALUE bound to: 72'b111000011110000111100001111000011110000111100001111000011110000111100001 
INFO: [Synth 8-256] done synthesizing module 'convElement__parameterized1' (3#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:40]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter NB_IN_FLOWS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sumElement' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/sumElement.vhd:31' bound to instance 'SEs_inst' of component 'sumElement' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/firstLayer.vhd:252]
INFO: [Synth 8-638] synthesizing module 'sumElement' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/sumElement.vhd:56]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter NB_IN_FLOWS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sumElement' (4#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/sumElement.vhd:56]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter NB_IN_FLOWS bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'sumElement' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/sumElement.vhd:31' bound to instance 'SEs_inst' of component 'sumElement' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/firstLayer.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'firstLayer' (5#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/firstLayer.vhd:46]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 26 - type: integer 
	Parameter KERNEL_SIZE bound to: 2 - type: integer 
	Parameter NB_OUT_FLOWS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'poolLayer' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolLayer.vhd:13' bound to instance 'pool1' of component 'poolLayer' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/new/multi_conv_comb.vhd:176]
INFO: [Synth 8-638] synthesizing module 'poolLayer' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolLayer.vhd:37]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 26 - type: integer 
	Parameter KERNEL_SIZE bound to: 2 - type: integer 
	Parameter NB_OUT_FLOWS bound to: 2 - type: integer 
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 26 - type: integer 
	Parameter KERNEL_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'maxPool' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/maxPool.vhd:19' bound to instance 'inst_maxPool' of component 'maxPool' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolLayer.vhd:82]
INFO: [Synth 8-638] synthesizing module 'maxPool' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/maxPool.vhd:44]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 26 - type: integer 
	Parameter KERNEL_SIZE bound to: 2 - type: integer 
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 26 - type: integer 
	Parameter KERNEL_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'poolV' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolV.vhd:7' bound to instance 'poolv_inst' of component 'poolV' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/maxPool.vhd:108]
INFO: [Synth 8-638] synthesizing module 'poolV' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolV.vhd:32]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 26 - type: integer 
	Parameter KERNEL_SIZE bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'reset_n' is read in the process but is not in the sensitivity list [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolV.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'poolV' (6#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolV.vhd:32]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 26 - type: integer 
	Parameter KERNEL_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'poolH' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:7' bound to instance 'poolh_inst' of component 'poolH' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/maxPool.vhd:129]
INFO: [Synth 8-638] synthesizing module 'poolH' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:32]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 26 - type: integer 
	Parameter KERNEL_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'poolH' (7#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'maxPool' (8#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/maxPool.vhd:44]
	Parameter PIXEL_SIZE bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 26 - type: integer 
	Parameter KERNEL_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'maxPool' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/maxPool.vhd:19' bound to instance 'inst_maxPool' of component 'maxPool' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolLayer.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'poolLayer' (9#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolLayer.vhd:37]
	Parameter MY_MATRIX bound to: 108160'b0000000000000000000000001110100100000000000000000000000011100110000000000000000000000000101010010000000000000000000000001010000000000000000000000000000010101001000000000000000000000000110011010000000000000000000000001101000000000000000000000000000010101000000000000000000000000000100101110000000000000000000000001010101000000000000000000000000011011010000000000000000000000000111011000000000000000000000000001011100000000000000000000000000010100100000000000000000000000000101010100000000000000000000000001100111100000000000000000000000011010011000000000000000000000000101100000000000000000000000000001001110000000000000000000000000010101001000000000000000000000000110011100000000000000000000000001010011100000000000000000000000011000011000000000000000000000000110100100000000000000000000000001000111100000000000000000000000011011010000000000000000000000000110110100000000000000000000000001010010100000000000000000000000010010110000000000000000000000000101001000000000000000000000000001100001000000000000000000000000010100010000000000000000000000000101110000000000000000000000000001110000000000000000000000000000010001110000000000000000000000000110100000000000000000000000000001101101100000000000000000000000010101110000000000000000000000000100101100000000000000000000000001010011100000000000000000000000010100111000000000000000000000000100000010000000000000000000000001100100100000000000000000000000011001011000000000000000000000000100111100000000000000000000000001000100000000000000000000000000011100111000000000000000000000000100011000000000000000000000000000101100000000000000000000000000010100000000000000000000000000000101011100000000000000000000000001000111100000000000000000000000011010000000000000000000000000000110100000000000000000000000000001010100000000000000000000000000010001000000000000000000000000000111000110000000000000000000000001001001000000000000000000000000001110111000000000000000000000000101100000000000000000000000000001011000000000000000000000000000010100110000000000000000000000000110110110000000000000000000000001100010100000000000000000000000010001111000000000000000000000000101010100000000000000000000000001101110100000000000000000000000001110101000000000000000000000000100100100000000000000000000000001000100100000000000000000000000010101111000000000000000000000000101101000000000000000000000000001101110000000000000000000000000011001011000000000000000000000000101001010000000000000000000000001011101100000000000000000000000011100010000000000000000000000000100000100000000000000000000000001010011000000000000000000000000010001101000000000000000000000000101100110000000000000000000000001011000100000000000000000000000011011000000000000000000000000000110010010000000000000000000000001010110000000000000000000000000010110111000000000000000000000000110110110000000000000000000000000110101000000000000000000000000010101001000000000000000000000000010111100000000000000000000000001011100100000000000000000000000010101111000000000000000000000000110100010000000000000000000000001100100000000000000000000000000010110110000000000000000000000000101110100000000000000000000000001110000100000000000000000000000001110111000000000000000000000000101011010000000000000000000000000111010000000000000000000000000010111101000000000000000000000000101111000000000000000000000000001101001000000000000000000000000011001001000000000000000000000000101001100000000000000000000000001011001100000000000000000000000011010011000000000000000000000000011010010000000000000000000000001010101100000000000000000000000000110111000000000000000000000000101111000000000000000000000000001100110000000000000000000000000011001111000000000000000000000000110010010000000000000000000000001011001100000000000000000000000010111001000000000000000000000000110110000000000000000000000000000111011000000000000000000000000010101100000000000000000000000000010101000000000000000000000000001011010000000000000000000000000011001010000000000000000000000000110010100000000000000000000000001100011100000000000000000000000010111000000000000000000000000000101110100000000000000000000000001100111000000000000000000000000001101100000000000000000000000000101100010000000000000000000000000100001000000000000000000000000010110100000000000000000000000000110100110000000000000000000000001100100100000000000000000000000011000100000000000000000000000000101111100000000000000000000000001100000000000000000000000000000011010100000000000000000000000000011110110000000000000000000000001010110100000000000000000000000001010001000000000000000000000000101101110000000000000000000000001100100000000000000000000000000011001110000000000000000000000000110010010000000000000000000000001011011100000000000000000000000011000100000000000000000000000000110011110000000000000000000000000111010000000000000000000000000010110111000000000000000000000000010111110000000000000000000000001011111100000000000000000000000011001010000000000000000000000000110001110000000000000000000000001100011100000000000000000000000010111101000000000000000000000000110000000000000000000000000000001101011100000000000000000000000010001110000000000000000000000000101111010000000000000000000000000111011000000000000000000000000010110110000000000000000000000000101100110000000000000000000000001100100100000000000000000000000011000111000000000000000000000000101010010000000000000000000000001100011100000000000000000000000011010010000000000000000000000000100000010000000000000000000000001011000000000000000000000000000010101001000000000000000000000000101110010000000000000000000000001011010000000000000000000000000011000001000000000000000000000000110000010000000000000000000000001011010000000000000000000000000011000101000000000000000000000000110110100000000000000000000000001001000100000000000000000000000010101110000000000000000000000000101110110000000000000000000000001011001100000000000000000000000010101011000000000000000000000000101111010000000000000000000000001100010100000000000000000000000010101110000000000000000000000000110011010000000000000000000000001101100100000000000000000000000010011100000000000000000000000000101010000000000000000000000000001000010100000000000000000000000010111010000000000000000000000000101010010000000000000000000000001011000000000000000000000000000010110000000000000000000000000000110011000000000000000000000000001011111100000000000000000000000011100010000000000000000000000000100010110000000000000000000000001010101000000000000000000000000001110101000000000000000000000000101011110000000000000000000000001001110100000000000000000000000011000011000000000000000000000000101010110000000000000000000000001011100100000000000000000000000011001000000000000000000000000000111001010000000000000000000000001001010100000000000000000000000010110110000000000000000000000000100101000000000000000000000000001011101000000000000000000000000010101110000000000000000000000000101111010000000000000000000000000111110000000000000000000000000011010010000000000000000000000000101011100000000000000000000000001110111000000000000000000000000010100001000000000000000000000000110001000000000000000000000000001010001000000000000000000000000010100111000000000000000000000000100000100000000000000000000000001101101000000000000000000000000001111110000000000000000000000000100110000000000000000000000000001011010100000000000000000000000011101000000000000000000000000000101100010000000000000000000000001010101100000000000000000000000010100111000000000000000000000000101101010000000000000000000000001000111100000000000000000000000011100011000000000000000000000000100011110000000000000000000000001001100000000000000000000000000010100110000000000000000000000000111000100000000000000000000000001011001000000000000000000000000010011110000000000000000000000000101100110000000000000000000000001011000100000000000000000000000010011101000000000000000000000000111010010000000000000000000000001011010000000000000000000000000010010000000000000000000000000000110001000000000000000000000000001100110000000000000000000000000010111111000000000000000000000000100100100000000000000000000000001011011100000000000000000000000010110101000000000000000000000000101000000000000000000000000000001100001100000000000000000000000010110111000000000000000000000000... (message truncated)
	Parameter MY_MATRIX_BIAS bound to: 320'b00000000000000000000000000111111000000000000000000000000111111110000000000000000000000000101110000000000000000000000000001001001000000000000000000000000010111010000000000000000000000001000110000000000000000000000000001001010000000000000000000000000100010110000000000000000000000000000000000000000000000000000000001010010 
	Parameter IMAGE_WIDTH bound to: 13 - type: integer 
	Parameter NB_IN_FLOWS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'dsp_layer' declared at 'D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:8' bound to instance 'dsp_1' of component 'dsp_layer' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/new/multi_conv_comb.vhd:195]
INFO: [Synth 8-638] synthesizing module 'dsp_layer' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:29]
	Parameter MY_MATRIX bound to: 108160'b0000000000000000000000001110100100000000000000000000000011100110000000000000000000000000101010010000000000000000000000001010000000000000000000000000000010101001000000000000000000000000110011010000000000000000000000001101000000000000000000000000000010101000000000000000000000000000100101110000000000000000000000001010101000000000000000000000000011011010000000000000000000000000111011000000000000000000000000001011100000000000000000000000000010100100000000000000000000000000101010100000000000000000000000001100111100000000000000000000000011010011000000000000000000000000101100000000000000000000000000001001110000000000000000000000000010101001000000000000000000000000110011100000000000000000000000001010011100000000000000000000000011000011000000000000000000000000110100100000000000000000000000001000111100000000000000000000000011011010000000000000000000000000110110100000000000000000000000001010010100000000000000000000000010010110000000000000000000000000101001000000000000000000000000001100001000000000000000000000000010100010000000000000000000000000101110000000000000000000000000001110000000000000000000000000000010001110000000000000000000000000110100000000000000000000000000001101101100000000000000000000000010101110000000000000000000000000100101100000000000000000000000001010011100000000000000000000000010100111000000000000000000000000100000010000000000000000000000001100100100000000000000000000000011001011000000000000000000000000100111100000000000000000000000001000100000000000000000000000000011100111000000000000000000000000100011000000000000000000000000000101100000000000000000000000000010100000000000000000000000000000101011100000000000000000000000001000111100000000000000000000000011010000000000000000000000000000110100000000000000000000000000001010100000000000000000000000000010001000000000000000000000000000111000110000000000000000000000001001001000000000000000000000000001110111000000000000000000000000101100000000000000000000000000001011000000000000000000000000000010100110000000000000000000000000110110110000000000000000000000001100010100000000000000000000000010001111000000000000000000000000101010100000000000000000000000001101110100000000000000000000000001110101000000000000000000000000100100100000000000000000000000001000100100000000000000000000000010101111000000000000000000000000101101000000000000000000000000001101110000000000000000000000000011001011000000000000000000000000101001010000000000000000000000001011101100000000000000000000000011100010000000000000000000000000100000100000000000000000000000001010011000000000000000000000000010001101000000000000000000000000101100110000000000000000000000001011000100000000000000000000000011011000000000000000000000000000110010010000000000000000000000001010110000000000000000000000000010110111000000000000000000000000110110110000000000000000000000000110101000000000000000000000000010101001000000000000000000000000010111100000000000000000000000001011100100000000000000000000000010101111000000000000000000000000110100010000000000000000000000001100100000000000000000000000000010110110000000000000000000000000101110100000000000000000000000001110000100000000000000000000000001110111000000000000000000000000101011010000000000000000000000000111010000000000000000000000000010111101000000000000000000000000101111000000000000000000000000001101001000000000000000000000000011001001000000000000000000000000101001100000000000000000000000001011001100000000000000000000000011010011000000000000000000000000011010010000000000000000000000001010101100000000000000000000000000110111000000000000000000000000101111000000000000000000000000001100110000000000000000000000000011001111000000000000000000000000110010010000000000000000000000001011001100000000000000000000000010111001000000000000000000000000110110000000000000000000000000000111011000000000000000000000000010101100000000000000000000000000010101000000000000000000000000001011010000000000000000000000000011001010000000000000000000000000110010100000000000000000000000001100011100000000000000000000000010111000000000000000000000000000101110100000000000000000000000001100111000000000000000000000000001101100000000000000000000000000101100010000000000000000000000000100001000000000000000000000000010110100000000000000000000000000110100110000000000000000000000001100100100000000000000000000000011000100000000000000000000000000101111100000000000000000000000001100000000000000000000000000000011010100000000000000000000000000011110110000000000000000000000001010110100000000000000000000000001010001000000000000000000000000101101110000000000000000000000001100100000000000000000000000000011001110000000000000000000000000110010010000000000000000000000001011011100000000000000000000000011000100000000000000000000000000110011110000000000000000000000000111010000000000000000000000000010110111000000000000000000000000010111110000000000000000000000001011111100000000000000000000000011001010000000000000000000000000110001110000000000000000000000001100011100000000000000000000000010111101000000000000000000000000110000000000000000000000000000001101011100000000000000000000000010001110000000000000000000000000101111010000000000000000000000000111011000000000000000000000000010110110000000000000000000000000101100110000000000000000000000001100100100000000000000000000000011000111000000000000000000000000101010010000000000000000000000001100011100000000000000000000000011010010000000000000000000000000100000010000000000000000000000001011000000000000000000000000000010101001000000000000000000000000101110010000000000000000000000001011010000000000000000000000000011000001000000000000000000000000110000010000000000000000000000001011010000000000000000000000000011000101000000000000000000000000110110100000000000000000000000001001000100000000000000000000000010101110000000000000000000000000101110110000000000000000000000001011001100000000000000000000000010101011000000000000000000000000101111010000000000000000000000001100010100000000000000000000000010101110000000000000000000000000110011010000000000000000000000001101100100000000000000000000000010011100000000000000000000000000101010000000000000000000000000001000010100000000000000000000000010111010000000000000000000000000101010010000000000000000000000001011000000000000000000000000000010110000000000000000000000000000110011000000000000000000000000001011111100000000000000000000000011100010000000000000000000000000100010110000000000000000000000001010101000000000000000000000000001110101000000000000000000000000101011110000000000000000000000001001110100000000000000000000000011000011000000000000000000000000101010110000000000000000000000001011100100000000000000000000000011001000000000000000000000000000111001010000000000000000000000001001010100000000000000000000000010110110000000000000000000000000100101000000000000000000000000001011101000000000000000000000000010101110000000000000000000000000101111010000000000000000000000000111110000000000000000000000000011010010000000000000000000000000101011100000000000000000000000001110111000000000000000000000000010100001000000000000000000000000110001000000000000000000000000001010001000000000000000000000000010100111000000000000000000000000100000100000000000000000000000001101101000000000000000000000000001111110000000000000000000000000100110000000000000000000000000001011010100000000000000000000000011101000000000000000000000000000101100010000000000000000000000001010101100000000000000000000000010100111000000000000000000000000101101010000000000000000000000001000111100000000000000000000000011100011000000000000000000000000100011110000000000000000000000001001100000000000000000000000000010100110000000000000000000000000111000100000000000000000000000001011001000000000000000000000000010011110000000000000000000000000101100110000000000000000000000001011000100000000000000000000000010011101000000000000000000000000111010010000000000000000000000001011010000000000000000000000000010010000000000000000000000000000110001000000000000000000000000001100110000000000000000000000000010111111000000000000000000000000100100100000000000000000000000001011011100000000000000000000000010110101000000000000000000000000101000000000000000000000000000001100001100000000000000000000000010110111000000000000000000000000... (message truncated)
	Parameter MY_MATRIX_BIAS bound to: 320'b00000000000000000000000000111111000000000000000000000000111111110000000000000000000000000101110000000000000000000000000001001001000000000000000000000000010111010000000000000000000000001000110000000000000000000000000001001010000000000000000000000000100010110000000000000000000000000000000000000000000000000000000001010010 
	Parameter IMAGE_WIDTH bound to: 13 - type: integer 
	Parameter NB_IN_FLOWS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "yes" *) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:30]
WARNING: [Synth 8-6014] Unused sequential element mult_reg was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element max_reg was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'dsp_layer' (10#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'multi_conv_comb' (11#1) [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/new/multi_conv_comb.vhd:31]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 481.750 ; gain = 199.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 481.750 ; gain = 199.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 481.750 ; gain = 199.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-4471] merging register 'taps_data_reg[0][7:0]' into 'cell_reg[1][7:0]' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:57]
INFO: [Synth 8-4471] merging register 'taps_data_reg[1][7:0]' into 'cell_reg[2][7:0]' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:57]
INFO: [Synth 8-4471] merging register 'taps_data_reg[2][7:0]' into 'cell_reg[3][7:0]' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element taps_data_reg[0] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element taps_data_reg[1] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element taps_data_reg[2] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:57]
INFO: [Synth 8-4471] merging register 'taps_data_reg[0][7:0]' into 'cell_reg[1][7:0]' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:57]
INFO: [Synth 8-4471] merging register 'taps_data_reg[1][7:0]' into 'cell_reg[2][7:0]' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:57]
INFO: [Synth 8-4471] merging register 'out_data_reg[7:0]' into 'taps_data_reg[2][7:0]' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element taps_data_reg[0] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element taps_data_reg[1] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element out_data_reg was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/taps.vhd:56]
INFO: [Synth 8-4471] merging register 'buffer_line_reg[25][31:0]' into 'buffer_data_reg[0][31:0]' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolV.vhd:58]
WARNING: [Synth 8-6014] Unused sequential element buffer_line_reg[25] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolV.vhd:58]
INFO: [Synth 8-5545] ROM "tmp_dv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "x_cmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-41] '_-' operator could not be merged with '+' operator due to loss of accuracy [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:70]
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element step_reg was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[9] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[8] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[7] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[6] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[5] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[4] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[3] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[2] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[1] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[0] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,0]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 663.246 ; gain = 380.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 8     
	   2 Input     64 Bit       Adders := 19    
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 76    
	                8 Bit    Registers := 69    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Multipliers : 
	                32x32  Multipliers := 20    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 81    
	   4 Input     32 Bit        Muxes := 1     
	 338 Input     32 Bit        Muxes := 20    
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module taps 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 28    
Module taps__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
Module neighExtractor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module convElement 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module convElement__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module sumElement 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module poolV 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 29    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 1     
Module poolH 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 2     
Module dsp_layer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 8     
	   2 Input     64 Bit       Adders := 19    
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                32x32  Multipliers := 20    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	 338 Input     32 Bit        Muxes := 20    
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'CEs_loop[1].CE_inst_2.CEs_inst/v_sum_reg[31:0]' into 'CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[31:0]' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element CEs_loop[1].CE_inst_2.CEs_inst/v_sum_reg was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element CEs_loop[1].CE_inst_2.CEs_inst/out_dv_reg was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element CEs_loop[1].CE_inst_2.CEs_inst/out_fv_reg was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:73]
INFO: [Synth 8-4471] merging register 'SEs_loop[1].SE_inst_2.SEs_inst/sum_reg[31:0]' into 'SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31:0]' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/sumElement.vhd:83]
INFO: [Synth 8-4471] merging register 'SEs_loop[1].SE_inst_2.SEs_inst/out_dv_reg' into 'SEs_loop[0].SE_inst_1.SEs_inst/out_dv_reg' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/sumElement.vhd:84]
INFO: [Synth 8-4471] merging register 'SEs_loop[1].SE_inst_2.SEs_inst/out_fv_reg' into 'SEs_loop[0].SE_inst_1.SEs_inst/out_fv_reg' [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/sumElement.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element SEs_loop[1].SE_inst_2.SEs_inst/sum_reg was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/sumElement.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element SEs_loop[1].SE_inst_2.SEs_inst/out_dv_reg was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/sumElement.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element SEs_loop[1].SE_inst_2.SEs_inst/out_fv_reg was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/sumElement.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element NEs_inst/out_data_reg[0] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element NEs_inst/out_data_reg[1] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element NEs_inst/out_data_reg[2] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element NEs_inst/out_data_reg[3] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element NEs_inst/out_data_reg[4] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element NEs_inst/out_data_reg[5] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element NEs_inst/out_data_reg[6] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element NEs_inst/out_data_reg[7] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element NEs_inst/out_data_reg[8] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/neighExtractor.vhd:153]
DSP Report: Generating DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0, operation Mode is: C+A2*(B:0x7).
DSP Report: register NEs_inst/out_data_reg[8] is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum1 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0x7).
DSP Report: register NEs_inst/out_data_reg[7] is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum2 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0x7).
DSP Report: register NEs_inst/out_data_reg[6] is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum3 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0x7).
DSP Report: register NEs_inst/out_data_reg[5] is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum4 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0x7).
DSP Report: register NEs_inst/out_data_reg[4] is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum5 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0x7).
DSP Report: register NEs_inst/out_data_reg[3] is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum6 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0x7).
DSP Report: register NEs_inst/out_data_reg[2] is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum7 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0x7).
DSP Report: register NEs_inst/out_data_reg[1] is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum8 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0x7).
DSP Report: register NEs_inst/out_data_reg[0] is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[0].CE_inst_1.CEs_inst/s_sum9 is absorbed into DSP CEs_loop[0].CE_inst_1.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0, operation Mode is: C+A2*(B:0xe1).
DSP Report: register NEs_inst/out_data_reg[8] is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum1 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0xe1).
DSP Report: register NEs_inst/out_data_reg[7] is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum2 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0xe1).
DSP Report: register NEs_inst/out_data_reg[6] is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum3 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0xe1).
DSP Report: register NEs_inst/out_data_reg[5] is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum4 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0xe1).
DSP Report: register NEs_inst/out_data_reg[4] is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum5 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0xe1).
DSP Report: register NEs_inst/out_data_reg[3] is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum6 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0xe1).
DSP Report: register NEs_inst/out_data_reg[2] is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum7 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0xe1).
DSP Report: register NEs_inst/out_data_reg[1] is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum8 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: Generating DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0, operation Mode is: PCIN+A2*(B:0xe1).
DSP Report: register NEs_inst/out_data_reg[0] is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum0 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
DSP Report: operator CEs_loop[1].CE_inst_2.CEs_inst/s_sum9 is absorbed into DSP CEs_loop[1].CE_inst_2.CEs_inst/s_sum0.
INFO: [Synth 8-5545] ROM "generate_maxPool[0].inst_maxPool/poolh_inst/x_cmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "generate_maxPool[0].inst_maxPool/poolh_inst/tmp_dv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "generate_maxPool[1].inst_maxPool/poolh_inst/x_cmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "generate_maxPool[1].inst_maxPool/poolh_inst/tmp_dv" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-5409] Adder 'v_sum[9]0' is implemented in DSP cascade. 3 registers following 'v_sum[9]0' are needed to fully pipeline the cascade, 0 are found. [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
WARNING: [Synth 8-5409] Adder 'v_sum[8]0' is implemented in DSP cascade. 3 registers following 'v_sum[8]0' are needed to fully pipeline the cascade, 0 are found. [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
WARNING: [Synth 8-5409] Adder 'v_sum[7]0' is implemented in DSP cascade. 3 registers following 'v_sum[7]0' are needed to fully pipeline the cascade, 0 are found. [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
WARNING: [Synth 8-5409] Adder 'v_sum[6]0' is implemented in DSP cascade. 3 registers following 'v_sum[6]0' are needed to fully pipeline the cascade, 0 are found. [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
WARNING: [Synth 8-5409] Adder 'v_sum[5]0' is implemented in DSP cascade. 3 registers following 'v_sum[5]0' are needed to fully pipeline the cascade, 0 are found. [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
WARNING: [Synth 8-5409] Adder 'v_sum[4]0' is implemented in DSP cascade. 3 registers following 'v_sum[4]0' are needed to fully pipeline the cascade, 0 are found. [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
WARNING: [Synth 8-5409] Adder 'v_sum[3]0' is implemented in DSP cascade. 3 registers following 'v_sum[3]0' are needed to fully pipeline the cascade, 0 are found. [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
WARNING: [Synth 8-5409] Adder 'v_sum[2]0' is implemented in DSP cascade. 3 registers following 'v_sum[2]0' are needed to fully pipeline the cascade, 0 are found. [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
WARNING: [Synth 8-5409] Adder 'v_sum[1]0' is implemented in DSP cascade. 3 registers following 'v_sum[1]0' are needed to fully pipeline the cascade, 0 are found. [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
WARNING: [Synth 8-5409] Adder 'v_sum[0]0' is implemented in DSP cascade. 3 registers following 'v_sum[0]0' are needed to fully pipeline the cascade, 0 are found. [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MY_MATRIX[0,0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element step_reg was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[9] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[8] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[7] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[6] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[5] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[4] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[3] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[2] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[1] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element v_sum_reg[0] was removed.  [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/dsp_layer/dsp_layer.srcs/sources_1/new/dsp_layer.vhd:48]
DSP Report: Generating DSP v_sum[9]2, operation Mode is: A*B.
DSP Report: operator v_sum[9]2 is absorbed into DSP v_sum[9]2.
DSP Report: operator v_sum[9]2 is absorbed into DSP v_sum[9]2.
DSP Report: Generating DSP v_sum[9]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[9]2 is absorbed into DSP v_sum[9]2.
DSP Report: operator v_sum[9]2 is absorbed into DSP v_sum[9]2.
DSP Report: Generating DSP v_sum[9]2, operation Mode is: A*B.
DSP Report: operator v_sum[9]2 is absorbed into DSP v_sum[9]2.
DSP Report: operator v_sum[9]2 is absorbed into DSP v_sum[9]2.
DSP Report: Generating DSP v_sum[9]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[9]2 is absorbed into DSP v_sum[9]2.
DSP Report: operator v_sum[9]2 is absorbed into DSP v_sum[9]2.
DSP Report: Generating DSP v_sum[8]2, operation Mode is: A*B.
DSP Report: operator v_sum[8]2 is absorbed into DSP v_sum[8]2.
DSP Report: operator v_sum[8]2 is absorbed into DSP v_sum[8]2.
DSP Report: Generating DSP v_sum[8]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[8]2 is absorbed into DSP v_sum[8]2.
DSP Report: operator v_sum[8]2 is absorbed into DSP v_sum[8]2.
DSP Report: Generating DSP v_sum[8]2, operation Mode is: A*B.
DSP Report: operator v_sum[8]2 is absorbed into DSP v_sum[8]2.
DSP Report: operator v_sum[8]2 is absorbed into DSP v_sum[8]2.
DSP Report: Generating DSP v_sum[8]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[8]2 is absorbed into DSP v_sum[8]2.
DSP Report: operator v_sum[8]2 is absorbed into DSP v_sum[8]2.
DSP Report: Generating DSP v_sum[7]2, operation Mode is: A*B.
DSP Report: operator v_sum[7]2 is absorbed into DSP v_sum[7]2.
DSP Report: operator v_sum[7]2 is absorbed into DSP v_sum[7]2.
DSP Report: Generating DSP v_sum[7]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[7]2 is absorbed into DSP v_sum[7]2.
DSP Report: operator v_sum[7]2 is absorbed into DSP v_sum[7]2.
DSP Report: Generating DSP v_sum[7]2, operation Mode is: A*B.
DSP Report: operator v_sum[7]2 is absorbed into DSP v_sum[7]2.
DSP Report: operator v_sum[7]2 is absorbed into DSP v_sum[7]2.
DSP Report: Generating DSP v_sum[7]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[7]2 is absorbed into DSP v_sum[7]2.
DSP Report: operator v_sum[7]2 is absorbed into DSP v_sum[7]2.
DSP Report: Generating DSP v_sum[6]2, operation Mode is: A*B.
DSP Report: operator v_sum[6]2 is absorbed into DSP v_sum[6]2.
DSP Report: operator v_sum[6]2 is absorbed into DSP v_sum[6]2.
DSP Report: Generating DSP v_sum[6]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[6]2 is absorbed into DSP v_sum[6]2.
DSP Report: operator v_sum[6]2 is absorbed into DSP v_sum[6]2.
DSP Report: Generating DSP v_sum[6]2, operation Mode is: A*B.
DSP Report: operator v_sum[6]2 is absorbed into DSP v_sum[6]2.
DSP Report: operator v_sum[6]2 is absorbed into DSP v_sum[6]2.
DSP Report: Generating DSP v_sum[6]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[6]2 is absorbed into DSP v_sum[6]2.
DSP Report: operator v_sum[6]2 is absorbed into DSP v_sum[6]2.
DSP Report: Generating DSP v_sum[5]2, operation Mode is: A*B.
DSP Report: operator v_sum[5]2 is absorbed into DSP v_sum[5]2.
DSP Report: operator v_sum[5]2 is absorbed into DSP v_sum[5]2.
DSP Report: Generating DSP v_sum[5]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[5]2 is absorbed into DSP v_sum[5]2.
DSP Report: operator v_sum[5]2 is absorbed into DSP v_sum[5]2.
DSP Report: Generating DSP v_sum[5]2, operation Mode is: A*B.
DSP Report: operator v_sum[5]2 is absorbed into DSP v_sum[5]2.
DSP Report: operator v_sum[5]2 is absorbed into DSP v_sum[5]2.
DSP Report: Generating DSP v_sum[5]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[5]2 is absorbed into DSP v_sum[5]2.
DSP Report: operator v_sum[5]2 is absorbed into DSP v_sum[5]2.
DSP Report: Generating DSP v_sum[4]2, operation Mode is: A*B.
DSP Report: operator v_sum[4]2 is absorbed into DSP v_sum[4]2.
DSP Report: operator v_sum[4]2 is absorbed into DSP v_sum[4]2.
DSP Report: Generating DSP v_sum[4]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[4]2 is absorbed into DSP v_sum[4]2.
DSP Report: operator v_sum[4]2 is absorbed into DSP v_sum[4]2.
DSP Report: Generating DSP v_sum[4]2, operation Mode is: A*B.
DSP Report: operator v_sum[4]2 is absorbed into DSP v_sum[4]2.
DSP Report: operator v_sum[4]2 is absorbed into DSP v_sum[4]2.
DSP Report: Generating DSP v_sum[4]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[4]2 is absorbed into DSP v_sum[4]2.
DSP Report: operator v_sum[4]2 is absorbed into DSP v_sum[4]2.
DSP Report: Generating DSP v_sum[3]2, operation Mode is: A*B.
DSP Report: operator v_sum[3]2 is absorbed into DSP v_sum[3]2.
DSP Report: operator v_sum[3]2 is absorbed into DSP v_sum[3]2.
DSP Report: Generating DSP v_sum[3]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[3]2 is absorbed into DSP v_sum[3]2.
DSP Report: operator v_sum[3]2 is absorbed into DSP v_sum[3]2.
DSP Report: Generating DSP v_sum[3]2, operation Mode is: A*B.
DSP Report: operator v_sum[3]2 is absorbed into DSP v_sum[3]2.
DSP Report: operator v_sum[3]2 is absorbed into DSP v_sum[3]2.
DSP Report: Generating DSP v_sum[3]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[3]2 is absorbed into DSP v_sum[3]2.
DSP Report: operator v_sum[3]2 is absorbed into DSP v_sum[3]2.
DSP Report: Generating DSP v_sum[2]2, operation Mode is: A*B.
DSP Report: operator v_sum[2]2 is absorbed into DSP v_sum[2]2.
DSP Report: operator v_sum[2]2 is absorbed into DSP v_sum[2]2.
DSP Report: Generating DSP v_sum[2]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[2]2 is absorbed into DSP v_sum[2]2.
DSP Report: operator v_sum[2]2 is absorbed into DSP v_sum[2]2.
DSP Report: Generating DSP v_sum[2]2, operation Mode is: A*B.
DSP Report: operator v_sum[2]2 is absorbed into DSP v_sum[2]2.
DSP Report: operator v_sum[2]2 is absorbed into DSP v_sum[2]2.
DSP Report: Generating DSP v_sum[2]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[2]2 is absorbed into DSP v_sum[2]2.
DSP Report: operator v_sum[2]2 is absorbed into DSP v_sum[2]2.
DSP Report: Generating DSP v_sum[1]2, operation Mode is: A*B.
DSP Report: operator v_sum[1]2 is absorbed into DSP v_sum[1]2.
DSP Report: operator v_sum[1]2 is absorbed into DSP v_sum[1]2.
DSP Report: Generating DSP v_sum[1]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[1]2 is absorbed into DSP v_sum[1]2.
DSP Report: operator v_sum[1]2 is absorbed into DSP v_sum[1]2.
DSP Report: Generating DSP v_sum[1]2, operation Mode is: A*B.
DSP Report: operator v_sum[1]2 is absorbed into DSP v_sum[1]2.
DSP Report: operator v_sum[1]2 is absorbed into DSP v_sum[1]2.
DSP Report: Generating DSP v_sum[1]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[1]2 is absorbed into DSP v_sum[1]2.
DSP Report: operator v_sum[1]2 is absorbed into DSP v_sum[1]2.
DSP Report: Generating DSP v_sum[0]2, operation Mode is: A*B.
DSP Report: operator v_sum[0]2 is absorbed into DSP v_sum[0]2.
DSP Report: operator v_sum[0]2 is absorbed into DSP v_sum[0]2.
DSP Report: Generating DSP v_sum[0]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[0]2 is absorbed into DSP v_sum[0]2.
DSP Report: operator v_sum[0]2 is absorbed into DSP v_sum[0]2.
DSP Report: Generating DSP v_sum[0]2, operation Mode is: A*B.
DSP Report: operator v_sum[0]2 is absorbed into DSP v_sum[0]2.
DSP Report: operator v_sum[0]2 is absorbed into DSP v_sum[0]2.
DSP Report: Generating DSP v_sum[0]2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator v_sum[0]2 is absorbed into DSP v_sum[0]2.
DSP Report: operator v_sum[0]2 is absorbed into DSP v_sum[0]2.
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[0]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[1]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[2]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[3]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[4]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[5]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[6]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[6]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[7]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[8]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[8]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[9]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[9]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[10]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[10]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[11]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[11]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[12]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[12]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[13]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[13]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[14]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[14]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[15]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[15]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[16]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[16]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[17]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[17]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[18]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[18]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[19]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[19]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[20]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[20]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[21]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[21]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[22]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[22]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[23]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[23]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[24]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[24]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[25]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[25]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[26]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[26]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[27]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[27]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[28]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[28]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[29]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[29]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[30]'
INFO: [Synth 8-3886] merging instance 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[30]' (FDCE) to 'conv1/CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv1/\CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[31] )
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[0]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[1]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[2]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[3]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[4]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[5]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[6]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[7]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[8]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[9]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[10]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[11]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[12]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[13]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[14]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[15]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[16]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[17]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[18]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[19]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[20]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[21]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[22]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[23]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[24]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[25]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[26]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[27]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[28]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[29]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3886] merging instance 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[30]' (FDCE) to 'conv1/SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv1/\SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (dsp_1/i_13/\step_reg[0] )
WARNING: [Synth 8-3332] Sequential element (CEs_loop[0].CE_inst_1.CEs_inst/v_sum_reg[31]) is unused and will be removed from module firstLayer.
WARNING: [Synth 8-3332] Sequential element (SEs_loop[0].SE_inst_1.SEs_inst/sum_reg[31]) is unused and will be removed from module firstLayer.
WARNING: [Synth 8-3332] Sequential element (step_reg[0]) is unused and will be removed from module dsp_layer.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:00:57 . Memory (MB): peak = 802.543 ; gain = 519.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|firstLayer  | C+A2*(B:0x7)     | 8      | 3      | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0x7)  | 8      | 3      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0x7)  | 8      | 3      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0x7)  | 8      | 3      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0x7)  | 8      | 3      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0x7)  | 8      | 3      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0x7)  | 8      | 3      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0x7)  | 8      | 3      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0x7)  | 8      | 3      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | C+A2*(B:0xe1)    | 8      | 8      | 32     | -      | 32     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0xe1) | 8      | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0xe1) | 8      | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0xe1) | 8      | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0xe1) | 8      | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0xe1) | 8      | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0xe1) | 8      | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0xe1) | 8      | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|firstLayer  | PCIN+A2*(B:0xe1) | 8      | 8      | -      | -      | 32     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | A*B              | 18     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp_layer   | (PCIN>>17)+A*B   | 16     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:00:58 . Memory (MB): peak = 802.543 ; gain = 519.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:71]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/convElement.vhd:71]
INFO: [Synth 8-3886] merging instance 'pool1/generate_maxPool[1].inst_maxPool/poolv_inst/buffer_fv_reg[0]' (FDCE) to 'pool1/generate_maxPool[0].inst_maxPool/poolv_inst/buffer_fv_reg[0]'
INFO: [Synth 8-3886] merging instance 'pool1/generate_maxPool[1].inst_maxPool/poolv_inst/buffer_fv_reg[1]' (FDCE) to 'pool1/generate_maxPool[0].inst_maxPool/poolv_inst/buffer_fv_reg[1]'
INFO: [Synth 8-3886] merging instance 'pool1/generate_maxPool[1].inst_maxPool/poolv_inst/buffer_fv_reg[2]' (FDCE) to 'pool1/generate_maxPool[0].inst_maxPool/poolv_inst/buffer_fv_reg[2]'
INFO: [Synth 8-3886] merging instance 'pool1/generate_maxPool[1].inst_maxPool/poolv_inst/delay_fv_reg' (FDCE) to 'pool1/generate_maxPool[0].inst_maxPool/poolv_inst/delay_fv_reg'
INFO: [Synth 8-3886] merging instance 'pool1/generate_maxPool[0].inst_maxPool/poolh_inst/buffer_fv_reg[0]' (FDCE) to 'pool1/generate_maxPool[1].inst_maxPool/poolh_inst/buffer_fv_reg[0]'
INFO: [Synth 8-3886] merging instance 'pool1/generate_maxPool[0].inst_maxPool/poolh_inst/buffer_fv_reg[1]' (FDCE) to 'pool1/generate_maxPool[1].inst_maxPool/poolh_inst/buffer_fv_reg[1]'
INFO: [Synth 8-3886] merging instance 'pool1/generate_maxPool[0].inst_maxPool/poolh_inst/buffer_fv_reg[2]' (FDCE) to 'pool1/generate_maxPool[1].inst_maxPool/poolh_inst/buffer_fv_reg[2]'
INFO: [Synth 8-3886] merging instance 'pool1/generate_maxPool[0].inst_maxPool/poolh_inst/delay_fv_reg' (FDCE) to 'pool1/generate_maxPool[1].inst_maxPool/poolh_inst/delay_fv_reg'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [D:/Test/final_project/final_project.srcs/sources_1/imports/Test/multi_conv_comb/multi_conv_comb.srcs/sources_1/imports/MasterThesis/Components/poolH.vhd:59]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:03 . Memory (MB): peak = 857.129 ; gain = 574.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:06 . Memory (MB): peak = 857.129 ; gain = 574.512
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:06 . Memory (MB): peak = 857.129 ; gain = 574.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:10 ; elapsed = 00:01:06 . Memory (MB): peak = 857.129 ; gain = 574.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:10 ; elapsed = 00:01:06 . Memory (MB): peak = 857.129 ; gain = 574.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:07 . Memory (MB): peak = 857.129 ; gain = 574.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:07 . Memory (MB): peak = 857.129 ; gain = 574.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|multi_conv_comb | conv1/NEs_inst/taps_inst[1].gen_i.geni_inst/cell_reg[1][7]     | 26     | 16    | YES          | NO                 | YES               | 0      | 16      | 
|multi_conv_comb | pool1/generate_maxPool[1].inst_maxPool/poolh_inst/delay_fv_reg | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+----------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   558|
|3     |DSP48E1 |    78|
|4     |LUT1    |   844|
|5     |LUT2    |  3179|
|6     |LUT3    |  1233|
|7     |LUT4    |   556|
|8     |LUT5    |   447|
|9     |LUT6    |  2264|
|10    |MUXF7   |    75|
|11    |SRL16E  |     2|
|12    |SRLC32E |    16|
|13    |FDCE    |  2956|
|14    |FDPE    |     1|
|15    |FDRE    |   143|
|16    |IBUF    |    13|
|17    |OBUF    |     6|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------+----------------------------+------+
|      |Instance                                    |Module                      |Cells |
+------+--------------------------------------------+----------------------------+------+
|1     |top                                         |                            | 12372|
|2     |  conv1                                     |firstLayer                  |  2375|
|3     |    \CEs_loop[0].CE_inst_1.CEs_inst         |convElement                 |    43|
|4     |    \CEs_loop[1].CE_inst_2.CEs_inst         |convElement__parameterized1 |    41|
|5     |    NEs_inst                                |neighExtractor              |   480|
|6     |      \taps_inst[0].gen_1.gen1_inst         |taps                        |    41|
|7     |      \taps_inst[1].gen_i.geni_inst         |taps_4                      |    41|
|8     |      \taps_inst[2].gen_last.gen_last_inst  |taps__parameterized2        |    32|
|9     |    \SEs_loop[0].SE_inst_1.SEs_inst         |sumElement                  |  1778|
|10    |    \SEs_loop[1].SE_inst_2.SEs_inst         |sumElement_3                |    33|
|11    |  dsp_1                                     |dsp_layer                   |  7098|
|12    |  pool1                                     |poolLayer                   |  2877|
|13    |    \generate_maxPool[0].inst_maxPool       |maxPool                     |  1469|
|14    |      poolh_inst                            |poolH_1                     |   310|
|15    |      poolv_inst                            |poolV_2                     |  1159|
|16    |    \generate_maxPool[1].inst_maxPool       |maxPool_0                   |  1401|
|17    |      poolh_inst                            |poolH                       |   314|
|18    |      poolv_inst                            |poolV                       |  1087|
+------+--------------------------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:07 . Memory (MB): peak = 857.129 ; gain = 574.512
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:11 ; elapsed = 00:01:07 . Memory (MB): peak = 857.129 ; gain = 574.512
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:01:07 . Memory (MB): peak = 857.129 ; gain = 574.512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

267 Infos, 62 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:17 . Memory (MB): peak = 867.949 ; gain = 593.102
INFO: [Common 17-1381] The checkpoint 'D:/Test/final_project/final_project.runs/synth_1/multi_conv_comb.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 867.949 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep 30 19:45:05 2018...
