/* ###################################################################
**     THIS COMPONENT MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
**     Filename    : DMA1.c
**     Project     : TabataTimer4_2
**     Processor   : MKL26Z128VFT4
**     Component   : DMAController
**     Version     : Component 01.037, Driver 01.01, CPU db: 3.00.000
**     Compiler    : GNU C Compiler
**     Date/Time   : 2014-10-29, 09:04, # CodeGen: 0
**     Abstract    :
**          This embedded component implements initialization
**          and runtime handling of an on-chip DMA controller.
**     Settings    :
**          Component name                                 : DMA1
**          Device                                         : DMA
**          Channel arbitration type                       : Fixed
**            Autoset channel priority                     : 
**          Statically allocated channels                  : 4
**            Channel settings                             : Chan: 3
**              Channel                                    : DMA_Channel3
**              Allocate channel                           : no
**              ChannelShared                              : no
**              Used by component(s)                       : SM2_TxDMA
**              Arbitration type                           : Fixed
**                Priority                                 : 3
**              Interrupt service                          : Enabled
**                Transfer complete interrupt              : 
**                  Interrupt vector                       : INT_DMA3
**                  Interrupt priority                     : 2
**            Channel settings                             : Chan: 1
**              Channel                                    : DMA_Channel1
**              Allocate channel                           : no
**              ChannelShared                              : no
**              Used by component(s)                       : SM1_RxDMA
**              Arbitration type                           : Fixed
**                Priority                                 : 1
**              Interrupt service                          : Enabled
**                Transfer complete interrupt              : 
**                  Interrupt vector                       : INT_DMA1
**                  Interrupt priority                     : 2
**            Channel settings                             : Chan: 2
**              Channel                                    : DMA_Channel2
**              Allocate channel                           : no
**              ChannelShared                              : no
**              Used by component(s)                       : SM1_TxDMA
**              Arbitration type                           : Fixed
**                Priority                                 : 2
**              Interrupt service                          : Enabled
**                Transfer complete interrupt              : 
**                  Interrupt vector                       : INT_DMA2
**                  Interrupt priority                     : 2
**            Channel settings                             : Chan: 0
**              Channel                                    : DMA_Channel0
**              Allocate channel                           : no
**              ChannelShared                              : no
**              Used by component(s)                       : SSI1_TxDMA
**              Arbitration type                           : Fixed
**                Priority                                 : 0
**              Interrupt service                          : Enabled
**                Transfer complete interrupt              : 
**                  Interrupt vector                       : INT_DMA0
**                  Interrupt priority                     : 2
**          Dynamically allocatable channels               : 0
**     Contents    :
**         Init                   - LDD_TDeviceData* DMA1_Init(void);
**         Deinit                 - void DMA1_Deinit(LDD_TDeviceData *DeviceDataPtr);
**         InitChannel            - LDD_TDeviceData* DMA1_InitChannel(LDD_TDeviceData *DeviceDataPtr,...
**         DeinitChannel          - void DMA1_DeinitChannel(DMA1_TChanDeviceData *ChanDeviceDataPtr);
**         EnableRequest          - LDD_TError DMA1_EnableRequest(DMA1_TChanDeviceData *ChanDeviceDataPtr);
**         DisableRequest         - LDD_TError DMA1_DisableRequest(DMA1_TChanDeviceData *ChanDeviceDataPtr);
**         StartTransfer          - LDD_TError DMA1_StartTransfer(DMA1_TChanDeviceData *ChanDeviceDataPtr);
**         CancelTransfer         - LDD_TError DMA1_CancelTransfer(DMA1_TChanDeviceData *ChanDeviceDataPtr);
**         GetError               - LDD_DMA_TErrorFlags DMA1_GetError(DMA1_TChanDeviceData *ChanDeviceDataPtr);
**         GetTransferredDataSize - LDD_DMA_TTransferDataSize DMA1_GetTransferredDataSize(DMA1_TChanDeviceData...
**         SetSourceAddress       - LDD_TError DMA1_SetSourceAddress(DMA1_TChanDeviceData *ChanDeviceDataPtr,...
**         SetDestinationAddress  - LDD_TError DMA1_SetDestinationAddress(DMA1_TChanDeviceData...
**         SetRequestCount        - LDD_TError DMA1_SetRequestCount(DMA1_TChanDeviceData *ChanDeviceDataPtr,...
**
**     Copyright : 1997 - 2014 Freescale Semiconductor, Inc. 
**     All Rights Reserved.
**     
**     Redistribution and use in source and binary forms, with or without modification,
**     are permitted provided that the following conditions are met:
**     
**     o Redistributions of source code must retain the above copyright notice, this list
**       of conditions and the following disclaimer.
**     
**     o Redistributions in binary form must reproduce the above copyright notice, this
**       list of conditions and the following disclaimer in the documentation and/or
**       other materials provided with the distribution.
**     
**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its
**       contributors may be used to endorse or promote products derived from this
**       software without specific prior written permission.
**     
**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**     
**     http: www.freescale.com
**     mail: support@freescale.com
** ###################################################################*/
/*!
** @file DMA1.c
** @version 01.01
** @brief
**          This embedded component implements initialization
**          and runtime handling of an on-chip DMA controller.
*/         
/*!
**  @addtogroup DMA1_module DMA1 module documentation
**  @{
*/         

/* MODULE DMA1. */

#include "DMA1.h"
#include "SIM_PDD.h"

#include "FreeRTOS.h" /* FreeRTOS interface */
/* Total number of channel supported by DMA device */
#define DMA1_CHANNEL_COUNT                                  0x04U
/* Number of statically allocated DMA channels */
#define DMA1_STATIC_CHANNEL_COUNT                           0x04U
/* Number of dynamically allocated DMA channels */
#define DMA1_DYNAMIC_CHANNEL_COUNT                          0x00U

/* Logical channel constants */
#define DMA1_CHN_0_PHY_NUM                                  (3U)
#define DMA1_CHN_0_TCD_PTR                                  ((DMA1_TTCD*)(void*)&DMA_SAR3)
#define DMA1_CHN_0_DMAMUX_CFG_REG_PTR                       ((uint8_t*)(void*)&DMAMUX0_CHCFG3)
#define DMA1_CHN_1_PHY_NUM                                  (1U)
#define DMA1_CHN_1_TCD_PTR                                  ((DMA1_TTCD*)(void*)&DMA_SAR1)
#define DMA1_CHN_1_DMAMUX_CFG_REG_PTR                       ((uint8_t*)(void*)&DMAMUX0_CHCFG1)
#define DMA1_CHN_2_PHY_NUM                                  (2U)
#define DMA1_CHN_2_TCD_PTR                                  ((DMA1_TTCD*)(void*)&DMA_SAR2)
#define DMA1_CHN_2_DMAMUX_CFG_REG_PTR                       ((uint8_t*)(void*)&DMAMUX0_CHCFG2)
#define DMA1_CHN_3_PHY_NUM                                  (0U)
#define DMA1_CHN_3_TCD_PTR                                  ((DMA1_TTCD*)(void*)&DMA_SAR0)
#define DMA1_CHN_3_DMAMUX_CFG_REG_PTR                       ((uint8_t*)(void*)&DMAMUX0_CHCFG0)

/* Channel MUX macros */
#define DMA1__MuxReset(_DMAMUX_CFG_PTR)                     (*_DMAMUX_CFG_PTR = 0U)
#define DMA1__MuxDisableRequest(_DMAMUX_CFG_PTR)            (*_DMAMUX_CFG_PTR &= (uint8_t)~(uint8_t)DMAMUX_CHCFG_ENBL_MASK)
#define DMA1__MuxEnableRequest(_DMAMUX_CFG_PTR)             (*_DMAMUX_CFG_PTR |= DMAMUX_CHCFG_ENBL_MASK)
#define DMA1__MuxSetRequest(_DMAMUX_CFG_PTR, _REQ)          (*_DMAMUX_CFG_PTR = _REQ)

#define DMA1__CHN_ERROR_FLAGS  (DMA_DSR_BCR_BED_MASK | DMA_DSR_BCR_BES_MASK | DMA_DSR_BCR_CE_MASK)

/* Channel TCD macros */
#define DMA1__StartTransfer(_TCD_PTR)                       (_TCD_PTR->DMA_DCR_Reg |= DMA_DCR_START_MASK)
#define DMA1__CancelTransfer(_TCD_PTR)                      (_TCD_PTR->DMA_DSR_BCR_Reg |= DMA_DSR_BCR_DONE_MASK)
#define DMA1__ClearDoneFlag(_TCD_PTR)                       (_TCD_PTR->DMA_DSR_BCR_Reg |= DMA_DSR_BCR_DONE_MASK)
#define DMA1__EnableRequest(_TCD_PTR)                       (_TCD_PTR->DMA_DCR_Reg |= DMA_DCR_ERQ_MASK)
#define DMA1__DisableRequest(_TCD_PTR)                      (_TCD_PTR->DMA_DCR_Reg &= ~(uint32_t)DMA_DCR_ERQ_MASK)
#define DMA1__GetByteCount(_TCD_PTR)                        (_TCD_PTR->DMA_DSR_BCR_Reg & DMA_DSR_BCR_BCR_MASK)
#define DMA1__SetByteCount(_TCD_PTR, _ByteCount)            (_TCD_PTR->DMA_DSR_BCR_Reg = (_ByteCount & DMA_DSR_BCR_BCR_MASK))
#define DMA1__GetStatus(_TCD_PTR)                           (_TCD_PTR->DMA_DSR_BCR_Reg & ~(uint32_t)DMA_DSR_BCR_BCR_MASK)
#define DMA1__GetDsrBcrReg(_TCD_PTR)                        (_TCD_PTR->DMA_DSR_BCR_Reg)
#define DMA1__SetSrcDataTransferSize(_TCD_PTR, _Size)       (_TCD_PTR->DMA_DCR_Reg = (_TCD_PTR->DMA_DCR_Reg & ~(uint32_t)DMA_DCR_SSIZE_MASK) | (((uint32_t)(_Size)) << DMA_DCR_SSIZE_SHIFT))
#define DMA1__GetSrcDataTransferSize(_TCD_PTR)              ((_TCD_PTR->DMA_DCR_Reg & DMA_DCR_SSIZE_MASK) >> DMA_DCR_SSIZE_SHIFT)
#define DMA1__SetDstDataTransferSize(_TCD_PTR, _Size)       (_TCD_PTR->DMA_DCR_Reg = (_TCD_PTR->DMA_DCR_Reg & ~(uint32_t)DMA_DCR_DSIZE_MASK) | (((uint32_t)(_Size)) << DMA_DCR_DSIZE_SHIFT))
#define DMA1__GetDstDataTransferSize(_TCD_PTR)              ((_TCD_PTR->DMA_DCR_Reg & DMA_DCR_DSIZE_MASK) >> DMA_DCR_DSIZE_SHIFT)
#define DMA1__SetSrcAddress(_TCD_PTR, _Address)             (_TCD_PTR->DMA_SAR_Reg = _Address)
#define DMA1__SetDstAddress(_TCD_PTR, _Address)             (_TCD_PTR->DMA_DAR_Reg = _Address)
#define DMA1__SetCycleStealMode(_TCD_PTR)                   (_TCD_PTR->DMA_DCR_Reg |= DMA_DCR_CS_MASK)
#define DMA1__SetContinuousMode(_TCD_PTR)                   (_TCD_PTR->DMA_DCR_Reg &= ~(uint32_t)DMA_DCR_CS_MASK)

/* Channel constants structure prototype */
typedef struct DMA1_TChnDevConst_struct {
  uint32_t                         PhyChnNum;              /*!< Physical channel number */
  DMA1_TTCD                       *TCDPtr;                 /*!< TCD registers address */
  uint8_t                         *DmaMuxRegPtr;           /*!< DMA mux. register address */
} DMA1_TChnDevConst, *DMA1_TChnDevConstPtr;

/* Device constants structure prototype */
typedef struct DMA1_TDevConst_struct {
  DMA1_TChnDevConst const          ChnDevConst[DMA1_CHANNEL_COUNT];
} DMA1_TDevConst, *DMA1_TDevConstPtr;

/* Channel device data structure prototype */
typedef struct DMA1_TChnDevData_stuct {
  DMA1_TTCD                       *TCDPtr;                 /*!< Channel TCD address */
  DMA1_TChnDevConst const         *ChnDevConstPtr;         /*!< Channel device constants structure address */
  uint32_t                         RWTransactionUint;      /*!< Transaction unit size [bytes] variable */
  LDD_DMA_TErrorFlags              ErrorFlags;             /*!< Channel error flags */
  uint32_t                         TransferDataSize;       /*!< ITransferDataSize variable */
  LDD_TUserData                   *UserDataPtr;            /*!< User data pointer */
  DMA1_TEvents                     Events;                 /*!< Events state variable */
} DMA1_TChnDevData, *DMA1_TChnDevDataPtr;

/* Device data structure prototype */
typedef struct {
  DMA1_TChnDevData                 ChnDevData[DMA1_CHANNEL_COUNT]; /*!< Channel device data array */
} DMA1_TDeviceData, *DMA1_TDeviceDataPtr;

/* Channel constants array */
DMA1_TDevConst const DMA1_DevConst = {
  {
    { /* Channel 0 (DMA_Channel3) */
      DMA1_CHN_0_PHY_NUM,                                  /*!< Physical channel number */
      DMA1_CHN_0_TCD_PTR,                                  /*!< TCD registers address */
      DMA1_CHN_0_DMAMUX_CFG_REG_PTR                        /*!< Mux cfg. register address */
    },
    { /* Channel 1 (DMA_Channel1) */
      DMA1_CHN_1_PHY_NUM,                                  /*!< Physical channel number */
      DMA1_CHN_1_TCD_PTR,                                  /*!< TCD registers address */
      DMA1_CHN_1_DMAMUX_CFG_REG_PTR                        /*!< Mux cfg. register address */
    },
    { /* Channel 2 (DMA_Channel2) */
      DMA1_CHN_2_PHY_NUM,                                  /*!< Physical channel number */
      DMA1_CHN_2_TCD_PTR,                                  /*!< TCD registers address */
      DMA1_CHN_2_DMAMUX_CFG_REG_PTR                        /*!< Mux cfg. register address */
    },
    { /* Channel 3 (DMA_Channel0) */
      DMA1_CHN_3_PHY_NUM,                                  /*!< Physical channel number */
      DMA1_CHN_3_TCD_PTR,                                  /*!< TCD registers address */
      DMA1_CHN_3_DMAMUX_CFG_REG_PTR                        /*!< Mux cfg. register address */
    }
  }
};

/* Transaction size constants array */
uint32_t const DMA1_TrSizeConsts[4] = {
  0x04U,                                                   /* Transaction size 4 bytes */
  0x01U,                                                   /* Transaction size 1 byte */
  0x02U,                                                   /* Transaction size 2 bytes */
  0x00U                                                    /* Transaction size reserved */
};

/* {FreeRTOS RTOS Adapter} Static object used for simulation of dynamic driver memory allocation */
static DMA1_TDeviceData DevDataPtr__DEFAULT_RTOS_ALLOC;
/* {FreeRTOS RTOS Adapter} Global variable used for passing a parameter into ISR */
static DMA1_TDeviceDataPtr INT_DMA3__BAREBOARD_RTOS_ISRPARAM;
/* {FreeRTOS RTOS Adapter} Global variable used for passing a parameter into ISR */
static DMA1_TDeviceDataPtr INT_DMA1__BAREBOARD_RTOS_ISRPARAM;
/* {FreeRTOS RTOS Adapter} Global variable used for passing a parameter into ISR */
static DMA1_TDeviceDataPtr INT_DMA2__BAREBOARD_RTOS_ISRPARAM;
/* {FreeRTOS RTOS Adapter} Global variable used for passing a parameter into ISR */
static DMA1_TDeviceDataPtr INT_DMA0__BAREBOARD_RTOS_ISRPARAM;
static void HandleInterrupt(DMA1_TChnDevData *ChnDevDataPtr);
static uint32_t GetTransactionUnitSize(DMA1_TTCD *TCDPtr);
/*
** ===================================================================
**     Method      :  GetTransactionUnitSize (component DMAController)
**
**     Description :
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static uint32_t GetTransactionUnitSize(DMA1_TTCD *TCDPtr)
{
  uint32_t SrcTrSize = DMA1_TrSizeConsts[DMA1__GetSrcDataTransferSize(TCDPtr)];
  uint32_t DstTrSize = DMA1_TrSizeConsts[DMA1__GetDstDataTransferSize(TCDPtr)];

  if (SrcTrSize > DstTrSize) {
    return SrcTrSize;
  } else {
    return DstTrSize;
  }
}

/*
** ===================================================================
**     Method      :  DMA1_Init (component DMAController)
*/
/*!
**     @brief
**         Initializes the associated peripheral(s) and the component
**         internal variables. The method is called automatically as a
**         part of the application initialization code.
**     @return
**                         - Pointer to the device data structure. 
*/
/* ===================================================================*/
LDD_TDeviceData* DMA1_Init(void)
{
  DMA1_TDeviceData                 *DevDataPtr;            /* LDD device structure */

  /* {FreeRTOS RTOS Adapter} Driver memory allocation: Dynamic allocation is simulated by a pointer to the static object */
  DevDataPtr = &DevDataPtr__DEFAULT_RTOS_ALLOC;
  /* {FreeRTOS RTOS Adapter} Driver memory allocation: Fill the allocated memory by zero value */
  PE_FillMemory(DevDataPtr, 0U, sizeof(DMA1_TDeviceData));
  /* Transfer complete interrupt vector(INT_DMA3) allocation */
  /* {FreeRTOS RTOS Adapter} Set interrupt vector: IVT is static, ISR parameter is passed by the global variable */
  INT_DMA3__BAREBOARD_RTOS_ISRPARAM =  DevDataPtr;
  /* Transfer complete interrupt vector(INT_DMA1) allocation */
  /* {FreeRTOS RTOS Adapter} Set interrupt vector: IVT is static, ISR parameter is passed by the global variable */
  INT_DMA1__BAREBOARD_RTOS_ISRPARAM =  DevDataPtr;
  /* Transfer complete interrupt vector(INT_DMA2) allocation */
  /* {FreeRTOS RTOS Adapter} Set interrupt vector: IVT is static, ISR parameter is passed by the global variable */
  INT_DMA2__BAREBOARD_RTOS_ISRPARAM =  DevDataPtr;
  /* Transfer complete interrupt vector(INT_DMA0) allocation */
  /* {FreeRTOS RTOS Adapter} Set interrupt vector: IVT is static, ISR parameter is passed by the global variable */
  INT_DMA0__BAREBOARD_RTOS_ISRPARAM =  DevDataPtr;
  /* Transfer complete interrupt vector(INT_DMA3) priority setting */
  /* NVIC_IPR0: PRI_3=0x80 */
  NVIC_IPR0 = (uint32_t)((NVIC_IPR0 & (uint32_t)~(uint32_t)(
               NVIC_IP_PRI_3(0x7F)
              )) | (uint32_t)(
               NVIC_IP_PRI_3(0x80)
              ));
  /* NVIC_ISER: SETENA|=8 */
  NVIC_ISER |= NVIC_ISER_SETENA(0x08);
  /* Transfer complete interrupt vector(INT_DMA1) priority setting */
  /* NVIC_IPR0: PRI_1=0x80 */
  NVIC_IPR0 = (uint32_t)((NVIC_IPR0 & (uint32_t)~(uint32_t)(
               NVIC_IP_PRI_1(0x7F)
              )) | (uint32_t)(
               NVIC_IP_PRI_1(0x80)
              ));
  /* NVIC_ISER: SETENA|=2 */
  NVIC_ISER |= NVIC_ISER_SETENA(0x02);
  /* Transfer complete interrupt vector(INT_DMA2) priority setting */
  /* NVIC_IPR0: PRI_2=0x80 */
  NVIC_IPR0 = (uint32_t)((NVIC_IPR0 & (uint32_t)~(uint32_t)(
               NVIC_IP_PRI_2(0x7F)
              )) | (uint32_t)(
               NVIC_IP_PRI_2(0x80)
              ));
  /* NVIC_ISER: SETENA|=4 */
  NVIC_ISER |= NVIC_ISER_SETENA(0x04);
  /* Transfer complete interrupt vector(INT_DMA0) priority setting */
  /* NVIC_IPR0: PRI_0=0x80 */
  NVIC_IPR0 = (uint32_t)((NVIC_IPR0 & (uint32_t)~(uint32_t)(
               NVIC_IP_PRI_0(0x7F)
              )) | (uint32_t)(
               NVIC_IP_PRI_0(0x80)
              ));
  /* NVIC_ISER: SETENA|=1 */
  NVIC_ISER |= NVIC_ISER_SETENA(0x01);
  /* Enable clock gates */
  #ifdef SIM_PDD_CLOCK_GATE_DMA
  SIM_PDD_SetClockGate(SIM_BASE_PTR, SIM_PDD_CLOCK_GATE_DMA, PDD_ENABLE);
  #endif
  #ifdef SIM_PDD_CLOCK_GATE_DMA_MULTIPLEXOR0
  SIM_PDD_SetClockGate(SIM_BASE_PTR, SIM_PDD_CLOCK_GATE_DMA_MULTIPLEXOR0, PDD_ENABLE);
  #endif
  /* Registration of the device structure */
  PE_LDD_RegisterDeviceStructure(PE_LDD_COMPONENT_DMA1_ID,DevDataPtr);
  return DevDataPtr;
}

/*
** ===================================================================
**     Method      :  DMA1_Deinit (component DMAController)
*/
/*!
**     @brief
**         Deinitializes the associated peripheral(s) and frees the
**         component internal data structure.
**     @param
**         DeviceDataPtr   - Device data structure
**                           pointer returned by [Init] method.
*/
/* ===================================================================*/
void DMA1_Deinit(LDD_TDeviceData *DeviceDataPtr)
{
  /* {FreeRTOS RTOS Adapter} Critical section begin (RTOS function call is defined by FreeRTOS RTOS Adapter property) */
  taskENTER_CRITICAL();
  DMA1__CancelTransfer(DMA1_CHN_0_TCD_PTR);                /* Stop channel */
  DMA1__CancelTransfer(DMA1_CHN_1_TCD_PTR);                /* Stop channel */
  DMA1__CancelTransfer(DMA1_CHN_2_TCD_PTR);                /* Stop channel */
  DMA1__CancelTransfer(DMA1_CHN_3_TCD_PTR);                /* Stop channel */
  /* Disable clock gates */
  #ifdef SIM_PDD_CLOCK_GATE_DMA
  SIM_PDD_SetClockGate(SIM_BASE_PTR, SIM_PDD_CLOCK_GATE_DMA, PDD_DISABLE);
  #endif
  #ifdef SIM_PDD_CLOCK_GATE_DMA_MULTIPLEXOR0
  SIM_PDD_SetClockGate(SIM_BASE_PTR, SIM_PDD_CLOCK_GATE_DMA_MULTIPLEXOR0, PDD_DISABLE);
  #endif
  /* Transfer complete interrupt vector(INT_DMA3) deallocation */
  /* {FreeRTOS RTOS Adapter} Restore interrupt vector: IVT is static, no code is generated */
  /* Transfer complete interrupt vector(INT_DMA1) deallocation */
  /* {FreeRTOS RTOS Adapter} Restore interrupt vector: IVT is static, no code is generated */
  /* Transfer complete interrupt vector(INT_DMA2) deallocation */
  /* {FreeRTOS RTOS Adapter} Restore interrupt vector: IVT is static, no code is generated */
  /* Transfer complete interrupt vector(INT_DMA0) deallocation */
  /* {FreeRTOS RTOS Adapter} Restore interrupt vector: IVT is static, no code is generated */
  /* Unregistration of the device structure */
  PE_LDD_UnregisterDeviceStructure(PE_LDD_COMPONENT_DMA1_ID);
  /* Deallocation of the device structure */
  /* {FreeRTOS RTOS Adapter} Driver memory deallocation: Dynamic allocation is simulated, no deallocation code is generated */
  /* {FreeRTOS RTOS Adapter} Critical section ends (RTOS function call is defined by FreeRTOS RTOS Adapter property) */
  taskEXIT_CRITICAL();
}

/*
** ===================================================================
**     Method      :  DMA1_InitChannel (component DMAController)
*/
/*!
**     @brief
**         The method allocates DMA channel for the DMA transfer
**         defined by the transfer descriptor input parameter
**         DescriptorPtr. This method must be called before DMA channel
**         is initialized. Otherwise ERR_NOTAVAIL error code is
**         returned after call of DMA_LDD channel methods.
**     @param
**         DeviceDataPtr   - Device data structure
**                           pointer returned by [Init] method.
**     @param
**         ChIntPtr        - Pointer to a DMA transfer
**                           descriptor structure.
**     @param
**         UserDataPtr     - Pointer to the user or
**                           RTOS specific data. This pointer will be
**                           passed as an event or callback parameter.
**     @return
**                         - Error code, possible codes:
**                           - ERR_OK - OK.
**                           - ERR_SPEED - This device does not work in
**                           the active clock configuration.
**                           - ERR_DISABLED - Component or device is
**                           disabled.
**                           - ERR_NOTAVAIL - There is not any possible
**                           channel with desired features to be
**                           allocated.
*/
/* ===================================================================*/
LDD_TDeviceData* DMA1_InitChannel(LDD_TDeviceData *DeviceDataPtr, DMA1_TChnInit *ChIntPtr, LDD_TUserData *UserDataPtr)
{
  uint32_t                         LogChnNum      = ChIntPtr->ChnNum;
  DMA1_TChnDevData                *ChnDevDataPtr;
  DMA1_TChnDevConst const         *ChnDevConstPtr;
  DMA1_TTCD                       *TCDPtr;
  uint8_t                         *DmaMuxCfgPtr;

  ChnDevDataPtr  = &((DMA1_TDeviceData *)DeviceDataPtr)->ChnDevData[LogChnNum];
  ChnDevConstPtr = &(DMA1_DevConst.ChnDevConst[LogChnNum]);
  TCDPtr         = ChnDevConstPtr->TCDPtr;
  DmaMuxCfgPtr   = ChnDevConstPtr->DmaMuxRegPtr;
  DMA1__MuxReset(DmaMuxCfgPtr);                            /* Disable channel peripheral request (in the DMAMUX) */
  DMA1__CancelTransfer(TCDPtr);                            /* Cancel transfer (if pending) */
  *TCDPtr = ChIntPtr->TCD;                                 /* Initialize channel TCD (channel registers) */
  ChnDevDataPtr->TransferDataSize = DMA1__GetByteCount(TCDPtr); /* Initialize channel TransferDataSize variable */
  ChnDevDataPtr->ChnDevConstPtr = ChnDevConstPtr;          /* Remember channel constants address */
  ChnDevDataPtr->TCDPtr = TCDPtr;                          /* Remember channel TCD address */
  ChnDevDataPtr->UserDataPtr = UserDataPtr;                /* Remember channel User data pointer */
  ChnDevDataPtr->Events = ChIntPtr->Events;                /* Initialize events */
  ChnDevDataPtr->RWTransactionUint = GetTransactionUnitSize(TCDPtr); /* Initialize RWTransactionUint variable */
  DMA1__MuxSetRequest(DmaMuxCfgPtr,ChIntPtr->MUX_CHCFG_Reg); /* Set channel peripheral request (in the DMAMUX) */
  return ChnDevDataPtr;
}

/*
** ===================================================================
**     Method      :  DMA1_DeinitChannel (component DMAController)
*/
/*!
**     @brief
**         The method frees the DMA channel.
**     @param
**         ChanDeviceDataPtr - DMA channel
**                           data structure pointer returned by
**                           [InitChannel()] method.
*/
/* ===================================================================*/
void DMA1_DeinitChannel(DMA1_TChanDeviceData *ChanDeviceDataPtr)
{
  DMA1_TChnDevConst const         *ChnDevConstPtr = ((DMA1_TChnDevData *)ChanDeviceDataPtr)->ChnDevConstPtr;

  DMA1__MuxReset(ChnDevConstPtr->DmaMuxRegPtr);            /* Disable channel peripheral request (in the DMAMUX) */
  DMA1__CancelTransfer(ChnDevConstPtr->TCDPtr);            /* Cancel transfer (if pending) */
}

/*
** ===================================================================
**     Method      :  DMA1_EnableRequest (component DMAController)
*/
/*!
**     @brief
**         The method enables DMA request from peripheral. Please note
**         that this method doesn't start the transfer. The transfer is
**         started as soon as DMA request from peripheral is asserted.
**     @param
**         ChanDeviceDataPtr - DMA channel
**                           data structure pointer returned by
**                           [InitChannel()] method.
**     @return
**                         - Error code, possible codes: 
**                           - ERR_OK - OK. 
**                           - ERR_DISABLED - Component is disabled.
*/
/* ===================================================================*/
LDD_TError DMA1_EnableRequest(DMA1_TChanDeviceData *ChanDeviceDataPtr)
{
  DMA1_TChnDevData                *ChnDevDataPtr = (DMA1_TChnDevData *)ChanDeviceDataPtr;

  /* Enable request from peripheral */
  DMA1__EnableRequest(ChnDevDataPtr->TCDPtr);
  return ERR_OK;
}

/*
** ===================================================================
**     Method      :  DMA1_DisableRequest (component DMAController)
*/
/*!
**     @brief
**         The method disables DMA request from peripheral. Please note
**         that request can also by disabled automatically by the DMA
**         hardware.
**     @param
**         ChanDeviceDataPtr - DMA channel
**                           data structure pointer returned by
**                           [InitChannel()] method.
**     @return
**                         - Error code, possible codes: 
**                           - ERR_OK - OK. 
**                           - ERR_DISABLED - Component is disabled.
*/
/* ===================================================================*/
LDD_TError DMA1_DisableRequest(DMA1_TChanDeviceData *ChanDeviceDataPtr)
{
  DMA1_TChnDevData                *ChnDevDataPtr = (DMA1_TChnDevData *)ChanDeviceDataPtr;

  /* Disable request from peripheral */
  DMA1__DisableRequest(ChnDevDataPtr->TCDPtr);
  return ERR_OK;
}

/*
** ===================================================================
**     Method      :  DMA1_StartTransfer (component DMAController)
*/
/*!
**     @brief
**         The method starts DMA transfer on the selected DMA channel.
**         This methods initiates explicit SW transfer request. Please
**         note that call of this method if peripheral request is
**         enabled can cause unpredictable behaviour.
**     @param
**         ChanDeviceDataPtr - DMA channel
**                           data structure pointer returned by
**                           [InitChannel()] method.
**     @return
**                         - Error code, possible codes: 
**                           - ERR_OK - OK. 
**                           - ERR_DISABLED - Component is disabled.
*/
/* ===================================================================*/
LDD_TError DMA1_StartTransfer(DMA1_TChanDeviceData *ChanDeviceDataPtr)
{
  DMA1_TChnDevData                *ChnDevDataPtr = (DMA1_TChnDevData *)ChanDeviceDataPtr;

  /* Start transfer */
  DMA1__StartTransfer(ChnDevDataPtr->TCDPtr);
  return ERR_OK;
}

/*
** ===================================================================
**     Method      :  DMA1_CancelTransfer (component DMAController)
*/
/*!
**     @brief
**         This method cancels DMA transfer. The cancel takes effect
**         after the last write of the current read/write sequence and
**         the channel retires as if the request was serviced normally.
**     @param
**         ChanDeviceDataPtr - DMA channel
**                           data structure pointer returned by
**                           [InitChannel()] method.
**     @return
**                         - Error code, possible codes: 
**                           - ERR_OK - OK. 
**                           - ERR_DISABLED - Component is disabled.
*/
/* ===================================================================*/
LDD_TError DMA1_CancelTransfer(DMA1_TChanDeviceData *ChanDeviceDataPtr)
{
  DMA1_TChnDevData                *ChnDevDataPtr = (DMA1_TChnDevData *)ChanDeviceDataPtr;
  DMA1_TTCD                       *TCDPtr = ChnDevDataPtr->TCDPtr;
  uint32_t                         DsrBcrRegCopy;

  /* Disable new request from peripheral in DMA MUX */
  DMA1__MuxDisableRequest(ChnDevDataPtr->ChnDevConstPtr->DmaMuxRegPtr);
  /* Disable new request from peripheral */
  DMA1__DisableRequest(TCDPtr);
  /* Create copy of status and byte count register */
  DsrBcrRegCopy = DMA1__GetDsrBcrReg(TCDPtr);
  /* Cancel transfer. This clears all flags and remaining byte count. */
  DMA1__CancelTransfer(TCDPtr);
  /* Write back byte count register value */
  DMA1__SetByteCount(TCDPtr, DsrBcrRegCopy);
  /* Enable new request from peripheral in DMA MUX */
  DMA1__MuxEnableRequest(ChnDevDataPtr->ChnDevConstPtr->DmaMuxRegPtr);
  return ERR_OK;
}

/*
** ===================================================================
**     Method      :  DMA1_GetError (component DMAController)
*/
/*!
**     @brief
**         Returns last recorded channel error flags.
**     @param
**         ChanDeviceDataPtr - DMA channel
**                           data structure pointer returned by
**                           [InitChannel()] method.
**     @return
**                         - DMA Error flags.
*/
/* ===================================================================*/
LDD_DMA_TErrorFlags DMA1_GetError(DMA1_TChanDeviceData *ChanDeviceDataPtr)
{
  DMA1_TChnDevData                *ChnDevDataPtr = (DMA1_TChnDevData *)ChanDeviceDataPtr;
  LDD_DMA_TErrorFlags              ErrorFlags = ChnDevDataPtr->ErrorFlags;

  ChnDevDataPtr->ErrorFlags = 0U;                          /* Clear error mask */
  return (ErrorFlags);
}

/*
** ===================================================================
**     Method      :  DMA1_GetTransferredDataSize (component DMAController)
*/
/*!
**     @brief
**         Returns current number of transferred transaction units.
**         Returned value reflects either number of transaction units
**         transferred in the currently active transfer or number of
**         transaction units transferred the in last completed transfer.
**     @param
**         ChanDeviceDataPtr - DMA channel
**                           data structure pointer returned by
**                           [InitChannel()] method.
**     @return
**                         - Number of transferred transaction units.
*/
/* ===================================================================*/
LDD_DMA_TTransferDataSize DMA1_GetTransferredDataSize(DMA1_TChanDeviceData *ChanDeviceDataPtr)
{
  DMA1_TChnDevData                *ChnDevDataPtr = (DMA1_TChnDevData *)ChanDeviceDataPtr;

  return (LDD_DMA_TTransferDataSize)((ChnDevDataPtr->TransferDataSize - (DMA1__GetByteCount(ChnDevDataPtr->TCDPtr)))/ChnDevDataPtr->RWTransactionUint);
}

/*
** ===================================================================
**     Method      :  DMA1_SetSourceAddress (component DMAController)
*/
/*!
**     @brief
**         Sets source(read) data address.
**     @param
**         ChanDeviceDataPtr - DMA channel
**                           data structure pointer returned by
**                           [InitChannel()] method.
**     @param
**         Address         - Pointer to source data address.
**     @return
**                         - Error code, possible codes: 
**                           - ERR_OK - OK. 
**                           - ERR_DISABLED - Component is disabled. 
**                           - ERR_PARAM_ADDRESS - Source address is not
**                           multiple of DMA transaction size (byte,
**                           word, dword, ...)
*/
/* ===================================================================*/
LDD_TError DMA1_SetSourceAddress(DMA1_TChanDeviceData *ChanDeviceDataPtr, LDD_DMA_TData *Address)
{
  /* This test can be disabled by setting the "Ignore state checking"
     property to the "yes" value in the "Configuration inspector" */
  if (((uint32_t)Address % GetTransactionUnitSize(((DMA1_TChnDevData *)ChanDeviceDataPtr)->TCDPtr)) != 0U) {
    return ERR_PARAM_ADDRESS;
  }
  DMA1__SetSrcAddress(((DMA1_TChnDevData *)ChanDeviceDataPtr)->TCDPtr, (uint32_t)Address);
  return ERR_OK;
}

/*
** ===================================================================
**     Method      :  DMA1_SetDestinationAddress (component DMAController)
*/
/*!
**     @brief
**         Sets destination(write) data address
**     @param
**         ChanDeviceDataPtr - DMA channel
**                           data structure pointer returned by
**                           [InitChannel()] method.
**     @param
**         Address         - Pointer to destination data
**                           address.
**     @return
**                         - Error code, possible codes: 
**                           - ERR_OK - OK. 
**                           - ERR_DISABLED - Component is disabled. 
**                           - ERR_PARAM_ADDRESS - Destination address
**                           is not multiple of DMA transaction size
**                           (byte, word, dword, ...)
*/
/* ===================================================================*/
LDD_TError DMA1_SetDestinationAddress(DMA1_TChanDeviceData *ChanDeviceDataPtr, LDD_DMA_TData *Address)
{
  /* This test can be disabled by setting the "Ignore state checking"
     property to the "yes" value in the "Configuration inspector" */
  if (((uint32_t)Address % GetTransactionUnitSize(((DMA1_TChnDevData *)ChanDeviceDataPtr)->TCDPtr)) != 0U) {
    return ERR_PARAM_ADDRESS;
  }
  DMA1__SetDstAddress(((DMA1_TChnDevData *)ChanDeviceDataPtr)->TCDPtr, (uint32_t)Address);
  return ERR_OK;
}

/*
** ===================================================================
**     Method      :  DMA1_SetRequestCount (component DMAController)
*/
/*!
**     @brief
**         Sets number of request required to complete the transfer.
**     @param
**         ChanDeviceDataPtr - DMA channel
**                           data structure pointer returned by
**                           [InitChannel()] method.
**     @param
**         RequestCount    - Number of request
**                           required to complete transfer.
**     @return
**                         - Error code, possible codes: 
**                           - ERR_OK - OK. 
**                           - ERR_DISABLED - Component is disabled.
*/
/* ===================================================================*/
LDD_TError DMA1_SetRequestCount(DMA1_TChanDeviceData *ChanDeviceDataPtr, LDD_DMA_TRequestCount RequestCount)
{
  DMA1_TChnDevData                *ChnDevDataPtr = (DMA1_TChnDevData *)ChanDeviceDataPtr;
  DMA1_TTCD                       *TCDPtr = ChnDevDataPtr->TCDPtr;

  /* Clear TransferDone flag. The flag must be cleared before byte count register is set. */
  /* (Byte count register is cleared if DONE flag is cleared). */
  DMA1__ClearDoneFlag(TCDPtr);
  /* Remember requested transfer data size. This value is used in GetTransferredDataSize() method. */
  ChnDevDataPtr->TransferDataSize = (RequestCount * ChnDevDataPtr->RWTransactionUint);
  /* Set number of bytes to be transferred */
  DMA1__SetByteCount(TCDPtr, (RequestCount * ChnDevDataPtr->RWTransactionUint));
  return ERR_OK;
}

/*
** ===================================================================
**     Method      :  HandleInterrupt (component DMAController)
**
**     Description :
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
static void HandleInterrupt(DMA1_TChnDevData *ChnDevDataPtr)
{
  DMA1_TTCD                       *TCDPtr = ChnDevDataPtr->TCDPtr;
  uint32_t                         DsrBcrRegCopy;

  /* Create copy of status and byte count register */
  DsrBcrRegCopy = DMA1__GetDsrBcrReg(TCDPtr);
  if ((DsrBcrRegCopy & (DMA1__CHN_ERROR_FLAGS | DMA_DSR_BCR_DONE_MASK)) != 0x00U) { /* Any flag set? */
    /* Clear all status bits in the status register. */
    /* Note: This also clears byte count register */
    DMA1__ClearDoneFlag(TCDPtr);
    /* Write back byte count register value */
    DMA1__SetByteCount(TCDPtr, DsrBcrRegCopy);
    if ((DsrBcrRegCopy & DMA1__CHN_ERROR_FLAGS) != 0x00U) { /* Any error? */
      /* Transfer error */
      DMA1__DisableRequest(TCDPtr);
      ChnDevDataPtr->ErrorFlags |= DsrBcrRegCopy & DMA1__CHN_ERROR_FLAGS;
      if (ChnDevDataPtr->Events.OnErrorFnPtr != NULL) {
        ChnDevDataPtr->Events.OnErrorFnPtr(ChnDevDataPtr->UserDataPtr);
      }
    } else {
      /* Transfer done without error */
      if (ChnDevDataPtr->Events.OnCompleteFnPtr != NULL) {
        ChnDevDataPtr->Events.OnCompleteFnPtr(ChnDevDataPtr->UserDataPtr);
      }
    }
  }
}

/*
** ===================================================================
**     Method      :  DMA1_TransferComplete_ISR (component DMAController)
**
**     Description :
**         Transfer complete ISR
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(DMA1_INT_DMA3_TransferComplete_ISR)
{
  /* {FreeRTOS RTOS Adapter} ISR parameter is passed through the global variable */
  DMA1_TDeviceDataPtr DevDataPtr = INT_DMA3__BAREBOARD_RTOS_ISRPARAM;
  HandleInterrupt(&(DevDataPtr->ChnDevData[0]));
}

/*
** ===================================================================
**     Method      :  DMA1_TransferComplete_ISR (component DMAController)
**
**     Description :
**         Transfer complete ISR
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(DMA1_INT_DMA1_TransferComplete_ISR)
{
  /* {FreeRTOS RTOS Adapter} ISR parameter is passed through the global variable */
  DMA1_TDeviceDataPtr DevDataPtr = INT_DMA1__BAREBOARD_RTOS_ISRPARAM;
  HandleInterrupt(&(DevDataPtr->ChnDevData[1]));
}

/*
** ===================================================================
**     Method      :  DMA1_TransferComplete_ISR (component DMAController)
**
**     Description :
**         Transfer complete ISR
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(DMA1_INT_DMA2_TransferComplete_ISR)
{
  /* {FreeRTOS RTOS Adapter} ISR parameter is passed through the global variable */
  DMA1_TDeviceDataPtr DevDataPtr = INT_DMA2__BAREBOARD_RTOS_ISRPARAM;
  HandleInterrupt(&(DevDataPtr->ChnDevData[2]));
}

/*
** ===================================================================
**     Method      :  DMA1_TransferComplete_ISR (component DMAController)
**
**     Description :
**         Transfer complete ISR
**         This method is internal. It is used by Processor Expert only.
** ===================================================================
*/
PE_ISR(DMA1_INT_DMA0_TransferComplete_ISR)
{
  /* {FreeRTOS RTOS Adapter} ISR parameter is passed through the global variable */
  DMA1_TDeviceDataPtr DevDataPtr = INT_DMA0__BAREBOARD_RTOS_ISRPARAM;
  HandleInterrupt(&(DevDataPtr->ChnDevData[3]));
}


/* END DMA1. */

/*!
** @}
*/
/*
** ###################################################################
**
**     This file was created by Processor Expert 10.3 [05.09]
**     for the Freescale Kinetis series of microcontrollers.
**
** ###################################################################
*/
