module PLL_prj(
		clk,
		rst_n,
		led0,
		led1
);
input clk;      //50M
input rst_n;    //rest
output led0;
output led1;
wire  clkc0;  //100M
wire  clkc1;    //200M
wire  locked;

PLL_ctrl	PLL_ctr_inst (
	.areset ( !rst_n ),
	.inclk0 ( clk),
	.c0 ( clkc0),
	.c1 ( clkc1 ),
	.locked ( locked )
	);
	
reg[23:0] cnt0;
reg[24:0] cnt1;

always @(posedge clkc0 or negedge rst_n)
      if(!rst_n)  cnt0<=24'd0;
		else  cnt0<=cnt0+1'b1;
assign led0=cnt0[23];

always @(posedge clkc1 or negedge rst_n)
      if(!rst_n)  cnt1<=24'd0;
		else  cnt1<=cnt1+1'b1;
assign led1=cnt1[24];

endmodule 
