Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sat Mar 24 17:29:35 2018
| Host         : DESKTOP-RQADDVB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SevenSegment_wrapper_timing_summary_routed.rpt -rpx SevenSegment_wrapper_timing_summary_routed.rpx
| Design       : SevenSegment_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SevenSegment_i/SevenSegmentDriver_0/inst/Mux/sel_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SevenSegment_i/SevenSegmentDriver_0/inst/Mux/sel_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SevenSegment_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SevenSegment_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: SevenSegment_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 29 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.223        0.000                      0                   49        0.154        0.000                      0                   49        3.000        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
sys_clk_pin                            {0.000 5.000}      10.000          100.000         
  clk_out1_SevenSegment_clk_wiz_0_1_1  {0.000 10.000}     20.000          50.000          
  clkfbout_SevenSegment_clk_wiz_0_1_1  {0.000 5.000}      10.000          100.000         
sys_clock                              {0.000 5.000}      10.000          100.000         
  clk_out1_SevenSegment_clk_wiz_0_1    {0.000 10.000}     20.000          50.000          
  clkfbout_SevenSegment_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_SevenSegment_clk_wiz_0_1_1       15.225        0.000                      0                   49        0.238        0.000                      0                   49        9.500        0.000                       0                    31  
  clkfbout_SevenSegment_clk_wiz_0_1_1                                                                                                                                                    7.845        0.000                       0                     3  
sys_clock                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_SevenSegment_clk_wiz_0_1         15.223        0.000                      0                   49        0.238        0.000                      0                   49        9.500        0.000                       0                    31  
  clkfbout_SevenSegment_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_SevenSegment_clk_wiz_0_1    clk_out1_SevenSegment_clk_wiz_0_1_1       15.223        0.000                      0                   49        0.154        0.000                      0                   49  
clk_out1_SevenSegment_clk_wiz_0_1_1  clk_out1_SevenSegment_clk_wiz_0_1         15.223        0.000                      0                   49        0.154        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SevenSegment_clk_wiz_0_1_1
  To Clock:  clk_out1_SevenSegment_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       15.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.225ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.082    18.965    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.536    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.225    

Slack (MET) :             15.225ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.082    18.965    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.536    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.225    

Slack (MET) :             15.225ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.082    18.965    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.536    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.225    

Slack (MET) :             15.225ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.082    18.965    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.536    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         18.536    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.225    

Slack (MET) :             15.350ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.082    18.942    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.513    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         18.513    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.350ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.082    18.942    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.513    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         18.513    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.350ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.082    18.942    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.513    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         18.513    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.350ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.082    18.942    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.513    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         18.513    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.350    

Slack (MET) :             15.474ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.076ns (23.934%)  route 3.420ns (76.066%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.272     3.418    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124     3.542 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000     3.542    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.438    18.443    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.578    19.020    
                         clock uncertainty           -0.082    18.939    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.077    19.016    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                 15.474    

Slack (MET) :             15.500ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.952ns (23.993%)  route 3.016ns (76.007%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          0.868     3.014    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.442    18.447    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.082    18.943    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    18.514    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.514    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                 15.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=3, routed)           0.078    -0.400    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[0]
    SLICE_X55Y15         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.276 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.276    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[1]
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.831    -0.859    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.105    -0.514    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.560    -0.621    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.363    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[11]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.255 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[11]
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.829    -0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105    -0.516    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.558    -0.623    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/Q
                         net (fo=2, routed)           0.118    -0.364    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[19]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.256 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.256    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[19]
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.827    -0.863    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105    -0.518    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.559    -0.622    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.362    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.254 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.254    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[15]
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.828    -0.862    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.105    -0.517    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.359    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[3]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.251 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.251    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[3]
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.831    -0.859    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.105    -0.514    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.561    -0.620    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y16         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.360    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[7]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.252 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.252    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[7]
    SLICE_X55Y16         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.830    -0.860    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y16         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.105    -0.515    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.557    -0.624    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.363    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.255 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.255    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[23]
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.826    -0.864    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.105    -0.519    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.560    -0.621    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/Q
                         net (fo=2, routed)           0.114    -0.366    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[8]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.251 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.251    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[8]
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.829    -0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105    -0.516    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.558    -0.623    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/Q
                         net (fo=2, routed)           0.115    -0.367    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[16]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.252 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.252    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[16]
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.827    -0.863    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105    -0.518    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.556    -0.625    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/Q
                         net (fo=3, routed)           0.177    -0.284    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk
    SLICE_X54Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000    -0.239    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.824    -0.866    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.240    -0.625    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.505    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SevenSegment_clk_wiz_0_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    SevenSegment_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y15     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y17     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y17     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y19     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y15     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y15     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y17     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y17     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y17     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y17     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y19     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y19     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y19     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y19     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y20     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y20     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SevenSegment_clk_wiz_0_1_1
  To Clock:  clkfbout_SevenSegment_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SevenSegment_clk_wiz_0_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    SevenSegment_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SevenSegment_clk_wiz_0_1
  To Clock:  clk_out1_SevenSegment_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.534    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.534    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.534    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.534    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.511    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.511    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.511    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.511    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.472ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.076ns (23.934%)  route 3.420ns (76.066%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.272     3.418    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124     3.542 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000     3.542    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.438    18.443    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.578    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.077    19.014    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                 15.472    

Slack (MET) :             15.497ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.952ns (23.993%)  route 3.016ns (76.007%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          0.868     3.014    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.442    18.447    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    18.512    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                 15.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=3, routed)           0.078    -0.400    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[0]
    SLICE_X55Y15         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.276 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.276    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[1]
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.831    -0.859    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.105    -0.514    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.560    -0.621    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.363    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[11]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.255 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[11]
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.829    -0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105    -0.516    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.558    -0.623    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/Q
                         net (fo=2, routed)           0.118    -0.364    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[19]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.256 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.256    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[19]
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.827    -0.863    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105    -0.518    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.559    -0.622    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.362    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.254 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.254    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[15]
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.828    -0.862    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                         clock pessimism              0.239    -0.622    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.105    -0.517    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.359    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[3]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.251 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.251    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[3]
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.831    -0.859    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.105    -0.514    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.561    -0.620    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y16         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.360    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[7]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.252 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.252    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[7]
    SLICE_X55Y16         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.830    -0.860    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y16         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.105    -0.515    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.557    -0.624    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.363    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.255 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.255    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[23]
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.826    -0.864    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.239    -0.624    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.105    -0.519    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.560    -0.621    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/Q
                         net (fo=2, routed)           0.114    -0.366    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[8]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.251 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.251    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[8]
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.829    -0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/C
                         clock pessimism              0.239    -0.621    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105    -0.516    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.558    -0.623    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/Q
                         net (fo=2, routed)           0.115    -0.367    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[16]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.252 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.252    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[16]
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.827    -0.863    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                         clock pessimism              0.239    -0.623    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105    -0.518    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.556    -0.625    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/Q
                         net (fo=3, routed)           0.177    -0.284    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk
    SLICE_X54Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000    -0.239    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.824    -0.866    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.240    -0.625    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.505    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SevenSegment_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    SevenSegment_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y15     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y17     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y17     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y19     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y15     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y15     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y17     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y17     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y17     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y17     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y18     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y19     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y19     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y19     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y19     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y20     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y20     SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SevenSegment_clk_wiz_0_1
  To Clock:  clkfbout_SevenSegment_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SevenSegment_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    SevenSegment_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SevenSegment_clk_wiz_0_1
  To Clock:  clk_out1_SevenSegment_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       15.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.534    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.534    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.534    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.534    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.511    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.511    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.511    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.511    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.472ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.076ns (23.934%)  route 3.420ns (76.066%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.272     3.418    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124     3.542 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000     3.542    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.438    18.443    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.578    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.077    19.014    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                 15.472    

Slack (MET) :             15.497ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.952ns (23.993%)  route 3.016ns (76.007%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          0.868     3.014    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.442    18.447    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    18.512    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                 15.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=3, routed)           0.078    -0.400    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[0]
    SLICE_X55Y15         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.276 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.276    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[1]
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.831    -0.859    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.105    -0.431    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.560    -0.621    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.363    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[11]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.255 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[11]
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.829    -0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.084    -0.538    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105    -0.433    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.558    -0.623    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/Q
                         net (fo=2, routed)           0.118    -0.364    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[19]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.256 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.256    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[19]
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.827    -0.863    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.084    -0.540    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105    -0.435    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.559    -0.622    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.362    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.254 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.254    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[15]
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.828    -0.862    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.084    -0.539    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.105    -0.434    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.359    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[3]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.251 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.251    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[3]
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.831    -0.859    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.105    -0.431    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.561    -0.620    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y16         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.360    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[7]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.252 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.252    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[7]
    SLICE_X55Y16         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.830    -0.860    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y16         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.084    -0.537    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.105    -0.432    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.557    -0.624    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.363    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.255 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.255    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[23]
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.826    -0.864    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.105    -0.436    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.560    -0.621    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/Q
                         net (fo=2, routed)           0.114    -0.366    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[8]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.251 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.251    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[8]
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.829    -0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.084    -0.538    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105    -0.433    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.558    -0.623    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/Q
                         net (fo=2, routed)           0.115    -0.367    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[16]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.252 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.252    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[16]
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.827    -0.863    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.084    -0.540    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105    -0.435    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.556    -0.625    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/Q
                         net (fo=3, routed)           0.177    -0.284    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk
    SLICE_X54Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000    -0.239    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.824    -0.866    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.084    -0.542    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.422    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.183    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SevenSegment_clk_wiz_0_1_1
  To Clock:  clk_out1_SevenSegment_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.534    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[20]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.534    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.534    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.223ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 0.952ns (22.324%)  route 3.312ns (77.676%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.165     3.311    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.601    19.046    
                         clock uncertainty           -0.084    18.963    
    SLICE_X55Y20         FDRE (Setup_fdre_C_R)       -0.429    18.534    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         18.534    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 15.223    

Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.511    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.511    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.511    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[18]
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.348ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.952ns (23.128%)  route 3.164ns (76.872%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 18.446 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.016     3.163    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.441    18.446    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                         clock pessimism              0.578    19.023    
                         clock uncertainty           -0.084    18.940    
    SLICE_X55Y19         FDRE (Setup_fdre_C_R)       -0.429    18.511    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]
  -------------------------------------------------------------------
                         required time                         18.511    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                 15.348    

Slack (MET) :             15.472ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 1.076ns (23.934%)  route 3.420ns (76.066%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 18.443 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          1.272     3.418    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X54Y22         LUT2 (Prop_lut2_I0_O)        0.124     3.542 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000     3.542    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.438    18.443    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.578    19.020    
                         clock uncertainty           -0.084    18.937    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.077    19.014    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                         19.014    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                 15.472    

Slack (MET) :             15.497ns  (required time - arrival time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@20.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.952ns (23.993%)  route 3.016ns (76.007%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 18.447 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.558    -0.954    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.456    -0.498 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[22]/Q
                         net (fo=2, routed)           0.818     0.320    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[22]
    SLICE_X56Y20         LUT4 (Prop_lut4_I3_O)        0.124     0.444 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12/O
                         net (fo=1, routed)           0.416     0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_12_n_0
    SLICE_X56Y19         LUT5 (Prop_lut5_I4_O)        0.124     0.985 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11/O
                         net (fo=1, routed)           0.467     1.452    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_11_n_0
    SLICE_X54Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.576 f  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8/O
                         net (fo=1, routed)           0.447     2.022    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_8_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.146 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_3/O
                         net (fo=25, routed)          0.868     3.014    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_0
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.005 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          1.442    18.447    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]/C
                         clock pessimism              0.578    19.024    
                         clock uncertainty           -0.084    18.941    
    SLICE_X55Y18         FDRE (Setup_fdre_C_R)       -0.429    18.512    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         18.512    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                 15.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[0]/Q
                         net (fo=3, routed)           0.078    -0.400    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[0]
    SLICE_X55Y15         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.276 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.276    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[1]
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.831    -0.859    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.105    -0.431    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.560    -0.621    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/Q
                         net (fo=2, routed)           0.117    -0.363    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[11]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.255 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.255    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[11]
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.829    -0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.084    -0.538    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105    -0.433    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.558    -0.623    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/Q
                         net (fo=2, routed)           0.118    -0.364    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[19]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.256 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.256    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[19]
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.827    -0.863    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.084    -0.540    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105    -0.435    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.559    -0.622    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.362    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[15]
    SLICE_X55Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.254 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.254    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[15]
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.828    -0.862    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y18         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]/C
                         clock pessimism              0.239    -0.622    
                         clock uncertainty            0.084    -0.539    
    SLICE_X55Y18         FDRE (Hold_fdre_C_D)         0.105    -0.434    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.562    -0.619    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.359    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[3]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.251 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.251    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[3]
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.831    -0.859    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y15         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.084    -0.536    
    SLICE_X55Y15         FDRE (Hold_fdre_C_D)         0.105    -0.431    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.561    -0.620    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y16         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.360    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[7]
    SLICE_X55Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.252 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.252    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[7]
    SLICE_X55Y16         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.830    -0.860    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y16         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.084    -0.537    
    SLICE_X55Y16         FDRE (Hold_fdre_C_D)         0.105    -0.432    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.557    -0.624    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/Q
                         net (fo=2, routed)           0.120    -0.363    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[23]
    SLICE_X55Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.255 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.255    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[23]
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.826    -0.864    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y20         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]/C
                         clock pessimism              0.239    -0.624    
                         clock uncertainty            0.084    -0.541    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.105    -0.436    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.560    -0.621    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/Q
                         net (fo=2, routed)           0.114    -0.366    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[8]
    SLICE_X55Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.251 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.251    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[8]
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.829    -0.861    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y17         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]/C
                         clock pessimism              0.239    -0.621    
                         clock uncertainty            0.084    -0.538    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105    -0.433    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.558    -0.623    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/Q
                         net (fo=2, routed)           0.115    -0.367    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count[16]
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.252 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.252    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/data0[16]
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.827    -0.863    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X55Y19         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]/C
                         clock pessimism              0.239    -0.623    
                         clock uncertainty            0.084    -0.540    
    SLICE_X55Y19         FDRE (Hold_fdre_C_D)         0.105    -0.435    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SevenSegment_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_SevenSegment_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SevenSegment_clk_wiz_0_1 rise@0.000ns - clk_out1_SevenSegment_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SevenSegment_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.556    -0.625    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/Q
                         net (fo=3, routed)           0.177    -0.284    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk
    SLICE_X54Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.239 r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1/O
                         net (fo=1, routed)           0.000    -0.239    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SevenSegment_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SevenSegment_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  SevenSegment_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    SevenSegment_i/clk_wiz_0/inst/clk_in1_SevenSegment_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  SevenSegment_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    SevenSegment_i/clk_wiz_0/inst/clk_out1_SevenSegment_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  SevenSegment_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=29, routed)          0.824    -0.866    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/clk
    SLICE_X54Y22         FDRE                                         r  SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg/C
                         clock pessimism              0.240    -0.625    
                         clock uncertainty            0.084    -0.542    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.120    -0.422    SevenSegment_i/SevenSegmentDriver_0/inst/clkInst/refClk_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.183    





