

================================================================
== Vitis HLS Report for 'node2'
================================================================
* Date:           Tue Oct  1 18:16:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmtree_balanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  3.538 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4124|     4124|  14.591 us|  14.591 us|  4124|  4124|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop10_loop11_loop12  |     4122|     4122|        28|          1|          1|  4096|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      768|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   248|    26804|    22704|    -|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      540|    -|
|Register             |        -|     -|     8507|     1472|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       32|   248|    35311|    25484|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     8|        4|        5|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     2|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U889    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U890    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U891    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U892    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U893    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U894    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U895    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U896    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U897    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U898    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U899    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U900    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U913    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U914    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U915    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U916    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U917    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U918    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U919    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U920    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U921    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U922    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U923    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U924    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U933    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U934    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U935    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U936    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U937    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U938    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U939    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U940    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U941    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U942    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U943    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_5_no_dsp_1_U944    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U885  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U886  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U887  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U888  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U901  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U902  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U903  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U904  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U905  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U906  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U907  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U908  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U909  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U910  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U911  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U912  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U925  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U926  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U927  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U928  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U929  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U930  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U931  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U932  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U945  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U946  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U947  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U948  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U949   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U950   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U951   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U952   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U953   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U954   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U955   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U956   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U957   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U958   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U959   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U960   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U961   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U962   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U963   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U964   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U965   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U966   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U967   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U968   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U969   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U970   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U971   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U972   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U973   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U974   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U975   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U976   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U977   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U978   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U979   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U980   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U981   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U982   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U983   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U984   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U985   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U986   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U987   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U988   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U989   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U990   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U991   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U992   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U993   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U994   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U995   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U996   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U997   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U998   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U999   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1000  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1001  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1002  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1003  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1004  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1005  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1006  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1007  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1008  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1009  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1010  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1011  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1012  |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 248|26804|22704|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v32_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v32_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v33_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                          |       32|  0|   0|    0|  8192| 1024|    32|       262144|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln113_1_fu_1787_p2              |         +|   0|  0|  20|          13|           1|
    |add_ln113_fu_1802_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln114_1_fu_1896_p2              |         +|   0|  0|  17|          10|           1|
    |add_ln114_fu_1852_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln115_fu_1890_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln128_fu_1968_p2                |         +|   0|  0|  15|           8|           8|
    |add_ln134_fu_1962_p2                |         +|   0|  0|  15|           8|           8|
    |and_ln113_fu_1834_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_2858                   |       and|   0|  0|   2|           1|           1|
    |cmp42_fu_1884_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp68_fu_1949_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp99_3_fu_1954_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln113_fu_1781_p2               |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln114_fu_1808_p2               |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln115_fu_1828_p2               |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln121_fu_1994_p2               |      icmp|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state23_pp0_stage0_iter22  |        or|   0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage0_iter27  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1    |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter9    |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter7    |        or|   0|  0|   2|           1|           1|
    |or_ln114_fu_1858_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_1194_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1198_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1202_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1206_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1210_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1214_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1218_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1222_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1226_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1230_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1234_p0                      |    select|   0|  0|  32|           1|           1|
    |grp_fu_1238_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln113_1_fu_1840_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln113_fu_1814_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln114_1_fu_1872_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln114_2_fu_1902_p3           |    select|   0|  0|  10|           1|           1|
    |select_ln114_fu_1864_p3             |    select|   0|  0|   5|           1|           1|
    |v45_1_fu_2451_p3                    |    select|   0|  0|  32|           1|           1|
    |v45_2_fu_2458_p3                    |    select|   0|  0|  32|           1|           1|
    |v45_3_fu_2465_p3                    |    select|   0|  0|  32|           1|           1|
    |v45_fu_2444_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln113_fu_1822_p2                |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 768|         134|          98|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten28_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   10|         20|
    |ap_sig_allocacmp_v35_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v36_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_v37_load               |   9|          2|    5|         10|
    |indvar_flatten28_fu_170                 |   9|          2|   13|         26|
    |indvar_flatten_fu_162                   |   9|          2|   10|         20|
    |v148_0_0_blk_n                          |   9|          2|    1|          2|
    |v148_0_1_blk_n                          |   9|          2|    1|          2|
    |v148_0_2_blk_n                          |   9|          2|    1|          2|
    |v148_0_3_blk_n                          |   9|          2|    1|          2|
    |v148_1_0_blk_n                          |   9|          2|    1|          2|
    |v148_1_1_blk_n                          |   9|          2|    1|          2|
    |v148_1_2_blk_n                          |   9|          2|    1|          2|
    |v148_1_3_blk_n                          |   9|          2|    1|          2|
    |v148_2_0_blk_n                          |   9|          2|    1|          2|
    |v148_2_1_blk_n                          |   9|          2|    1|          2|
    |v148_2_2_blk_n                          |   9|          2|    1|          2|
    |v148_2_3_blk_n                          |   9|          2|    1|          2|
    |v148_3_0_blk_n                          |   9|          2|    1|          2|
    |v148_3_1_blk_n                          |   9|          2|    1|          2|
    |v148_3_2_blk_n                          |   9|          2|    1|          2|
    |v148_3_3_blk_n                          |   9|          2|    1|          2|
    |v150_0_0_blk_n                          |   9|          2|    1|          2|
    |v150_0_1_blk_n                          |   9|          2|    1|          2|
    |v150_0_2_blk_n                          |   9|          2|    1|          2|
    |v150_0_3_blk_n                          |   9|          2|    1|          2|
    |v150_1_0_blk_n                          |   9|          2|    1|          2|
    |v150_1_1_blk_n                          |   9|          2|    1|          2|
    |v150_1_2_blk_n                          |   9|          2|    1|          2|
    |v150_1_3_blk_n                          |   9|          2|    1|          2|
    |v150_2_0_blk_n                          |   9|          2|    1|          2|
    |v150_2_1_blk_n                          |   9|          2|    1|          2|
    |v150_2_2_blk_n                          |   9|          2|    1|          2|
    |v150_2_3_blk_n                          |   9|          2|    1|          2|
    |v150_3_0_blk_n                          |   9|          2|    1|          2|
    |v150_3_1_blk_n                          |   9|          2|    1|          2|
    |v150_3_2_blk_n                          |   9|          2|    1|          2|
    |v150_3_3_blk_n                          |   9|          2|    1|          2|
    |v151_0_0_blk_n                          |   9|          2|    1|          2|
    |v151_0_1_blk_n                          |   9|          2|    1|          2|
    |v151_0_2_blk_n                          |   9|          2|    1|          2|
    |v151_0_3_blk_n                          |   9|          2|    1|          2|
    |v151_1_0_blk_n                          |   9|          2|    1|          2|
    |v151_1_1_blk_n                          |   9|          2|    1|          2|
    |v151_1_2_blk_n                          |   9|          2|    1|          2|
    |v151_1_3_blk_n                          |   9|          2|    1|          2|
    |v151_2_0_blk_n                          |   9|          2|    1|          2|
    |v151_2_1_blk_n                          |   9|          2|    1|          2|
    |v151_2_2_blk_n                          |   9|          2|    1|          2|
    |v151_2_3_blk_n                          |   9|          2|    1|          2|
    |v151_3_0_blk_n                          |   9|          2|    1|          2|
    |v151_3_1_blk_n                          |   9|          2|    1|          2|
    |v151_3_2_blk_n                          |   9|          2|    1|          2|
    |v151_3_3_blk_n                          |   9|          2|    1|          2|
    |v35_fu_166                              |   9|          2|    5|         10|
    |v36_fu_158                              |   9|          2|    5|         10|
    |v37_fu_154                              |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 540|        120|  126|        252|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln134_reg_2731                 |   8|   0|    8|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cmp42_reg_2703                     |   1|   0|    1|          0|
    |cmp68_reg_2707                     |   1|   0|    1|          0|
    |cmp99_3_reg_2727                   |   1|   0|    1|          0|
    |icmp_ln121_reg_2816                |   1|   0|    1|          0|
    |indvar_flatten28_fu_170            |  13|   0|   13|          0|
    |indvar_flatten_fu_162              |  10|   0|   10|          0|
    |mux_case_01629_fu_190              |  32|   0|   32|          0|
    |mux_case_01_fu_174                 |  32|   0|   32|          0|
    |mux_case_020717_fu_206             |  32|   0|   32|          0|
    |mux_case_025225_fu_222             |  32|   0|   32|          0|
    |mux_case_118111_fu_194             |  32|   0|   32|          0|
    |mux_case_122619_fu_210             |  32|   0|   32|          0|
    |mux_case_130027_fu_226             |  32|   0|   32|          0|
    |mux_case_1723_fu_178               |  32|   0|   32|          0|
    |mux_case_21025_fu_182              |  32|   0|   32|          0|
    |mux_case_218313_fu_198             |  32|   0|   32|          0|
    |mux_case_222821_fu_214             |  32|   0|   32|          0|
    |mux_case_230429_fu_230             |  32|   0|   32|          0|
    |mux_case_31327_fu_186              |  32|   0|   32|          0|
    |mux_case_318515_fu_202             |  32|   0|   32|          0|
    |mux_case_323023_fu_218             |  32|   0|   32|          0|
    |mux_case_330831_fu_234             |  32|   0|   32|          0|
    |select_ln114_1_reg_2692            |   5|   0|    5|          0|
    |select_ln114_reg_2686              |   5|   0|    5|          0|
    |tmp10_reg_3576                     |  32|   0|   32|          0|
    |tmp11_reg_3766                     |  32|   0|   32|          0|
    |tmp12_reg_3771                     |  32|   0|   32|          0|
    |tmp13_reg_3581                     |  32|   0|   32|          0|
    |tmp14_reg_3776                     |  32|   0|   32|          0|
    |tmp15_reg_3781                     |  32|   0|   32|          0|
    |tmp16_reg_3586                     |  32|   0|   32|          0|
    |tmp17_reg_3786                     |  32|   0|   32|          0|
    |tmp18_reg_3791                     |  32|   0|   32|          0|
    |tmp19_reg_3591                     |  32|   0|   32|          0|
    |tmp28_reg_3716                     |  32|   0|   32|          0|
    |tmp29_reg_3721                     |  32|   0|   32|          0|
    |tmp30_reg_3536                     |  32|   0|   32|          0|
    |tmp31_reg_3726                     |  32|   0|   32|          0|
    |tmp32_reg_3731                     |  32|   0|   32|          0|
    |tmp33_reg_3541                     |  32|   0|   32|          0|
    |tmp34_reg_3736                     |  32|   0|   32|          0|
    |tmp35_reg_3741                     |  32|   0|   32|          0|
    |tmp36_reg_3546                     |  32|   0|   32|          0|
    |tmp37_reg_3746                     |  32|   0|   32|          0|
    |tmp38_reg_3751                     |  32|   0|   32|          0|
    |tmp39_reg_3551                     |  32|   0|   32|          0|
    |tmp48_reg_3676                     |  32|   0|   32|          0|
    |tmp49_reg_3681                     |  32|   0|   32|          0|
    |tmp50_reg_3496                     |  32|   0|   32|          0|
    |tmp51_reg_3686                     |  32|   0|   32|          0|
    |tmp52_reg_3691                     |  32|   0|   32|          0|
    |tmp53_reg_3501                     |  32|   0|   32|          0|
    |tmp54_reg_3696                     |  32|   0|   32|          0|
    |tmp55_reg_3701                     |  32|   0|   32|          0|
    |tmp56_reg_3506                     |  32|   0|   32|          0|
    |tmp57_reg_3706                     |  32|   0|   32|          0|
    |tmp58_reg_3711                     |  32|   0|   32|          0|
    |tmp59_reg_3511                     |  32|   0|   32|          0|
    |tmp60_reg_3796                     |  32|   0|   32|          0|
    |tmp61_reg_3801                     |  32|   0|   32|          0|
    |tmp62_reg_3656                     |  32|   0|   32|          0|
    |tmp63_reg_3806                     |  32|   0|   32|          0|
    |tmp64_reg_3811                     |  32|   0|   32|          0|
    |tmp65_reg_3661                     |  32|   0|   32|          0|
    |tmp66_reg_3816                     |  32|   0|   32|          0|
    |tmp67_reg_3821                     |  32|   0|   32|          0|
    |tmp68_reg_3666                     |  32|   0|   32|          0|
    |tmp69_reg_3826                     |  32|   0|   32|          0|
    |tmp70_reg_3831                     |  32|   0|   32|          0|
    |tmp71_reg_3671                     |  32|   0|   32|          0|
    |tmp8_reg_3756                      |  32|   0|   32|          0|
    |tmp9_reg_3761                      |  32|   0|   32|          0|
    |trunc_ln114_reg_2681               |   4|   0|    4|          0|
    |trunc_ln134_reg_2697               |   4|   0|    4|          0|
    |v32_10_addr_reg_3044               |   8|   0|    8|          0|
    |v32_11_addr_reg_3050               |   8|   0|    8|          0|
    |v32_12_addr_reg_3056               |   8|   0|    8|          0|
    |v32_13_addr_reg_3062               |   8|   0|    8|          0|
    |v32_14_addr_reg_3068               |   8|   0|    8|          0|
    |v32_15_addr_reg_3074               |   8|   0|    8|          0|
    |v32_1_addr_reg_2990                |   8|   0|    8|          0|
    |v32_2_addr_reg_2996                |   8|   0|    8|          0|
    |v32_3_addr_reg_3002                |   8|   0|    8|          0|
    |v32_4_addr_reg_3008                |   8|   0|    8|          0|
    |v32_5_addr_reg_3014                |   8|   0|    8|          0|
    |v32_6_addr_reg_3020                |   8|   0|    8|          0|
    |v32_7_addr_reg_3026                |   8|   0|    8|          0|
    |v32_8_addr_reg_3032                |   8|   0|    8|          0|
    |v32_9_addr_reg_3038                |   8|   0|    8|          0|
    |v32_addr_reg_2984                  |   8|   0|    8|          0|
    |v33_10_addr_reg_2786               |   8|   0|    8|          0|
    |v33_11_addr_reg_2791               |   8|   0|    8|          0|
    |v33_12_addr_reg_2796               |   8|   0|    8|          0|
    |v33_13_addr_reg_2801               |   8|   0|    8|          0|
    |v33_14_addr_reg_2806               |   8|   0|    8|          0|
    |v33_15_addr_reg_2811               |   8|   0|    8|          0|
    |v33_1_addr_reg_2741                |   8|   0|    8|          0|
    |v33_2_addr_reg_2746                |   8|   0|    8|          0|
    |v33_3_addr_reg_2751                |   8|   0|    8|          0|
    |v33_4_addr_reg_2756                |   8|   0|    8|          0|
    |v33_5_addr_reg_2761                |   8|   0|    8|          0|
    |v33_6_addr_reg_2766                |   8|   0|    8|          0|
    |v33_7_addr_reg_2771                |   8|   0|    8|          0|
    |v33_8_addr_reg_2776                |   8|   0|    8|          0|
    |v33_9_addr_reg_2781                |   8|   0|    8|          0|
    |v33_addr_reg_2736                  |   8|   0|    8|          0|
    |v35_fu_166                         |   5|   0|    5|          0|
    |v36_fu_158                         |   5|   0|    5|          0|
    |v37_fu_154                         |   5|   0|    5|          0|
    |v42_12_reg_2960                    |  32|   0|   32|          0|
    |v42_13_reg_2968                    |  32|   0|   32|          0|
    |v42_14_reg_2936                    |  32|   0|   32|          0|
    |v42_15_reg_2944                    |  32|   0|   32|          0|
    |v42_16_reg_2912                    |  32|   0|   32|          0|
    |v42_17_reg_2920                    |  32|   0|   32|          0|
    |v44_11_reg_2852                    |  32|   0|   32|          0|
    |v44_16_reg_3080                    |  32|   0|   32|          0|
    |v44_17_reg_3088                    |  32|   0|   32|          0|
    |v44_18_reg_3096                    |  32|   0|   32|          0|
    |v44_19_reg_2828                    |  32|   0|   32|          0|
    |v44_1_reg_3400                     |  32|   0|   32|          0|
    |v44_20_reg_2836                    |  32|   0|   32|          0|
    |v44_21_reg_2844                    |  32|   0|   32|          0|
    |v44_2_reg_3408                     |  32|   0|   32|          0|
    |v44_3_reg_3416                     |  32|   0|   32|          0|
    |v44_7_reg_3104                     |  32|   0|   32|          0|
    |v44_reg_3392                       |  32|   0|   32|          0|
    |v45_1_reg_3606                     |  32|   0|   32|          0|
    |v45_2_reg_3616                     |  32|   0|   32|          0|
    |v45_3_reg_3626                     |  32|   0|   32|          0|
    |v45_reg_3596                       |  32|   0|   32|          0|
    |v46_10_reg_3212                    |  32|   0|   32|          0|
    |v46_11_reg_3127                    |  32|   0|   32|          0|
    |v46_12_reg_3132                    |  32|   0|   32|          0|
    |v46_13_reg_3137                    |  32|   0|   32|          0|
    |v46_14_reg_3142                    |  32|   0|   32|          0|
    |v46_15_reg_3147                    |  32|   0|   32|          0|
    |v46_16_reg_3476                    |  32|   0|   32|          0|
    |v46_17_reg_3481                    |  32|   0|   32|          0|
    |v46_18_reg_3486                    |  32|   0|   32|          0|
    |v46_19_reg_3491                    |  32|   0|   32|          0|
    |v46_1_reg_3611                     |  32|   0|   32|          0|
    |v46_20_reg_3217                    |  32|   0|   32|          0|
    |v46_21_reg_3222                    |  32|   0|   32|          0|
    |v46_22_reg_3227                    |  32|   0|   32|          0|
    |v46_23_reg_3232                    |  32|   0|   32|          0|
    |v46_24_reg_3237                    |  32|   0|   32|          0|
    |v46_25_reg_3242                    |  32|   0|   32|          0|
    |v46_26_reg_3247                    |  32|   0|   32|          0|
    |v46_27_reg_3252                    |  32|   0|   32|          0|
    |v46_28_reg_3152                    |  32|   0|   32|          0|
    |v46_29_reg_3157                    |  32|   0|   32|          0|
    |v46_2_reg_3621                     |  32|   0|   32|          0|
    |v46_30_reg_3162                    |  32|   0|   32|          0|
    |v46_31_reg_3167                    |  32|   0|   32|          0|
    |v46_32_reg_3516                    |  32|   0|   32|          0|
    |v46_33_reg_3521                    |  32|   0|   32|          0|
    |v46_34_reg_3526                    |  32|   0|   32|          0|
    |v46_35_reg_3531                    |  32|   0|   32|          0|
    |v46_36_reg_3257                    |  32|   0|   32|          0|
    |v46_37_reg_3262                    |  32|   0|   32|          0|
    |v46_38_reg_3267                    |  32|   0|   32|          0|
    |v46_39_reg_3272                    |  32|   0|   32|          0|
    |v46_3_reg_3631                     |  32|   0|   32|          0|
    |v46_40_reg_3277                    |  32|   0|   32|          0|
    |v46_41_reg_3282                    |  32|   0|   32|          0|
    |v46_42_reg_3287                    |  32|   0|   32|          0|
    |v46_43_reg_3292                    |  32|   0|   32|          0|
    |v46_44_reg_3172                    |  32|   0|   32|          0|
    |v46_45_reg_3177                    |  32|   0|   32|          0|
    |v46_46_reg_3182                    |  32|   0|   32|          0|
    |v46_47_reg_3187                    |  32|   0|   32|          0|
    |v46_48_reg_3556                    |  32|   0|   32|          0|
    |v46_49_reg_3561                    |  32|   0|   32|          0|
    |v46_4_reg_3636                     |  32|   0|   32|          0|
    |v46_50_reg_3566                    |  32|   0|   32|          0|
    |v46_51_reg_3571                    |  32|   0|   32|          0|
    |v46_52_reg_3297                    |  32|   0|   32|          0|
    |v46_53_reg_3302                    |  32|   0|   32|          0|
    |v46_54_reg_3307                    |  32|   0|   32|          0|
    |v46_55_reg_3312                    |  32|   0|   32|          0|
    |v46_56_reg_3317                    |  32|   0|   32|          0|
    |v46_57_reg_3322                    |  32|   0|   32|          0|
    |v46_58_reg_3327                    |  32|   0|   32|          0|
    |v46_59_reg_3192                    |  32|   0|   32|          0|
    |v46_5_reg_3641                     |  32|   0|   32|          0|
    |v46_60_reg_3197                    |  32|   0|   32|          0|
    |v46_61_reg_3202                    |  32|   0|   32|          0|
    |v46_62_reg_3207                    |  32|   0|   32|          0|
    |v46_64_reg_3122                    |  32|   0|   32|          0|
    |v46_6_reg_3646                     |  32|   0|   32|          0|
    |v46_7_reg_3651                     |  32|   0|   32|          0|
    |v46_8_reg_3112                     |  32|   0|   32|          0|
    |v46_9_reg_3117                     |  32|   0|   32|          0|
    |v46_reg_3601                       |  32|   0|   32|          0|
    |v47_10_reg_3886                    |  32|   0|   32|          0|
    |v47_11_reg_3891                    |  32|   0|   32|          0|
    |v47_12_reg_3856                    |  32|   0|   32|          0|
    |v47_13_reg_3861                    |  32|   0|   32|          0|
    |v47_14_reg_3866                    |  32|   0|   32|          0|
    |v47_15_reg_3871                    |  32|   0|   32|          0|
    |v47_16_reg_3836                    |  32|   0|   32|          0|
    |v47_17_reg_3841                    |  32|   0|   32|          0|
    |v47_18_reg_3846                    |  32|   0|   32|          0|
    |v47_19_reg_3851                    |  32|   0|   32|          0|
    |v47_9_reg_3881                     |  32|   0|   32|          0|
    |v47_reg_3876                       |  32|   0|   32|          0|
    |add_ln134_reg_2731                 |  64|  32|    8|          0|
    |cmp68_reg_2707                     |  64|  32|    1|          0|
    |cmp99_3_reg_2727                   |  64|  32|    1|          0|
    |icmp_ln121_reg_2816                |  64|  32|    1|          0|
    |v32_10_addr_reg_3044               |  64|  32|    8|          0|
    |v32_11_addr_reg_3050               |  64|  32|    8|          0|
    |v32_12_addr_reg_3056               |  64|  32|    8|          0|
    |v32_13_addr_reg_3062               |  64|  32|    8|          0|
    |v32_14_addr_reg_3068               |  64|  32|    8|          0|
    |v32_15_addr_reg_3074               |  64|  32|    8|          0|
    |v32_1_addr_reg_2990                |  64|  32|    8|          0|
    |v32_2_addr_reg_2996                |  64|  32|    8|          0|
    |v32_3_addr_reg_3002                |  64|  32|    8|          0|
    |v32_4_addr_reg_3008                |  64|  32|    8|          0|
    |v32_5_addr_reg_3014                |  64|  32|    8|          0|
    |v32_6_addr_reg_3020                |  64|  32|    8|          0|
    |v32_7_addr_reg_3026                |  64|  32|    8|          0|
    |v32_8_addr_reg_3032                |  64|  32|    8|          0|
    |v32_9_addr_reg_3038                |  64|  32|    8|          0|
    |v32_addr_reg_2984                  |  64|  32|    8|          0|
    |v33_1_addr_reg_2741                |  64|  32|    8|          0|
    |v33_2_addr_reg_2746                |  64|  32|    8|          0|
    |v33_3_addr_reg_2751                |  64|  32|    8|          0|
    |v33_4_addr_reg_2756                |  64|  32|    8|          0|
    |v33_5_addr_reg_2761                |  64|  32|    8|          0|
    |v33_6_addr_reg_2766                |  64|  32|    8|          0|
    |v33_7_addr_reg_2771                |  64|  32|    8|          0|
    |v33_addr_reg_2736                  |  64|  32|    8|          0|
    |v42_12_reg_2960                    |  64|  32|   32|          0|
    |v42_13_reg_2968                    |  64|  32|   32|          0|
    |v42_14_reg_2936                    |  64|  32|   32|          0|
    |v42_15_reg_2944                    |  64|  32|   32|          0|
    |v42_16_reg_2912                    |  64|  32|   32|          0|
    |v42_17_reg_2920                    |  64|  32|   32|          0|
    |v44_11_reg_2852                    |  64|  32|   32|          0|
    |v44_16_reg_3080                    |  64|  32|   32|          0|
    |v44_17_reg_3088                    |  64|  32|   32|          0|
    |v44_18_reg_3096                    |  64|  32|   32|          0|
    |v44_19_reg_2828                    |  64|  32|   32|          0|
    |v44_1_reg_3400                     |  64|  32|   32|          0|
    |v44_20_reg_2836                    |  64|  32|   32|          0|
    |v44_21_reg_2844                    |  64|  32|   32|          0|
    |v44_2_reg_3408                     |  64|  32|   32|          0|
    |v44_3_reg_3416                     |  64|  32|   32|          0|
    |v44_7_reg_3104                     |  64|  32|   32|          0|
    |v44_reg_3392                       |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |8507|1472| 6342|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node2|  return value|
|v150_0_0_dout            |   in|   32|     ap_fifo|      v150_0_0|       pointer|
|v150_0_0_num_data_valid  |   in|    9|     ap_fifo|      v150_0_0|       pointer|
|v150_0_0_fifo_cap        |   in|    9|     ap_fifo|      v150_0_0|       pointer|
|v150_0_0_empty_n         |   in|    1|     ap_fifo|      v150_0_0|       pointer|
|v150_0_0_read            |  out|    1|     ap_fifo|      v150_0_0|       pointer|
|v150_0_1_dout            |   in|   32|     ap_fifo|      v150_0_1|       pointer|
|v150_0_1_num_data_valid  |   in|    9|     ap_fifo|      v150_0_1|       pointer|
|v150_0_1_fifo_cap        |   in|    9|     ap_fifo|      v150_0_1|       pointer|
|v150_0_1_empty_n         |   in|    1|     ap_fifo|      v150_0_1|       pointer|
|v150_0_1_read            |  out|    1|     ap_fifo|      v150_0_1|       pointer|
|v150_0_2_dout            |   in|   32|     ap_fifo|      v150_0_2|       pointer|
|v150_0_2_num_data_valid  |   in|    9|     ap_fifo|      v150_0_2|       pointer|
|v150_0_2_fifo_cap        |   in|    9|     ap_fifo|      v150_0_2|       pointer|
|v150_0_2_empty_n         |   in|    1|     ap_fifo|      v150_0_2|       pointer|
|v150_0_2_read            |  out|    1|     ap_fifo|      v150_0_2|       pointer|
|v150_0_3_dout            |   in|   32|     ap_fifo|      v150_0_3|       pointer|
|v150_0_3_num_data_valid  |   in|    9|     ap_fifo|      v150_0_3|       pointer|
|v150_0_3_fifo_cap        |   in|    9|     ap_fifo|      v150_0_3|       pointer|
|v150_0_3_empty_n         |   in|    1|     ap_fifo|      v150_0_3|       pointer|
|v150_0_3_read            |  out|    1|     ap_fifo|      v150_0_3|       pointer|
|v150_1_0_dout            |   in|   32|     ap_fifo|      v150_1_0|       pointer|
|v150_1_0_num_data_valid  |   in|    9|     ap_fifo|      v150_1_0|       pointer|
|v150_1_0_fifo_cap        |   in|    9|     ap_fifo|      v150_1_0|       pointer|
|v150_1_0_empty_n         |   in|    1|     ap_fifo|      v150_1_0|       pointer|
|v150_1_0_read            |  out|    1|     ap_fifo|      v150_1_0|       pointer|
|v150_1_1_dout            |   in|   32|     ap_fifo|      v150_1_1|       pointer|
|v150_1_1_num_data_valid  |   in|    9|     ap_fifo|      v150_1_1|       pointer|
|v150_1_1_fifo_cap        |   in|    9|     ap_fifo|      v150_1_1|       pointer|
|v150_1_1_empty_n         |   in|    1|     ap_fifo|      v150_1_1|       pointer|
|v150_1_1_read            |  out|    1|     ap_fifo|      v150_1_1|       pointer|
|v150_1_2_dout            |   in|   32|     ap_fifo|      v150_1_2|       pointer|
|v150_1_2_num_data_valid  |   in|    9|     ap_fifo|      v150_1_2|       pointer|
|v150_1_2_fifo_cap        |   in|    9|     ap_fifo|      v150_1_2|       pointer|
|v150_1_2_empty_n         |   in|    1|     ap_fifo|      v150_1_2|       pointer|
|v150_1_2_read            |  out|    1|     ap_fifo|      v150_1_2|       pointer|
|v150_1_3_dout            |   in|   32|     ap_fifo|      v150_1_3|       pointer|
|v150_1_3_num_data_valid  |   in|    9|     ap_fifo|      v150_1_3|       pointer|
|v150_1_3_fifo_cap        |   in|    9|     ap_fifo|      v150_1_3|       pointer|
|v150_1_3_empty_n         |   in|    1|     ap_fifo|      v150_1_3|       pointer|
|v150_1_3_read            |  out|    1|     ap_fifo|      v150_1_3|       pointer|
|v150_2_0_dout            |   in|   32|     ap_fifo|      v150_2_0|       pointer|
|v150_2_0_num_data_valid  |   in|    9|     ap_fifo|      v150_2_0|       pointer|
|v150_2_0_fifo_cap        |   in|    9|     ap_fifo|      v150_2_0|       pointer|
|v150_2_0_empty_n         |   in|    1|     ap_fifo|      v150_2_0|       pointer|
|v150_2_0_read            |  out|    1|     ap_fifo|      v150_2_0|       pointer|
|v150_2_1_dout            |   in|   32|     ap_fifo|      v150_2_1|       pointer|
|v150_2_1_num_data_valid  |   in|    9|     ap_fifo|      v150_2_1|       pointer|
|v150_2_1_fifo_cap        |   in|    9|     ap_fifo|      v150_2_1|       pointer|
|v150_2_1_empty_n         |   in|    1|     ap_fifo|      v150_2_1|       pointer|
|v150_2_1_read            |  out|    1|     ap_fifo|      v150_2_1|       pointer|
|v150_2_2_dout            |   in|   32|     ap_fifo|      v150_2_2|       pointer|
|v150_2_2_num_data_valid  |   in|    9|     ap_fifo|      v150_2_2|       pointer|
|v150_2_2_fifo_cap        |   in|    9|     ap_fifo|      v150_2_2|       pointer|
|v150_2_2_empty_n         |   in|    1|     ap_fifo|      v150_2_2|       pointer|
|v150_2_2_read            |  out|    1|     ap_fifo|      v150_2_2|       pointer|
|v150_2_3_dout            |   in|   32|     ap_fifo|      v150_2_3|       pointer|
|v150_2_3_num_data_valid  |   in|    9|     ap_fifo|      v150_2_3|       pointer|
|v150_2_3_fifo_cap        |   in|    9|     ap_fifo|      v150_2_3|       pointer|
|v150_2_3_empty_n         |   in|    1|     ap_fifo|      v150_2_3|       pointer|
|v150_2_3_read            |  out|    1|     ap_fifo|      v150_2_3|       pointer|
|v150_3_0_dout            |   in|   32|     ap_fifo|      v150_3_0|       pointer|
|v150_3_0_num_data_valid  |   in|    9|     ap_fifo|      v150_3_0|       pointer|
|v150_3_0_fifo_cap        |   in|    9|     ap_fifo|      v150_3_0|       pointer|
|v150_3_0_empty_n         |   in|    1|     ap_fifo|      v150_3_0|       pointer|
|v150_3_0_read            |  out|    1|     ap_fifo|      v150_3_0|       pointer|
|v150_3_1_dout            |   in|   32|     ap_fifo|      v150_3_1|       pointer|
|v150_3_1_num_data_valid  |   in|    9|     ap_fifo|      v150_3_1|       pointer|
|v150_3_1_fifo_cap        |   in|    9|     ap_fifo|      v150_3_1|       pointer|
|v150_3_1_empty_n         |   in|    1|     ap_fifo|      v150_3_1|       pointer|
|v150_3_1_read            |  out|    1|     ap_fifo|      v150_3_1|       pointer|
|v150_3_2_dout            |   in|   32|     ap_fifo|      v150_3_2|       pointer|
|v150_3_2_num_data_valid  |   in|    9|     ap_fifo|      v150_3_2|       pointer|
|v150_3_2_fifo_cap        |   in|    9|     ap_fifo|      v150_3_2|       pointer|
|v150_3_2_empty_n         |   in|    1|     ap_fifo|      v150_3_2|       pointer|
|v150_3_2_read            |  out|    1|     ap_fifo|      v150_3_2|       pointer|
|v150_3_3_dout            |   in|   32|     ap_fifo|      v150_3_3|       pointer|
|v150_3_3_num_data_valid  |   in|    9|     ap_fifo|      v150_3_3|       pointer|
|v150_3_3_fifo_cap        |   in|    9|     ap_fifo|      v150_3_3|       pointer|
|v150_3_3_empty_n         |   in|    1|     ap_fifo|      v150_3_3|       pointer|
|v150_3_3_read            |  out|    1|     ap_fifo|      v150_3_3|       pointer|
|v151_0_2_dout            |   in|   32|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_num_data_valid  |   in|    9|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_fifo_cap        |   in|    9|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_empty_n         |   in|    1|     ap_fifo|      v151_0_2|       pointer|
|v151_0_2_read            |  out|    1|     ap_fifo|      v151_0_2|       pointer|
|v151_0_3_dout            |   in|   32|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_num_data_valid  |   in|    9|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_fifo_cap        |   in|    9|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_empty_n         |   in|    1|     ap_fifo|      v151_0_3|       pointer|
|v151_0_3_read            |  out|    1|     ap_fifo|      v151_0_3|       pointer|
|v151_1_1_dout            |   in|   32|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_num_data_valid  |   in|    9|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_fifo_cap        |   in|    9|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_empty_n         |   in|    1|     ap_fifo|      v151_1_1|       pointer|
|v151_1_1_read            |  out|    1|     ap_fifo|      v151_1_1|       pointer|
|v151_1_2_dout            |   in|   32|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_num_data_valid  |   in|    9|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_fifo_cap        |   in|    9|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_empty_n         |   in|    1|     ap_fifo|      v151_1_2|       pointer|
|v151_1_2_read            |  out|    1|     ap_fifo|      v151_1_2|       pointer|
|v151_1_3_dout            |   in|   32|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_num_data_valid  |   in|    9|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_fifo_cap        |   in|    9|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_empty_n         |   in|    1|     ap_fifo|      v151_1_3|       pointer|
|v151_1_3_read            |  out|    1|     ap_fifo|      v151_1_3|       pointer|
|v151_2_1_dout            |   in|   32|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_num_data_valid  |   in|    9|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_fifo_cap        |   in|    9|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_empty_n         |   in|    1|     ap_fifo|      v151_2_1|       pointer|
|v151_2_1_read            |  out|    1|     ap_fifo|      v151_2_1|       pointer|
|v151_2_2_dout            |   in|   32|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_num_data_valid  |   in|    9|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_fifo_cap        |   in|    9|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_empty_n         |   in|    1|     ap_fifo|      v151_2_2|       pointer|
|v151_2_2_read            |  out|    1|     ap_fifo|      v151_2_2|       pointer|
|v151_2_3_dout            |   in|   32|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_num_data_valid  |   in|    9|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_fifo_cap        |   in|    9|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_empty_n         |   in|    1|     ap_fifo|      v151_2_3|       pointer|
|v151_2_3_read            |  out|    1|     ap_fifo|      v151_2_3|       pointer|
|v151_3_1_dout            |   in|   32|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_num_data_valid  |   in|    9|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_fifo_cap        |   in|    9|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_empty_n         |   in|    1|     ap_fifo|      v151_3_1|       pointer|
|v151_3_1_read            |  out|    1|     ap_fifo|      v151_3_1|       pointer|
|v151_3_2_dout            |   in|   32|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_num_data_valid  |   in|    9|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_fifo_cap        |   in|    9|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_empty_n         |   in|    1|     ap_fifo|      v151_3_2|       pointer|
|v151_3_2_read            |  out|    1|     ap_fifo|      v151_3_2|       pointer|
|v151_3_3_dout            |   in|   32|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_num_data_valid  |   in|    9|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_fifo_cap        |   in|    9|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_empty_n         |   in|    1|     ap_fifo|      v151_3_3|       pointer|
|v151_3_3_read            |  out|    1|     ap_fifo|      v151_3_3|       pointer|
|v151_1_0_dout            |   in|   32|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_num_data_valid  |   in|    9|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_fifo_cap        |   in|    9|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_empty_n         |   in|    1|     ap_fifo|      v151_1_0|       pointer|
|v151_1_0_read            |  out|    1|     ap_fifo|      v151_1_0|       pointer|
|v151_2_0_dout            |   in|   32|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_num_data_valid  |   in|    9|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_fifo_cap        |   in|    9|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_empty_n         |   in|    1|     ap_fifo|      v151_2_0|       pointer|
|v151_2_0_read            |  out|    1|     ap_fifo|      v151_2_0|       pointer|
|v151_3_0_dout            |   in|   32|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_num_data_valid  |   in|    9|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_fifo_cap        |   in|    9|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_empty_n         |   in|    1|     ap_fifo|      v151_3_0|       pointer|
|v151_3_0_read            |  out|    1|     ap_fifo|      v151_3_0|       pointer|
|v151_0_0_dout            |   in|   32|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_num_data_valid  |   in|    9|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_fifo_cap        |   in|    9|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_empty_n         |   in|    1|     ap_fifo|      v151_0_0|       pointer|
|v151_0_0_read            |  out|    1|     ap_fifo|      v151_0_0|       pointer|
|v151_0_1_dout            |   in|   32|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_num_data_valid  |   in|    9|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_fifo_cap        |   in|    9|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_empty_n         |   in|    1|     ap_fifo|      v151_0_1|       pointer|
|v151_0_1_read            |  out|    1|     ap_fifo|      v151_0_1|       pointer|
|v148_1_0_din             |  out|   32|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_num_data_valid  |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_fifo_cap        |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_full_n          |   in|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_write           |  out|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_1_din             |  out|   32|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_num_data_valid  |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_fifo_cap        |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_full_n          |   in|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_write           |  out|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_1_2_din             |  out|   32|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_num_data_valid  |   in|    9|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_fifo_cap        |   in|    9|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_full_n          |   in|    1|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_write           |  out|    1|     ap_fifo|      v148_1_2|       pointer|
|v148_1_3_din             |  out|   32|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_num_data_valid  |   in|    9|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_fifo_cap        |   in|    9|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_full_n          |   in|    1|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_write           |  out|    1|     ap_fifo|      v148_1_3|       pointer|
|v148_2_0_din             |  out|   32|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_num_data_valid  |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_fifo_cap        |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_full_n          |   in|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_write           |  out|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_1_din             |  out|   32|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_num_data_valid  |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_fifo_cap        |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_full_n          |   in|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_write           |  out|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_2_2_din             |  out|   32|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_num_data_valid  |   in|    9|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_fifo_cap        |   in|    9|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_full_n          |   in|    1|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_write           |  out|    1|     ap_fifo|      v148_2_2|       pointer|
|v148_2_3_din             |  out|   32|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_num_data_valid  |   in|    9|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_fifo_cap        |   in|    9|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_full_n          |   in|    1|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_write           |  out|    1|     ap_fifo|      v148_2_3|       pointer|
|v148_3_0_din             |  out|   32|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_num_data_valid  |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_fifo_cap        |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_full_n          |   in|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_write           |  out|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_1_din             |  out|   32|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_num_data_valid  |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_fifo_cap        |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_full_n          |   in|    1|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_write           |  out|    1|     ap_fifo|      v148_3_1|       pointer|
|v148_3_2_din             |  out|   32|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_num_data_valid  |   in|    9|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_fifo_cap        |   in|    9|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_full_n          |   in|    1|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_write           |  out|    1|     ap_fifo|      v148_3_2|       pointer|
|v148_3_3_din             |  out|   32|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_num_data_valid  |   in|    9|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_fifo_cap        |   in|    9|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_full_n          |   in|    1|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_write           |  out|    1|     ap_fifo|      v148_3_3|       pointer|
|v148_0_0_din             |  out|   32|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_num_data_valid  |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_fifo_cap        |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_full_n          |   in|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_write           |  out|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_1_din             |  out|   32|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_num_data_valid  |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_fifo_cap        |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_full_n          |   in|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_write           |  out|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_0_2_din             |  out|   32|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_num_data_valid  |   in|    9|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_fifo_cap        |   in|    9|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_full_n          |   in|    1|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_write           |  out|    1|     ap_fifo|      v148_0_2|       pointer|
|v148_0_3_din             |  out|   32|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_num_data_valid  |   in|    9|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_fifo_cap        |   in|    9|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_full_n          |   in|    1|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_write           |  out|    1|     ap_fifo|      v148_0_3|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

