#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri May 24 08:15:32 2024
# Process ID: 8047
# Current directory: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator
# Command line: vivado
# Log file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.log
# Journal file: /home/vanloi/Documents/Loi_study/DATN/vivado_LSTM/lstm_accelerator/vivado.jou
# Running On: vanloi-laptop, OS: Linux, CPU Frequency: 2446.442 MHz, CPU Physical cores: 12, Host memory: 16444 MB
#-----------------------------------------------------------
start_gui
open_project /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd}
file mkdir /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new
close [ open /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/bram_fibonaci.v w ]
add_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/bram_fibonaci.v
close [ open /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonaci.sv w ]
add_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonaci.sv
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/bram_fibonaci.v]
startgroup
create_bd_port -dir O -type clk FCLK_CLK0
connect_bd_net [get_bd_pins /processing_system7_0/FCLK_CLK0] [get_bd_ports FCLK_CLK0]
endgroup
startgroup
create_bd_port -dir O -from 0 -to 0 -type rst peripheral_aresetn
connect_bd_net [get_bd_pins /proc_sys_reset_0/peripheral_aresetn] [get_bd_ports peripheral_aresetn]
endgroup
startgroup
set_property CONFIG.Memory_Type {True_Dual_Port_RAM} [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd] -top
open_bd_design {/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd}
close [ open /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/pynqz2_example_top.sv w ]
add_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/pynqz2_example_top.sv
update_compile_order -fileset sources_1
set_property source_mgmt_mode None [current_project]
make_wrapper -files [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd] -top
reset_run synth_1
reset_run pynqz2_example_blk_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
export_ip_user_files -of_objects  [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonaci.sv] -no_script -reset -force -quiet
remove_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonaci.sv
close [ open /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv w ]
add_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci.sv
export_ip_user_files -of_objects  [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/bram_fibonaci.v] -no_script -reset -force -quiet
remove_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/bram_fibonaci.v
close [ open /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv w ]
add_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram.sv
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
startgroup
endgroup
make_wrapper -files [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd] -top
create_bd_design "design_1"
current_bd_design [get_bd_designs pynqz2_example]
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs pynqz2_example]
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs pynqz2_example]
current_bd_design [get_bd_designs design_1]
current_bd_design [get_bd_designs pynqz2_example]
current_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs design_1]
export_ip_user_files -of_objects  [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/design_1/design_1.bd
regenerate_bd_layout
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fibonacci_bram [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pynqz2_example_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close [ open /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram_wrapper.sv w ]
add_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram_wrapper.sv
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
open_bd_design {/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fibonacci_bram_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells processing_system7_0]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs pynqz2_example_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_axi_bram_ctrl_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_proc_sys_reset_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_blk_mem_gen_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_xbar_0_synth_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs pynqz2_example_axi_gpio_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_axi_bram_ctrl_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_proc_sys_reset_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_processing_system7_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_blk_mem_gen_0_0_synth_1]
set_property needs_refresh false [get_runs pynqz2_example_xbar_0_synth_1]
close [ open /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/D_flipflop.sv w ]
add_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/D_flipflop.sv
update_compile_order -fileset sources_1
open_bd_design {/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/design_1/design_1.bd}
export_ip_user_files -of_objects  [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/D_flipflop.sv] -no_script -reset -force -quiet
remove_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/D_flipflop.sv
close [ open /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/D_flipflop1.sv w ]
add_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/D_flipflop1.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/D_flipflop1.sv] -no_script -reset -force -quiet
remove_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/D_flipflop1.sv
open_bd_design {/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property is_enabled false [get_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/pynqz2_example_top.sv]
set_property is_enabled false [get_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/hdl/pynqz2_example_wrapper.v]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_bd_design {/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/design_1/design_1.bd}
current_bd_design [get_bd_designs pynqz2_example]
current_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs design_1]
export_ip_user_files -of_objects  [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/design_1/design_1.bd
create_bd_design "design_1"
update_compile_order -fileset sources_1
close [ open /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/D_flipflop.v w ]
add_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/D_flipflop.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference D_flipflop D_flipflop_0
update_module_reference design_1_D_flipflop_0_0
delete_bd_objs [get_bd_cells D_flipflop_0]
set_property file_type Verilog [get_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/fibonacci_bram_wrapper.sv]
save_bd_design
export_ip_user_files -of_objects  [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/D_flipflop.v] -no_script -reset -force -quiet
remove_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/D_flipflop.v
create_bd_cell -type module -reference fibonacci_bram_wrapper fibonacci_bram_wrapp_0
set_property is_enabled true [get_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.gen/sources_1/bd/pynqz2_example/hdl/pynqz2_example_wrapper.v]
set_property is_enabled true [get_files  /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/new/pynqz2_example_top.sv]
update_compile_order -fileset sources_1
current_bd_design [get_bd_designs pynqz2_example]
create_bd_cell -type module -reference fibonacci_bram_wrapper fibonacci_bram_wrapp_0
connect_bd_net [get_bd_pins blk_mem_gen_0/doutb] [get_bd_pins fibonacci_bram_wrapp_0/BRAM_dout]
connect_bd_net [get_bd_pins blk_mem_gen_0/dinb] [get_bd_pins fibonacci_bram_wrapp_0/BRAM_din]
connect_bd_net [get_bd_pins blk_mem_gen_0/enb] [get_bd_pins fibonacci_bram_wrapp_0/BRAM_en]
connect_bd_net [get_bd_pins blk_mem_gen_0/rstb] [get_bd_pins fibonacci_bram_wrapp_0/BRAM_rst]
connect_bd_net [get_bd_pins blk_mem_gen_0/web] [get_bd_pins fibonacci_bram_wrapp_0/BRAM_we]
connect_bd_net [get_bd_pins blk_mem_gen_0/clkb] [get_bd_pins fibonacci_bram_wrapp_0/clk]
connect_bd_net [get_bd_pins blk_mem_gen_0/addrb] [get_bd_pins fibonacci_bram_wrapp_0/BRAM_addr]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins fibonacci_bram_wrapp_0/clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_ports peripheral_aresetn]
connect_bd_net [get_bd_pins fibonacci_bram_wrapp_0/rst] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
connect_bd_net [get_bd_pins fibonacci_bram_wrapp_0/BRAM_clk] [get_bd_pins blk_mem_gen_0/clkb]
delete_bd_objs [get_bd_intf_nets BRAM_PORTB_0_1]
delete_bd_objs [get_bd_intf_ports BRAM_PORTB_0]
save_bd_design
regenerate_bd_layout
current_bd_design [get_bd_designs design_1]
close_bd_design [get_bd_designs design_1]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top pynqz2_example_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd] -top
regenerate_bd_layout
open_bd_design {/home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd}
make_wrapper -files [get_files /home/vanloi/Documents/Loi_study/DSP/pynqz2/pynqz2.srcs/sources_1/bd/pynqz2_example/pynqz2_example.bd] -top
reset_run synth_1
reset_run pynqz2_example_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/vanloi/Documents/Loi_study/DSP/pynqz2/part3_pynqz2_example_top.xsa
