-makelib ies_lib/dist_mem_gen_v8_0_12 \
  "../../../../OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/ipshared/d46a/simulation/dist_mem_gen_v8_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/scpu_sim/ip/scpu_sim_dist_mem_gen_0_0/sim/scpu_sim_dist_mem_gen_0_0.v" \
  "../../../bd/scpu_sim/ip/scpu_sim_RAM_B_0/sim/scpu_sim_RAM_B_0.v" \
-endlib
-makelib ies_lib/xlslice_v1_0_1 \
  "../../../../OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/scpu_sim/ip/scpu_sim_xlslice_0_0/sim/scpu_sim_xlslice_0_0.v" \
  "../../../bd/scpu_sim/ip/scpu_sim_xlslice_0_1/sim/scpu_sim_xlslice_0_1.v" \
-endlib
-makelib ies_lib/util_vector_logic_v2_0_1 \
  "../../../../OExp04-ExtSCPU.srcs/sources_1/bd/scpu_sim/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/scpu_sim/ip/scpu_sim_util_vector_logic_0_0/sim/scpu_sim_util_vector_logic_0_0.v" \
  "../../../bd/scpu_sim/sim/scpu_sim.v" \
  "../../../bd/scpu_sim/ipshared/7490/src/AND.v" \
  "../../../bd/scpu_sim/ipshared/7490/src/Alu.v" \
  "../../../bd/scpu_sim/ipshared/7490/src/DataPath_more.v" \
  "../../../bd/scpu_sim/ipshared/7490/src/ImmGen.v" \
  "../../../bd/scpu_sim/ipshared/7490/src/MUX2T1_32.v" \
  "../../../bd/scpu_sim/ipshared/7490/src/MUX4T1_32.v" \
  "../../../bd/scpu_sim/ipshared/7490/src/OR.v" \
  "../../../bd/scpu_sim/ipshared/7490/src/REG32.v" \
  "../../../bd/scpu_sim/ipshared/7490/src/Regs.v" \
  "../../../bd/scpu_sim/ipshared/7490/src/SCPU_ctrl_more.v" \
  "../../../bd/scpu_sim/ipshared/7490/src/add_32.v" \
  "../../../bd/scpu_sim/ipshared/7490/src/SCPU.v" \
  "../../../bd/scpu_sim/ip/scpu_sim_SCPU_0_0/sim/scpu_sim_SCPU_0_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

