<h1 id="CHIAIUv3.0TestPlan-_Toc4073618CHIAIUTestPlan"><style>[data-colorid=dn0zipf0zv]{color:#333333} html[data-color-mode=dark] [data-colorid=dn0zipf0zv]{color:#cccccc}[data-colorid=fqmd2bhwkl]{color:#333333} html[data-color-mode=dark] [data-colorid=fqmd2bhwkl]{color:#cccccc}[data-colorid=qa3bxek8s0]{color:#333333} html[data-color-mode=dark] [data-colorid=qa3bxek8s0]{color:#cccccc}[data-colorid=r70vej48zu]{color:#333333} html[data-color-mode=dark] [data-colorid=r70vej48zu]{color:#cccccc}[data-colorid=vrudq2wtrd]{color:#333333} html[data-color-mode=dark] [data-colorid=vrudq2wtrd]{color:#cccccc}[data-colorid=tjaqg72pab]{color:#333333} html[data-color-mode=dark] [data-colorid=tjaqg72pab]{color:#cccccc}[data-colorid=ehjqzfg9de]{color:#333333} html[data-color-mode=dark] [data-colorid=ehjqzfg9de]{color:#cccccc}[data-colorid=kes5ae8n9h]{color:#333333} html[data-color-mode=dark] [data-colorid=kes5ae8n9h]{color:#cccccc}[data-colorid=be70fpedoi]{color:#333333} html[data-color-mode=dark] [data-colorid=be70fpedoi]{color:#cccccc}[data-colorid=klp4r6jqmq]{color:#333333} html[data-color-mode=dark] [data-colorid=klp4r6jqmq]{color:#cccccc}[data-colorid=e8un1hchlq]{color:#333333} html[data-color-mode=dark] [data-colorid=e8un1hchlq]{color:#cccccc}[data-colorid=mn0gyim1p8]{color:#333333} html[data-color-mode=dark] [data-colorid=mn0gyim1p8]{color:#cccccc}[data-colorid=txvrs7wp5f]{color:#333333} html[data-color-mode=dark] [data-colorid=txvrs7wp5f]{color:#cccccc}[data-colorid=e4cun2ag3g]{color:#333333} html[data-color-mode=dark] [data-colorid=e4cun2ag3g]{color:#cccccc}[data-colorid=bbt1gz2kap]{color:#333333} html[data-color-mode=dark] [data-colorid=bbt1gz2kap]{color:#cccccc}[data-colorid=s2h25tolgr]{color:#333333} html[data-color-mode=dark] [data-colorid=s2h25tolgr]{color:#cccccc}[data-colorid=tohxbu26er]{color:#333333} html[data-color-mode=dark] [data-colorid=tohxbu26er]{color:#cccccc}[data-colorid=i4hk2kqifk]{color:#333333} html[data-color-mode=dark] [data-colorid=i4hk2kqifk]{color:#cccccc}[data-colorid=w9xenrxf21]{color:#333333} html[data-color-mode=dark] [data-colorid=w9xenrxf21]{color:#cccccc}[data-colorid=g4wd0f4cdc]{color:#333333} html[data-color-mode=dark] [data-colorid=g4wd0f4cdc]{color:#cccccc}[data-colorid=yae53pvgbn]{color:#333333} html[data-color-mode=dark] [data-colorid=yae53pvgbn]{color:#cccccc}[data-colorid=f98rjla95e]{color:#333333} html[data-color-mode=dark] [data-colorid=f98rjla95e]{color:#cccccc}[data-colorid=qctndl9rpt]{color:#333333} html[data-color-mode=dark] [data-colorid=qctndl9rpt]{color:#cccccc}[data-colorid=ln6mouidt7]{color:#333333} html[data-color-mode=dark] [data-colorid=ln6mouidt7]{color:#cccccc}[data-colorid=h3rrssimw4]{color:#333333} html[data-color-mode=dark] [data-colorid=h3rrssimw4]{color:#cccccc}[data-colorid=rydagyf5y8]{color:#333333} html[data-color-mode=dark] [data-colorid=rydagyf5y8]{color:#cccccc}[data-colorid=qzi6o4837e]{color:#333333} html[data-color-mode=dark] [data-colorid=qzi6o4837e]{color:#cccccc}[data-colorid=wdf3d1eyvw]{color:#333333} html[data-color-mode=dark] [data-colorid=wdf3d1eyvw]{color:#cccccc}[data-colorid=g66iy5ed08]{color:#333333} html[data-color-mode=dark] [data-colorid=g66iy5ed08]{color:#cccccc}[data-colorid=eb48mj98i1]{color:#333333} html[data-color-mode=dark] [data-colorid=eb48mj98i1]{color:#cccccc}[data-colorid=rajcbj7ens]{color:#333333} html[data-color-mode=dark] [data-colorid=rajcbj7ens]{color:#cccccc}[data-colorid=n6kpni8uog]{color:#333333} html[data-color-mode=dark] [data-colorid=n6kpni8uog]{color:#cccccc}[data-colorid=isn6uy43gc]{color:#333333} html[data-color-mode=dark] [data-colorid=isn6uy43gc]{color:#cccccc}[data-colorid=otphco1j4a]{color:#333333} html[data-color-mode=dark] [data-colorid=otphco1j4a]{color:#cccccc}[data-colorid=zsx6w1lfxe]{color:#333333} html[data-color-mode=dark] [data-colorid=zsx6w1lfxe]{color:#cccccc}[data-colorid=ngfvyjzaxj]{color:#333333} html[data-color-mode=dark] [data-colorid=ngfvyjzaxj]{color:#cccccc}[data-colorid=aryhv5hgnr]{color:#333333} html[data-color-mode=dark] [data-colorid=aryhv5hgnr]{color:#cccccc}[data-colorid=vk96069upk]{color:#333333} html[data-color-mode=dark] [data-colorid=vk96069upk]{color:#cccccc}[data-colorid=zohmoqg3bw]{color:#333333} html[data-color-mode=dark] [data-colorid=zohmoqg3bw]{color:#cccccc}[data-colorid=s8ye58mdq4]{color:#333333} html[data-color-mode=dark] [data-colorid=s8ye58mdq4]{color:#cccccc}[data-colorid=uypkngsmvz]{color:#333333} html[data-color-mode=dark] [data-colorid=uypkngsmvz]{color:#cccccc}[data-colorid=aj4h7e2twt]{color:#333333} html[data-color-mode=dark] [data-colorid=aj4h7e2twt]{color:#cccccc}[data-colorid=egvayfcth1]{color:#333333} html[data-color-mode=dark] [data-colorid=egvayfcth1]{color:#cccccc}[data-colorid=ksn6ap5gfj]{color:#333333} html[data-color-mode=dark] [data-colorid=ksn6ap5gfj]{color:#cccccc}[data-colorid=gwbleu99tt]{color:#333333} html[data-color-mode=dark] [data-colorid=gwbleu99tt]{color:#cccccc}[data-colorid=pgp932n4x0]{color:#333333} html[data-color-mode=dark] [data-colorid=pgp932n4x0]{color:#cccccc}[data-colorid=llg2xx6rxa]{color:#333333} html[data-color-mode=dark] [data-colorid=llg2xx6rxa]{color:#cccccc}[data-colorid=pu6g3antoz]{color:#333333} html[data-color-mode=dark] [data-colorid=pu6g3antoz]{color:#cccccc}[data-colorid=sdt9ai8t3d]{color:#333333} html[data-color-mode=dark] [data-colorid=sdt9ai8t3d]{color:#cccccc}[data-colorid=qlanc563ub]{color:#333333} html[data-color-mode=dark] [data-colorid=qlanc563ub]{color:#cccccc}[data-colorid=agxd5nhdrx]{color:#333333} html[data-color-mode=dark] [data-colorid=agxd5nhdrx]{color:#cccccc}[data-colorid=k3qxcydynv]{color:#333333} html[data-color-mode=dark] [data-colorid=k3qxcydynv]{color:#cccccc}[data-colorid=t3qkjn6ci8]{color:#333333} html[data-color-mode=dark] [data-colorid=t3qkjn6ci8]{color:#cccccc}[data-colorid=rf9wkx4ui5]{color:#333333} html[data-color-mode=dark] [data-colorid=rf9wkx4ui5]{color:#cccccc}[data-colorid=acfabyupkc]{color:#333333} html[data-color-mode=dark] [data-colorid=acfabyupkc]{color:#cccccc}[data-colorid=ndvogro3d4]{color:#333333} html[data-color-mode=dark] [data-colorid=ndvogro3d4]{color:#cccccc}[data-colorid=c9ze90crnq]{color:#333333} html[data-color-mode=dark] [data-colorid=c9ze90crnq]{color:#cccccc}[data-colorid=h67zbphtbj]{color:#333333} html[data-color-mode=dark] [data-colorid=h67zbphtbj]{color:#cccccc}[data-colorid=t4871t0q9g]{color:#333333} html[data-color-mode=dark] [data-colorid=t4871t0q9g]{color:#cccccc}[data-colorid=wce832xg5f]{color:#333333} html[data-color-mode=dark] [data-colorid=wce832xg5f]{color:#cccccc}[data-colorid=cx6z61dxkv]{color:#333333} html[data-color-mode=dark] [data-colorid=cx6z61dxkv]{color:#cccccc}[data-colorid=e9zkeelaqg]{color:#333333} html[data-color-mode=dark] [data-colorid=e9zkeelaqg]{color:#cccccc}[data-colorid=xblf9d4s1h]{color:#333333} html[data-color-mode=dark] [data-colorid=xblf9d4s1h]{color:#cccccc}[data-colorid=rp9vt9cm4b]{color:#333333} html[data-color-mode=dark] [data-colorid=rp9vt9cm4b]{color:#cccccc}[data-colorid=zn3lt1xa0s]{color:#333333} html[data-color-mode=dark] [data-colorid=zn3lt1xa0s]{color:#cccccc}[data-colorid=x2ul7kmwg9]{color:#333333} html[data-color-mode=dark] [data-colorid=x2ul7kmwg9]{color:#cccccc}[data-colorid=b1t25cp772]{color:#333333} html[data-color-mode=dark] [data-colorid=b1t25cp772]{color:#cccccc}[data-colorid=psmhs2sl9n]{color:#333333} html[data-color-mode=dark] [data-colorid=psmhs2sl9n]{color:#cccccc}[data-colorid=zlc0pv0kj5]{color:#333333} html[data-color-mode=dark] [data-colorid=zlc0pv0kj5]{color:#cccccc}[data-colorid=z6ayspygnl]{color:#333333} html[data-color-mode=dark] [data-colorid=z6ayspygnl]{color:#cccccc}[data-colorid=mf4gl4ea4n]{color:#333333} html[data-color-mode=dark] [data-colorid=mf4gl4ea4n]{color:#cccccc}[data-colorid=kdz7ua97tw]{color:#333333} html[data-color-mode=dark] [data-colorid=kdz7ua97tw]{color:#cccccc}[data-colorid=q4ulh9m2fe]{color:#333333} html[data-color-mode=dark] [data-colorid=q4ulh9m2fe]{color:#cccccc}[data-colorid=cj0qsk200g]{color:#333333} html[data-color-mode=dark] [data-colorid=cj0qsk200g]{color:#cccccc}[data-colorid=emsyoyccx5]{color:#333333} html[data-color-mode=dark] [data-colorid=emsyoyccx5]{color:#cccccc}[data-colorid=ptx7ap4kgi]{color:#333333} html[data-color-mode=dark] [data-colorid=ptx7ap4kgi]{color:#cccccc}[data-colorid=wv5c4qvf0b]{color:#333333} html[data-color-mode=dark] [data-colorid=wv5c4qvf0b]{color:#cccccc}[data-colorid=wf4nv27vno]{color:#333333} html[data-color-mode=dark] [data-colorid=wf4nv27vno]{color:#cccccc}[data-colorid=rrz2wc6p3d]{color:#333333} html[data-color-mode=dark] [data-colorid=rrz2wc6p3d]{color:#cccccc}[data-colorid=jgi5qqxrmf]{color:#333333} html[data-color-mode=dark] [data-colorid=jgi5qqxrmf]{color:#cccccc}[data-colorid=o4r15y9y1k]{color:#333333} html[data-color-mode=dark] [data-colorid=o4r15y9y1k]{color:#cccccc}[data-colorid=mbnnomhz02]{color:#333333} html[data-color-mode=dark] [data-colorid=mbnnomhz02]{color:#cccccc}[data-colorid=nabcu22bfn]{color:#333333} html[data-color-mode=dark] [data-colorid=nabcu22bfn]{color:#cccccc}[data-colorid=j7qt7854w5]{color:#333333} html[data-color-mode=dark] [data-colorid=j7qt7854w5]{color:#cccccc}[data-colorid=gdg09u4sdn]{color:#333333} html[data-color-mode=dark] [data-colorid=gdg09u4sdn]{color:#cccccc}[data-colorid=ejfwg6970u]{color:#333333} html[data-color-mode=dark] [data-colorid=ejfwg6970u]{color:#cccccc}[data-colorid=x83axvcraz]{color:#333333} html[data-color-mode=dark] [data-colorid=x83axvcraz]{color:#cccccc}[data-colorid=wfug95zffi]{color:#333333} html[data-color-mode=dark] [data-colorid=wfug95zffi]{color:#cccccc}[data-colorid=a87bqhhcno]{color:#333333} html[data-color-mode=dark] [data-colorid=a87bqhhcno]{color:#cccccc}[data-colorid=ie93cuq9pd]{color:#333333} html[data-color-mode=dark] [data-colorid=ie93cuq9pd]{color:#cccccc}[data-colorid=f12pisxrni]{color:#333333} html[data-color-mode=dark] [data-colorid=f12pisxrni]{color:#cccccc}[data-colorid=b6tbzp6xmt]{color:#333333} html[data-color-mode=dark] [data-colorid=b6tbzp6xmt]{color:#cccccc}[data-colorid=q528wje5cv]{color:#333333} html[data-color-mode=dark] [data-colorid=q528wje5cv]{color:#cccccc}[data-colorid=uqlp2bobq8]{color:#333333} html[data-color-mode=dark] [data-colorid=uqlp2bobq8]{color:#cccccc}[data-colorid=vvayw5djed]{color:#333333} html[data-color-mode=dark] [data-colorid=vvayw5djed]{color:#cccccc}[data-colorid=b4zm66cdsq]{color:#333333} html[data-color-mode=dark] [data-colorid=b4zm66cdsq]{color:#cccccc}[data-colorid=ivaoflj75x]{color:#333333} html[data-color-mode=dark] [data-colorid=ivaoflj75x]{color:#cccccc}[data-colorid=h3rdqi7w4d]{color:#333333} html[data-color-mode=dark] [data-colorid=h3rdqi7w4d]{color:#cccccc}[data-colorid=ehr5kf58vx]{color:#333333} html[data-color-mode=dark] [data-colorid=ehr5kf58vx]{color:#cccccc}[data-colorid=dsl4eljsoa]{color:#333333} html[data-color-mode=dark] [data-colorid=dsl4eljsoa]{color:#cccccc}[data-colorid=f6djae03fq]{color:#333333} html[data-color-mode=dark] [data-colorid=f6djae03fq]{color:#cccccc}[data-colorid=ez0zmfn8l0]{color:#333333} html[data-color-mode=dark] [data-colorid=ez0zmfn8l0]{color:#cccccc}[data-colorid=tdmt97ch85]{color:#333333} html[data-color-mode=dark] [data-colorid=tdmt97ch85]{color:#cccccc}[data-colorid=p48c9cx75f]{color:#333333} html[data-color-mode=dark] [data-colorid=p48c9cx75f]{color:#cccccc}[data-colorid=g9xu8lxr42]{color:#333333} html[data-color-mode=dark] [data-colorid=g9xu8lxr42]{color:#cccccc}[data-colorid=qqrtgsvzlj]{color:#333333} html[data-color-mode=dark] [data-colorid=qqrtgsvzlj]{color:#cccccc}[data-colorid=zwezalkwp4]{color:#333333} html[data-color-mode=dark] [data-colorid=zwezalkwp4]{color:#cccccc}[data-colorid=ctmlqehzps]{color:#333333} html[data-color-mode=dark] [data-colorid=ctmlqehzps]{color:#cccccc}[data-colorid=tdk70nd6ir]{color:#333333} html[data-color-mode=dark] [data-colorid=tdk70nd6ir]{color:#cccccc}[data-colorid=hse7c8xw5c]{color:#333333} html[data-color-mode=dark] [data-colorid=hse7c8xw5c]{color:#cccccc}[data-colorid=i1bihwh6gb]{color:#333333} html[data-color-mode=dark] [data-colorid=i1bihwh6gb]{color:#cccccc}[data-colorid=wjxvoxo3bo]{color:#333333} html[data-color-mode=dark] [data-colorid=wjxvoxo3bo]{color:#cccccc}[data-colorid=izk47vzlz0]{color:#333333} html[data-color-mode=dark] [data-colorid=izk47vzlz0]{color:#cccccc}[data-colorid=kli2rpwwhc]{color:#333333} html[data-color-mode=dark] [data-colorid=kli2rpwwhc]{color:#cccccc}[data-colorid=x7vjkssqys]{color:#333333} html[data-color-mode=dark] [data-colorid=x7vjkssqys]{color:#cccccc}[data-colorid=jioq7k7hn2]{color:#333333} html[data-color-mode=dark] [data-colorid=jioq7k7hn2]{color:#cccccc}[data-colorid=xy73g3ng8u]{color:#333333} html[data-color-mode=dark] [data-colorid=xy73g3ng8u]{color:#cccccc}[data-colorid=qk7b64j2c3]{color:#333333} html[data-color-mode=dark] [data-colorid=qk7b64j2c3]{color:#cccccc}[data-colorid=eve6htxzkd]{color:#333333} html[data-color-mode=dark] [data-colorid=eve6htxzkd]{color:#cccccc}[data-colorid=zowpg417py]{color:#333333} html[data-color-mode=dark] [data-colorid=zowpg417py]{color:#cccccc}[data-colorid=z9uf70bpfr]{color:#333333} html[data-color-mode=dark] [data-colorid=z9uf70bpfr]{color:#cccccc}[data-colorid=auabi9cjm6]{color:#333333} html[data-color-mode=dark] [data-colorid=auabi9cjm6]{color:#cccccc}[data-colorid=igcp0xklw9]{color:#333333} html[data-color-mode=dark] [data-colorid=igcp0xklw9]{color:#cccccc}[data-colorid=anqofqcvii]{color:#333333} html[data-color-mode=dark] [data-colorid=anqofqcvii]{color:#cccccc}[data-colorid=ylxisp6dne]{color:#333333} html[data-color-mode=dark] [data-colorid=ylxisp6dne]{color:#cccccc}[data-colorid=qwcszu175j]{color:#333333} html[data-color-mode=dark] [data-colorid=qwcszu175j]{color:#cccccc}[data-colorid=m0uhyh65fk]{color:#333333} html[data-color-mode=dark] [data-colorid=m0uhyh65fk]{color:#cccccc}[data-colorid=s9lvkuftml]{color:#333333} html[data-color-mode=dark] [data-colorid=s9lvkuftml]{color:#cccccc}[data-colorid=yhh2opp4pq]{color:#333333} html[data-color-mode=dark] [data-colorid=yhh2opp4pq]{color:#cccccc}[data-colorid=kvi5wvk6wu]{color:#333333} html[data-color-mode=dark] [data-colorid=kvi5wvk6wu]{color:#cccccc}[data-colorid=n2hwa86dap]{color:#333333} html[data-color-mode=dark] [data-colorid=n2hwa86dap]{color:#cccccc}[data-colorid=r3rstps9em]{color:#333333} html[data-color-mode=dark] [data-colorid=r3rstps9em]{color:#cccccc}[data-colorid=o5dpxhuuvt]{color:#333333} html[data-color-mode=dark] [data-colorid=o5dpxhuuvt]{color:#cccccc}[data-colorid=nyvpwbwlj5]{color:#333333} html[data-color-mode=dark] [data-colorid=nyvpwbwlj5]{color:#cccccc}[data-colorid=v06l6c5j00]{color:#333333} html[data-color-mode=dark] [data-colorid=v06l6c5j00]{color:#cccccc}[data-colorid=z3aoqnlo3e]{color:#333333} html[data-color-mode=dark] [data-colorid=z3aoqnlo3e]{color:#cccccc}[data-colorid=gz6hbsj79l]{color:#333333} html[data-color-mode=dark] [data-colorid=gz6hbsj79l]{color:#cccccc}[data-colorid=oey2g0m6xa]{color:#333333} html[data-color-mode=dark] [data-colorid=oey2g0m6xa]{color:#cccccc}[data-colorid=o8d2a5ixoh]{color:#333333} html[data-color-mode=dark] [data-colorid=o8d2a5ixoh]{color:#cccccc}[data-colorid=t5ug2hniwi]{color:#333333} html[data-color-mode=dark] [data-colorid=t5ug2hniwi]{color:#cccccc}[data-colorid=mnm5qk0i4h]{color:#333333} html[data-color-mode=dark] [data-colorid=mnm5qk0i4h]{color:#cccccc}[data-colorid=t3xodfrwiv]{color:#333333} html[data-color-mode=dark] [data-colorid=t3xodfrwiv]{color:#cccccc}[data-colorid=y8gwunziay]{color:#333333} html[data-color-mode=dark] [data-colorid=y8gwunziay]{color:#cccccc}[data-colorid=vqiu4q1j5k]{color:#333333} html[data-color-mode=dark] [data-colorid=vqiu4q1j5k]{color:#cccccc}[data-colorid=r2e87sgc3p]{color:#333333} html[data-color-mode=dark] [data-colorid=r2e87sgc3p]{color:#cccccc}[data-colorid=n93541wf6r]{color:#333333} html[data-color-mode=dark] [data-colorid=n93541wf6r]{color:#cccccc}[data-colorid=crpc6j5mhi]{color:#333333} html[data-color-mode=dark] [data-colorid=crpc6j5mhi]{color:#cccccc}[data-colorid=ayaxtgidk6]{color:#333333} html[data-color-mode=dark] [data-colorid=ayaxtgidk6]{color:#cccccc}[data-colorid=qz7dv4t0vy]{color:#333333} html[data-color-mode=dark] [data-colorid=qz7dv4t0vy]{color:#cccccc}[data-colorid=nejhofod22]{color:#333333} html[data-color-mode=dark] [data-colorid=nejhofod22]{color:#cccccc}[data-colorid=g18dbwoaud]{color:#333333} html[data-color-mode=dark] [data-colorid=g18dbwoaud]{color:#cccccc}[data-colorid=skod1cj9vc]{color:#333333} html[data-color-mode=dark] [data-colorid=skod1cj9vc]{color:#cccccc}[data-colorid=lsh2joslnd]{color:#333333} html[data-color-mode=dark] [data-colorid=lsh2joslnd]{color:#cccccc}[data-colorid=lzl5jk7v7k]{color:#333333} html[data-color-mode=dark] [data-colorid=lzl5jk7v7k]{color:#cccccc}[data-colorid=mi2u07e2wc]{color:#333333} html[data-color-mode=dark] [data-colorid=mi2u07e2wc]{color:#cccccc}[data-colorid=nqehqlac98]{color:#333333} html[data-color-mode=dark] [data-colorid=nqehqlac98]{color:#cccccc}[data-colorid=axklmd81l3]{color:#333333} html[data-color-mode=dark] [data-colorid=axklmd81l3]{color:#cccccc}[data-colorid=ullzly6hbb]{color:#333333} html[data-color-mode=dark] [data-colorid=ullzly6hbb]{color:#cccccc}[data-colorid=jgz840bp8q]{color:#333333} html[data-color-mode=dark] [data-colorid=jgz840bp8q]{color:#cccccc}[data-colorid=c4ge8x7x90]{color:#333333} html[data-color-mode=dark] [data-colorid=c4ge8x7x90]{color:#cccccc}[data-colorid=xpygrc9v0m]{color:#333333} html[data-color-mode=dark] [data-colorid=xpygrc9v0m]{color:#cccccc}[data-colorid=gcatrmz5hy]{color:#333333} html[data-color-mode=dark] [data-colorid=gcatrmz5hy]{color:#cccccc}[data-colorid=yovld3v0ao]{color:#333333} html[data-color-mode=dark] [data-colorid=yovld3v0ao]{color:#cccccc}[data-colorid=r8hcqfb266]{color:#333333} html[data-color-mode=dark] [data-colorid=r8hcqfb266]{color:#cccccc}[data-colorid=m4asvaot47]{color:#333333} html[data-color-mode=dark] [data-colorid=m4asvaot47]{color:#cccccc}[data-colorid=ba06qq587m]{color:#333333} html[data-color-mode=dark] [data-colorid=ba06qq587m]{color:#cccccc}[data-colorid=j1a4iwna5v]{color:#333333} html[data-color-mode=dark] [data-colorid=j1a4iwna5v]{color:#cccccc}[data-colorid=bn07spbf8a]{color:#333333} html[data-color-mode=dark] [data-colorid=bn07spbf8a]{color:#cccccc}[data-colorid=s3xlfhh8yi]{color:#333333} html[data-color-mode=dark] [data-colorid=s3xlfhh8yi]{color:#cccccc}[data-colorid=crp52au8tc]{color:#333333} html[data-color-mode=dark] [data-colorid=crp52au8tc]{color:#cccccc}[data-colorid=n2vgeeffco]{color:#333333} html[data-color-mode=dark] [data-colorid=n2vgeeffco]{color:#cccccc}[data-colorid=w9pxjqia1d]{color:#333333} html[data-color-mode=dark] [data-colorid=w9pxjqia1d]{color:#cccccc}[data-colorid=ocgsgaag3h]{color:#333333} html[data-color-mode=dark] [data-colorid=ocgsgaag3h]{color:#cccccc}[data-colorid=dvdotl813w]{color:#333333} html[data-color-mode=dark] [data-colorid=dvdotl813w]{color:#cccccc}[data-colorid=uaxs9ufi6q]{color:#333333} html[data-color-mode=dark] [data-colorid=uaxs9ufi6q]{color:#cccccc}[data-colorid=efg4am5y05]{color:#333333} html[data-color-mode=dark] [data-colorid=efg4am5y05]{color:#cccccc}[data-colorid=h2nyzgtctg]{color:#333333} html[data-color-mode=dark] [data-colorid=h2nyzgtctg]{color:#cccccc}[data-colorid=ax01f4c0s5]{color:#333333} html[data-color-mode=dark] [data-colorid=ax01f4c0s5]{color:#cccccc}[data-colorid=m5da4voelx]{color:#333333} html[data-color-mode=dark] [data-colorid=m5da4voelx]{color:#cccccc}[data-colorid=rj5slz8yio]{color:#333333} html[data-color-mode=dark] [data-colorid=rj5slz8yio]{color:#cccccc}[data-colorid=wle9wkeecv]{color:#333333} html[data-color-mode=dark] [data-colorid=wle9wkeecv]{color:#cccccc}[data-colorid=m3nh9si89u]{color:#333333} html[data-color-mode=dark] [data-colorid=m3nh9si89u]{color:#cccccc}[data-colorid=nyvmlze55h]{color:#333333} html[data-color-mode=dark] [data-colorid=nyvmlze55h]{color:#cccccc}[data-colorid=rlu8i16v57]{color:#333333} html[data-color-mode=dark] [data-colorid=rlu8i16v57]{color:#cccccc}[data-colorid=rkv56trnvv]{color:#333333} html[data-color-mode=dark] [data-colorid=rkv56trnvv]{color:#cccccc}[data-colorid=a0z3khnuv8]{color:#333333} html[data-color-mode=dark] [data-colorid=a0z3khnuv8]{color:#cccccc}[data-colorid=nw2secj9s8]{color:#333333} html[data-color-mode=dark] [data-colorid=nw2secj9s8]{color:#cccccc}[data-colorid=zbxpyfbuno]{color:#333333} html[data-color-mode=dark] [data-colorid=zbxpyfbuno]{color:#cccccc}[data-colorid=tabipa66en]{color:#333333} html[data-color-mode=dark] [data-colorid=tabipa66en]{color:#cccccc}[data-colorid=sw7b5x2yhj]{color:#333333} html[data-color-mode=dark] [data-colorid=sw7b5x2yhj]{color:#cccccc}[data-colorid=dgvreskyxl]{color:#333333} html[data-color-mode=dark] [data-colorid=dgvreskyxl]{color:#cccccc}[data-colorid=b6dbhx99ov]{color:#333333} html[data-color-mode=dark] [data-colorid=b6dbhx99ov]{color:#cccccc}[data-colorid=i8izltqty3]{color:#333333} html[data-color-mode=dark] [data-colorid=i8izltqty3]{color:#cccccc}[data-colorid=nehvphneo5]{color:#333333} html[data-color-mode=dark] [data-colorid=nehvphneo5]{color:#cccccc}[data-colorid=x6ad1jx7lj]{color:#333333} html[data-color-mode=dark] [data-colorid=x6ad1jx7lj]{color:#cccccc}[data-colorid=xri47txugf]{color:#333333} html[data-color-mode=dark] [data-colorid=xri47txugf]{color:#cccccc}[data-colorid=iwbdv45t0x]{color:#333333} html[data-color-mode=dark] [data-colorid=iwbdv45t0x]{color:#cccccc}[data-colorid=g4wof7wh2l]{color:#333333} html[data-color-mode=dark] [data-colorid=g4wof7wh2l]{color:#cccccc}[data-colorid=bkz1lqmuts]{color:#333333} html[data-color-mode=dark] [data-colorid=bkz1lqmuts]{color:#cccccc}[data-colorid=guu6gzehbt]{color:#333333} html[data-color-mode=dark] [data-colorid=guu6gzehbt]{color:#cccccc}[data-colorid=kername0lc]{color:#333333} html[data-color-mode=dark] [data-colorid=kername0lc]{color:#cccccc}[data-colorid=vx8e3yc8hv]{color:#333333} html[data-color-mode=dark] [data-colorid=vx8e3yc8hv]{color:#cccccc}</style><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073618"><span class="confluence-anchor-link" id="_Toc4073618" /></span>CHI AIU Test Plan</h1><p><style type="text/css">/*<![CDATA[*/
div.rbtoc1759724725047 {padding: 0px;}
div.rbtoc1759724725047 ul {list-style: disc;margin-left: 0px;}
div.rbtoc1759724725047 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style></p><div class="toc-macro rbtoc1759724725047">
<ul class="toc-indentation">
<li><a href="#CHIAIUv3.0TestPlan-_Toc4073618CHIAIUTestPlan">CHI AIU Test Plan</a>
<ul class="toc-indentation">
<li><a href="#CHIAIUv3.0TestPlan-_Toc4073619Version">Version</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736201Introduction">1 Introduction</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736212Testbenchdescription">2 Testbench description</a>
<ul class="toc-indentation">
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736222.1TBdiagram">2.1 TB diagram</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736232.2ListanddescriptionofTBcomponents">2.2 List and description of TB components</a>
<ul class="toc-indentation">
<li><a href="#CHIAIUv3.0TestPlan-SMIBFM:">SMI BFM:</a></li>
<li><a href="#CHIAIUv3.0TestPlan-CHIBFM:">CHI BFM:</a></li>
<li><a href="#CHIAIUv3.0TestPlan-CHIScoreboard:">CHI Scoreboard:</a></li>
</ul>
</li>
</ul>
</li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736243ConfigurationSpace">3 Configuration Space</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736254Features">4 Features</a>
<ul class="toc-indentation">
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736264.1Commonchecksandcoversappliestoalltransactiontypes">4.1 Common checks and covers applies to all transaction types</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736274.2Readtransactions">4.2 Read transactions</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736284.2.1Stimulus">4.2.1 Stimulus</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736294.2.2ChecksandCoverages">4.2.2 Checks and Coverages</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736304.3Writetransactions">4.3 Write transactions</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736314.3.1Stimulus">4.3.1 Stimulus</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736324.3.2ChecksandCoverages">4.3.2 Checks and Coverages</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736334.4Datalesstransactions">4.4 Dataless transactions</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736344.4.1Stimulus">4.4.1 Stimulus</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736354.4.2ChecksandCoverages">4.4.2 Checks and Coverages</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736364.5Atomics">4.5 Atomics</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736374.5.1Stimulus">4.5.1 Stimulus</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736384.5.2Checksandcoverages">4.5.2 Checks and coverages</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736394.6DVM">4.6 DVM</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736404.6.1Stimulus">4.6.1 Stimulus</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736414.6.2Checksandcoverage">4.6.2 Checks and coverage</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736424.7Snoops">4.7 Snoops</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736434.7.1Stimulus">4.7.1 Stimulus</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736444.7.2ChecksandCoverage">4.7.2 Checks and Coverage</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736454.8StashingRequests">4.8 Stashing Requests</a></li>
<li><a href="#CHIAIUv3.0TestPlan-4.9SystemCoherencyFeature">4.9 System Coherency Feature</a></li>
<li><a href="#CHIAIUv3.0TestPlan-4.9.1Stimulus">4.9.1 Stimulus</a></li>
<li><a href="#CHIAIUv3.0TestPlan-4.7.2Checks">4.7.2 Checks</a></li>
</ul>
</li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736465Clock/Reset">5 Clock/Reset</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736476Performance(LatencyandBandwidth)">6 Performance (Latency and Bandwidth)</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736487Errors">7 Errors</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736498PowerManagement">8 Power Management</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc40736509CSR">9 CSR</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc407365110InterruptTesting">10 Interrupt Testing</a></li>
<li><a href="#CHIAIUv3.0TestPlan-_Toc407365211EndofSimchecks(fifoempty,creditsatresetvalue,etc)">11 End of Sim checks (fifo empty, credits at reset value, etc)</a></li>
</ul>
</li>
</ul>
</div><p /><h2 id="CHIAIUv3.0TestPlan-_Toc4073619Version"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073619"><span class="confluence-anchor-link" id="_Toc4073619" /></span>Version</h2><div class="table-wrap"><table class="wrapped confluenceTable"><tbody><tr><td class="confluenceTd"><p>0.1</p></td><td class="confluenceTd"><p>3/28/2019</p></td><td class="confluenceTd"><p>Initial release</p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h2 id="CHIAIUv3.0TestPlan-_Toc40736201Introduction"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073620"><span class="confluence-anchor-link" id="_Toc4073620" /></span>1 Introduction</h2><p><strong>CHI-AIU:</strong> CHI AIU interfaces with CHI based RN. It translates incoming CHI transactions to concerto-based protocol messages. It also translates incoming snoop messages from the concerto system to CHI snoop transactions. For any incoming transaction, it communicates with Distributed Coherency Enforcement Unit (DCE), Distributed Memory Interface (DMI), other Agent Interface Units (AIUs), Distributed Virtual Memory Engine (DVE) or Distributed IO Interface (DII) by passing messages with the help of the transport fabric, Legato, AIUs. <br class="atl-forced-newline" />Refer to below documents to learn about CHI protocol, CHI-AIU micro architecture and Ncore system architecture:</p><ul><li><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SysArch.pdf?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Ncore3SysArch.pdf?view=log</a> &ndash; Revision # 2033</li><li><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/ConcertoCProtocolArch.pdf?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/ConcertoCProtocolArch.pdf?view=log</a> &ndash; Revision # 2053</li><li><a class="external-link" href="https://confluence.arteris.com/download/attachments/5570709/amba_5_chi_architecture_specification_IHI0050B.pdf?api=v2" rel="nofollow">https://confluence.arteris.com/download/attachments/5570709/amba_5_chi_architecture_specification_IHI0050B.pdf?api=v2</a></li><li><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Ncore+3.0+CHI-AIU+Micro-Architecture+Specification" rel="nofollow">https://confluence.arteris.com/display/ENGR/Ncore+3.0+CHI-AIU+Micro-Architecture+Specification</a></li><li><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/CHI-ConcertoC%20Mappings.xlsx?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/CHI-ConcertoC%20Mappings.xlsx?view=log</a></li><li><a class="external-link" href="https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Transaction%20Flows.pptx?view=log" rel="nofollow">https://svn.arteris.com/engdocs/trunk/Sonata%20Project/Concerto%20Rev%20C%20-%20Working/Transaction%20Flows.pptx?view=log</a></li></ul><p><br /></p><h2 id="CHIAIUv3.0TestPlan-_Toc40736212Testbenchdescription"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073621"><span class="confluence-anchor-link" id="_Toc4073621" /></span>2 Testbench description</h2><p>CHI-AIU testbench focuses on verifying functionality of the CHI AIU by generating stimulus on input interfaces and monitoring AIU behavior on output interfaces. These stimulus and resulting outputs are then compared with predicted behavior generated by runtime scoreboard. Predicted behaviors are implemented based on Ncore System Arch spec, CHI protocol spec and other related Ncore architectural documents.</p><h3 id="CHIAIUv3.0TestPlan-_Toc40736222.1TBdiagram"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073622"><span class="confluence-anchor-link" id="_Toc4073622" /></span>2.1 TB diagram</h3><p>Diagram Credit: Chirag Gandhi<br /><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc528064508"><span class="confluence-anchor-link" id="_Toc528064508" /></span> <span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="510" width="710" src="https://arterisip.atlassian.net/wiki/download/attachments/16777764/worddav9b0030c240c0562143e180dd5b3908fc.png?api=v2" /></span></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736232.2ListanddescriptionofTBcomponents"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073623"><span class="confluence-anchor-link" id="_Toc4073623" /></span>2.2 List and description of TB components</h3><p>CHI-AIU testbench consists of below components:</p><h4 id="CHIAIUv3.0TestPlan-SMIBFM:">SMI BFM:</h4><p>An UVM agent that communicates with AIU's Concerto interfaces. CHI-AIU tests will start executing a system sequence on this agent. The purpose of system sequence is to act like rest of NCore modules and drive AIU's RX ports in response to TX port messages. This sequence has snoop generation support. It will drive AIU's SNP RX interface to inject snoops in constrained random manner. <br />CHI-AIU testbench reuses the existing SMI BFM. The efforts needed are to update the SMI BFM for CHI related concerto protocol changes and adding support for new request types.</p><h4 id="CHIAIUv3.0TestPlan-CHIBFM:">CHI BFM:</h4><p>An UVM agent that communicates with CHI interfaces of CHI-AIU. This agent acts as an active CHI capable RN and generates CHI requests and responses.<br />CHI BFM is a new component.</p><h4 id="CHIAIUv3.0TestPlan-CHIScoreboard:">CHI Scoreboard:</h4><p>Scoreboard is the testbench model of CHI AIU RTL. The scoreboard connects to all the agents in the testbench and observes same stimulus as RTL. Scoreboard uses this observed stimulus to predict RTL's expected behavior(according to the architectural specifications) and compares it against actual observed behavior from DUT.<br />CHI Scoreboard is a new component. <br class="atl-forced-newline" /><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="481" width="394" src="https://arterisip.atlassian.net/wiki/download/attachments/16777764/worddavc808773349e8030161282ea750692aac.png?api=v2" /></span></p><h2 id="CHIAIUv3.0TestPlan-_Toc40736243ConfigurationSpace"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073624"><span class="confluence-anchor-link" id="_Toc4073624" /></span>3 <span class="inline-comment-marker" data-ref="3ad51d4d-643a-4a58-87de-201e5fd31a90">Configuration Space</span></h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Parameter</strong></p></td><td class="confluenceTd"><p>CHIAIU1 (hw_cfg_2)</p></td><td class="confluenceTd"><p>CHIAIU2(hw_cfg_7)</p></td><td class="confluenceTd"><p>CHIAIU3(config256)</p></td><td class="confluenceTd"><p>CHIAIU4(hw_cfg_20)</p></td><td class="confluenceTd"><p>CHIAIU5(hw_cfg_7_snps)</p></td><td class="confluenceTd"><p>CHIAIU6(hw_cfg_7_ph)</p></td><td colspan="1" class="confluenceTd"><span>CHIAIU7(hw_cfg_7_ecc)</span></td><td colspan="1" class="confluenceTd"><span>CHIAIU8(hw_cfg_5_parity)</span></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="f0b47efe-64a5-44ce-bffe-94f0aba7a7a8">wAddr</span></p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7d8107d9-d7c9-42f2-88ae-c10dc7ec08d9">44</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7d8107d9-d7c9-42f2-88ae-c10dc7ec08d9">48</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7d8107d9-d7c9-42f2-88ae-c10dc7ec08d9">48</span></p></td><td class="confluenceTd"><p><span>44</span></p></td><td class="confluenceTd"><p><span>44</span></p></td><td colspan="1" class="confluenceTd"><p>44</p></td><td colspan="1" class="confluenceTd">48</td></tr><tr><td class="confluenceTd"><p>wDpData</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>128</p></td><td colspan="1" class="confluenceTd">128</td><td colspan="1" class="confluenceTd">128</td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="660e200f-d928-4adb-9e9b-ebe6a6d27263">wChiData</span></p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd">256</td><td class="confluenceTd"><p>256</p></td><td class="confluenceTd"><p>128</p></td><td class="confluenceTd"><p>128</p></td><td colspan="1" class="confluenceTd">128</td><td colspan="1" class="confluenceTd">128</td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="8cf423bd-58c6-48a8-b5ef-1b17fda5790f">nOttCtrlEntries</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="be12fd1e-86f2-4b1d-9c4e-178bbabb013a">48</span></p></td><td class="confluenceTd"><p>31</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>31</p></td><td class="confluenceTd"><p>48</p></td><td class="confluenceTd"><p>48</p></td><td colspan="1" class="confluenceTd">48</td><td colspan="1" class="confluenceTd">48</td></tr><tr><td colspan="1" class="confluenceTd">nNativeCredits</td><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd">15</td><td colspan="1" class="confluenceTd">15</td></tr><tr><td colspan="1" class="confluenceTd"><span class="inline-comment-marker" data-ref="650c8312-6984-4f40-8443-6f0bdcd66a60">nDceCmdCredits</span></td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">4</td></tr><tr><td colspan="1" class="confluenceTd">nDmiCmdCredits</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td></tr><tr><td colspan="1" class="confluenceTd">nDiiCmdCredits</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td></tr><tr><td class="confluenceTd"><p>nSttCtrlEntries</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>16</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>8</p></td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">8</td></tr><tr><td class="confluenceTd"><p>nOttStashEntries</p></td><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>4</p></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td></tr><tr><td colspan="1" class="confluenceTd">ACG</td><td colspan="1" class="confluenceTd">disabled</td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd">enabled</td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td></tr><tr><td colspan="1" class="confluenceTd">QoS</td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>enabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td></tr><tr><td colspan="1" class="confluenceTd">resiliency-unit dup</td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd">enabled</td><td colspan="1" class="confluenceTd"><span>enabled</span></td><td colspan="1" class="confluenceTd">disabled</td></tr><tr><td colspan="1" class="confluenceTd">resiliency-ecc</td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>enabled</span></td><td colspan="1" class="confluenceTd">disabled</td></tr><tr><td colspan="1" class="confluenceTd">resiliency-parity</td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>disabled</span></td><td colspan="1" class="confluenceTd"><span>enabled</span></td></tr><tr><td colspan="1" class="confluenceTd">&nbsp;placeholder</td><td colspan="1" class="confluenceTd">&nbsp;0</td><td colspan="1" class="confluenceTd">&nbsp;0</td><td colspan="1" class="confluenceTd">&nbsp;0</td><td colspan="1" class="confluenceTd">&nbsp;0</td><td colspan="1" class="confluenceTd">&nbsp;0</td><td colspan="1" class="confluenceTd">&nbsp;1</td><td colspan="1" class="confluenceTd">&nbsp;0</td><td colspan="1" class="confluenceTd">&nbsp;0</td></tr><tr><td colspan="1" class="confluenceTd">usePMA</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td><td colspan="1" class="confluenceTd">0</td></tr><tr><td class="confluenceTd"><p>ChiInterface</p></td><td class="confluenceTd"><p>CHI-B</p></td><td class="confluenceTd"><p>CHI-A</p></td><td class="confluenceTd"><p>CHI-B</p></td><td class="confluenceTd"><p>CHI-B</p></td><td class="confluenceTd"><p>CHI-A</p></td><td class="confluenceTd"><p>CHI-A</p></td><td colspan="1" class="confluenceTd">CHI-A</td><td colspan="1" class="confluenceTd">CHI-B</td></tr></tbody></table></div><p><br class="atl-forced-newline" />ToDo: W<span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_GoBack"><span class="confluence-anchor-link" id="_GoBack" /></span>ill need configurations where other <span class="inline-comment-marker" data-ref="01229233-c07c-4fb8-aa6d-e63265da3052">AIUs have different data widths than DUT and define checks around it in snoop section.</span></p><h2 id="CHIAIUv3.0TestPlan-_Toc40736254Features"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073625"><span class="confluence-anchor-link" id="_Toc4073625" /></span>4 Features</h2><h3 id="CHIAIUv3.0TestPlan-_Toc40736264.1Commonchecksandcoversappliestoalltransactiontypes"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073626"><span class="confluence-anchor-link" id="_Toc4073626" /></span>4.1 Common checks and covers applies to all transaction types</h3><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Description</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td class="confluenceTd"><p><strong>Status</strong></p></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td></tr><tr><td class="confluenceTd"><p><strong>SMI Interface</strong></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">runsim -e chi_aiu -t random -i 1</td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td></tr><tr><td class="confluenceTd"><p>Check the values of fields on each SMI message generated and received by CHI AIU</p></td><td class="confluenceTd"><p><span data-colorid="guu6gzehbt">All of the fields of each message should match its expected value. <span class="inline-comment-marker" data-ref="206f6e08-5111-4fef-83c5-57b76bb4c321">Expected values</span> are predicted by scoreboard as per the Ncore protoc<span class="inline-comment-marker" data-ref="00cbedfb-8f09-48a3-9ab5-480b3feb0ba1">ol documents</span></span></p></td><td class="confluenceTd"><p><span data-colorid="wce832xg5f">#Check.CHIAIU.v3.0</span></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Pass</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>These checks are always enabled when scoreboard is instantiated in the testbench. Above run command will exercise an example run.</p></td></tr><tr><td class="confluenceTd"><p>Message types</p></td><td class="confluenceTd"><p><span data-colorid="x6ad1jx7lj">Coverage on smi message_type(cm_type) field</span></p></td><td class="confluenceTd"><p><span data-colorid="vk96069upk">#Cover.CHIAIU.v3.0</span></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Not started</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>not started means- coverage analysis not started</p></td></tr><tr><td class="confluenceTd"><p>Cover SMI msg valid to ready delay values</p></td><td class="confluenceTd"><p>Cover how lo<span class="inline-comment-marker" data-ref="61017f30-1dc2-49c9-b3ef-1161a0484d11">ng a valid w</span>as asserted before a ready was seen. Create bins with values ranges, what can be max?</p></td><td class="confluenceTd"><p><span data-colorid="gcatrmz5hy">#Cover.CHIAIU.v3.0</span></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Not started</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover SMI message possible combinations</p></td><td class="confluenceTd"><p><span data-colorid="ayaxtgidk6">Cover that SMI messages were observed in all allowable orders. Refer to sections 4.2 onwards in this document for message orders.</span></p></td><td class="confluenceTd"><p><span data-colorid="psmhs2sl9n">#Cover.CHIAIU.v3.0</span></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Not started</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><s><span class="inline-comment-marker" data-ref="13f87c2b-f9e6-4542-82c3-f415a1526e74">Check DBID uniqueness</span></s></p></td><td class="confluenceTd"><p><s><span data-colorid="t5ug2hniwi">All pending DBIDRespes going out of the AIU should have unique DBID value.</span></s></p></td><td class="confluenceTd"><p><s><span data-colorid="x83axvcraz">#Check.CHIAIU.v3.0</span></s></p></td><td colspan="1" class="confluenceTd"><s>yes</s></td><td class="confluenceTd"><p><s><span>Pass</span></s></p></td><td colspan="1" class="confluenceTd"><s>1</s></td><td colspan="1" class="confluenceTd"><s><span>runsim -e chi_aiu -t random -i 1</span></s></td><td class="confluenceTd"><p><s>&nbsp;</s></p></td><td class="confluenceTd"><p><s>chi_aiu_scb::check_dbid_uniqueness()</s></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span data-colorid="n93541wf6r">&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="rf9wkx4ui5">&nbsp;</span></p></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>CHI Interface</strong></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td class="confluenceTd"><p><strong>&nbsp;</strong></p></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check the values of each field of CHI flit generated by CHI AIU</p></td><td class="confluenceTd"><p>Scoreboard predicts the fields' values for each CHI flit expected and compared them when the actual flit is observed on interface</p></td><td class="confluenceTd"><p>#Check.CHIAIU.v3.0</p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p><span>Pass</span></p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Coverage on CHI credit values</p></td><td class="confluenceTd"><p><span data-colorid="h3rrssimw4">Cover that CHI AIU ran out of CHI credits. When in Chi BFM credit count becomes 0, call a sample for coverage. We can keep an count of how many cycles this credit remained at 0 and cover that count as soon as 1 credit is released</span></p></td><td class="confluenceTd"><p><span data-colorid="ie93cuq9pd">#Cover.CHIAIU.v3.0</span></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Not started</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Cover point coded (done:yes). Coverage analysis not done(status:not started)</p></td></tr><tr><td class="confluenceTd"><p>CHI REQ flit opcodes coverage</p></td><td class="confluenceTd"><p><span data-colorid="axklmd81l3">&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="h2nyzgtctg">#Cover.CHIAIU.v3.0</span></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Not started</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover all CHI rsp flit opcodes</p></td><td class="confluenceTd"><p><span data-colorid="q4ulh9m2fe">&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="n2hwa86dap">#Cover.CHIAIU.v3.0</span></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Not started</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover all CHI data flit opcodes</p></td><td class="confluenceTd"><p><span data-colorid="b6dbhx99ov">&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="f12pisxrni">#Cover.CHIAIU.v3.0</span></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Not started</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Coverage on REQ flit's fields, and cross between them</p></td><td class="confluenceTd"><p>CHI stimulus coverage. Address (Define bins using address map information, interleaving equations), size, order, excl, snoopme, expcompack, tracetag. Cross these bins with opcode.</p></td><td class="confluenceTd"><p><span data-colorid="mn0gyim1p8">#Cover.CHIAIU.v3.0</span></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Not started</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover CHI message valid to creditv delay</p></td><td class="confluenceTd"><p>Coverage on CHI interface pushback from AIU. Cover how many cycle it took AIU to release a credit. Max bin? Start with these 4 bins: 0-5 cycle, 6-10 cycles, 10-15 cycles and more than 15 cycles.</p></td><td class="confluenceTd"><p><span data-colorid="bbt1gz2kap">#Cover.CHIAIU.v3.0</span></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Not started</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>CHI transaction latency</p></td><td class="confluenceTd"><p>Coverage on how many cycles did it take for a CHI command to complete</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Not started</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Delay between 2 CHI transactions</p></td><td class="confluenceTd"><p>Number of cycles between 2 back to back transactions</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Not started</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>CHI-A vs CHI-B</p></td><td class="confluenceTd"><p>TBD - Checks/covers related to AIU's functionality around interface versions.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p>Not started</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>This we may not have to do in Ncore3.0. Khaleel suggested to treat it at low priority.</p></td></tr><tr><td colspan="1" class="confluenceTd"><p>Check DBID uniqueness</p></td><td colspan="1" class="confluenceTd"><p>All pending DBIDRespes going out of the AIU should have unique DBID value.</p></td><td colspan="1" class="confluenceTd"><p>#Check.CHIAIU.v3.0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><p>Pass</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">runsim -e chi_aiu -t random -i 1</td><td colspan="1" class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><p>chi_aiu_scb::check_dbid_uniqueness()</p></td></tr><tr><td class="confluenceTd"><p>hazard</p></td><td class="confluenceTd"><p>Check to ensure a snoop req is not sent to the same cache line until</p><ul><li>received CompAck for any Read /Dataless Req except ReadOnce and ReadNoSnp</li><li>received WriteDataRsp for cpBack and Atomics req</li><li>recevied WriteDataRsp for writeUniq, and CompAck if applicable</li></ul></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>Credit checks</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check AIU is sending out as many CmdReqs as allocated credits per target</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="13836bdc-3de6-44c9-911a-dbae1b2535da">Maintain a counter in DV to make sure AIU isn't exceeding the allocated credit to send out CmdReqs to DCE, DMI and DII.</span></p><p><span class="inline-comment-marker" data-ref="13836bdc-3de6-44c9-911a-dbae1b2535da">Are these the correct parameters?&nbsp;nChiCCmdInFlightPerDce,&nbsp;nChiNcMCmdInFlightPerDmi and nChiNcIoCmdsInFlightPerDii</span></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td class="confluenceTd"><p><span>not started</span></p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="b52df7fb-0225-41dc-8a48-ed851eba0488">CHI flit credits for all channels.</span></p></td><td class="confluenceTd"><p>&nbsp;Maintain credit count for all CHI channels (RXREQ, RXRSP, RXDAT, TXRSP, TXSNP, TXDAT) and make credit does not exceed the max value.</p><p>RXREQ&nbsp;&rarr;&nbsp;nCHIReqInFlight, RXRSP and RXDAT right now not configurable in design hardcoded to 15.</p><p>TXRSP, TXSNP, TXDAT (credits send by CHI BFM, right now all have been set to max value of 15)</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">&nbsp;Yes</td><td class="confluenceTd"><p>Pass&nbsp;</p></td><td colspan="1" class="confluenceTd">&nbsp;1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td colspan="1" class="confluenceTd">What other types of credits supported?</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><strong>Ordering checks</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Address collision</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="75c9945f-f7a8-4a59-8841-533cebf0dbee">Check that AIU is sending out SMI Cmds in order it received CHI req flits if the address, ns bit and LPID of the transaction matches. Here order is checked by making sure all previous qualified transactions have received CmdRsp. Do these need to use StrReq as well?</span></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p><span>Pass</span></p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1 -so k_new_addr_pct=&lt;0-100&gt;</span></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Order bits set on reads</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="bddff222-db9e-44f6-baa7-d9a6f07b87a7">Check that AIU is sending out ReadRecceipt only after receiving StrReq for the transaction. StrReq confirms the order will be maintained.</span></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p><span>Pass</span></p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p><span>runsim -e chi_aiu -t random -i 1.</span></p><p>Order bits are randomly set, no knob control.</p><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Order bits set on writes</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="606458a0-8127-44d7-98c1-60d13229a718">No special steps for these because DBIDResp is sent after StrReq. Order requirements if any from cluster will be met.</span></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td class="confluenceTd"><p><span>Pass</span></p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736274.2Readtransactions"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073627"><span class="confluence-anchor-link" id="_Toc4073627" /></span>4.2 Read transactions</h3><h3 id="CHIAIUv3.0TestPlan-_Toc40736284.2.1Stimulus"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073628"><span class="confluence-anchor-link" id="_Toc4073628" /></span>4.2.1 Stimulus</h3><p>Terminology used in below table: <br />Coherent reads: RO, ROCI, ROMI, RS, RC, RU, RNSD. <br />Non-Coherent Read: RNS.</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CHI req flit Fields</strong></p></td><td class="confluenceTd"><p><strong>Constraint</strong></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p>QoS</p></td><td class="confluenceTd"><p>0 to 15</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TgtID</p></td><td class="confluenceTd"><p>0 to 31</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>SrcID</p></td><td class="confluenceTd"><p>AIU index</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TxnID</p></td><td class="confluenceTd"><p>Unique txnid generated inside BFM. Freed up when COMPDATA received</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ReturnNID/ <br class="atl-forced-newline" />StashNID</p></td><td class="confluenceTd"><p>0, random for RNS</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>StashNIDValid/ <br class="atl-forced-newline" />Endian</p></td><td class="confluenceTd"><p>Valid=0 or 1 for atomics else 0. (Stashnid within AIU IDs if valid=1)</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ReturnTxnID/ <br class="atl-forced-newline" />{StashLPIDValid, <br class="atl-forced-newline" />StashLPID}</p></td><td class="confluenceTd"><p>0, random for RNS</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Opcode</p></td><td class="confluenceTd"><p>0x1,0x2,0x3,0x4,0x5,0x7,0x24,0x25,0x26 (Refer to CHI protocol document)</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>-so k_rd_noncoh_pct=&lt;0-100&gt;<br />-so k_rd_rdonce_pct=&lt;0-100&gt;<br />-so k_rd_ldrstr_pct=&lt;0-100&gt;</p></td></tr><tr><td class="confluenceTd"><p>Size</p></td><td class="confluenceTd"><p>1,2,4,8,16,32 or 64: For WCPtl, WNSPtl, WUPtl, WBPtl, RNS. <br class="atl-forced-newline" />1, 2, 4 or 8 bytes: For Atomics <br class="atl-forced-newline" />1,2,3,8,16 or 32 bytes: For Atomic Compare <br class="atl-forced-newline" />8 Bytes: For DVM <br class="atl-forced-newline" />64 bytes: For other ops</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Addr</p></td><td class="confluenceTd"><p>From address manager</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>-so k_coh_addr_pct=&lt;0-100&gt;</p><p>-so k_noncoh_addr_pct=&lt;0-100&gt;</p><p>-so k_new_addr_pct-100&gt;</p></td></tr><tr><td class="confluenceTd"><p>NS</p></td><td class="confluenceTd"><p>From address manager</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>LikelyShared</p></td><td class="confluenceTd"><p>0 or 1: For RC, RS, RNSD, WCFull,WUPtl, WUFull, WBFull, WEFull. <br class="atl-forced-newline" />0: For all other opcodes. (CHI Spec Ch 2.9.5 Pg 97)</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>AllowRetry</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Order</p></td><td class="confluenceTd"><p>Normal mem type: No order, Req Order. <br class="atl-forced-newline" />Device mem type: No order, req order, EP order</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>PCrdType</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>MemAttr</p></td><td class="confluenceTd"><p>Cacheable:</p></td><td class="confluenceTd"><p>0 for device mem type;</p><p>Normal mem: 1 for WUs, WBs, WCFull, WEFull. Normal mem: Random for other opcodes. <br class="atl-forced-newline" />Always 0 for DVMs</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>-so k_cacheable_pct=&lt;0-100&gt;</p><p>-so k_noncacheable_pct=&lt;0-100&gt;</p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Mem type</p></td><td class="confluenceTd"><p>Normal for coh_addr.</p><p>Normal/Device for non-coh addr</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>-so k_coh_addr_pct=&lt;0-100&gt;</p><p>-so k_noncoh_addr_pct=&lt;0-100&gt;</p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>EWA</p></td><td class="confluenceTd"><p>1: WNPs, WBs, WCFull, WEFull.</p><p>Random otherwise</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>SnpAttr</p></td><td class="confluenceTd"><p>1 for coherent writes and 0 for WNSs.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>LPID</p></td><td class="confluenceTd"><p>0 to 4 : 90% of time. 5-31: 10% of time.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Excl/ <br class="atl-forced-newline" />SnoopMe</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="f5c6ef99-6d1b-4343-91f1-969e1c606ddc">Excl: 90% 1 and 10% 0 for exclusive supported ops, else 0</span><br class="atl-forced-newline" />Snoopme: Used for atomic opcodes. Constrained to 1 if start cache state is not I.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ExpCompAck</p></td><td class="confluenceTd"><p>1 for WNSs, WBs, WCFull, WEFull. Random for other writes.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TraceTag</p></td><td class="confluenceTd"><p>Random</p></td><td class="confluenceTd"><p>NO</p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">Decided not to support</td></tr><tr><td class="confluenceTd"><p>RSVDC</p></td><td class="confluenceTd">0, 4, 12, 16 (Right now only 0 is covered)</td><td class="confluenceTd"><p>Need to generate random RSVDC field value</p><p>Make sure CHI AIU forwards it in user bits.</p></td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">Pending RTL fix</td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Message Type</strong></p></td><td class="confluenceTd"><p><strong>Fields</strong></p></td><td class="confluenceTd"><p><strong>Expected value from RTL</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td class="confluenceTd"><p><strong><span class="inline-comment-marker" data-ref="1d635e2d-005e-42eb-a8ad-575798d42dfb">CMD Req</span></strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="dc545ed7-bf8a-42b8-abd5-026c0111a1c7">smi_steer</span></p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>as per addr map &ndash; DII/DMI/DCE. Coherent accesses go to DCE. Non-coherent goes to DMI/DII.</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>chi_req_pkt.qos</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>(&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt;? qos_mapping(m_chi_req_pkt.qos) : 'h0)</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>Derived from opcode of chi_req_pkt</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="aa304eb2-ad73-4f70-886e-4b7f6275d4fc">N/A</span></p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="ce862a75-e643-483b-bc52-61e38790987a">smi_msg_user</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="ce862a75-e643-483b-bc52-61e38790987a">0</span></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_addr</p></td><td class="confluenceTd"><p>chi_req_pkt.addr</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_vz</p></td><td class="confluenceTd"><p>CLEANINVALID, MAKEINVALID, CLEANSHARED, CLEANSHAREDPERSIST &rarr;&nbsp;1<br />WRITENOSNPPTL, WRITENOSNPFULL, READNOSNP &rarr; (~m_chi_req_pkt.memattr[0]) | (m_chi_req_pkt.memattr[1])</p><p>rest &rarr; 0</p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p><br /></p></th></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_ac</p></td><td class="confluenceTd"><p>chi_req_pkt.memattr[3]&nbsp;</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_ca</p></td><td class="confluenceTd"><p>chi_req_pkt.memattr[2]&nbsp;</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_ch</p></td><td class="confluenceTd">map to snpattr for atomic ops, 1 for all coh commands, 0 for the rest</td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_st</p></td><td class="confluenceTd"><p>chi_req_pkt.memattr[1]</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_en</p></td><td class="confluenceTd"><p>chi_req_pkt.endian (always 0)</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_es</p></td><td class="confluenceTd"><p>chi_req_pkt.excl OR <span>m_chi_req_pkt.snoopme</span></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_ns</p></td><td class="confluenceTd"><p>chi_req_pkt.ns</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_pr</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_order</p></td><td class="confluenceTd"><p>chi_req_pkt.order</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_lk</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rl</p></td><td class="confluenceTd"><p>2'b01</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_tm</p></td><td class="confluenceTd"><p>chi_req_pkt.tracetag</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><s><span class="inline-comment-marker" data-ref="b5f5604c-84f8-41c8-8dc1-207620ba2554">smi_up</span></s></p></td><td class="confluenceTd"><p><s><span class="inline-comment-marker" data-ref="b5f5604c-84f8-41c8-8dc1-207620ba2554">0</span></s></p></td><td colspan="1" class="confluenceTd"><s><span>yes</span></s></td><td colspan="1" class="confluenceTd"><s><span>Pass</span></s></td><td colspan="1" class="confluenceTd"><s>1</s></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">smi_mpf1_stash_valid</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">0</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">&nbsp;</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">smi_mpf1_stash_nid</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">0</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">&nbsp;</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">smi_mpf1_argv</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">0</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">&nbsp;</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">smi_mpf1_burst_type</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">0</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">&nbsp;</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">smi_mpf1_alength</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">0</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">&nbsp;</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">smi_mpf1_asize</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">0</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">&nbsp;</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">smi_mpf2_stash_valid</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">0</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">&nbsp;</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">smi_mpf2_stash_lpid</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">0</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">&nbsp;</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7f0b3164-ac26-44d1-8b05-2763ca6f7ae5">smi_mpf2_flowid</span></p></td><td class="confluenceTd"><p class="auto-cursor-target">{1,LPID}</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_size</p></td><td class="confluenceTd"><p>chi_req_pkt.size</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_intfsize</p></td><td class="confluenceTd"><p>(WBE/8)/2</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dest_id</p></td><td class="confluenceTd"><p>(m_chi_req_pkt.opcode == DVMOP ? '0 : addrMgrConst::map_addr2dmi_or_dii(m_chi_req_pkt.addr, mem_region)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_tof</p></td><td class="confluenceTd"><p>1</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_qos</p></td><td class="confluenceTd"><p>chi_req_pkt.qos</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CMD RSP</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Input to CHI AIU</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>cmd_req_pkt.smi_targ_ncore_unit_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>((&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt; &amp;&amp; m_cmd_req_pkt !== null)? m_cmd_req_pkt.smi_msg_pri : 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>chi_req_pkt.is_coh_opcode? C_CMD_RSP : NC_CMD_RSP</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="e3fca9e2-a8cd-42c1-b5d3-bead884286cc">smi_msg_err</span></p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="a38a93c0-4329-418a-a322-597c1c1cfea9">smi_cmstatus</span></p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>cmd_req_pkt.smi_msg_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>STR Req</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Input to CHI AIU</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>cmd_req_pkt.smi_targ_ncore_unit_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>((&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt; &amp;&amp; (m_cmd_req_pkt !== null))? m_cmd_req_pkt.smi_msg_pri : 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>STR_STATE (0x7A)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd">Added error cases</td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">random_strreq_cmstatus_with_error_</td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_so</p></td><td class="confluenceTd"><p>cm_status[3]</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_ss</p></td><td class="confluenceTd"><p>cm_status[2]</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_sd</p></td><td class="confluenceTd"><p>cm_status[1]</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_st</p></td><td class="confluenceTd"><p>cm_status[0]</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_snarf</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="21f1f7d1-0610-44db-b5f7-58d7a94cc395">Not checked</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_exok</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="cfb7c874-cef1-483b-8aa2-b6630bb88e57">Not checked</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rbid</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="365c1171-ede6-44d2-af55-4a1d02ba04c7">N/A</span></p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>cmd_req_pkt.smi_msg_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="d5e7d653-2c2c-4e98-9c6c-55b351da0cad">smi_mpf1_stash_nid</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="d5e7d653-2c2c-4e98-9c6c-55b351da0cad">0</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="d5e7d653-2c2c-4e98-9c6c-55b351da0cad">&nbsp;</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="d5e7d653-2c2c-4e98-9c6c-55b351da0cad">smi_mpf2_dtr_msg_id</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="d5e7d653-2c2c-4e98-9c6c-55b351da0cad">0</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_intfsize</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="a7e2b0c8-c52e-4b0f-90eb-692c06758ee9">Not checked</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>STR RSP</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Output from CHI AIU</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>str_req_pkt.smi_src_ncore_unit_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>(&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt; &amp;&amp; (m_str_req_pkt!==null))? m_str_req_pkt.smi_msg_pri : 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>STR_RSP</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="1856f02d-c9bb-4205-a2f4-c5076616aab7">smi_msg_err</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="1856f02d-c9bb-4205-a2f4-c5076616aab7">0</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="1856f02d-c9bb-4205-a2f4-c5076616aab7">&nbsp;</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="1856f02d-c9bb-4205-a2f4-c5076616aab7">smi_cmstatus</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="1856f02d-c9bb-4205-a2f4-c5076616aab7">0</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>str_req_pkt.smi_msg_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DTR Req</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Input to CHI AIU. Output in case of Snoops.</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>cmd_req_pkt.smi_targ_ncore_unit_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>((&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt; &amp;&amp;m_cmd_req_pkt !== null) ? m_cmd_req_pkt.smi_msg_pri : 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>have written a function to check all possible values. check_dtr_msg_types()</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd">error case</td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rl</p></td><td class="confluenceTd"><p>Not checked. This is incoming to AIU, so not able to predict</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_tm</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>cmd_req_pkt.smi_msg_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf1_dtr_long_dtw</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_last</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_data</p></td><td class="confluenceTd"><p><span style="text-decoration: none;" class="legacy-color-text-blue3">0 - Checked to compare with CHI Data</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_be</p></td><td class="confluenceTd"><p><span style="text-decoration: none;" class="legacy-color-text-blue3">0 - Checked to compare with CHI BE</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_protection</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="986888cf-3941-44fd-986c-0d1470a96ab0">smi_dp_dwid</span></p></td><td class="confluenceTd"><p>checked - based on the&nbsp;<span style="text-decoration: none;" class="legacy-color-text-blue3">chi_req_pkt.addr</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_dbad</p></td><td class="confluenceTd"><p>checked - compare with poison bit in the CHI data flit (confirm with Robin)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_concuser</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DTR RSP</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Output from CHI AIU for reads and input in case of snoops</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>snp ? snp_dtr_req_pkt.smi_src_ncore_unit_id: dtr_req_pkt.smi_src_ncore_unit_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>snp ? Snp_dtr_req_pkt.smi_targ_ncore_unit_id : AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>(&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt;? (m_snp_dtr_req_pkt == null) ? m_dtr_req_pkt.smi_msg_pri : m_snp_dtr_req_pkt.smi_msg_pri : 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>DTR_RSP</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd"><p>check for error</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rl</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>snp ? snp_dtr_req_pkt.smi_msg_id : dtr_req_pkt.smi_msg_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736294.2.2ChecksandCoverages"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073629"><span class="confluence-anchor-link" id="_Toc4073629" /></span>4.2.2 Checks and Coverages</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p>Scenario</p></td><td class="confluenceTd"><p><span data-colorid="r70vej48zu">Description</span></p></td><td class="confluenceTd"><p><span data-colorid="mf4gl4ea4n">Hash Tag</span></p></td><td class="confluenceTd"><p>Where</p></td><td class="confluenceTd"><p>Ref Doc</p></td><td class="confluenceTd"><p>Remarks</p></td><td colspan="1" class="confluenceTd">Done?</td><td colspan="1" class="confluenceTd">Status</td><td colspan="1" class="confluenceTd">Priority</td><td colspan="1" class="confluenceTd">Run Command</td></tr><tr><td class="confluenceTd"><p>Check the order of smi &amp; CHI msgs</p></td><td class="confluenceTd"><p><span data-colorid="kername0lc"><span class="inline-comment-marker" data-ref="a3d07d01-c652-47d2-a0bf-578b5f02c2cc">SMI messages should happen in following order</span>:</span></p><ol><li><span data-colorid="zbxpyfbuno"><span class="inline-comment-marker" data-ref="3073706f-462f-47f9-8631-8d025f564bda">CmdReq</span></span></li><li><span data-colorid="otphco1j4a"><span class="inline-comment-marker" data-ref="3073706f-462f-47f9-8631-8d025f564bda"><span class="inline-comment-marker" data-ref="33bd2081-a9ac-4905-9a47-c679f2c09d74">StrReq, DtrReq, CmdRsp</span></span></span></li><li><span data-colorid="e8un1hchlq"><span class="inline-comment-marker" data-ref="3073706f-462f-47f9-8631-8d025f564bda">Read Receipt, if order bit set</span></span></li><li><span data-colorid="anqofqcvii"><span class="inline-comment-marker" data-ref="3073706f-462f-47f9-8631-8d025f564bda">DtrRsp</span></span></li><li><span data-colorid="cx6z61dxkv"><span class="inline-comment-marker" data-ref="3073706f-462f-47f9-8631-8d025f564bda">CompData</span></span></li><li><span data-colorid="llg2xx6rxa"><span class="inline-comment-marker" data-ref="3073706f-462f-47f9-8631-8d025f564bda">CompAck, if expcompack=1</span></span></li><li><span data-colorid="e4cun2ag3g"><span class="inline-comment-marker" data-ref="3073706f-462f-47f9-8631-8d025f564bda">StrRsp</span></span></li></ol></td><td class="confluenceTd"><p><span data-colorid="ocgsgaag3h">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p>Cover the order of smi msgs</p></td><td class="confluenceTd"><p><span data-colorid="aryhv5hgnr">SMI messages should happen in following order:</span></p><ol><li><span data-colorid="xri47txugf">CmdReq</span></li><li><span data-colorid="b4zm66cdsq">StrReq, DtrReq, CmdRsp</span></li><li><span data-colorid="ehjqzfg9de"><span class="inline-comment-marker" data-ref="2dff18a5-b453-440a-83da-17d7b72fb15f">DtrRsp</span></span></li><li><span data-colorid="xblf9d4s1h"><span class="inline-comment-marker" data-ref="2dff18a5-b453-440a-83da-17d7b72fb15f">StrRsp</span></span></li></ol></td><td class="confluenceTd"><p><span data-colorid="rp9vt9cm4b">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_coverage.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p>Contractor has written a few CHI cover points, this is one of them.</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Compare smi messages</p></td><td class="confluenceTd"><p><span data-colorid="qwcszu175j">Compare all SMI messages sent/received to match their predicted values <span class="inline-comment-marker" data-ref="ad7eec34-3ee0-41f6-8fbc-0d622cb3a837">as per ta</span>bles in 4.2.1</span></p></td><td class="confluenceTd"><p><span data-colorid="m5da4voelx">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p>CHI flit check</p></td><td class="confluenceTd"><p><span data-colorid="r3rstps9em">Check that CHI compdata carries data &amp; BE driven on DTRReq</span></p></td><td class="confluenceTd"><p><span data-colorid="rj5slz8yio">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p>Check COMPDATA resp field</p></td><td class="confluenceTd"><p><span data-colorid="g4wd0f4cdc">DTR_INV: COMPDATA_I</span> <br class="atl-forced-newline" /><span data-colorid="ngfvyjzaxj">DTR_SC: COMPDATA_SC</span> <br class="atl-forced-newline" /><span data-colorid="tdmt97ch85">DTR_SD: COMPDATA_SD_PD</span> <br class="atl-forced-newline" /><span data-colorid="ln6mouidt7">DTR_UC: COMPDATA_UC</span> <br class="atl-forced-newline" /><span data-colorid="dsl4eljsoa">DTR_UD: COMPDATA_UD_PD</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p>Compack receipt</p></td><td class="confluenceTd"><p>Check AIU waits for COMPACK before sending STR_RSP when expcompack is set</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p>Readreceipt check</p></td><td class="confluenceTd"><p>Check that AIU issues ReadReceipts for read ops if Req Order/EP order set.</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t read -i 1</span></td></tr><tr><td class="confluenceTd"><p>Cross between Req type and compdata resp</p></td><td class="confluenceTd"><p>Cover that each CHI request has seen compdata with all type of resp fields. Compdata_I/SC, etc. CHI spec table 4-12, 4-14, 4-15</p></td><td class="confluenceTd"><p><span data-colorid="auabi9cjm6">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Contractor has written this cover point.</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736304.3Writetransactions"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073630"><span class="confluence-anchor-link" id="_Toc4073630" /></span>4.3 Write transactions</h3><h3 id="CHIAIUv3.0TestPlan-_Toc40736314.3.1Stimulus"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073631"><span class="confluence-anchor-link" id="_Toc4073631" /></span>4.3.1 Stimulus</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CHI req flit Fields.</strong></p></td><td class="confluenceTd"><p><strong>Constraint. (Input to CHI AIU)</strong></p></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1</span></td></tr><tr><td class="confluenceTd"><p>QoS</p></td><td class="confluenceTd"><p>0 to 15</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TgtID</p></td><td class="confluenceTd"><p>0 to 31</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>SrcID</p></td><td class="confluenceTd"><p>AIU index</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TxnID</p></td><td class="confluenceTd"><p>Unique txnid generated in BFM. Freed up when DBIDResp received</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ReturnNID/ <br class="atl-forced-newline" />StashNID</p></td><td class="confluenceTd"><p>0, random for RNS</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>StashNIDValid/ <br class="atl-forced-newline" />Endian</p></td><td class="confluenceTd"><p>Valid=0 or 1 for atomics, 0 otherwise (Stashnid within AIU IDs if valid=1)</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ReturnTxnID/ <br class="atl-forced-newline" />{StashLPIDValid, <br class="atl-forced-newline" />StashLPID}</p></td><td class="confluenceTd"><p>0, random for RNS</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Opcode</p></td><td class="confluenceTd"><p>0x15,0x17,0x18,0x19,0x1A,0x1B,0x1C,0x1D(Refer to CHI protocol document)</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>-so k_wr_noncoh_pct=&lt;0-100&gt;<br />-so k_wr_cohunq_pct.set_value=&lt;0-100&gt;<br />-so k_wr_cpybck_pct=&lt;0-100&gt;</p></td></tr><tr><td class="confluenceTd"><p>Size</p></td><td class="confluenceTd"><p>1,2,4,8,16,32 or 64: For WCPtl, WNSPtl, WUPtl, WBPtl, RNS. <br class="atl-forced-newline" />1, 2, 4 or 8 bytes: For Atomics <br class="atl-forced-newline" />1,2,3,8,16 or 32 bytes: For Atomic Compare <br class="atl-forced-newline" />8 Bytes: For DVM <br class="atl-forced-newline" />64 bytes: For other ops</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Addr</p></td><td class="confluenceTd"><p>From address manager</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>-so k_coh_addr_pct=&lt;0-100&gt;</p><p>-so k_noncoh_addr_pct=&lt;0-100&gt;</p><p>-so k_new_addr_pct-100&gt;</p></td></tr><tr><td class="confluenceTd"><p>NS</p></td><td class="confluenceTd"><p>From address manager</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>LikelyShared</p></td><td class="confluenceTd"><p>0 or 1 for RC, RS, RNSD. 0 for all other opcodes.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>AllowRetry</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Order</p></td><td class="confluenceTd"><p>Normal mem type: No order, Req Order. <br class="atl-forced-newline" />Device mem type: No order, req order, EP order</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>PCrdType</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>MemAttr</p></td><td class="confluenceTd"><p>Cacheable:</p></td><td class="confluenceTd"><p>0 for device mem type; Normal mem: 1 for coherent reads. Normal mem: Random for other read opcodes.</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>-so k_cacheable_pct=&lt;0-100&gt;</p><p>-so k_noncacheable_pct=&lt;0-100&gt;</p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Mem type</p></td><td class="confluenceTd"><p>Normal for coh_addr. Normal/Device for non-coh addr</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>-so k_coh_addr_pct=&lt;0-100&gt;</p><p>-so k_noncoh_addr_pct=&lt;0-100&gt;</p></td></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>EWA</p></td><td class="confluenceTd"><p>1: coherent reads. Random otherwise</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>SnpAttr</p></td><td class="confluenceTd"><p>1 for coherent reads and 0 for non-coherent reads.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>LPID</p></td><td class="confluenceTd"><p>0 to 4 : 90% of time. 5-31: 10% of time.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Excl/ <br class="atl-forced-newline" />SnoopMe</p></td><td class="confluenceTd"><p>Excl: 90%-1, 10%-1 for exclusive supported ops, 0 otherwise<br class="atl-forced-newline" />Snoopme: Used for atomic opcodes. Constrained to 1 if start cache state is not I.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">Jira: CONC-5085</td></tr><tr><td class="confluenceTd"><p>ExpCompAck</p></td><td class="confluenceTd"><p>1 for RS, RC, RU, RNSD. Random for other reads.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TraceTag</p></td><td class="confluenceTd"><p>Random</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>RSVDC</p></td><td class="confluenceTd">0, 4, 12, 16 (Right now only 0 is covered)</td><td class="confluenceTd"><p><span>Need to generate random RSVDC field value and make sure CHI AIU forwards it in user bits.</span></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Message Type</strong></p></td><td class="confluenceTd"><p><strong>Fields</strong></p></td><td class="confluenceTd"><p><strong>Expected value ( Output from CHI AIU)</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td class="confluenceTd"><p><strong>CMD Req</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>as per addr map &ndash; DII/DMI/DCE. Coherent accesses go to DCE. Non-coherent goes to DMI/DII.</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>(&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt;? qos_mapping(m_chi_req_pkt.qos) : 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>Derived from opcode of chi_req_pkt</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>Re presents CHI req flit's RSVD bits</p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>Not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_addr</p></td><td class="confluenceTd"><p>chi_req_pkt.addr</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_vz</p></td><td class="confluenceTd"><p>CLEANINVALID, MAKEINVALID, CLEANSHARED, CLEANSHAREDPERSIST &rarr;&nbsp;1<br />WRITENOSNPPTL, WRITENOSNPFULL, READNOSNP &rarr; (~m_chi_req_pkt.memattr[0]) | (m_chi_req_pkt.memattr[1])</p><p>rest &rarr; 0</p></td><td colspan="1" class="confluenceTd"><span>no</span></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><th class="confluenceTh"><p><br /></p></th></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_ac</p></td><td class="confluenceTd"><p>chi_req_pkt.memattr[3] ??</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_ca</p></td><td class="confluenceTd"><p>chi_req_pkt.memattr[2] ??</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_ch</p></td><td class="confluenceTd"><p>chi_req_pkt.is_coh_opcode ??</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_st</p></td><td class="confluenceTd"><p>chi_req_pkt.memattr[1]</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_en</p></td><td class="confluenceTd"><p>chi_req_pkt.endian</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_es</p></td><td class="confluenceTd"><p>chi_req_pkt.excl OR <span>m_chi_req_pkt.snoopme</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_ns</p></td><td class="confluenceTd"><p>chi_req_pkt.ns</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_pr</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_order</p></td><td class="confluenceTd"><p>chi_req_pkt.order</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_lk</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rl</p></td><td class="confluenceTd"><p>2'b01</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_tm</p></td><td class="confluenceTd"><p>chi_req_pkt.tracetag</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><s>smi_up</s></p></td><td class="confluenceTd"><p><s>0</s></p></td><td colspan="1" class="confluenceTd"><s><span>yes</span></s></td><td colspan="1" class="confluenceTd"><s><span>Pass</span></s></td><td colspan="1" class="confluenceTd"><s>1</s></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf1_stash_valid</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf1_stash_nid</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="a7592cd0-7aa4-471c-a292-179f991e5bbc">smi_mpf1_argv</span></p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf1_burst_type</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf1_alength</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf1_asize</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf2_stash_valid</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf2_stash_lpid</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf2_flowid</p></td><td class="confluenceTd"><p>{1,LPID}</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_size</p></td><td class="confluenceTd"><p>chi_req_pkt.size</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_intfsize</p></td><td class="confluenceTd"><p>(WBE/8)/2</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dest_id</p></td><td class="confluenceTd"><p>(m_chi_req_pkt.opcode == DVMOP ? '0 : addrMgrConst::map_addr2dmi_or_dii(m_chi_req_pkt.addr, mem_region)</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_tof</p></td><td class="confluenceTd"><p>1</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_qos</p></td><td class="confluenceTd"><p>chi_req_pkt.qos</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CMD RSP</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Input to CHI AIU</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>cmd_req_pkt.smi_targ_ncore_unit_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>((&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt; &amp;&amp; m_cmd_req_pkt !== null)? m_cmd_req_pkt.smi_msg_pri : 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>chi_req_pkt.is_coh_opcode? C_CMD_RSP : NC_CMD_RSP</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>cmd_req_pkt.smi_msg_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>STR Req</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Input to CHI AIU</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>cmd_req_pkt.smi_targ_ncore_unit_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>((&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt; &amp;&amp; (m_cmd_req_pkt !== null))? m_cmd_req_pkt.smi_msg_pri : 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>STR_STATE (0x7A)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="8e500b51-9f4f-4eec-9586-9a44335d40e7">smi_cmstatus</span></p></td><td class="confluenceTd"><p>Not checked</p></td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_so</p></td><td class="confluenceTd"><p>cm_status[3]</p></td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_ss</p></td><td class="confluenceTd"><p>cm_status[2]</p></td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_sd</p></td><td class="confluenceTd"><p>cm_status[1]</p></td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_st</p></td><td class="confluenceTd"><p>cm_status[0]</p></td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_snarf</p></td><td class="confluenceTd"><p>Not checked</p></td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_exok</p></td><td class="confluenceTd"><p>Not checked</p></td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rbid</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="2c733604-9dd4-4354-a10c-da8e50ffc03b">N/A</span></p></td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>cmd_req_pkt.smi_msg_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf1_stash_nid</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf2_dtr_msg_id</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_intfsize</p></td><td class="confluenceTd"><p>Not checked - TODO?</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>STR RSP</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Output from CHI AIU</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>str_req_pkt.smi_src_ncore_unit_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>(&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt; &amp;&amp; (m_str_req_pkt!==null))? m_str_req_pkt.smi_msg_pri : 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>STR_RSP</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>str_req_pkt.smi_msg_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DTW Req</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Output from CHI AIU</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>Cmd_req.smi_targ_ncore_unit_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>(&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt;? qos_mapping(m_chi_req_pkt.qos): 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>Function to check the values. wdata_pkt_field_checks()</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>Represents RSVD bits from CHI data flit</p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>Not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rl</p></td><td class="confluenceTd"><p>2'b10</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_tm</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_prim</p></td><td class="confluenceTd"><p>1</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf1_stash_nid</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf1_argv</p></td><td class="confluenceTd"><p>Not checked</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><span>N/A</span></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rbid</p></td><td class="confluenceTd"><p>str_req_pkt.smi_rbid</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_last</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_data</p></td><td class="confluenceTd"><p>0 - Checked to compare with CHI Data</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="e86bd90f-18cc-48e2-b27f-233d0178a5f0">smi_dp_be</span></p></td><td class="confluenceTd"><p>0 -&nbsp;<span style="text-decoration: none;" class="legacy-color-text-blue3">Checked to compare with CHI BE</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_protection</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_dwid</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="7694c704-78b6-4685-bea0-29165758c7f8">checked - based on the&nbsp;<span style="text-decoration: none;" class="legacy-color-text-blue3">chi_req_pkt.addr</span></span></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">some failures</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_dbad</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="9170f2d4-d6d0-4620-95ce-c85bd69b41fe">checked&nbsp; - compare with poison bit in the CHI data flit&nbsp;<span style="text-decoration: none;" class="legacy-color-text-blue3">(confirm with Robin)</span></span></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">some failures</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_concuser</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>str_req_pkt.smi_msg_id</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DTW RSP</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Input to CHI AIU</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>dtw_req_pkt.smi_targ_ncore_unit_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>(&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt;? (m_snp_dtw_req_pkt == null) ? m_dtw_req_pkt.smi_msg_pri : m_snp_dtw_req_pkt.smi_msg_pri : 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>DTW_RSP</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>smi_rl</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>dtw_req.smi_msg_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736324.3.2ChecksandCoverages"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073632"><span class="confluence-anchor-link" id="_Toc4073632" /></span>4.3.2 Checks and Coverages</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="mi2u07e2wc">Description</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="yovld3v0ao">Hash Tag</span></strong></p></td><td class="confluenceTd"><p><strong>Where</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td class="confluenceTd"><p>Check the order of smi &amp; CHI msgs</p></td><td class="confluenceTd"><p><span data-colorid="be70fpedoi">SMI messages should happen in following order:</span></p><ol><li><span data-colorid="a87bqhhcno">CmdReq</span></li><li><span data-colorid="p48c9cx75f">StrReq,</span> <span data-colorid="m4asvaot47">CmdRsp</span></li><li><span data-colorid="vvayw5djed">DBIDResp/CompDBIDResp</span></li><li><span data-colorid="zwezalkwp4">WriteData, Comp flit(if not already sent)</span></li><li><span data-colorid="c4ge8x7x90">DtwReq, CmdRsp, comp flit (if not already sent)</span></li><li><span data-colorid="ptx7ap4kgi">Dtwrsp, cmdrsp</span></li><li><span data-colorid="bkz1lqmuts">StrRsp</span> <br class="atl-forced-newline" /><span data-colorid="zowpg417py">Note: CmdRsp can occur at any of 3 mentioned order. There aren't 3 CmdRsp expected</span></li></ol></td><td class="confluenceTd"><p><span data-colorid="g66iy5ed08">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1</span></td></tr><tr><td class="confluenceTd"><p>Cover the order of smi msgs</p></td><td class="confluenceTd"><p><span data-colorid="o4r15y9y1k">SMI messages should happen in following order:</span></p><ol><li><span data-colorid="dn0zipf0zv">CmdReq</span></li><li><span data-colorid="rrz2wc6p3d">StrReq,</span> <span data-colorid="i8izltqty3">CmdRsp</span></li><li><span data-colorid="nehvphneo5">DtwReq, CmdRsp</span></li><li><span data-colorid="i4hk2kqifk">Dtwrsp, cmdrsp</span></li><li><span data-colorid="fqmd2bhwkl">StrRsp</span> <br class="atl-forced-newline" /><span data-colorid="gdg09u4sdn">Note: CmdRsp can occur at any of 3 mentioned order. There aren't 3 CmdRsp expected</span></li></ol></td><td class="confluenceTd"><p><span data-colorid="nyvpwbwlj5">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_coverage.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p>Developed by contractor</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Compare smi messages</p></td><td class="confluenceTd"><p><span data-colorid="igcp0xklw9">Compare all SMI messages sent/received to match their predicted values as per tables in 4.3.1</span></p></td><td class="confluenceTd"><p><span data-colorid="h67zbphtbj">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1</span></td></tr><tr><td class="confluenceTd"><p>CHI flit check</p></td><td class="confluenceTd"><p><span data-colorid="uqlp2bobq8">Check that DTW's data, BE match the data received on CHI interface.</span></p></td><td class="confluenceTd"><p><span data-colorid="eve6htxzkd">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1</span></td></tr><tr><td class="confluenceTd"><p>Check DTW message type</p></td><td class="confluenceTd"><p><span data-colorid="rajcbj7ens">Check the DTW message types generated based on CHI data opcode and Resp field. DTW_CLN for UC and SC. DTW_DTY for UD, SD. DTW_NO_DATA for I.</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1</span></td></tr><tr><td class="confluenceTd"><p>writedatacancel response opcode crossed with request type</p></td><td class="confluenceTd"><p>Cover that writedatacancel was seen atleast once for supported request types. WUPtl, WUPtlStash and WNSPtl</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Implemented by contractor</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1 -so k_writedatacancel_pct=&lt;0-100&gt;</span></td></tr><tr><td class="confluenceTd"><p>CompDBIDResp check</p></td><td class="confluenceTd"><p>AIU should always generate combined CompDBIDResp for WBs, WCFull, WEFull</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t write -i 1</span></td></tr></tbody></table></div><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736334.4Datalesstransactions"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073633"><span class="confluence-anchor-link" id="_Toc4073633" /></span>4.4 Dataless transactions</h3><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736344.4.1Stimulus"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073634"><span class="confluence-anchor-link" id="_Toc4073634" /></span>4.4.1 Stimulus</h3><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CHI req flit Fields</strong></p></td><td class="confluenceTd"><p><strong>Constraint (Input to CHI AIU)</strong></p></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t dataless -i 1</span></td></tr><tr><td class="confluenceTd"><p>QoS</p></td><td class="confluenceTd"><p>0 to 15</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TgtID</p></td><td class="confluenceTd"><p>0 to 31</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>SrcID</p></td><td class="confluenceTd"><p>AIU index</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TxnID</p></td><td class="confluenceTd"><p>Unique txnid generated in BFM. Freed up when DBIDResp received</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ReturnNID/ <br class="atl-forced-newline" />StashNID</p></td><td class="confluenceTd"><p>0, random for RNS</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>StashNIDValid/ <br class="atl-forced-newline" />Endian</p></td><td class="confluenceTd"><p>Valid=0 or 1 for atomics, 0 otherwise (Stashnid within AIU IDs if valid=1)</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ReturnTxnID/ <br class="atl-forced-newline" />{StashLPIDValid, <br class="atl-forced-newline" />StashLPID}</p></td><td class="confluenceTd"><p>0, random for RNS</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Opcode</p></td><td class="confluenceTd"><p>0x8,0x9,0xA,0xB,0xC,0xD,0x27(Refer to CHI protocol document)</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>-so k_dt_ls_upd_pct=&lt;0-100&gt;<br />-so k_dt_ls_cmo_pct=&lt;0-100&gt;</p><p>-so k_dt_ls_sth_pct=&lt;0-100&gt;</p></td></tr><tr><td class="confluenceTd"><p>Size</p></td><td class="confluenceTd"><p>1,2,4,8,16,32 or 64: For WCPtl, WNSPtl, WUPtl, WBPtl, RNS. <br class="atl-forced-newline" />1, 2, 4 or 8 bytes: For Atomics <br class="atl-forced-newline" />1,2,3,8,16 or 32 bytes: For Atomic Compare <br class="atl-forced-newline" />8 Bytes: For DVM <br class="atl-forced-newline" />64 bytes: For other ops</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Addr</p></td><td class="confluenceTd"><p>From address manager</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>NS</p></td><td class="confluenceTd"><p>From address manager</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>LikelyShared</p></td><td class="confluenceTd"><p>0 or 1 for RC, RS, RNSD. 0 for all other opcodes.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>AllowRetry</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Order</p></td><td class="confluenceTd"><p>Normal mem type: No order, Req Order. <br class="atl-forced-newline" />Device mem type: No order, req order, EP order</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>PCrdType</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>MemAttr</p></td><td class="confluenceTd"><p>Cacheable:</p></td><td class="confluenceTd"><p>0 for device mem type;</p><p>Normal mem: 1 for coherent reads.</p><p>Normal mem: Random for other read opcodes.</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Mem type</p></td><td class="confluenceTd"><p>Normal for coh_addr.</p><p>Normal/Device for non-coh addr</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>EWA</p></td><td class="confluenceTd"><p>1: coherent reads. Random otherwise</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>SnpAttr</p></td><td class="confluenceTd"><p>1 for coherent reads and 0 for non-coherent reads.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>LPID</p></td><td class="confluenceTd"><p>0 to 4 : 90% of time. 5-31: 10% of time.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Excl/ <br class="atl-forced-newline" />SnoopMe</p></td><td class="confluenceTd"><p>Excl: ranodm<br class="atl-forced-newline" />Snoopme: Used for atomic opcodes. Constrained to 1 if start cache state is not I.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ExpCompAck</p></td><td class="confluenceTd"><p>1 for RS, RC, RU, RNSD. Random for other reads.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TraceTag</p></td><td class="confluenceTd"><p>Random</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>RSVDC</p></td><td class="confluenceTd"><p><span style="text-decoration: none;" class="legacy-color-text-blue3">0, 4, 12, 16 (Right now only 0 is covered)</span></p></td><td class="confluenceTd"><p><span>Need to generate random RSVDC field value</span></p><p><span> and make sure CHI AIU forwards it in user bits.</span></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br class="atl-forced-newline" />Refer to CmdReq, CmdRsp, StrReq, StrRsp expectations from 4.2.1</p><h3 id="CHIAIUv3.0TestPlan-_Toc40736354.4.2ChecksandCoverages"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073635"><span class="confluence-anchor-link" id="_Toc4073635" /></span>4.4.2 Checks and Coverages</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="g4wof7wh2l">Description</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="sdt9ai8t3d">Hash Tag</span></strong></p></td><td class="confluenceTd"><p><strong>Where</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td class="confluenceTd"><p>Check the order of smi &amp; CHI msgs</p></td><td class="confluenceTd"><p><span data-colorid="wjxvoxo3bo">SMI messages should happen in following order:</span></p><ol><li><span data-colorid="rlu8i16v57">CmdReq</span></li><li><span data-colorid="t4871t0q9g">StrReq, CmdRsp</span></li><li><span data-colorid="rkv56trnvv">Comp flit</span></li><li><span data-colorid="nabcu22bfn">CompAck if expcompack=1</span></li><li><span data-colorid="zlc0pv0kj5">StrRsp</span></li></ol></td><td class="confluenceTd"><p><span data-colorid="b6tbzp6xmt">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t dataless -i 1</span></td></tr><tr><td class="confluenceTd"><p>Cover the order of smi msgs</p></td><td class="confluenceTd"><p><span data-colorid="ksn6ap5gfj">SMI messages should happen in following order:</span></p><ol><li><span data-colorid="jgi5qqxrmf">CmdReq</span></li><li><span data-colorid="iwbdv45t0x">StrReq, CmdRsp</span></li><li><span data-colorid="g9xu8lxr42">StrRsp</span></li></ol></td><td class="confluenceTd"><p><span data-colorid="cj0qsk200g">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p>Implemented by contractor</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Compare smi messages</p></td><td class="confluenceTd"><p><span data-colorid="oey2g0m6xa">Compare all SMI messages sent/received to match their predicted values as per tables in 4.3.1</span></p></td><td class="confluenceTd"><p><span data-colorid="f98rjla95e">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t dataless -i 1</span></td></tr><tr><td class="confluenceTd"><p>Compack check</p></td><td class="confluenceTd"><p>Check AIU waits for COMPACK before sending STR_RSP when expcompack is set<span data-colorid="agxd5nhdrx">.</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t dataless -i 1</span></td></tr><tr><td class="confluenceTd"><p>Cross between Req type and response type.</p></td><td class="confluenceTd"><p>Cover that each CHI request opcode has seen all type of response opcodes and resp field values were seen. COMP_I/SC/etc. Chi spec table 4-13</p></td><td class="confluenceTd"><p><span data-colorid="a0z3khnuv8">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Implemented by contractor</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736364.5Atomics"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073636"><span class="confluence-anchor-link" id="_Toc4073636" /></span>4.5 Atomics</h3><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736374.5.1Stimulus"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073637"><span class="confluence-anchor-link" id="_Toc4073637" /></span>4.5.1 Stimulus</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CHI req flit fields</strong></p></td><td class="confluenceTd"><p><strong>Constraint (Input to CHI AIU)</strong></p></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t atomic -i 1</span></td></tr><tr><td class="confluenceTd"><p>QoS</p></td><td class="confluenceTd"><p>0 to 15</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TgtID</p></td><td class="confluenceTd"><p>0 to 31</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>SrcID</p></td><td class="confluenceTd"><p>AIU index</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TxnID</p></td><td class="confluenceTd"><p>Unique txnid generated in BFM.</p><p>Freed up when DBIDResp received</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ReturnNID/ <br class="atl-forced-newline" />StashNID</p></td><td class="confluenceTd"><p>0, random for RNS</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>StashNIDValid/ <br class="atl-forced-newline" />Endian</p></td><td class="confluenceTd"><p>Valid=0 or 1 for atomics,</p><p>0 otherwise (Stashnid within AIU IDs if valid=1)</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ReturnTxnID/ <br class="atl-forced-newline" />{StashLPIDValid, <br class="atl-forced-newline" />StashLPID}</p></td><td class="confluenceTd"><p>0, random for RNS</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Opcode</p></td><td class="confluenceTd"><p>0x8,0x9,0xA,0xB,0xC,0xD,0x27</p><p>(Refer to CHI protocol document)</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>-so k_atomic_st_pct=&lt;0-100&gt;<br />-so k_atomic_ld_pct<span>=&lt;0-100&gt;</span><br />-so k_atomic_sw_pct<span>=&lt;0-100&gt;</span><br />-so k_atomic_cm_pct<span>=&lt;0-100&gt;</span></p></td></tr><tr><td class="confluenceTd"><p>Size</p></td><td class="confluenceTd"><p>1,2,4,8,16,32 or 64: For WCPtl, WNSPtl, WUPtl, WBPtl, RNS. <br class="atl-forced-newline" />1, 2, 4 or 8 bytes: For Atomics <br class="atl-forced-newline" />1,2,3,8,16 or 32 bytes: For Atomic Compare <br class="atl-forced-newline" />8 Bytes: For DVM <br class="atl-forced-newline" />64 bytes: For other ops</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Addr</p></td><td class="confluenceTd"><p>From address manager</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>NS</p></td><td class="confluenceTd"><p>From address manager</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>LikelyShared</p></td><td class="confluenceTd"><p>0 or 1 for RC, RS, RNSD. 0 for all other opcodes.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>AllowRetry</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Order</p></td><td class="confluenceTd"><p>Normal mem type: No order, Req Order. <br class="atl-forced-newline" />Device mem type: No order, req order, EP order</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>PCrdType</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>MemAttr</p></td><td class="confluenceTd"><p>Cacheable:</p></td><td class="confluenceTd"><p>0 for device mem type;</p><p>Normal mem: 1 for coherent reads.</p><p>Normal mem: Random for other read opcodes.</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Mem type</p></td><td class="confluenceTd"><p>Normal for coh_addr.</p><p>Normal/Device for non-coh addr</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>EWA</p></td><td class="confluenceTd"><p>1: coherent reads.</p><p>Random otherwise</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>SnpAttr</p></td><td class="confluenceTd"><p>1 for coherent reads and 0 for non-coherent reads.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>LPID</p></td><td class="confluenceTd"><p>0 to 4 : 90% of time. 5-31: 10% of time.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Excl/ <br class="atl-forced-newline" />SnoopMe</p></td><td class="confluenceTd"><p>Excl: random<br class="atl-forced-newline" />Snoopme: Used for atomic opcodes.</p><p>Constrained to 1 if start cache state is not I.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ExpCompAck</p></td><td class="confluenceTd"><p>1 for RS, RC, RU, RNSD. Random for other reads.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TraceTag</p></td><td class="confluenceTd"><p>Random</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>RSVDC</p></td><td class="confluenceTd"><p><span style="text-decoration: none;" class="legacy-color-text-blue3">0, 4, 12, 16 (Right now only 0 is covered)</span></p></td><td class="confluenceTd"><p><span>Need to generate random RSVDC field value </span></p><p><span>and make sure CHI AIU forwards it in user bits.</span></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br class="atl-forced-newline" />Refer to CmdReq, StrReq, StrRsp, DTRReq, DtrRsp, DtwReq, DtwRsp packet tables in previous sections.</p><h3 id="CHIAIUv3.0TestPlan-_Toc40736384.5.2Checksandcoverages"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073638"><span class="confluence-anchor-link" id="_Toc4073638" /></span>4.5.2 Checks and coverages</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="x2ul7kmwg9">Description</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="ivaoflj75x">Hash Tag</span></strong></p></td><td class="confluenceTd"><p><strong>Where</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td class="confluenceTd"><p><strong>Coherent Atomics</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Check the order of smi &amp; CHI msgs</p></td><td class="confluenceTd"><p><span data-colorid="s8ye58mdq4">SMI messages should happen in following order:</span></p><ol><li><span data-colorid="vx8e3yc8hv">CmdReq to DCE</span></li><li><span data-colorid="q528wje5cv">StrReq, CmdRsp</span></li><li><span data-colorid="tjaqg72pab">Non-coherent seq</span></li><li><span data-colorid="jgz840bp8q"><span class="inline-comment-marker" data-ref="87c4f804-d0ea-4a05-8396-951ceb836462">StrRsp to DCE</span></span></li></ol></td><td class="confluenceTd"><p><span data-colorid="gwbleu99tt">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t atomic -i 1</span></td></tr><tr><td class="confluenceTd"><p>Cover the order of smi &amp; CHI msgs</p></td><td class="confluenceTd"><p><span data-colorid="txvrs7wp5f">SMI messages should happen in following order:</span></p><ol><li><span data-colorid="hse7c8xw5c">CmdReq to DCE</span></li><li><span data-colorid="mbnnomhz02">StrReq, CmdRsp</span></li><li><span data-colorid="f6djae03fq">Non-coherent seq</span></li><li><span data-colorid="tohxbu26er">StrRsp</span></li></ol></td><td class="confluenceTd"><p><span data-colorid="g18dbwoaud">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_coverage.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Compare smi messages</p></td><td class="confluenceTd"><p><span data-colorid="kes5ae8n9h">Compare all SMI messages sent/received to match their predicted values as per tables in 4.3.1</span></p></td><td class="confluenceTd"><p><span data-colorid="n2vgeeffco">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t atomic -i 1</span></td></tr><tr><td class="confluenceTd"><p><strong>Non-Coherent Atomics</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Check the order of smi &amp; CHI msgs</p></td><td class="confluenceTd"><p><span data-colorid="nyvmlze55h">SMI messages should happen in following order:</span></p><ol><li><span data-colorid="efg4am5y05">CmdReq to DMI</span></li><li><span data-colorid="qzi6o4837e">StrReq, CmdRsp</span></li><li><span data-colorid="v06l6c5j00">DBIDResp, Comp (if atomicstore)</span></li><li><span data-colorid="x7vjkssqys">DTRReq for non-store atomics, WriteData flits</span></li><li><span data-colorid="acfabyupkc">COMPDATA for non-store atomics, DTWReq</span></li><li><span data-colorid="dvdotl813w">DTRRsp</span></li><li><span data-colorid="egvayfcth1">DTWRsp</span></li><li><span data-colorid="crp52au8tc">STRRsp to DMI</span></li></ol></td><td class="confluenceTd"><p><span data-colorid="qk7b64j2c3">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t atomic -i 1</span></td></tr><tr><td class="confluenceTd"><p>Cover the order of smi msgs</p></td><td class="confluenceTd"><p><span data-colorid="wfug95zffi">SMI messages should happen in following order:</span></p><ol><li><span data-colorid="sw7b5x2yhj">CmdReq to DMI</span></li><li><span data-colorid="r8hcqfb266">StrReq, CmdRsp</span></li><li><span data-colorid="c9ze90crnq">DTRReq for non-store atomics</span></li><li><span data-colorid="tdk70nd6ir">DTRRsp, DTWReq</span></li><li><span data-colorid="rydagyf5y8">DTWRsp</span></li><li><span data-colorid="nqehqlac98">STRRsp to DMI</span></li></ol></td><td class="confluenceTd"><p><span data-colorid="j1a4iwna5v">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_coverage.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>All other checks</p></td><td class="confluenceTd"><p>All other checks related to DTRs, DTWs, apply to Atomics as well in the scoreboard's transaction flow.</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t atomic -i 1</span></td></tr><tr><td class="confluenceTd"><p>Snoopme bit</p></td><td class="confluenceTd"><p>Stimulus generates a snoop to the AIU if snoopme bit is set</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Mechanism is there</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736394.6DVM"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073639"><span class="confluence-anchor-link" id="_Toc4073639" /></span>4.6 DVM</h3><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736404.6.1Stimulus"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073640"><span class="confluence-anchor-link" id="_Toc4073640" /></span>4.6.1 Stimulus</h3><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CHI req flit Fields</strong></p></td><td class="confluenceTd"><p><strong>Constraint (Input to CHI AIU)</strong></p></td><td class="confluenceTd"><p>Remarks</p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t DVM -i 1</span></td></tr><tr><td class="confluenceTd"><p>QoS</p></td><td class="confluenceTd"><p>0 to 15</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">Yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TgtID</p></td><td class="confluenceTd"><p>0 to 31</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>SrcID</p></td><td class="confluenceTd"><p>AIU index</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TxnID</p></td><td class="confluenceTd"><p>Unique txnid generated in BFM.</p><p>Freed up when DBIDResp received</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ReturnNID/ <br class="atl-forced-newline" />StashNID</p></td><td class="confluenceTd"><p>0, random for RNS</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>StashNIDValid/ <br class="atl-forced-newline" />Endian</p></td><td class="confluenceTd"><p>Valid=0 or 1 for atomics,</p><p>0 otherwise (Stashnid within AIU IDs if valid=1)</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ReturnTxnID/ <br class="atl-forced-newline" />{StashLPIDValid, <br class="atl-forced-newline" />StashLPID}</p></td><td class="confluenceTd"><p>0, random for RNS</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Opcode</p></td><td class="confluenceTd"><p>0x8,0x9,0xA,0xB,0xC,0xD,0x27(Refer to CHI protocol document)</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">-so k_dvm_opert_pct=&lt;0-100&gt;</td></tr><tr><td class="confluenceTd"><p>Size</p></td><td class="confluenceTd"><p>1,2,4,8,16,32 or 64: For WCPtl, WNSPtl, WUPtl, WBPtl, RNS. <br class="atl-forced-newline" />1, 2, 4 or 8 bytes: For Atomics <br class="atl-forced-newline" />1,2,3,8,16 or 32 bytes: For Atomic Compare <br class="atl-forced-newline" />8 Bytes: For DVM <br class="atl-forced-newline" />64 bytes: For other ops</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Addr</p></td><td class="confluenceTd"><p>Random.</p><p>Bit 13:11 are constrained with knobs to control type of DVMs</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>-so k_dvm_tlbi_pct=&lt;0-100&gt; <br />-so k_dvm_bpi_pct<span>=&lt;0-100&gt;</span> <br />-so k_dvm_pici_pct<span>=&lt;0-100&gt;</span> <br />-so k_dvm_vici_pct<span>=&lt;0-100&gt;</span> <br />-so k_dvm_sync_pct<span>=&lt;0-100&gt;</span></p></td></tr><tr><td class="confluenceTd"><p>NS</p></td><td class="confluenceTd"><p>From address manager</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>LikelyShared</p></td><td class="confluenceTd"><p>0 or 1 for RC, RS, RNSD.</p><p>0 for all other opcodes.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>AllowRetry</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Order</p></td><td class="confluenceTd"><p>Normal mem type: No order, Req Order. <br class="atl-forced-newline" />Device mem type: No order, req order, EP order</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>PCrdType</p></td><td class="confluenceTd"><p>0</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>MemAttr</p></td><td class="confluenceTd"><p>Cacheable:</p></td><td class="confluenceTd"><p>0 for DVMs.</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Mem type</p></td><td class="confluenceTd"><p>Normal for coh_addr. Normal/Device for non-coh addr</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>EWA</p></td><td class="confluenceTd"><p>0 for DVMs</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>SnpAttr</p></td><td class="confluenceTd"><p>1 for DVM.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>LPID</p></td><td class="confluenceTd"><p>0 to 4 : 90% of time. 5-31: 10% of time.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Excl/ <br class="atl-forced-newline" />SnoopMe</p></td><td class="confluenceTd"><p>Excl: tied to 0 <br class="atl-forced-newline" />Snoopme: Used for atomic opcodes.</p><p>Constrained to 1 if start cache state is not I.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>ExpCompAck</p></td><td class="confluenceTd"><p>0 for DVM.</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TraceTag</p></td><td class="confluenceTd"><p>Random</p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>RSVDC</p></td><td class="confluenceTd"><p><span style="text-decoration: none;" class="legacy-color-text-blue3">0, 4, 12, 16 (Right now only 0 is covered)</span></p></td><td class="confluenceTd"><p><span>Need to generate random RSVDC field value and make sure CHI AIU forwards it in user bits.</span></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br class="atl-forced-newline" /><br class="atl-forced-newline" />Refer to previous sections for CmdReq, StrReq, StrRsp, DtwReq and DtwRsp.</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>CMP RSP</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Input to CHI AIU</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t DVM -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>DVE Funit ID. Assumption: Only 1 DVE in a single Ncore.</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>(&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt; ? qos_mapping(m_cmd_req_pkt.smi_qos) : '0)</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>CMP_RSP</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>cmd_req_pkt.smi_msg_id</p></td><td colspan="1" class="confluenceTd"><span>Yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736414.6.2Checksandcoverage"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073641"><span class="confluence-anchor-link" id="_Toc4073641" /></span>4.6.2 Checks and coverage</h3><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="wv5c4qvf0b">Description</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="aj4h7e2twt">Hash Tag</span></strong></p></td><td class="confluenceTd"><p><strong>Where</strong></p></td><td class="confluenceTd"><p><strong>Ref Doc</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td></tr><tr><td class="confluenceTd"><p>Check the order of smi &amp; CHI msgs</p></td><td class="confluenceTd"><p><span data-colorid="emsyoyccx5">SMI messages should happen in following order:</span></p><ol><li><span data-colorid="ax01f4c0s5">CmdReq to DVE</span></li><li><span data-colorid="isn6uy43gc">StrReq, CmdRsp</span></li><li><span data-colorid="zohmoqg3bw">DBIDResp</span></li><li><span data-colorid="uypkngsmvz">WriteData</span></li><li><span data-colorid="n6kpni8uog">DTWReq</span></li><li><span data-colorid="s2h25tolgr">Comp flit, CMPRsp, DTWRsp</span></li><li><span data-colorid="o8d2a5ixoh">StrRsp</span></li></ol></td><td class="confluenceTd"><p><span data-colorid="w9pxjqia1d">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t DVM -i 1</span></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover the order of smi msgs</p></td><td class="confluenceTd"><p><span data-colorid="gz6hbsj79l">SMI messages should happen in following order:</span></p><ol><li><span data-colorid="izk47vzlz0">CmdReq to DVE</span></li><li><span data-colorid="t3xodfrwiv">StrReq, CmdRsp</span></li><li><span data-colorid="o5dpxhuuvt">DTWReq</span></li><li><span data-colorid="r2e87sgc3p">CMPRsp, DTWRsp</span></li><li><span data-colorid="mnm5qk0i4h">StrRsp</span></li></ol></td><td class="confluenceTd"><p><span data-colorid="bn07spbf8a">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_coverage.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Compare smi messages</p></td><td class="confluenceTd"><p><span data-colorid="crpc6j5mhi">Compare all SMI messages sent/received to match their predicted values as per tables in 4.7.1</span></p></td><td class="confluenceTd"><p><span data-colorid="ba06qq587m">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p>Chi_aiu_scoreboard.svh <br class="atl-forced-newline" />Chi_aiu_scb_txn.svh</p></td><td class="confluenceTd"><p>ConcertoCProtocolArch.pdf</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t DVM -i 1</span></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>DVMs in order</p></td><td class="confluenceTd"><p>Check that AIU sends CmdReqs for DVMs in the order of receipt.</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t DVM -i 1</span></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>No CompDBIDResp</p></td><td class="confluenceTd"><p>For DVMs DBIDResp and COMP should be separate responses, AIU shouldn't combine them</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t DVM -i 1</span></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736424.7Snoops"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073642"><span class="confluence-anchor-link" id="_Toc4073642" /></span>4.7 Snoops</h3><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736434.7.1Stimulus"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073643"><span class="confluence-anchor-link" id="_Toc4073643" /></span>4.7.1 Stimulus</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Field</strong></p></td><td class="confluenceTd"><p><strong>Constraint (Input to CHI AIU)</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><p><span>runsim -e chi_aiu -t random -i 1</span></p><p><span>Above command constraints knob k_num_snoop=100. Use the knob to control snoops in any test case.</span></p></td></tr><tr><td class="confluenceTd"><p><strong>Snoop Msg Header</strong></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TargetID</p></td><td class="confluenceTd"><p>Funit ID of AIU</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>InitiatorID</p></td><td class="confluenceTd"><p>0 (DVE's funitID if its DVM snoop)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>CMType</p></td><td class="confluenceTd"><p>Random snoop types controlled by knobs. <br class="atl-forced-newline" />INV <br class="atl-forced-newline" />CLN_DTR <br class="atl-forced-newline" />VLD_DTR <br class="atl-forced-newline" />INV_DTR <br class="atl-forced-newline" />VLD_DTW <br class="atl-forced-newline" />INV_DTW <br class="atl-forced-newline" />NITC <br class="atl-forced-newline" />NITCCI <br class="atl-forced-newline" />NITCMI <br class="atl-forced-newline" />NOSDINT <br class="atl-forced-newline" />IN</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>Use below knobs to control snoop type:</p><p>-so wt_snp_dvm_msg=&lt;0-100&gt;<br />-so wt_snp_inv_stsh<span>=&lt;0-100&gt;</span><br /><span>-so </span>wt_snp_unq_stsh<span>=&lt;0-100&gt;</span><br /><span>-so </span>wt_snp_stsh_sh<span>=&lt;0-100&gt;</span><br /><span>-so </span>wt_snp_stsh_unq<span>=&lt;0-100&gt;</span><br /><span>-so </span>wt_snp_inv<span>=&lt;0-100&gt;</span><br /><span>-so </span>wt_snp_cln_dtr<span>=&lt;0-100&gt;</span><br /><span>-so </span>wt_snp_vld_dtr <span>=&lt;0-100&gt;</span><br /><span>-so </span>wt_snp_inv_dtr<span>=&lt;0-100&gt;</span></p><p><span>-so </span>wt_snp_vld_dtw<span>=&lt;0-100&gt;</span></p><p><span>-so </span>wt_snp_inv_dtw<span>=&lt;0-100&gt;</span><br /><span>-so </span>wt_snp_nitc<span>=&lt;0-100&gt;</span><br /><span>-so </span>wt_snp_nitcci<span>=&lt;0-100&gt;</span></p><p><span>-so </span>wt_snp_nitcmi<span>=&lt;0-100&gt;</span> <br /><span>-so </span>wt_snp_nosdint<span>=&lt;0-100&gt;</span></p></td></tr><tr><td class="confluenceTd"><p>MessageID</p></td><td class="confluenceTd"><p>IDs generated in the sequence</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Hprotection</p></td><td class="confluenceTd"><p>Random</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TTier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Steering</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Priority</p></td><td class="confluenceTd"><p>(&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt;? qos_mapping(qos_val) : 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>QL (QoS Label)</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><strong>Msg Body</strong></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>CMStatus</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>VZ</p></td><td class="confluenceTd"><p>System domain if snp==VLD_DTW <br class="atl-forced-newline" />System or coherency domain if snp=INV_DTW (50% weight) <br class="atl-forced-newline" />Coherency domain for all other snoop types</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>CA</p></td><td class="confluenceTd"><p>1</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>AC</p></td><td class="confluenceTd"><p>0: for VLD_DTW, NITCMI, NITCCI <br class="atl-forced-newline" />50%-0, 50%-1: for SNP_INV <br class="atl-forced-newline" />1: Other snoop types</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>NS</p></td><td class="confluenceTd"><p>Based on address</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>PR</p></td><td class="confluenceTd"><p>50% 0, 50% 1</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>UP</p></td><td class="confluenceTd"><p>SNP_CLN_DTR <br class="atl-forced-newline" />SNP_VLD_DTR <br class="atl-forced-newline" />SNP_INV_DTR <br class="atl-forced-newline" />SNP_NITC <br class="atl-forced-newline" />SNP_NITCCI <br class="atl-forced-newline" />SNP_NITCMI <br class="atl-forced-newline" />SNP_NOSDINT <br class="atl-forced-newline" />SNP_INV_STSH <br class="atl-forced-newline" />SNP_UNQ_STSH <br class="atl-forced-newline" />SNP_STSH_SH <br class="atl-forced-newline" />SNP_STSH_UNQ : If owner : 0x1. If sharer: 50% 0x2. Other 50% 0x3. If not owner or sharer: 0x0. <br class="atl-forced-newline" />All other snoop types: 0x0.</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>RL</p></td><td class="confluenceTd"><p>0x2. Coherency level</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><s>EO (Excl Okay)</s></p></td><td class="confluenceTd"><p><s>Must be set to 0 (Not impleme<span class="inline-comment-marker" data-ref="594c474a-f7a7-48dd-8243-14545ad67b8e">nted, does RTL h</span>ave it?)</s></p></td><td colspan="1" class="confluenceTd"><s><span>yes</span></s></td><td colspan="1" class="confluenceTd"><s><span>Pass</span></s></td><td colspan="1" class="confluenceTd"><s>1</s></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TM</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>MPF1</p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="cf91b8ce-681d-4cc8-ad0e-c1dd6d2b00cb">For stashing snoops: Randomly assigns between the current AIU's funitID and other funitID value. (stash_nid and stash_valid = 1)&nbsp;</span><br class="atl-forced-newline" /><span class="inline-comment-marker" data-ref="cf91b8ce-681d-4cc8-ad0e-c1dd6d2b00cb"> Non stashing snoops: Some AIU but the snoop target AIU's funitID. (This will be DTR message's targetID)</span></p><p><span class="inline-comment-marker" data-ref="cf91b8ce-681d-4cc8-ad0e-c1dd6d2b00cb">DVMOp: VMIDext</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>MPF2</p></td><td class="confluenceTd"><p>For stashing snoops: Randomly assigns stash_lpid and stash_valid = 1.</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>MPF3</p></td><td class="confluenceTd"><p>If UP=0x3 -&gt; 50% snoop target funitID, 50% non-snoop targetAIU funitID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Size</p></td><td class="confluenceTd"><p>6 <span class="inline-comment-marker" data-ref="441636c4-1ee8-4451-976f-bd8b8abf785c">(Always cacheline size)</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>IntfSize</p></td><td class="confluenceTd"><p>0, 1, 2</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>DId</p></td><td class="confluenceTd"><p>Randomize among valid DMI fUnitID.</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>TOF</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>QoS</p></td><td class="confluenceTd"><p>0 to 15</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>RBID</p></td><td class="confluenceTd"><p>Unique RBID assignment in the sequence</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>AUX</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>MPROT</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>SNP RSP</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Output from CHI AIU</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>snp_req_pkt.smi_src_ncore_unit_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>((&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt; &amp;&amp; m_snp_req_pkt !== null) ? m_snp_req_pkt.smi_msg_pri : 'h0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>SNP_RSP</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd"><p>Separate function to predict and compare <br class="atl-forced-newline" />Based on tables in CHI Response map sheet in CHI-ConcertoC Mappings.xls</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_rv</p></td><td class="confluenceTd"><p>Based on tables in CHI Response map sheet</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_rs</p></td><td class="confluenceTd"><p>Based on tables in CHI Response map sheet</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_dc</p></td><td class="confluenceTd"><p>Based on tables in CHI Response map sheet</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_dt_aiu</p></td><td class="confluenceTd"><p>Based on tables in CHI Response map sheet</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_dt_dmi</p></td><td class="confluenceTd"><p>Based on tables in CHI Response map sheet</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus_snarf</p></td><td class="confluenceTd"><p>datapull</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>snp_req_pkt.smi_msg_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><s><span class="inline-comment-marker" data-ref="7d8d2d21-07e9-489b-9178-9d3cb2bfd12b">smi_mpf2_dtr_msg_id</span></s></p></td><td class="confluenceTd"><p><s>Not checked</s></p></td><td colspan="1" class="confluenceTd"><s>N/A</s></td><td colspan="1" class="confluenceTd"><s>N/A</s></td><td colspan="1" class="confluenceTd"><s>N/A</s></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_intfsize</p></td><td class="confluenceTd"><p>(WBE/8)/2</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DTR Req</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><strong>Input if stashing snoop, output if non-stashing snoop</strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU's funit ID in case of stashing snoops. MPF1 of snpreq for nonstashing snoop</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU's funit ID for non-stashing snoops. Ignore for stashing snoops.</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>(&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt; ? m_snp_req_pkt.smi_msg_pri:'0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>check_Dtr_msg_types() function to check different possible values</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rl</p></td><td class="confluenceTd"><p>2'b01</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_tm</p></td><td class="confluenceTd"><p>set to 1 if any of tracetag in CHI received data was set</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>snp_req_pkt.smi_mpf2_dtr_msg_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf1_dtr_long_dtw</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_last</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_data</p></td><td class="confluenceTd"><p>Compared against CHI data</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_be</p></td><td class="confluenceTd"><p>Compared against CHI data</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_protection</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="50eb63b6-f49f-4032-9dd7-a4c929dada86">smi_dp_dwid</span></p></td><td class="confluenceTd"><p>C<span class="inline-comment-marker" data-ref="50eb63b6-f49f-4032-9dd7-a4c929dada86">hecked - based on snp_req_addr</span></p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="50eb63b6-f49f-4032-9dd7-a4c929dada86">&nbsp;</span></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="50eb63b6-f49f-4032-9dd7-a4c929dada86">smi_dp_dbad</span></p></td><td class="confluenceTd"><p>C<span class="inline-comment-marker" data-ref="50eb63b6-f49f-4032-9dd7-a4c929dada86">hecked -&nbsp;<span style="text-decoration: none;" class="legacy-color-text-blue3">compare with poison bit in the CHI data flit (check with Robin)</span></span></p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_concuser</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>DTW Req</strong></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Output from CHI AIU</p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td></tr><tr><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_steer</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_targ_ncore_unit_id</p></td><td class="confluenceTd"><p>DMI</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_src_ncore_unit_id</p></td><td class="confluenceTd"><p>AIU funit ID</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_tier</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_qos</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_pri</p></td><td class="confluenceTd"><p>(&lt;%=obj.AiuInfo[obj.Id].fnEnableQos%&gt; ? qos_mapping(m_snp_req_pkt.smi_qos) : '0)</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_type</p></td><td class="confluenceTd"><p>Predicted based on snp responses <br class="atl-forced-newline" />Follow tables in CHI response Map sheet in CHI-ConcertC Mappings.xls</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_id</p></td><td class="confluenceTd"><p>N/A</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_user</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_msg_err</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_cmstatus</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rl</p></td><td class="confluenceTd"><p>2'b10</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_tm</p></td><td class="confluenceTd"><p>not checked</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_prim</p></td><td class="confluenceTd"><p>1</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf1_stash_nid</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_mpf1_argv</p></td><td class="confluenceTd"><p>not checked</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rmsg_id</p></td><td class="confluenceTd"><p>snp_req_pkt.smi_msg_id</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_rbid</p></td><td class="confluenceTd"><p>str_req_pkt.smi_rbid</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_last</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_data</p></td><td class="confluenceTd"><p>C<span style="text-decoration: none;" class="legacy-color-text-blue3">ompared against CHI data</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span class="inline-comment-marker" data-ref="b4978034-712a-458c-9b96-500568ccf2d9">smi_dp_be</span></p></td><td class="confluenceTd"><p><span style="text-decoration: none;" class="legacy-color-text-blue3">Compared against CHI data</span></p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_protection</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_dwid</p></td><td class="confluenceTd"><p>Checked based on snp_req_addr</p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_dbad</p></td><td class="confluenceTd"><p>Checked -&nbsp;<span style="text-decoration: none;" class="legacy-color-text-blue3">compare with poison bit in the CHI data flit (check with Robin)</span></p></td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd">N/A</td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>smi_dp_concuser</p></td><td class="confluenceTd"><p>0</p></td><td colspan="1" class="confluenceTd"><span>yes</span></td><td colspan="1" class="confluenceTd"><span>Pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h3 id="CHIAIUv3.0TestPlan-_Toc40736444.7.2ChecksandCoverage"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073644"><span class="confluence-anchor-link" id="_Toc4073644" /></span>4.7.2 Checks and Coverage</h3><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="qz7dv4t0vy">Description</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="skod1cj9vc">Hash Tag</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="nejhofod22">Where</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="ndvogro3d4">Ref Doc</span></strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run command</strong></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td></tr><tr><td class="confluenceTd"><p>Check the order of SMI &amp; CHI messages</p></td><td class="confluenceTd"><ol><li><span data-colorid="h3rdqi7w4d">SnpReq</span></li><li><span data-colorid="jioq7k7hn2">SnpResp flit, with/without data</span></li><li><span data-colorid="m0uhyh65fk">DtwReq</span></li><li><span data-colorid="ctmlqehzps">DtrReq</span></li><li><span data-colorid="qa3bxek8s0">DtwRsp</span></li><li><span data-colorid="b1t25cp772">DtrRsp</span></li><li><span data-colorid="wf4nv27vno">SnpRsp</span> <br class="atl-forced-newline" />Note: <span class="inline-comment-marker" data-ref="212d4760-c4d1-422f-b0ea-4a12ef168a39">For some snoops, we may not see DTR or DTW or any data transfer.</span> Refer to Chi Response map spreadsheet for detailed response tables</li></ol></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">Pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover the order of SMI messages</p></td><td class="confluenceTd"><ol><li><span data-colorid="kli2rpwwhc">SnpReq</span></li><li><span data-colorid="ejfwg6970u">DtwReq</span></li><li><span data-colorid="nw2secj9s8">DtrReq</span></li><li><span data-colorid="xpygrc9v0m">DtwRsp</span></li><li><span data-colorid="uaxs9ufi6q">DtrRsp</span></li><li><span data-colorid="z9uf70bpfr">SnpRsp</span></li></ol></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover all CHI snp flit opcodes</p></td><td class="confluenceTd"><p><span data-colorid="qqrtgsvzlj">&nbsp;</span></p></td><td class="confluenceTd"><p><span data-colorid="zn3lt1xa0s">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Stashing snoops converted to non-stashing snoop</p></td><td class="confluenceTd"><p><span data-colorid="t3qkjn6ci8">Check that AIU converts stashing snoops to a non-stashing snoop when the AIU isn't the stash target.</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Check SnpRsp msg fields</p></td><td class="confluenceTd"><p><span data-colorid="yhh2opp4pq">Make sure snoop response sent to DCE follows the rules described in tables in CHI Response Map spreadsheet</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><span data-colorid="y8gwunziay">CHI-ConcertoC Mappings.xls</span></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cross coverage between address of pending CHI REQs and snoops observed</p></td><td class="confluenceTd"><p>Cover if snoop's address matches any pending CHI request transactions</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Coverage on Snoop flit's fields and cross between them</p></td><td class="confluenceTd"><p>Cover on snoop message's donotdatapull, donotgotosd, ns bit crossed with snoop opcode.</p></td><td class="confluenceTd"><p><span data-colorid="xy73g3ng8u">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>For a given CHI snp request, all snp response types should be covered</p></td><td class="confluenceTd"><p><span data-colorid="i1bihwh6gb">Cover for a snoop request, snoop response types: SNPRSP_I/SC/etc, SNPRSPDATA_I/SC etc, SNPRSPDATAPTL_I/SC etc. We will add illegal bins to point out illegal cases from CHIConcertoC_Mapping</span> <span data-colorid="lzl5jk7v7k">xls and AMBA CHI protocol. Chi spec table 4-16, 4-17, 4-18, 4-19, 4-20, 4-21 and 4-22</span></p></td><td class="confluenceTd"><p><span data-colorid="w9xenrxf21">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>CHI snoop response delay</p></td><td class="confluenceTd"><p>Coverage on how many cycles it took for CHI agent to send SnpResp</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover Snp message fields</p></td><td class="confluenceTd"><p><span data-colorid="kdz7ua97tw">Cover snoop types crossed with smi_up</span></p></td><td class="confluenceTd"><p><span data-colorid="ez0zmfn8l0">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover snp resp message fields</p></td><td class="confluenceTd"><p><span data-colorid="qctndl9rpt">Cover snoop request crossed with RV,RS,DC, DT values from snprsp</span></p></td><td class="confluenceTd"><p><span data-colorid="vqiu4q1j5k">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover % of stashing snoops with donodatapull asserted</p></td><td class="confluenceTd"><p>Calculate # of stashing snoops and # of donotdatapull, cover % of stashing snoops with donotdatapull asserted.</p></td><td class="confluenceTd"><p><span data-colorid="eb48mj98i1">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Stashing snoop X snarf bit</p></td><td class="confluenceTd"><p><span data-colorid="z3aoqnlo3e">Cross between stashing snoops types and snarf bit</span></p></td><td class="confluenceTd"><p><span data-colorid="pgp932n4x0">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Cover stashing snoops were seen as stash target and non target</p></td><td class="confluenceTd"><p><span data-colorid="dgvreskyxl">Coverage on snoop req type X snp req's mpf1 stash nid==tgt ID</span></p></td><td class="confluenceTd"><p><span data-colorid="s3xlfhh8yi">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>not started</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><h3 id="CHIAIUv3.0TestPlan-_Toc40736454.8StashingRequests"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073645"><span class="confluence-anchor-link" id="_Toc4073645" /></span>4.8 Stashing Requests</h3><p>TBD - These are implemented in RTL and scoreboard. Are running in regression. Coverage not done. Need to add to testplan and architecture docs.</p><h3 id="CHIAIUv3.0TestPlan-4.9SystemCoherencyFeature">4.9 System Coherency Feature</h3><h3 id="CHIAIUv3.0TestPlan-4.9.1Stimulus">4.9.1 Stimulus</h3><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 17.7687%;" /></colgroup><colgroup><col style="width: 27.898%;" /></colgroup><colgroup><col style="width: 7.18671%;" /></colgroup><colgroup><col style="width: 5.71542%;" /></colgroup><colgroup><col style="width: 6.39448%;" /></colgroup><colgroup><col style="width: 5.54565%;" /></colgroup><colgroup><col style="width: 5.48906%;" /></colgroup><colgroup><col style="width: 6.2813%;" /></colgroup><colgroup><col style="width: 10.4122%;" /></colgroup><colgroup><col style="width: 7.01695%;" /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="s9lvkuftml">Description</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="kvi5wvk6wu">Hash Tag</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="k3qxcydynv">Where</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="ylxisp6dne">Ref Doc</span></strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run command</strong></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td></tr><tr><td class="confluenceTd">detach&nbsp;&rarr; attach with no traffic</td><td class="confluenceTd"><ol><li>Processer asserts SysCoReq pin.&nbsp;</li><li>Check chi_aiu send SysReq (with attach opcode : 0x1) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp with no error from all DCE/DVE's.</li><li>Check chi_aiu asserts SysCoAck pin.</li></ol></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">attach &rarr; detach with no traffic</td><td class="confluenceTd"><ol><li>Processer de-asserts SysCoReq pin.&nbsp;</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp with no error from all DCE/DVE's.</li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">detach&nbsp;&rarr; attach with on going non coherent traffic</td><td class="confluenceTd"><ol><li>Processor de-asserts&nbsp;SysCoReq pin with ongoing non coherent traffic.</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's. (Make sure chi_aiu does not wait for any non coherent command to finish).</li><li>Check chi_aiu waits for SysRsp with no error from all DCE/DVE's.</li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>attach &rarr; detach with outstanding coherent commands ??</p></td><td class="confluenceTd"><ol><li>Processor de-asserts&nbsp;SysCoReq pin with outstanding coherent traffic.</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's. (Make sure chi_aiu wait for all outstanding coherent commands to finish before sending out SysReq to all DCE/DVE's).</li><li>Check chi_aiu waits for SysRsp with no error from all DCE/DVE's.</li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">attach &rarr; detach with outstanding regular snoops</td><td class="confluenceTd"><ol><li>Processor de-asserts&nbsp;SysCoReq pin with regular snoop traffic.&nbsp;</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's. (Make sure some snoops are sent out even after chi_aiu sends SysReq. Eventually no snoops are sent).</li><li>All snoops must be completed normally.</li><li>Check chi_aiu waits for SysRsp with no error from all DCE/DVE's.</li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">attach &rarr; detach with outstanding dvm snoops</td><td class="confluenceTd"><ol><li>Processor de-asserts&nbsp;SysCoReq pin with DVM snoop traffic.&nbsp;</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's. (Make sure to send DVM snoops are sent out even after chi_aiu sends SysReq. Eventually no DVM snoops are sent).</li><li>All DVM snoops must be completed normally.</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's</li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">repeated attach&nbsp;&rarr; detach with traffic (non-coherent command during detach/coherent + non coherent commands during attach + regular/DVM snoops during attach).</td><td colspan="1" class="confluenceTd"><p>Repeatedly perform attach and detach several times by asserting /deasserting SysCoReq pin.</p><ol><li>Non coherent command sent continuously.</li><li>Coherent command and regular/DVM snoops are sent only during attach state.</li></ol><p>This is to make sure there is no error and all commands are completed normally without any error response.</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>detach&nbsp;&rarr; attach (using register interface)</p><p><br /></p><p>what happens at pin interface??</p></td><td colspan="1" class="confluenceTd"><ol><li><span class="legacy-color-text-blue3">Initiate transition to attach state by writing 1 to&nbsp; CAIUTCR.</span><span class="legacy-color-text-blue3">SysCoAttach register.</span></li><li>Check chi_aiu send SysReq (with attach opcode : 0x1) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's</li><li>Check chi_aiu updates&nbsp;<span class="legacy-color-text-blue3">CAIUTAR.SysCoAttached register to 1.</span></li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>attach&rarr; detach (using register interface)</p><p><br /></p><p>what happens at pin interface??</p></td><td colspan="1" class="confluenceTd"><ol><li><span class="legacy-color-text-blue3">Initiate transition to attach state by writing 0 to&nbsp; CAIUTCR.</span><span class="legacy-color-text-blue3">SysCoAttach register.</span>&nbsp;</li><li>Check chi_aiu send SysReq (with deatach opcode : 0x2) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's</li><li>Check chi_aiu updates&nbsp;<span class="legacy-color-text-blue3">CAIUTAR.SysCoAttached register to 0.</span></li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Sending coherent commands during detach state ??</p><p>(any interrupt/error logging)</p></td><td class="confluenceTd"><p>Complete all CHI command handshake with error response. No SMI traffic is initiated.</p><p>What is the expected behavior?</p><p>Similar to CONC-7978.</p></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>SysRsp with Error response (any interrupt/error logging)??</p><p><br /></p><p>detach&nbsp;&rarr; attach</p><p>attach&nbsp;&rarr; detach</p></td><td class="confluenceTd"><p>SysRsp Error (detach&nbsp;&rarr; attach):</p><ol><li>Processer asserts SysCoReq pin.&nbsp;</li><li>Check chi_aiu send SysReq (with attach opcode : 0x1) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's (some with error and remaining with no error or all error).</li><li>Check aiu updates&nbsp;<span class="legacy-color-text-blue3">CAIU</span>TAR.<span class="legacy-color-text-blue3">SysCoError to 1.&nbsp;(Anything else to check)??</span></li><li>Check chi_aiu asserts SysCoAck pin.</li></ol><p>SysRsp Error (attach&nbsp;&rarr; detach):</p><ol><li>Processer de-asserts SysCoReq pin.&nbsp;</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's (some with error and remaining with no error or all error).</li><li>Check aiu updates&nbsp;<span class="legacy-color-text-blue3">CAIU</span>TAR.<span class="legacy-color-text-blue3">SysCoError to 1. (Anything else to check)??</span></li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><p>Timeout (No SysRsp received from all DCE/DVE's within time limit).</p><p>SysCoReq assert to SysCoAck assert/SysCoReq deassert to SysCoAck deassert.</p><p><br /></p><p>What happens to SysRsp packet arriving after timeout (dropped by chi_aiu)?</p></td><td colspan="1" class="confluenceTd"><ul style="text-align: left;"><li>Enable timeout error detect by writing 1 to<span>&nbsp;</span><strong>CAIUUEDR.TimeoutErrDetEn</strong>.</li><li>Enable timeout error interrupt by writing 1 to<span>&nbsp;</span><strong>CAIUUEIR.TimeoutErrIntEn</strong>.</li><li>Set timeout threshold by writing 1 to<span>&nbsp;</span><strong>CAIUTOCR.TimeOutThreshold</strong></li><li>Wait for<span>&nbsp;</span><strong>CAIUUESR.ErrVld</strong><span>&nbsp;</span>to assert.</li><li>Wait for<span>&nbsp;</span><strong>IRQ_UC</strong><span>&nbsp;</span>to assert.</li><li><strong>CAIUUESR.ErrType = 0xB</strong></li><li><strong>CAIUUESR.ErrInfo =</strong><ul><li style="list-style-type: none;background-image: none;"><ul><li><span>[0] - Type&nbsp;1&rsquo;b0: Time out error on message (protocol timeout)</span></li><li><span>[15:1] - Reserved</span></li></ul></li></ul></li></ul><p>SysRsp timeout (detach&nbsp;&rarr; attach):</p><ol><li>Processer asserts SysCoReq pin.&nbsp;</li><li>Check chi_aiu send SysReq (with attach opcode : 0x1) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's. (Delay some SysRsp to cause timeout)</li><li>Check aiu updates&nbsp;<span class="legacy-color-text-blue3">CAIU</span>TAR.<span class="legacy-color-text-blue3">SysCoError to 1. Check CAIUUESR register as described above.</span></li><li>Check chi_aiu asserts SysCoAck pin.</li></ol><p>SysRsp timeout (attach&nbsp;&rarr; detach):</p><ol><li>Processer de-asserts SysCoReq pin.&nbsp;</li><li>Check chi_aiu send SysReq (with detach opcode : 0x2) sent to all DCE/DVE's</li><li>Check chi_aiu waits for SysRsp from all DCE/DVE's.&nbsp;(Delay some SysRsp to cause timeout)</li><li>Check aiu updates&nbsp;<span class="legacy-color-text-blue3">CAIU</span>TAR.<span class="legacy-color-text-blue3">SysCoError to 1.&nbsp; Check CAIUUESR register as described above.</span></li><li>Check chi_aiu deasserts SysCoAck pin.</li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">CAIUTCR.SysCoDisable ??</span></td><td colspan="1" class="confluenceTd"><p>Does this mean assert/de-assert of SysCoReq pin has no effect and chi_aiu stays in the&nbsp; existing state (either attach or detach)??</p><p>Use case.</p></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h3 id="CHIAIUv3.0TestPlan-4.7.2Checks">4.7.2 Checks</h3><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh"><p>Checks</p></th><th class="confluenceTh"><p>Hash-Tag</p></th><th class="confluenceTh"><p>Status</p></th><th class="confluenceTh"><p>Remarks/Comments</p></th></tr><tr><td style="text-align: left;" class="confluenceTd">SysReq messages are sent with correct opcode (attach: 0x1 or detach: 0x2) to all DCE's/DVE's</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>SysReq messages are sent only when SysCoReq either asserts/deasserts or when&nbsp;<span style="letter-spacing: 0.0px;">CAIUTCR.</span><span style="letter-spacing: 0.0px;">SysCoAttach is programmed to 1 or 0.</span></p><p>(To check no spurious SysReq message is sent by chi_aiu).</p></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">When detach is initiated, SysReq message should be sent by chi_aiu only when there are no outstanding coherent commands.</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd"><p>Wait till SysRsp is received from all DCE's/DVE's before asserting/deasserting SysCoAck pin (for normal case)</p></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td class="confluenceTd">SysCoAck pin asserts/deasserts only when SysCoReq pin asserts/deasserts</td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td><td class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">Check SysReq and SysReq SMI CMH/CMHE/CMB fields are correct (MessageId and RMessageId/CMHE fields ??)</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">SysRsp messages are received by chi_aiu for corresponding outstanding SysReq for normal cases (to check no spurious SysRsp message is received by chi_aiu - check for full system).</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td colspan="1" class="confluenceTd">No regular/DVM snoops should be received by chi_aiu while in detach state (check for full system)</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><h2 id="CHIAIUv3.0TestPlan-_Toc40736465Clock/Reset"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073646"><span class="confluence-anchor-link" id="_Toc4073646" /></span>&nbsp;5 Clock/Reset</h2><p>&nbsp;TBD</p><h2 id="CHIAIUv3.0TestPlan-_Toc40736476Performance(LatencyandBandwidth)"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073647"><span class="confluence-anchor-link" id="_Toc4073647" /></span>6&nbsp;Performance (Latency and Bandwidth)</h2><p><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc528064519"><span class="confluence-anchor-link" id="_Toc528064519" /></span>TBD</p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong>Hash Tag</strong></p></td><td class="confluenceTd"><p><strong>Final performance number</strong></p></td><td class="confluenceTd"><p><strong>Implemented</strong></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><p><br /></p><h2 id="CHIAIUv3.0TestPlan-_Toc40736487Errors"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073648"><span class="confluence-anchor-link" id="_Toc4073648" /></span>7&nbsp;Errors</h2><p><br class="atl-forced-newline" />Refer to the CHI_AIU section in&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777427/Ncore+v3.0+Error+Testplan" data-linked-resource-id="16777427" data-linked-resource-version="194" data-linked-resource-type="page">Ncore v3.0 Error Testplan</a></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="yae53pvgbn">Description</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="j7qt7854w5">Hash Tag</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="zsx6w1lfxe">Where</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="wle9wkeecv">Ref Doc</span></strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run Command</strong></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td></tr><tr><td class="confluenceTd"><p>Unmapped address access</p></td><td class="confluenceTd"><p>Generate a CHI transaction on unmapped address</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">FAIL</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">runsim -e chi_aiu -c config1 -t random_unmapped_add</td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Check that CHI AIU replies with 2'b11 on RespErr field of Rsp flit and doesn't initiate any SMI messages.</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">DONE, FAIL</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Unsupported transaction</p></td><td class="confluenceTd"><p>Generate an unsupported/rsvd opcode transaction from CHI BFM</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">runsim -r chi_aiu -c config1 -t unsupported_txn</td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Check that CHI AIU replies with 2'b11 on RespErr field of Rsp flit and doesn't initiate any SMI messages.</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Illegal access</p></td><td class="confluenceTd"><p>Generate illegal accesses (write on RO location) &ndash; do we have such address map informa<span class="inline-comment-marker" data-ref="7a35dbfc-d21c-4128-8bf1-7dc17fadad58">tion in CHI-AIU? - No, AIU wont support this error type.</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p>This is no longer required to be tested.</p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Check that CHI AIU replies with 2'b11 on RespErr field of Rsp flit and doesn't initiate any SMI messages.</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">No</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Wrong target ID</p></td><td class="confluenceTd"><p>Generate all types of SMI messages from system sequence with wrong target ID on AIU's rx port.</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">DONE, PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>runsim -e chi_aiu -c config1 -t wrong_target_id_on_CMDrsp_or_DTWrsp_or_DTRrsp</p><p>runsim -e chi_aiu -c config1 -t wrong_target_id_on_SNPrsp</p><p>runsim -e chi_aiu -c config1 -t wrong_target_id_on_DTRreq</p><p>runsim -e chi_aiu -c config1 -t&nbsp;wrong_target_id_on_STRreq</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Check that AIU drops the transaction, logs the error and asserts interrupt. Read error register to make sure it has value 0x4?</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><p>DONE,</p><p>PASS</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>CM status with error</p></td><td class="confluenceTd"><p>Generate StrReq, CmdRsp and DtrRsp from system sequence to have <span class="inline-comment-marker" data-ref="639dd742-d697-4f1a-aca2-7887e2751054">r</span><span class="inline-comment-marker" data-ref="2aaafea9-caa4-4950-ae68-d31701346947"><span class="inline-comment-marker" data-ref="639dd742-d697-4f1a-aca2-7887e2751054">andom values</span></span><span class="inline-comment-marker" data-ref="639dd742-d697-4f1a-aca2-7887e2751054">.</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><p>DONE,</p><p>FAIL</p></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><p>runsim -e chi_aiu -c config1 -t random_strreq_cmstatus_with_error</p><p>runsim -e chi_aiu -c config1 -t random_cmdrsp_or_dtrrsp_cmstatus_with_error</p></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Check that AIU drive 2'b10 on RespErr field of RspFlit on CHI interface when cm_status matches following values: <br class="atl-forced-newline" />[7:6] = 'b10, [5]= 'b0, [4:3] = 'b011 or <br class="atl-forced-newline" />[7:6] = 'b10, [5]= 'b1, [4:3] = 'b110), <br class="atl-forced-newline" /><br class="atl-forced-newline" />Check the RespErr to be 2'b11 for all other values of cm_status field.</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">DONE</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p>I need to update the scoreboard to add the support for cm_status value propagation through AIU.</p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Check that CHI AIU terminates the transaction by sending required CHI packets to CHI agent. Which in most cases is a CompDBIDResp, CompResp</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">WIP</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Dbad on DTRReq</p></td><td class="confluenceTd"><p>Generate DTR from system sequence with random Dbad value</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">runsim -e chi_aiu -c config1 -t random_dbad_on_DTRreq</td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p>Check that AIU sends out each CHI DATA flits with RespErr field set to 2'b11.</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">PASS</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>What about resperr on write data and snoop data?</p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd"><span>WIP</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td colspan="1" class="confluenceTd">&nbsp;Posion</td><td colspan="1" class="confluenceTd">&nbsp;DBAD map to rdat poison and wdat poison map to dbad and cmstatus</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd">&nbsp;YES</td><td colspan="1" class="confluenceTd">FAIL&nbsp;</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr></tbody></table></div><p><br /></p><h2 id="CHIAIUv3.0TestPlan-_Toc40736498PowerManagement"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073649"><span class="confluence-anchor-link" id="_Toc4073649" /></span>8&nbsp;Power Management</h2><p>Please refer to QChannel testing :&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777417/Q+Channel+v3.0+Testplan" data-linked-resource-id="16777417" data-linked-resource-version="69" data-linked-resource-type="page">Q Channel v3.0 Testplan</a></p><h2 id="CHIAIUv3.0TestPlan-_Toc40736509CSR"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073650"><span class="confluence-anchor-link" id="_Toc4073650" /></span>9&nbsp;CSR&nbsp;</h2><p>&nbsp;Please refer to CSR testing:&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777290/Ncore+v3.0+CSR+Testplan" data-linked-resource-id="16777290" data-linked-resource-version="87" data-linked-resource-type="page">Ncore v3.0 CSR Testplan</a></p><h2 id="CHIAIUv3.0TestPlan-_Toc407365110InterruptTesting"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073651"><span class="confluence-anchor-link" id="_Toc4073651" /></span>10 Interrupt Testing</h2><p>Please refer to Error testing:&nbsp;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16777427/Ncore+v3.0+Error+Testplan" data-linked-resource-id="16777427" data-linked-resource-version="194" data-linked-resource-type="page">Ncore v3.0 Error Testplan</a></p><h2 id="CHIAIUv3.0TestPlan-_Toc407365211EndofSimchecks(fifoempty,creditsatresetvalue,etc)"><span class="confluence-anchor-link" id="CHIAIUv3.0TestPlan-_Toc4073652"><span class="confluence-anchor-link" id="_Toc4073652" /></span>11 End of Sim checks (fifo empty, credits at reset value, etc)</h2><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><td class="confluenceTd"><p><strong>Scenario</strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="klp4r6jqmq">Description</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="ullzly6hbb">Hash Tag</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="lsh2joslnd">Where</span></strong></p></td><td class="confluenceTd"><p><strong><span data-colorid="m3nh9si89u">Ref Doc</span></strong></p></td><td colspan="1" class="confluenceTd"><strong>Done?</strong></td><td colspan="1" class="confluenceTd"><strong>Status</strong></td><td colspan="1" class="confluenceTd"><strong>Priority</strong></td><td colspan="1" class="confluenceTd"><strong>Run command</strong></td><td class="confluenceTd"><p><strong>Remarks</strong></p></td></tr><tr><td class="confluenceTd"><p>No pending transactions at the end of the test</p></td><td class="confluenceTd"><p><span data-colorid="ehr5kf58vx">Scoreboard raises objection, blocking the end of test for each pending transaction</span></p></td><td class="confluenceTd"><p><span data-colorid="vrudq2wtrd">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd">pass</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>Coverage on RTL Q being full</p></td><td class="confluenceTd"><p><span data-colorid="qlanc563ub">will need to probe internal RTL signals. Low priority</span></p></td><td class="confluenceTd"><p><span data-colorid="pu6g3antoz">#Cover.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">no</td><td colspan="1" class="confluenceTd">Not started</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><br /></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>CHI BFM end of test check</p></td><td class="confluenceTd"><p>Print all pending entries in CHI BFM at the end of the test and assert error if there are pending entries in the BFM</p></td><td class="confluenceTd"><p><span data-colorid="tabipa66en">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>CHI scoreboard end of test checks</p></td><td class="confluenceTd"><p>Print all pending entries in CHI Scoreboard at the end of the test and assert error if there are pending entries in the scoreboard (Test wont end if scoreboard has pending entries).</p></td><td class="confluenceTd"><p><span data-colorid="z6ayspygnl">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>System BFM end of test checks</p></td><td class="confluenceTd"><p>Check that all system BFM queues are empty at the end of the test</p></td><td class="confluenceTd"><p><span data-colorid="wdf3d1eyvw">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td><td class="confluenceTd"><p><br /></p></td></tr><tr><td class="confluenceTd"><p>System BFM end of test checks</p></td><td class="confluenceTd"><p>Check that system BFM's number of generated snoops matches the number of snoops programmed by knob</p></td><td class="confluenceTd"><p><span data-colorid="e9zkeelaqg">#Check.CHIAIU.v3.0</span></p></td><td class="confluenceTd"><p><br /></p></td><td class="confluenceTd"><p><br /></p></td><td colspan="1" class="confluenceTd">yes</td><td colspan="1" class="confluenceTd"><span>pass</span></td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd"><span>runsim -e chi_aiu -t random -i 1</span></td><td class="confluenceTd"><p><br /></p></td></tr></tbody></table></div><p><br class="atl-forced-newline" /><br class="atl-forced-newline" />Following steps are performed at the end of the simulation:</p><ul><li>Print all pending entries in CHI BFM at the end of the test and assert error if there are pending entries in the BFM.</li><li>Print all pending entries in CHI Scoreboard at the end of the test and assert error if there are pending entries in the scoreboard (Test wont end if scoreboard has pending entries unless an error ended the test).</li><li>Print an error if System BFM (SMI BFM) has pending transactions in its queues at the end of the test.</li><li>Check that all CHI credits are freed up by the CHI AIU.</li></ul><p><br /></p>