{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 20:48:20 2015 " "Info: Processing started: Mon Oct 19 20:48:20 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counterUp_Down -c counterUp_Down " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off counterUp_Down -c counterUp_Down" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterup_down.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counterup_down.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterUp_Down-projectBehaviour " "Info: Found design unit 1: counterUp_Down-projectBehaviour" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counterUp_Down " "Info: Found entity 1: counterUp_Down" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "counterUp_Down " "Info: Elaborating entity \"counterUp_Down\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Digit4 counterUp_Down.vhd(25) " "Warning (10541): VHDL Signal Declaration warning at counterUp_Down.vhd(25): used implicit default value for signal \"Digit4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock counterUp_Down.vhd(38) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(38): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode_Switch counterUp_Down.vhd(69) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(69): signal \"mode_Switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mode_Switch counterUp_Down.vhd(111) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(111): signal \"mode_Switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(115) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(115): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(119) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(119): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(123) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(123): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(127) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(127): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(131) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(131): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(135) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(135): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(139) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(139): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(143) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(143): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(147) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(147): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(151) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(151): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(155) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(155): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(160) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(160): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(165) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(165): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(170) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(170): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(175) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(175): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(180) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(180): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "man_switch counterUp_Down.vhd(185) " "Warning (10492): VHDL Process Statement warning at counterUp_Down.vhd(185): signal \"man_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Digit3 counterUp_Down.vhd(36) " "Warning (10631): VHDL Process Statement warning at counterUp_Down.vhd(36): inferring latch(es) for signal or variable \"Digit3\", which holds its previous value in one or more paths through the process" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pinCorrect_Led counterUp_Down.vhd(36) " "Warning (10631): VHDL Process Statement warning at counterUp_Down.vhd(36): inferring latch(es) for signal or variable \"pinCorrect_Led\", which holds its previous value in one or more paths through the process" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Digit1 counterUp_Down.vhd(36) " "Warning (10631): VHDL Process Statement warning at counterUp_Down.vhd(36): inferring latch(es) for signal or variable \"Digit1\", which holds its previous value in one or more paths through the process" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Digit2 counterUp_Down.vhd(36) " "Warning (10631): VHDL Process Statement warning at counterUp_Down.vhd(36): inferring latch(es) for signal or variable \"Digit2\", which holds its previous value in one or more paths through the process" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDG1 counterUp_Down.vhd(36) " "Warning (10631): VHDL Process Statement warning at counterUp_Down.vhd(36): inferring latch(es) for signal or variable \"LEDG1\", which holds its previous value in one or more paths through the process" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDG2 counterUp_Down.vhd(36) " "Warning (10631): VHDL Process Statement warning at counterUp_Down.vhd(36): inferring latch(es) for signal or variable \"LEDG2\", which holds its previous value in one or more paths through the process" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Operation counterUp_Down.vhd(36) " "Warning (10631): VHDL Process Statement warning at counterUp_Down.vhd(36): inferring latch(es) for signal or variable \"Operation\", which holds its previous value in one or more paths through the process" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Operation counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Operation\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG2 counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"LEDG2\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG1 counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"LEDG1\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit2\[0\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit2\[0\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit2\[1\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit2\[1\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit2\[2\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit2\[2\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit2\[3\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit2\[3\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit2\[4\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit2\[4\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit2\[5\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit2\[5\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit2\[6\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit2\[6\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit1\[0\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit1\[0\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit1\[1\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit1\[1\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit1\[2\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit1\[2\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit1\[3\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit1\[3\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit1\[4\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit1\[4\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit1\[5\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit1\[5\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit1\[6\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit1\[6\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pinCorrect_Led counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"pinCorrect_Led\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit3\[0\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit3\[0\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit3\[1\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit3\[1\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit3\[2\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit3\[2\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit3\[3\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit3\[3\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit3\[4\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit3\[4\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit3\[5\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit3\[5\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Digit3\[6\] counterUp_Down.vhd(36) " "Info (10041): Inferred latch for \"Digit3\[6\]\" at counterUp_Down.vhd(36)" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "Warning: The following tri-state nodes are fed by constants" { { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "Operation GND pin " "Warning: The pin \"Operation\" is fed by GND" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 15 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LEDG1 GND pin " "Warning: The pin \"LEDG1\" is fed by GND" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 16 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "LEDG2 GND pin " "Warning: The pin \"LEDG2\" is fed by GND" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 17 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "pinCorrect_Led GND pin " "Warning: The pin \"pinCorrect_Led\" is fed by GND" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 18 -1 0 } }  } 0 0 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "Digit2\[2\]\$latch Digit2\[1\]\$latch " "Info: Duplicate LATCH primitive \"Digit2\[2\]\$latch\" merged with LATCH primitive \"Digit2\[1\]\$latch\"" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "Digit2\[1\]\$latch " "Warning: Latch Digit2\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA mode_Switch " "Warning: Ports D and ENA on the latch are fed by the same signal mode_Switch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 12 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Digit2\[0\] VCC " "Warning (13410): Pin \"Digit2\[0\]\" is stuck at VCC" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit2\[3\] VCC " "Warning (13410): Pin \"Digit2\[3\]\" is stuck at VCC" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit2\[4\] VCC " "Warning (13410): Pin \"Digit2\[4\]\" is stuck at VCC" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit2\[5\] VCC " "Warning (13410): Pin \"Digit2\[5\]\" is stuck at VCC" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit2\[6\] VCC " "Warning (13410): Pin \"Digit2\[6\]\" is stuck at VCC" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit3\[0\] VCC " "Warning (13410): Pin \"Digit3\[0\]\" is stuck at VCC" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit3\[1\] VCC " "Warning (13410): Pin \"Digit3\[1\]\" is stuck at VCC" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit3\[2\] VCC " "Warning (13410): Pin \"Digit3\[2\]\" is stuck at VCC" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit3\[3\] VCC " "Warning (13410): Pin \"Digit3\[3\]\" is stuck at VCC" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit3\[4\] VCC " "Warning (13410): Pin \"Digit3\[4\]\" is stuck at VCC" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit3\[5\] VCC " "Warning (13410): Pin \"Digit3\[5\]\" is stuck at VCC" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit3\[6\] VCC " "Warning (13410): Pin \"Digit3\[6\]\" is stuck at VCC" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit4\[0\] GND " "Warning (13410): Pin \"Digit4\[0\]\" is stuck at GND" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit4\[1\] GND " "Warning (13410): Pin \"Digit4\[1\]\" is stuck at GND" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit4\[2\] GND " "Warning (13410): Pin \"Digit4\[2\]\" is stuck at GND" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit4\[3\] GND " "Warning (13410): Pin \"Digit4\[3\]\" is stuck at GND" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit4\[4\] GND " "Warning (13410): Pin \"Digit4\[4\]\" is stuck at GND" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit4\[5\] GND " "Warning (13410): Pin \"Digit4\[5\]\" is stuck at GND" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Digit4\[6\] GND " "Warning (13410): Pin \"Digit4\[6\]\" is stuck at GND" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Button\[1\] " "Warning (15610): No output dependent on input pin \"Button\[1\]\"" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Info: Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info: Implemented 4 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Info: Implemented 105 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 20:48:26 2015 " "Info: Processing ended: Mon Oct 19 20:48:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 20:48:30 2015 " "Info: Processing started: Mon Oct 19 20:48:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off counterUp_Down -c counterUp_Down " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off counterUp_Down -c counterUp_Down" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "counterUp_Down EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"counterUp_Down\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 45 " "Critical Warning: No exact pin location assignment(s) for 1 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pinCorrect_Led " "Info: Pin pinCorrect_Led not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { pinCorrect_Led } } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 18 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pinCorrect_Led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clock (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "number\[0\] " "Info: Destination node number\[0\]" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { number[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "number\[1\] " "Info: Destination node number\[1\]" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { number[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "number\[2\] " "Info: Destination node number\[2\]" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { number[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "number\[3\] " "Info: Destination node number\[3\]" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { number[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "number\[4\] " "Info: Destination node number\[4\]" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { number[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { clock } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal1~0  " "Info: Automatically promoted node Equal1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Digit2\[6\]~4 " "Info: Destination node Digit2\[6\]~4" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Digit2[6]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Equal1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 114 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 0 1 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 0 output, 1 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 31 2 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 8 28 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segPass " "Warning: Node \"segPass\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "segPass" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.678 ns register register " "Info: Estimated most critical path is register to register delay of 5.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PRESCALER\[18\] 1 REG LAB_X27_Y8 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X27_Y8; Fanout = 4; REG Node = 'PRESCALER\[18\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRESCALER[18] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.322 ns) 1.277 ns Equal0~1 2 COMB LAB_X29_Y8 2 " "Info: 2: + IC(0.955 ns) + CELL(0.322 ns) = 1.277 ns; Loc. = LAB_X29_Y8; Fanout = 2; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { PRESCALER[18] Equal0~1 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.544 ns) 2.835 ns Equal0~3 3 COMB LAB_X27_Y9 1 " "Info: 3: + IC(1.014 ns) + CELL(0.544 ns) = 2.835 ns; Loc. = LAB_X27_Y9; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { Equal0~1 Equal0~3 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.521 ns) 4.393 ns Equal0~8 4 COMB LAB_X29_Y8 6 " "Info: 4: + IC(1.037 ns) + CELL(0.521 ns) = 4.393 ns; Loc. = LAB_X29_Y8; Fanout = 6; COMB Node = 'Equal0~8'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { Equal0~3 Equal0~8 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.527 ns) + CELL(0.758 ns) 5.678 ns number\[5\] 5 REG LAB_X30_Y8 2 " "Info: 5: + IC(0.527 ns) + CELL(0.758 ns) = 5.678 ns; Loc. = LAB_X30_Y8; Fanout = 2; REG Node = 'number\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { Equal0~8 number[5] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.145 ns ( 37.78 % ) " "Info: Total cell delay = 2.145 ns ( 37.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.533 ns ( 62.22 % ) " "Info: Total interconnect delay = 3.533 ns ( 62.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.678 ns" { PRESCALER[18] Equal0~1 Equal0~3 Equal0~8 number[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X25_Y0 X37_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Warning: Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Operation 0 " "Info: Pin \"Operation\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG1 0 " "Info: Pin \"LEDG1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG2 0 " "Info: Pin \"LEDG2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pinCorrect_Led 0 " "Info: Pin \"pinCorrect_Led\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit1\[0\] 0 " "Info: Pin \"Digit1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit1\[1\] 0 " "Info: Pin \"Digit1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit1\[2\] 0 " "Info: Pin \"Digit1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit1\[3\] 0 " "Info: Pin \"Digit1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit1\[4\] 0 " "Info: Pin \"Digit1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit1\[5\] 0 " "Info: Pin \"Digit1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit1\[6\] 0 " "Info: Pin \"Digit1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit2\[0\] 0 " "Info: Pin \"Digit2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit2\[1\] 0 " "Info: Pin \"Digit2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit2\[2\] 0 " "Info: Pin \"Digit2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit2\[3\] 0 " "Info: Pin \"Digit2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit2\[4\] 0 " "Info: Pin \"Digit2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit2\[5\] 0 " "Info: Pin \"Digit2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit2\[6\] 0 " "Info: Pin \"Digit2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit3\[0\] 0 " "Info: Pin \"Digit3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit3\[1\] 0 " "Info: Pin \"Digit3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit3\[2\] 0 " "Info: Pin \"Digit3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit3\[3\] 0 " "Info: Pin \"Digit3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit3\[4\] 0 " "Info: Pin \"Digit3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit3\[5\] 0 " "Info: Pin \"Digit3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit3\[6\] 0 " "Info: Pin \"Digit3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit4\[0\] 0 " "Info: Pin \"Digit4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit4\[1\] 0 " "Info: Pin \"Digit4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit4\[2\] 0 " "Info: Pin \"Digit4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit4\[3\] 0 " "Info: Pin \"Digit4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit4\[4\] 0 " "Info: Pin \"Digit4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit4\[5\] 0 " "Info: Pin \"Digit4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Digit4\[6\] 0 " "Info: Pin \"Digit4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Warning: Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Operation a permanently enabled " "Info: Pin Operation has a permanently enabled output enable" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Operation } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Operation" } } } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 15 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Operation } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LEDG1 a permanently enabled " "Info: Pin LEDG1 has a permanently enabled output enable" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { LEDG1 } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG1" } } } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 16 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LEDG2 a permanently enabled " "Info: Pin LEDG2 has a permanently enabled output enable" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { LEDG2 } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG2" } } } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 17 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDG2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "pinCorrect_Led a permanently enabled " "Info: Pin pinCorrect_Led has a permanently enabled output enable" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { pinCorrect_Led } } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 18 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pinCorrect_Led } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Paballo/Desktop/Final Project/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 20:48:44 2015 " "Info: Processing ended: Mon Oct 19 20:48:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 20:48:48 2015 " "Info: Processing started: Mon Oct 19 20:48:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off counterUp_Down -c counterUp_Down " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off counterUp_Down -c counterUp_Down" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 20:48:51 2015 " "Info: Processing ended: Mon Oct 19 20:48:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 20:48:53 2015 " "Info: Processing started: Mon Oct 19 20:48:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counterUp_Down -c counterUp_Down --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counterUp_Down -c counterUp_Down --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[0\]\$latch " "Warning: Node \"Digit1\[0\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[1\]\$latch " "Warning: Node \"Digit1\[1\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[2\]\$latch " "Warning: Node \"Digit1\[2\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[3\]\$latch " "Warning: Node \"Digit1\[3\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[4\]\$latch " "Warning: Node \"Digit1\[4\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[5\]\$latch " "Warning: Node \"Digit1\[5\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit1\[6\]\$latch " "Warning: Node \"Digit1\[6\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Digit2\[1\]\$latch " "Warning: Node \"Digit2\[1\]\$latch\" is a latch" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "secret_Code\[0\] " "Info: Assuming node \"secret_Code\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "secret_Code\[1\] " "Info: Assuming node \"secret_Code\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "secret_Code\[2\] " "Info: Assuming node \"secret_Code\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mode_Switch " "Info: Assuming node \"mode_Switch\" is a latch enable. Will not compute fmax for this pin." {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 12 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Digit2\[6\]~4 " "Info: Detected gated clock \"Digit2\[6\]~4\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Digit2\[6\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal1~0 " "Info: Detected gated clock \"Equal1~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[2\] " "Info: Detected ripple clock \"number\[2\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[0\] " "Info: Detected ripple clock \"number\[0\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[1\] " "Info: Detected ripple clock \"number\[1\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[3\] " "Info: Detected ripple clock \"number\[3\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux6~0 " "Info: Detected gated clock \"Mux6~0\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 70 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "number\[4\] " "Info: Detected ripple clock \"number\[4\]\" as buffer" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "number\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register PRESCALER\[16\] register number\[5\] 188.86 MHz 5.295 ns Internal " "Info: Clock \"clock\" has Internal fmax of 188.86 MHz between source register \"PRESCALER\[16\]\" and destination register \"number\[5\]\" (period= 5.295 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.060 ns + Longest register register " "Info: + Longest register to register delay is 5.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PRESCALER\[16\] 1 REG LCFF_X27_Y8_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y8_N7; Fanout = 3; REG Node = 'PRESCALER\[16\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PRESCALER[16] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.458 ns) 1.325 ns Equal0~1 2 COMB LCCOMB_X29_Y8_N0 2 " "Info: 2: + IC(0.867 ns) + CELL(0.458 ns) = 1.325 ns; Loc. = LCCOMB_X29_Y8_N0; Fanout = 2; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { PRESCALER[16] Equal0~1 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.322 ns) 2.467 ns Equal0~3 3 COMB LCCOMB_X27_Y9_N4 1 " "Info: 3: + IC(0.820 ns) + CELL(0.322 ns) = 2.467 ns; Loc. = LCCOMB_X27_Y9_N4; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.142 ns" { Equal0~1 Equal0~3 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.141 ns) + CELL(0.178 ns) 3.786 ns Equal0~8 4 COMB LCCOMB_X29_Y8_N18 6 " "Info: 4: + IC(1.141 ns) + CELL(0.178 ns) = 3.786 ns; Loc. = LCCOMB_X29_Y8_N18; Fanout = 6; COMB Node = 'Equal0~8'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.319 ns" { Equal0~3 Equal0~8 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.758 ns) 5.060 ns number\[5\] 5 REG LCFF_X30_Y8_N25 2 " "Info: 5: + IC(0.516 ns) + CELL(0.758 ns) = 5.060 ns; Loc. = LCFF_X30_Y8_N25; Fanout = 2; REG Node = 'number\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { Equal0~8 number[5] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.716 ns ( 33.91 % ) " "Info: Total cell delay = 1.716 ns ( 33.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.344 ns ( 66.09 % ) " "Info: Total interconnect delay = 3.344 ns ( 66.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { PRESCALER[16] Equal0~1 Equal0~3 Equal0~8 number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.060 ns" { PRESCALER[16] {} Equal0~1 {} Equal0~3 {} Equal0~8 {} number[5] {} } { 0.000ns 0.867ns 0.820ns 1.141ns 0.516ns } { 0.000ns 0.458ns 0.322ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.845 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.602 ns) 2.845 ns number\[5\] 3 REG LCFF_X30_Y8_N25 2 " "Info: 3: + IC(0.979 ns) + CELL(0.602 ns) = 2.845 ns; Loc. = LCFF_X30_Y8_N25; Fanout = 2; REG Node = 'number\[5\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clock~clkctrl number[5] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.22 % ) " "Info: Total cell delay = 1.628 ns ( 57.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.217 ns ( 42.78 % ) " "Info: Total interconnect delay = 1.217 ns ( 42.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} number[5] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.841 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clock~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clock clock~clkctrl } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 2.841 ns PRESCALER\[16\] 3 REG LCFF_X27_Y8_N7 3 " "Info: 3: + IC(0.975 ns) + CELL(0.602 ns) = 2.841 ns; Loc. = LCFF_X27_Y8_N7; Fanout = 3; REG Node = 'PRESCALER\[16\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { clock~clkctrl PRESCALER[16] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.30 % ) " "Info: Total cell delay = 1.628 ns ( 57.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.213 ns ( 42.70 % ) " "Info: Total interconnect delay = 1.213 ns ( 42.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl PRESCALER[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock {} clock~combout {} clock~clkctrl {} PRESCALER[16] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} number[5] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl PRESCALER[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock {} clock~combout {} clock~clkctrl {} PRESCALER[16] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.060 ns" { PRESCALER[16] Equal0~1 Equal0~3 Equal0~8 number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.060 ns" { PRESCALER[16] {} Equal0~1 {} Equal0~3 {} Equal0~8 {} number[5] {} } { 0.000ns 0.867ns 0.820ns 1.141ns 0.516ns } { 0.000ns 0.458ns 0.322ns 0.178ns 0.758ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.845 ns" { clock clock~clkctrl number[5] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.845 ns" { clock {} clock~combout {} clock~clkctrl {} number[5] {} } { 0.000ns 0.000ns 0.238ns 0.979ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.841 ns" { clock clock~clkctrl PRESCALER[16] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.841 ns" { clock {} clock~combout {} clock~clkctrl {} PRESCALER[16] {} } { 0.000ns 0.000ns 0.238ns 0.975ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "number\[2\] Digit2\[1\]\$latch clock 11 ps " "Info: Found hold time violation between source  pin or register \"number\[2\]\" and destination pin or register \"Digit2\[1\]\$latch\" for clock \"clock\" (Hold time is 11 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.259 ns + Largest " "Info: + Largest clock skew is 2.259 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.007 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.879 ns) 4.025 ns number\[1\] 2 REG LCFF_X30_Y8_N17 11 " "Info: 2: + IC(2.120 ns) + CELL(0.879 ns) = 4.025 ns; Loc. = LCFF_X30_Y8_N17; Fanout = 11; REG Node = 'number\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { clock number[1] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.455 ns) 4.886 ns Mux6~0 3 COMB LCCOMB_X30_Y8_N12 7 " "Info: 3: + IC(0.406 ns) + CELL(0.455 ns) = 4.886 ns; Loc. = LCCOMB_X30_Y8_N12; Fanout = 7; COMB Node = 'Mux6~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { number[1] Mux6~0 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.178 ns) 5.370 ns Digit2\[6\]~4 4 COMB LCCOMB_X30_Y8_N4 1 " "Info: 4: + IC(0.306 ns) + CELL(0.178 ns) = 5.370 ns; Loc. = LCCOMB_X30_Y8_N4; Fanout = 1; COMB Node = 'Digit2\[6\]~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { Mux6~0 Digit2[6]~4 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.319 ns) 6.007 ns Digit2\[1\]\$latch 5 REG LCCOMB_X30_Y8_N8 2 " "Info: 5: + IC(0.318 ns) + CELL(0.319 ns) = 6.007 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.857 ns ( 47.56 % ) " "Info: Total cell delay = 2.857 ns ( 47.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.150 ns ( 52.44 % ) " "Info: Total interconnect delay = 3.150 ns ( 52.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { clock number[1] Mux6~0 Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.007 ns" { clock {} clock~combout {} number[1] {} Mux6~0 {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 2.120ns 0.406ns 0.306ns 0.318ns } { 0.000ns 1.026ns 0.879ns 0.455ns 0.178ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.748 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_L1 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 6; CLK Node = 'clock'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(0.602 ns) 3.748 ns number\[2\] 2 REG LCFF_X30_Y8_N19 11 " "Info: 2: + IC(2.120 ns) + CELL(0.602 ns) = 3.748 ns; Loc. = LCFF_X30_Y8_N19; Fanout = 11; REG Node = 'number\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { clock number[2] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 43.44 % ) " "Info: Total cell delay = 1.628 ns ( 43.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 56.56 % ) " "Info: Total interconnect delay = 2.120 ns ( 56.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { clock number[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { clock {} clock~combout {} number[2] {} } { 0.000ns 0.000ns 2.120ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { clock number[1] Mux6~0 Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.007 ns" { clock {} clock~combout {} number[1] {} Mux6~0 {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 2.120ns 0.406ns 0.306ns 0.318ns } { 0.000ns 1.026ns 0.879ns 0.455ns 0.178ns 0.319ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { clock number[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { clock {} clock~combout {} number[2] {} } { 0.000ns 0.000ns 2.120ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.971 ns - Shortest register register " "Info: - Shortest register to register delay is 1.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns number\[2\] 1 REG LCFF_X30_Y8_N19 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y8_N19; Fanout = 11; REG Node = 'number\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { number[2] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.178 ns) 0.558 ns Mux7~0 2 COMB LCCOMB_X30_Y8_N30 1 " "Info: 2: + IC(0.380 ns) + CELL(0.178 ns) = 0.558 ns; Loc. = LCCOMB_X30_Y8_N30; Fanout = 1; COMB Node = 'Mux7~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { number[2] Mux7~0 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 1.025 ns Digit2\[2\]~1 3 COMB LCCOMB_X30_Y8_N28 1 " "Info: 3: + IC(0.289 ns) + CELL(0.178 ns) = 1.025 ns; Loc. = LCCOMB_X30_Y8_N28; Fanout = 1; COMB Node = 'Digit2\[2\]~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { Mux7~0 Digit2[2]~1 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.178 ns) 1.494 ns Digit2\[2\]~3 4 COMB LCCOMB_X30_Y8_N2 1 " "Info: 4: + IC(0.291 ns) + CELL(0.178 ns) = 1.494 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 1; COMB Node = 'Digit2\[2\]~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.469 ns" { Digit2[2]~1 Digit2[2]~3 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 1.971 ns Digit2\[1\]\$latch 5 REG LCCOMB_X30_Y8_N8 2 " "Info: 5: + IC(0.299 ns) + CELL(0.178 ns) = 1.971 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.712 ns ( 36.12 % ) " "Info: Total cell delay = 0.712 ns ( 36.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.259 ns ( 63.88 % ) " "Info: Total interconnect delay = 1.259 ns ( 63.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { number[2] Mux7~0 Digit2[2]~1 Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.971 ns" { number[2] {} Mux7~0 {} Digit2[2]~1 {} Digit2[2]~3 {} Digit2[1]$latch {} } { 0.000ns 0.380ns 0.289ns 0.291ns 0.299ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 38 -1 0 } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.007 ns" { clock number[1] Mux6~0 Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.007 ns" { clock {} clock~combout {} number[1] {} Mux6~0 {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 2.120ns 0.406ns 0.306ns 0.318ns } { 0.000ns 1.026ns 0.879ns 0.455ns 0.178ns 0.319ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.748 ns" { clock number[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.748 ns" { clock {} clock~combout {} number[2] {} } { 0.000ns 0.000ns 2.120ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { number[2] Mux7~0 Digit2[2]~1 Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "1.971 ns" { number[2] {} Mux7~0 {} Digit2[2]~1 {} Digit2[2]~3 {} Digit2[1]$latch {} } { 0.000ns 0.380ns 0.289ns 0.291ns 0.299ns } { 0.000ns 0.178ns 0.178ns 0.178ns 0.178ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Digit2\[1\]\$latch man_switch\[1\] mode_Switch 5.718 ns register " "Info: tsu for register \"Digit2\[1\]\$latch\" (data pin = \"man_switch\[1\]\", clock pin = \"mode_Switch\") is 5.718 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.672 ns + Longest pin register " "Info: + Longest pin to register delay is 7.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns man_switch\[1\] 1 PIN PIN_L21 14 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 14; PIN Node = 'man_switch\[1\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { man_switch[1] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.213 ns) + CELL(0.450 ns) 3.689 ns Equal18~0 2 COMB LCCOMB_X31_Y8_N18 4 " "Info: 2: + IC(2.213 ns) + CELL(0.450 ns) = 3.689 ns; Loc. = LCCOMB_X31_Y8_N18; Fanout = 4; COMB Node = 'Equal18~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.663 ns" { man_switch[1] Equal18~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.164 ns) + CELL(0.322 ns) 5.175 ns Digit1~22 3 COMB LCCOMB_X31_Y10_N22 2 " "Info: 3: + IC(1.164 ns) + CELL(0.322 ns) = 5.175 ns; Loc. = LCCOMB_X31_Y10_N22; Fanout = 2; COMB Node = 'Digit1~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { Equal18~0 Digit1~22 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.521 ns) 5.995 ns Digit1~24 4 COMB LCCOMB_X31_Y10_N10 2 " "Info: 4: + IC(0.299 ns) + CELL(0.521 ns) = 5.995 ns; Loc. = LCCOMB_X31_Y10_N10; Fanout = 2; COMB Node = 'Digit1~24'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.820 ns" { Digit1~22 Digit1~24 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.319 ns) 7.195 ns Digit2\[2\]~3 5 COMB LCCOMB_X30_Y8_N2 1 " "Info: 5: + IC(0.881 ns) + CELL(0.319 ns) = 7.195 ns; Loc. = LCCOMB_X30_Y8_N2; Fanout = 1; COMB Node = 'Digit2\[2\]~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Digit1~24 Digit2[2]~3 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 7.672 ns Digit2\[1\]\$latch 6 REG LCCOMB_X30_Y8_N8 2 " "Info: 6: + IC(0.299 ns) + CELL(0.178 ns) = 7.672 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.816 ns ( 36.70 % ) " "Info: Total cell delay = 2.816 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.856 ns ( 63.30 % ) " "Info: Total interconnect delay = 4.856 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.672 ns" { man_switch[1] Equal18~0 Digit1~22 Digit1~24 Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.672 ns" { man_switch[1] {} man_switch[1]~combout {} Equal18~0 {} Digit1~22 {} Digit1~24 {} Digit2[2]~3 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 2.213ns 1.164ns 0.299ns 0.881ns 0.299ns } { 0.000ns 1.026ns 0.450ns 0.322ns 0.521ns 0.319ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.162 ns + " "Info: + Micro setup delay of destination is 1.162 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode_Switch destination 3.116 ns - Shortest register " "Info: - Shortest clock path from clock \"mode_Switch\" to destination register is 3.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns mode_Switch 1 CLK PIN_U12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U12; Fanout = 17; CLK Node = 'mode_Switch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_Switch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.322 ns) 2.479 ns Digit2\[6\]~4 2 COMB LCCOMB_X30_Y8_N4 1 " "Info: 2: + IC(1.151 ns) + CELL(0.322 ns) = 2.479 ns; Loc. = LCCOMB_X30_Y8_N4; Fanout = 1; COMB Node = 'Digit2\[6\]~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.473 ns" { mode_Switch Digit2[6]~4 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.319 ns) 3.116 ns Digit2\[1\]\$latch 3 REG LCCOMB_X30_Y8_N8 2 " "Info: 3: + IC(0.318 ns) + CELL(0.319 ns) = 3.116 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.647 ns ( 52.86 % ) " "Info: Total cell delay = 1.647 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.469 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.469 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { mode_Switch Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { mode_Switch {} mode_Switch~combout {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 1.151ns 0.318ns } { 0.000ns 1.006ns 0.322ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.672 ns" { man_switch[1] Equal18~0 Digit1~22 Digit1~24 Digit2[2]~3 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.672 ns" { man_switch[1] {} man_switch[1]~combout {} Equal18~0 {} Digit1~22 {} Digit1~24 {} Digit2[2]~3 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 2.213ns 1.164ns 0.299ns 0.881ns 0.299ns } { 0.000ns 1.026ns 0.450ns 0.322ns 0.521ns 0.319ns 0.178ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.116 ns" { mode_Switch Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.116 ns" { mode_Switch {} mode_Switch~combout {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 1.151ns 0.318ns } { 0.000ns 1.006ns 0.322ns 0.319ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "secret_Code\[2\] Digit2\[2\] Digit2\[1\]\$latch 14.776 ns register " "Info: tco from clock \"secret_Code\[2\]\" to destination pin \"Digit2\[2\]\" through register \"Digit2\[1\]\$latch\" is 14.776 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "secret_Code\[2\] source 7.499 ns + Longest register " "Info: + Longest clock path from clock \"secret_Code\[2\]\" to source register is 7.499 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns secret_Code\[2\] 1 CLK PIN_U11 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 1; CLK Node = 'secret_Code\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { secret_Code[2] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.483 ns) 3.198 ns Equal1~0 2 COMB LCCOMB_X10_Y9_N30 2 " "Info: 2: + IC(1.709 ns) + CELL(0.483 ns) = 3.198 ns; Loc. = LCCOMB_X10_Y9_N30; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { secret_Code[2] Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.143 ns) + CELL(0.521 ns) 6.862 ns Digit2\[6\]~4 3 COMB LCCOMB_X30_Y8_N4 1 " "Info: 3: + IC(3.143 ns) + CELL(0.521 ns) = 6.862 ns; Loc. = LCCOMB_X30_Y8_N4; Fanout = 1; COMB Node = 'Digit2\[6\]~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.664 ns" { Equal1~0 Digit2[6]~4 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.319 ns) 7.499 ns Digit2\[1\]\$latch 4 REG LCCOMB_X30_Y8_N8 2 " "Info: 4: + IC(0.318 ns) + CELL(0.319 ns) = 7.499 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.329 ns ( 31.06 % ) " "Info: Total cell delay = 2.329 ns ( 31.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.170 ns ( 68.94 % ) " "Info: Total interconnect delay = 5.170 ns ( 68.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.499 ns" { secret_Code[2] Equal1~0 Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.499 ns" { secret_Code[2] {} secret_Code[2]~combout {} Equal1~0 {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 1.709ns 3.143ns 0.318ns } { 0.000ns 1.006ns 0.483ns 0.521ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.277 ns + Longest register pin " "Info: + Longest register to pin delay is 7.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Digit2\[1\]\$latch 1 REG LCCOMB_X30_Y8_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y8_N8; Fanout = 2; REG Node = 'Digit2\[1\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Digit2[1]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.457 ns) + CELL(2.820 ns) 7.277 ns Digit2\[2\] 2 PIN PIN_H5 0 " "Info: 2: + IC(4.457 ns) + CELL(2.820 ns) = 7.277 ns; Loc. = PIN_H5; Fanout = 0; PIN Node = 'Digit2\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { Digit2[1]$latch Digit2[2] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 38.75 % ) " "Info: Total cell delay = 2.820 ns ( 38.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.457 ns ( 61.25 % ) " "Info: Total interconnect delay = 4.457 ns ( 61.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { Digit2[1]$latch Digit2[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.277 ns" { Digit2[1]$latch {} Digit2[2] {} } { 0.000ns 4.457ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.499 ns" { secret_Code[2] Equal1~0 Digit2[6]~4 Digit2[1]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.499 ns" { secret_Code[2] {} secret_Code[2]~combout {} Equal1~0 {} Digit2[6]~4 {} Digit2[1]$latch {} } { 0.000ns 0.000ns 1.709ns 3.143ns 0.318ns } { 0.000ns 1.006ns 0.483ns 0.521ns 0.319ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.277 ns" { Digit2[1]$latch Digit2[2] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.277 ns" { Digit2[1]$latch {} Digit2[2] {} } { 0.000ns 4.457ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Digit1\[2\]\$latch mode_Switch secret_Code\[2\] 3.868 ns register " "Info: th for register \"Digit1\[2\]\$latch\" (data pin = \"mode_Switch\", clock pin = \"secret_Code\[2\]\") is 3.868 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "secret_Code\[2\] destination 7.421 ns + Longest register " "Info: + Longest clock path from clock \"secret_Code\[2\]\" to destination register is 7.421 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns secret_Code\[2\] 1 CLK PIN_U11 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 1; CLK Node = 'secret_Code\[2\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { secret_Code[2] } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.483 ns) 3.198 ns Equal1~0 2 COMB LCCOMB_X10_Y9_N30 2 " "Info: 2: + IC(1.709 ns) + CELL(0.483 ns) = 3.198 ns; Loc. = LCCOMB_X10_Y9_N30; Fanout = 2; COMB Node = 'Equal1~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { secret_Code[2] Equal1~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.658 ns) + CELL(0.000 ns) 5.856 ns Equal1~0clkctrl 3 COMB CLKCTRL_G5 7 " "Info: 3: + IC(2.658 ns) + CELL(0.000 ns) = 5.856 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'Equal1~0clkctrl'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { Equal1~0 Equal1~0clkctrl } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.178 ns) 7.421 ns Digit1\[2\]\$latch 4 REG LCCOMB_X30_Y9_N20 1 " "Info: 4: + IC(1.387 ns) + CELL(0.178 ns) = 7.421 ns; Loc. = LCCOMB_X30_Y9_N20; Fanout = 1; REG Node = 'Digit1\[2\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { Equal1~0clkctrl Digit1[2]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 22.46 % ) " "Info: Total cell delay = 1.667 ns ( 22.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.754 ns ( 77.54 % ) " "Info: Total interconnect delay = 5.754 ns ( 77.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { secret_Code[2] Equal1~0 Equal1~0clkctrl Digit1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { secret_Code[2] {} secret_Code[2]~combout {} Equal1~0 {} Equal1~0clkctrl {} Digit1[2]$latch {} } { 0.000ns 0.000ns 1.709ns 2.658ns 1.387ns } { 0.000ns 1.006ns 0.483ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.553 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns mode_Switch 1 CLK PIN_U12 17 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U12; Fanout = 17; CLK Node = 'mode_Switch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode_Switch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.178 ns) 2.743 ns Digit1~38 2 COMB LCCOMB_X30_Y9_N18 1 " "Info: 2: + IC(1.559 ns) + CELL(0.178 ns) = 2.743 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 1; COMB Node = 'Digit1~38'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.737 ns" { mode_Switch Digit1~38 } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.521 ns) 3.553 ns Digit1\[2\]\$latch 3 REG LCCOMB_X30_Y9_N20 1 " "Info: 3: + IC(0.289 ns) + CELL(0.521 ns) = 3.553 ns; Loc. = LCCOMB_X30_Y9_N20; Fanout = 1; REG Node = 'Digit1\[2\]\$latch'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { Digit1~38 Digit1[2]$latch } "NODE_NAME" } } { "counterUp_Down.vhd" "" { Text "C:/Users/Paballo/Desktop/Final Project/counterUp_Down.vhd" 36 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.705 ns ( 47.99 % ) " "Info: Total cell delay = 1.705 ns ( 47.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.848 ns ( 52.01 % ) " "Info: Total interconnect delay = 1.848 ns ( 52.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.553 ns" { mode_Switch Digit1~38 Digit1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.553 ns" { mode_Switch {} mode_Switch~combout {} Digit1~38 {} Digit1[2]$latch {} } { 0.000ns 0.000ns 1.559ns 0.289ns } { 0.000ns 1.006ns 0.178ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { secret_Code[2] Equal1~0 Equal1~0clkctrl Digit1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "7.421 ns" { secret_Code[2] {} secret_Code[2]~combout {} Equal1~0 {} Equal1~0clkctrl {} Digit1[2]$latch {} } { 0.000ns 0.000ns 1.709ns 2.658ns 1.387ns } { 0.000ns 1.006ns 0.483ns 0.000ns 0.178ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.553 ns" { mode_Switch Digit1~38 Digit1[2]$latch } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.553 ns" { mode_Switch {} mode_Switch~combout {} Digit1~38 {} Digit1[2]$latch {} } { 0.000ns 0.000ns 1.559ns 0.289ns } { 0.000ns 1.006ns 0.178ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 20:48:54 2015 " "Info: Processing ended: Mon Oct 19 20:48:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 78 s " "Info: Quartus II Full Compilation was successful. 0 errors, 78 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
