                         Chronologic VCS (TM)
       Version W-2024.09-SP1_Full64 -- Thu Nov 27 14:01:15 2025

                    Copyright (c) 1991 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'mesh_tb.v'
Parsing included file 'mesh.v'.
Parsing included file '../node/node.v'.
Parsing included file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/alu/alu.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/fpu/fpu.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/reg_file/reg_file.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/f_reg_file/f_reg_file.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/immediate_generation_unit/immediate_generation_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/control_unit/control_unit.v'.
Parsing included file '../../accelerator/cpu_core/alu/../support_modules/mux_2to1_3bit.v'.
Back to file '../cpu_core/control_unit/control_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/branch_control_unit/branch_control_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/forwarding_units/ex_forward_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/forwarding_units/mem_forward_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/hazard_detection_unit/hazard_detection_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_flush_unit/pipeline_flush_unit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_registers/pr_if_id.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_registers/pr_id_ex.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_registers/pr_ex_mem.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/pipeline_registers/pr_mem_wb.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/support_modules/plus_4_adder.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/support_modules/mux_4to1_32bit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Parsing included file '../cpu_core/support_modules/mux_2to1_32bit.v'.
Back to file '../cpu_core/cpu/cpu.v'.
Back to file '../node/node.v'.
Parsing included file '../cpu_core/instruction_memory/instruction_memory.v'.
Back to file '../node/node.v'.
Parsing included file '../cpu_core/data_memory/data_memory.v'.
Back to file '../node/node.v'.
Parsing included file '../network_interface/network_interface.v'.
Parsing included file '../../accelerator/network_interface/fifo.v'.
Back to file '../network_interface/network_interface.v'.
Back to file '../node/node.v'.
Parsing included file '../router/router.v'.
Back to file '../node/node.v'.
Parsing included file '../neuron_bank/neuron_bank.v'.
Parsing included file '../neuron_core/neuron_core.v'.
Back to file '../neuron_bank/neuron_bank.v'.
Back to file '../node/node.v'.
Back to file 'mesh.v'.
Back to file 'mesh_tb.v'.
Top Level Modules:
       mesh_tb
TimeScale is 1 ns / 100 ps

Error-[URMI] Unresolved modules
../cpu_core/fpu/fpu.v, 78
"Floating_Point_to_Integer FuI(DATA1, INTER_FCVTWS);"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
../cpu_core/fpu/fpu.v, 72
"Multiplication MuI(DATA1, DATA2, Mul_Exception, Mul_Overflow, Mul_Underflow, INTER_FMUL);"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
../neuron_core/neuron_core.v, 59
"Comparison FCOMP(fcomp_op1, fcomp_op2, fcomp_res_bits);"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
../cpu_core/fpu/fpu.v, 74
"Division DuI(DATA1, DATA2, Div_Exception, INTER_FDIV);"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
../neuron_core/neuron_core.v, 54
"Multiplication FMUL(fmul_op1, fmul_op2, fmul_exc, fmul_ovf, fmul_unf, fmul_res);"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
../cpu_core/fpu/fpu.v, 76
"Comparison CuI(DATA1, DATA2, COMPARE_RESULT);"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
../neuron_core/neuron_core.v, 50
"Addition_Subtraction FADD(fadd_op1, fadd_op2, fadd_sub_op, fadd_exc, fadd_res);"
  Module definition of above instance is not found in the design.


Error-[URMI] Unresolved modules
../cpu_core/fpu/fpu.v, 70
"Addition_Subtraction AuI(AddSubOp1, AddSubOp2, AddBar_Sub, Add_Sub_Exception, INTER_FADDSUB);"
  Module definition of above instance is not found in the design.

8 errors
CPU time: .228 seconds to compile
Verdi KDB elaboration done and the database successfully generated
