

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_s'
================================================================
* Date:           Sun Jul 21 20:36:52 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.609 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073606|  2073606|  20.736 ms|  20.736 ms|  2073606|  2073606|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |                                                                    |                                                          |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
        |                              Instance                              |                          Module                          |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39  |MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol  |  2073604|  2073604|  20.736 ms|  20.736 ms|  2073601|  2073601|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     162|    581|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     65|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     167|    664|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39  |MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol  |        0|   0|  162|  581|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                               |                                                          |        0|   0|  162|  581|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |ap_block_state3       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1340_fu_56_p2  |      icmp|   0|  0|  14|           6|           1|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  18|           8|           3|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  20|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |imgOutput_data_read  |   9|          2|    1|          2|
    |ldata_blk_n          |   9|          2|    1|          2|
    |ldata_din            |   9|          2|   32|         64|
    |ldata_write          |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  65|         14|   37|         76|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                      | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                        |  3|   0|    3|          0|
    |ap_done_reg                                                                      |  1|   0|    1|          0|
    |grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                            |  5|   0|    5|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|imgOutput_data_dout            |   in|   24|     ap_fifo|          imgOutput_data|       pointer|
|imgOutput_data_num_data_valid  |   in|    3|     ap_fifo|          imgOutput_data|       pointer|
|imgOutput_data_fifo_cap        |   in|    3|     ap_fifo|          imgOutput_data|       pointer|
|imgOutput_data_empty_n         |   in|    1|     ap_fifo|          imgOutput_data|       pointer|
|imgOutput_data_read            |  out|    1|     ap_fifo|          imgOutput_data|       pointer|
|ldata_din                      |  out|   32|     ap_fifo|                   ldata|       pointer|
|ldata_num_data_valid           |   in|    3|     ap_fifo|                   ldata|       pointer|
|ldata_fifo_cap                 |   in|    3|     ap_fifo|                   ldata|       pointer|
|ldata_full_n                   |   in|    1|     ap_fifo|                   ldata|       pointer|
|ldata_write                    |  out|    1|     ap_fifo|                   ldata|       pointer|
+-------------------------------+-----+-----+------------+------------------------+--------------+

