-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_read_x is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    q_stream_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    q_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    q_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    q_stream_full_n : IN STD_LOGIC;
    q_stream_write : OUT STD_LOGIC;
    m_axi_inout2_AWVALID : OUT STD_LOGIC;
    m_axi_inout2_AWREADY : IN STD_LOGIC;
    m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WVALID : OUT STD_LOGIC;
    m_axi_inout2_WREADY : IN STD_LOGIC;
    m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_WLAST : OUT STD_LOGIC;
    m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARVALID : OUT STD_LOGIC;
    m_axi_inout2_ARREADY : IN STD_LOGIC;
    m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RVALID : IN STD_LOGIC;
    m_axi_inout2_RREADY : OUT STD_LOGIC;
    m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_RLAST : IN STD_LOGIC;
    m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BVALID : IN STD_LOGIC;
    m_axi_inout2_BREADY : OUT STD_LOGIC;
    m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    x : IN STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of ViT_act_read_x is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_C18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000110000011000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal inout2_blk_n_AR : STD_LOGIC;
    signal trunc_ln_fu_64_p4 : STD_LOGIC_VECTOR (58 downto 0);
    signal trunc_ln_reg_85 : STD_LOGIC_VECTOR (58 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_start : STD_LOGIC;
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_done : STD_LOGIC;
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_idle : STD_LOGIC;
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_ready : STD_LOGIC;
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWVALID : STD_LOGIC;
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_WVALID : STD_LOGIC;
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_WLAST : STD_LOGIC;
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARVALID : STD_LOGIC;
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_RREADY : STD_LOGIC;
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_BREADY : STD_LOGIC;
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_q_stream_din : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_q_stream_write : STD_LOGIC;
    signal grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal sext_ln18_fu_74_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        q_stream_din : OUT STD_LOGIC_VECTOR (255 downto 0);
        q_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        q_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        q_stream_full_n : IN STD_LOGIC;
        q_stream_write : OUT STD_LOGIC;
        sext_ln18 : IN STD_LOGIC_VECTOR (58 downto 0) );
    end component;



begin
    grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55 : component ViT_act_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_start,
        ap_done => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_done,
        ap_idle => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_idle,
        ap_ready => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_ready,
        m_axi_inout2_AWVALID => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => ap_const_logic_0,
        m_axi_inout2_AWADDR => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => ap_const_logic_0,
        m_axi_inout2_WDATA => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_WLAST,
        m_axi_inout2_WID => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_WID,
        m_axi_inout2_WUSER => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => m_axi_inout2_RVALID,
        m_axi_inout2_RREADY => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => m_axi_inout2_RDATA,
        m_axi_inout2_RLAST => m_axi_inout2_RLAST,
        m_axi_inout2_RID => m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM => m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER => m_axi_inout2_RUSER,
        m_axi_inout2_RRESP => m_axi_inout2_RRESP,
        m_axi_inout2_BVALID => ap_const_logic_0,
        m_axi_inout2_BREADY => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => ap_const_lv2_0,
        m_axi_inout2_BID => ap_const_lv1_0,
        m_axi_inout2_BUSER => ap_const_lv1_0,
        q_stream_din => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_q_stream_din,
        q_stream_num_data_valid => ap_const_lv2_0,
        q_stream_fifo_cap => ap_const_lv2_0,
        q_stream_full_n => q_stream_full_n,
        q_stream_write => grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_q_stream_write,
        sext_ln18 => trunc_ln_reg_85);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_done = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_ready = ap_const_logic_1)) then 
                    grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                trunc_ln_reg_85 <= x(63 downto 5);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, m_axi_inout2_ARREADY, grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_done, ap_CS_fsm_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((m_axi_inout2_ARREADY = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, m_axi_inout2_ARREADY)
    begin
        if (((m_axi_inout2_ARREADY = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_done)
    begin
        if ((grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_done, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_done, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_start <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_ap_start_reg;

    inout2_blk_n_AR_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, m_axi_inout2_ARREADY)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            inout2_blk_n_AR <= m_axi_inout2_ARREADY;
        else 
            inout2_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    m_axi_inout2_ARADDR_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, m_axi_inout2_ARREADY, grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARADDR, ap_CS_fsm_state8, ap_CS_fsm_state9, sext_ln18_fu_74_p1)
    begin
        if ((not(((m_axi_inout2_ARREADY = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_ARADDR <= sext_ln18_fu_74_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_ARADDR <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARADDR;
        else 
            m_axi_inout2_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_inout2_ARBURST_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARBURST, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_ARBURST <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARBURST;
        else 
            m_axi_inout2_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_inout2_ARCACHE_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARCACHE, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_ARCACHE <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARCACHE;
        else 
            m_axi_inout2_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_inout2_ARID_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARID, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_ARID <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARID;
        else 
            m_axi_inout2_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_inout2_ARLEN_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, m_axi_inout2_ARREADY, grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARLEN, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((not(((m_axi_inout2_ARREADY = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_ARLEN <= ap_const_lv32_C18;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_ARLEN <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARLEN;
        else 
            m_axi_inout2_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_inout2_ARLOCK_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARLOCK, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_ARLOCK <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARLOCK;
        else 
            m_axi_inout2_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_inout2_ARPROT_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARPROT, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_ARPROT <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARPROT;
        else 
            m_axi_inout2_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_inout2_ARQOS_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARQOS, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_ARQOS <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARQOS;
        else 
            m_axi_inout2_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_inout2_ARREGION_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARREGION, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_ARREGION <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARREGION;
        else 
            m_axi_inout2_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_inout2_ARSIZE_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARSIZE, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_ARSIZE <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARSIZE;
        else 
            m_axi_inout2_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_inout2_ARUSER_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARUSER, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_ARUSER <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARUSER;
        else 
            m_axi_inout2_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_inout2_ARVALID_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, m_axi_inout2_ARREADY, grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARVALID, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if ((not(((m_axi_inout2_ARREADY = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_inout2_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_ARVALID <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_ARVALID;
        else 
            m_axi_inout2_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout2_AWADDR <= ap_const_lv64_0;
    m_axi_inout2_AWBURST <= ap_const_lv2_0;
    m_axi_inout2_AWCACHE <= ap_const_lv4_0;
    m_axi_inout2_AWID <= ap_const_lv1_0;
    m_axi_inout2_AWLEN <= ap_const_lv32_0;
    m_axi_inout2_AWLOCK <= ap_const_lv2_0;
    m_axi_inout2_AWPROT <= ap_const_lv3_0;
    m_axi_inout2_AWQOS <= ap_const_lv4_0;
    m_axi_inout2_AWREGION <= ap_const_lv4_0;
    m_axi_inout2_AWSIZE <= ap_const_lv3_0;
    m_axi_inout2_AWUSER <= ap_const_lv1_0;
    m_axi_inout2_AWVALID <= ap_const_logic_0;
    m_axi_inout2_BREADY <= ap_const_logic_0;

    m_axi_inout2_RREADY_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_RREADY, ap_CS_fsm_state8, ap_CS_fsm_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            m_axi_inout2_RREADY <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_m_axi_inout2_RREADY;
        else 
            m_axi_inout2_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_inout2_WDATA <= ap_const_lv256_lc_1;
    m_axi_inout2_WID <= ap_const_lv1_0;
    m_axi_inout2_WLAST <= ap_const_logic_0;
    m_axi_inout2_WSTRB <= ap_const_lv32_0;
    m_axi_inout2_WUSER <= ap_const_lv1_0;
    m_axi_inout2_WVALID <= ap_const_logic_0;
    q_stream_din <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_q_stream_din;

    q_stream_write_assign_proc : process(grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_q_stream_write, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            q_stream_write <= grp_read_x_Pipeline_ln18_for_each_patch_ln20_for_block_in_dim_fu_55_q_stream_write;
        else 
            q_stream_write <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln18_fu_74_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_fu_64_p4),64));

    trunc_ln_fu_64_p4 <= x(63 downto 5);
end behav;
