$date
	Sat Oct 22 22:22:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#374102
b10 &
b10 %
1$
b10 !
1"
#374103
0"
#374106
b1 &
b1 %
1#
#374110
b0 &
0#
b0 %
0$
#1343797
b111 !
1"
#1343798
b111 &
b111 %
1$
#1343799
0"
#1343802
b10110 &
b10110 %
#1343806
b1011 &
b1011 %
#1343810
b100010 &
b100010 %
#1343814
b10001 &
b10001 %
#1343818
b110100 &
b110100 %
#1343822
b11010 &
b11010 %
#1343826
b1101 &
b1101 %
#1343830
b101000 &
b101000 %
#1343834
b10100 &
b10100 %
#1343838
b1010 &
b1010 %
#1343842
b101 &
b101 %
#1343846
b10000 &
b10000 %
#1343850
b1000 &
b1000 %
#1343854
b100 &
b100 %
#1343858
b10 &
b10 %
#1343862
b1 &
1#
b1 %
#1343866
b0 &
b0 %
0#
0$
#2337666
b110 &
b110 %
1$
b110 !
1"
#2337667
0"
#2337670
b11 &
b11 %
#2337674
b1010 &
b1010 %
#2337678
b101 &
b101 %
#2337682
b10000 &
b10000 %
#2337686
b1000 &
b1000 %
#2337690
b100 &
b100 %
#2337694
b10 &
b10 %
#2337698
b1 &
b1 %
1#
#2337702
b0 &
0#
b0 %
0$
#4500012
