// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xcomputes4_1.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XComputes4_1_CfgInitialize(XComputes4_1 *InstancePtr, XComputes4_1_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_BaseAddress = ConfigPtr->Control_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XComputes4_1_Start(XComputes4_1 *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XComputes4_1_ReadReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_AP_CTRL) & 0x80;
    XComputes4_1_WriteReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XComputes4_1_IsDone(XComputes4_1 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XComputes4_1_ReadReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XComputes4_1_IsIdle(XComputes4_1 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XComputes4_1_ReadReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XComputes4_1_IsReady(XComputes4_1 *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XComputes4_1_ReadReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XComputes4_1_EnableAutoRestart(XComputes4_1 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XComputes4_1_WriteReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_AP_CTRL, 0x80);
}

void XComputes4_1_DisableAutoRestart(XComputes4_1 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XComputes4_1_WriteReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_AP_CTRL, 0);
}

void XComputes4_1_InterruptGlobalEnable(XComputes4_1 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XComputes4_1_WriteReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_GIE, 1);
}

void XComputes4_1_InterruptGlobalDisable(XComputes4_1 *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XComputes4_1_WriteReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_GIE, 0);
}

void XComputes4_1_InterruptEnable(XComputes4_1 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XComputes4_1_ReadReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_IER);
    XComputes4_1_WriteReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_IER, Register | Mask);
}

void XComputes4_1_InterruptDisable(XComputes4_1 *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XComputes4_1_ReadReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_IER);
    XComputes4_1_WriteReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_IER, Register & (~Mask));
}

void XComputes4_1_InterruptClear(XComputes4_1 *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XComputes4_1_WriteReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_ISR, Mask);
}

u32 XComputes4_1_InterruptGetEnabled(XComputes4_1 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XComputes4_1_ReadReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_IER);
}

u32 XComputes4_1_InterruptGetStatus(XComputes4_1 *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XComputes4_1_ReadReg(InstancePtr->Control_BaseAddress, XCOMPUTES4_1_CONTROL_ADDR_ISR);
}

