<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/cpx_fpbuf_p1.v.html" target="file-frame">third_party/tests/utd-sv/cpx_fpbuf_p1.v</a>
time_elapsed: 0.008s
ram usage: 9620 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e cpx_fpbuf_p1 <a href="../../../../third_party/tests/utd-sv/cpx_fpbuf_p1.v.html" target="file-frame">third_party/tests/utd-sv/cpx_fpbuf_p1.v</a>
entity @cpx_fpbuf_p1 (i8$ %fp_cpx_req_bufp0_cq, i1$ %arbcp0_cpxdp_grant_arbbf_ca_1, i1$ %arbcp0_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp0_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp0_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp0_cpxdp_shift_arbbf_cx_1, i1$ %arbcp1_cpxdp_grant_arbbf_ca_1, i1$ %arbcp1_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp1_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp1_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp1_cpxdp_shift_arbbf_cx_1, i1$ %arbcp2_cpxdp_grant_arbbf_ca_1, i1$ %arbcp2_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp2_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp2_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp2_cpxdp_shift_arbbf_cx_1, i1$ %arbcp3_cpxdp_grant_arbbf_ca_1, i1$ %arbcp3_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp3_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp3_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp3_cpxdp_shift_arbbf_cx_1, i1$ %arbcp4_cpxdp_grant_arbbf_ca_1, i1$ %arbcp4_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp4_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp4_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp4_cpxdp_shift_arbbf_cx_1, i1$ %arbcp5_cpxdp_grant_arbbf_ca_1, i1$ %arbcp5_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp5_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp5_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp5_cpxdp_shift_arbbf_cx_1, i1$ %arbcp6_cpxdp_grant_arbbf_ca_1, i1$ %arbcp6_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp6_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp6_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp6_cpxdp_shift_arbbf_cx_1, i1$ %arbcp7_cpxdp_grant_arbbf_ca_1, i1$ %arbcp7_cpxdp_q0_hold_arbbf_ca_l_1, i1$ %arbcp7_cpxdp_qsel0_arbbf_ca_1, i1$ %arbcp7_cpxdp_qsel1_arbbf_ca_l_1, i1$ %arbcp7_cpxdp_shift_arbbf_cx_1) -&gt; (i8$ %fp_cpx_req_bufp1_cq, i1$ %arbcp0_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp0_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp0_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp0_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp0_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp1_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp1_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp1_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp1_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp1_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp2_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp2_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp2_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp2_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp2_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp3_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp3_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp3_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp3_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp3_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp4_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp4_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp4_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp4_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp4_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp5_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp5_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp5_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp5_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp5_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp6_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp6_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp6_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp6_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp6_cpxdp_shift_bufp1_cx_l_1, i1$ %arbcp7_cpxdp_grant_bufp1_ca_l_1, i1$ %arbcp7_cpxdp_q0_hold_bufp1_ca_1, i1$ %arbcp7_cpxdp_qsel0_bufp1_ca_l_1, i1$ %arbcp7_cpxdp_qsel1_bufp1_ca_1, i1$ %arbcp7_cpxdp_shift_bufp1_cx_l_1) {
    %0 = const i1 0
    %1 = const i8 0
    %2 = sig i8 %1
    %3 = shr i8$ %fp_cpx_req_bufp1_cq, i8$ %2, i1 %0
    %4 = exts i8$, i8$ %3, 0, 8
    %fp_cpx_req_bufp0_cq1 = prb i8$ %fp_cpx_req_bufp0_cq
    %5 = const i1 0
    %6 = const i8 0
    %7 = shr i8 %fp_cpx_req_bufp0_cq1, i8 %6, i1 %5
    %8 = exts i8, i8 %7, 0, 8
    %9 = const time 0s 1e
    drv i8$ %4, %8, %9
    %arbcp0_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp0_cpxdp_grant_arbbf_ca_1
    %10 = not i1 %arbcp0_cpxdp_grant_arbbf_ca_11
    %11 = const time 0s 1e
    drv i1$ %arbcp0_cpxdp_grant_bufp1_ca_l_1, %10, %11
    %arbcp0_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp0_cpxdp_q0_hold_arbbf_ca_l_1
    %12 = not i1 %arbcp0_cpxdp_q0_hold_arbbf_ca_l_11
    %13 = const time 0s 1e
    drv i1$ %arbcp0_cpxdp_q0_hold_bufp1_ca_1, %12, %13
    %arbcp0_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp0_cpxdp_qsel0_arbbf_ca_1
    %14 = not i1 %arbcp0_cpxdp_qsel0_arbbf_ca_11
    %15 = const time 0s 1e
    drv i1$ %arbcp0_cpxdp_qsel0_bufp1_ca_l_1, %14, %15
    %arbcp0_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp0_cpxdp_qsel1_arbbf_ca_l_1
    %16 = not i1 %arbcp0_cpxdp_qsel1_arbbf_ca_l_11
    %17 = const time 0s 1e
    drv i1$ %arbcp0_cpxdp_qsel1_bufp1_ca_1, %16, %17
    %arbcp0_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp0_cpxdp_shift_arbbf_cx_1
    %18 = not i1 %arbcp0_cpxdp_shift_arbbf_cx_11
    %19 = const time 0s 1e
    drv i1$ %arbcp0_cpxdp_shift_bufp1_cx_l_1, %18, %19
    %arbcp1_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp1_cpxdp_grant_arbbf_ca_1
    %20 = not i1 %arbcp1_cpxdp_grant_arbbf_ca_11
    %21 = const time 0s 1e
    drv i1$ %arbcp1_cpxdp_grant_bufp1_ca_l_1, %20, %21
    %arbcp1_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp1_cpxdp_q0_hold_arbbf_ca_l_1
    %22 = not i1 %arbcp1_cpxdp_q0_hold_arbbf_ca_l_11
    %23 = const time 0s 1e
    drv i1$ %arbcp1_cpxdp_q0_hold_bufp1_ca_1, %22, %23
    %arbcp1_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp1_cpxdp_qsel0_arbbf_ca_1
    %24 = not i1 %arbcp1_cpxdp_qsel0_arbbf_ca_11
    %25 = const time 0s 1e
    drv i1$ %arbcp1_cpxdp_qsel0_bufp1_ca_l_1, %24, %25
    %arbcp1_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp1_cpxdp_qsel1_arbbf_ca_l_1
    %26 = not i1 %arbcp1_cpxdp_qsel1_arbbf_ca_l_11
    %27 = const time 0s 1e
    drv i1$ %arbcp1_cpxdp_qsel1_bufp1_ca_1, %26, %27
    %arbcp1_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp1_cpxdp_shift_arbbf_cx_1
    %28 = not i1 %arbcp1_cpxdp_shift_arbbf_cx_11
    %29 = const time 0s 1e
    drv i1$ %arbcp1_cpxdp_shift_bufp1_cx_l_1, %28, %29
    %arbcp2_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp2_cpxdp_grant_arbbf_ca_1
    %30 = not i1 %arbcp2_cpxdp_grant_arbbf_ca_11
    %31 = const time 0s 1e
    drv i1$ %arbcp2_cpxdp_grant_bufp1_ca_l_1, %30, %31
    %arbcp2_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp2_cpxdp_q0_hold_arbbf_ca_l_1
    %32 = not i1 %arbcp2_cpxdp_q0_hold_arbbf_ca_l_11
    %33 = const time 0s 1e
    drv i1$ %arbcp2_cpxdp_q0_hold_bufp1_ca_1, %32, %33
    %arbcp2_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp2_cpxdp_qsel0_arbbf_ca_1
    %34 = not i1 %arbcp2_cpxdp_qsel0_arbbf_ca_11
    %35 = const time 0s 1e
    drv i1$ %arbcp2_cpxdp_qsel0_bufp1_ca_l_1, %34, %35
    %arbcp2_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp2_cpxdp_qsel1_arbbf_ca_l_1
    %36 = not i1 %arbcp2_cpxdp_qsel1_arbbf_ca_l_11
    %37 = const time 0s 1e
    drv i1$ %arbcp2_cpxdp_qsel1_bufp1_ca_1, %36, %37
    %arbcp2_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp2_cpxdp_shift_arbbf_cx_1
    %38 = not i1 %arbcp2_cpxdp_shift_arbbf_cx_11
    %39 = const time 0s 1e
    drv i1$ %arbcp2_cpxdp_shift_bufp1_cx_l_1, %38, %39
    %arbcp3_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp3_cpxdp_grant_arbbf_ca_1
    %40 = not i1 %arbcp3_cpxdp_grant_arbbf_ca_11
    %41 = const time 0s 1e
    drv i1$ %arbcp3_cpxdp_grant_bufp1_ca_l_1, %40, %41
    %arbcp3_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp3_cpxdp_q0_hold_arbbf_ca_l_1
    %42 = not i1 %arbcp3_cpxdp_q0_hold_arbbf_ca_l_11
    %43 = const time 0s 1e
    drv i1$ %arbcp3_cpxdp_q0_hold_bufp1_ca_1, %42, %43
    %arbcp3_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp3_cpxdp_qsel0_arbbf_ca_1
    %44 = not i1 %arbcp3_cpxdp_qsel0_arbbf_ca_11
    %45 = const time 0s 1e
    drv i1$ %arbcp3_cpxdp_qsel0_bufp1_ca_l_1, %44, %45
    %arbcp3_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp3_cpxdp_qsel1_arbbf_ca_l_1
    %46 = not i1 %arbcp3_cpxdp_qsel1_arbbf_ca_l_11
    %47 = const time 0s 1e
    drv i1$ %arbcp3_cpxdp_qsel1_bufp1_ca_1, %46, %47
    %arbcp3_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp3_cpxdp_shift_arbbf_cx_1
    %48 = not i1 %arbcp3_cpxdp_shift_arbbf_cx_11
    %49 = const time 0s 1e
    drv i1$ %arbcp3_cpxdp_shift_bufp1_cx_l_1, %48, %49
    %arbcp4_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp4_cpxdp_grant_arbbf_ca_1
    %50 = not i1 %arbcp4_cpxdp_grant_arbbf_ca_11
    %51 = const time 0s 1e
    drv i1$ %arbcp4_cpxdp_grant_bufp1_ca_l_1, %50, %51
    %arbcp4_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp4_cpxdp_q0_hold_arbbf_ca_l_1
    %52 = not i1 %arbcp4_cpxdp_q0_hold_arbbf_ca_l_11
    %53 = const time 0s 1e
    drv i1$ %arbcp4_cpxdp_q0_hold_bufp1_ca_1, %52, %53
    %arbcp4_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp4_cpxdp_qsel0_arbbf_ca_1
    %54 = not i1 %arbcp4_cpxdp_qsel0_arbbf_ca_11
    %55 = const time 0s 1e
    drv i1$ %arbcp4_cpxdp_qsel0_bufp1_ca_l_1, %54, %55
    %arbcp4_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp4_cpxdp_qsel1_arbbf_ca_l_1
    %56 = not i1 %arbcp4_cpxdp_qsel1_arbbf_ca_l_11
    %57 = const time 0s 1e
    drv i1$ %arbcp4_cpxdp_qsel1_bufp1_ca_1, %56, %57
    %arbcp4_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp4_cpxdp_shift_arbbf_cx_1
    %58 = not i1 %arbcp4_cpxdp_shift_arbbf_cx_11
    %59 = const time 0s 1e
    drv i1$ %arbcp4_cpxdp_shift_bufp1_cx_l_1, %58, %59
    %arbcp5_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp5_cpxdp_grant_arbbf_ca_1
    %60 = not i1 %arbcp5_cpxdp_grant_arbbf_ca_11
    %61 = const time 0s 1e
    drv i1$ %arbcp5_cpxdp_grant_bufp1_ca_l_1, %60, %61
    %arbcp5_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp5_cpxdp_q0_hold_arbbf_ca_l_1
    %62 = not i1 %arbcp5_cpxdp_q0_hold_arbbf_ca_l_11
    %63 = const time 0s 1e
    drv i1$ %arbcp5_cpxdp_q0_hold_bufp1_ca_1, %62, %63
    %arbcp5_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp5_cpxdp_qsel0_arbbf_ca_1
    %64 = not i1 %arbcp5_cpxdp_qsel0_arbbf_ca_11
    %65 = const time 0s 1e
    drv i1$ %arbcp5_cpxdp_qsel0_bufp1_ca_l_1, %64, %65
    %arbcp5_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp5_cpxdp_qsel1_arbbf_ca_l_1
    %66 = not i1 %arbcp5_cpxdp_qsel1_arbbf_ca_l_11
    %67 = const time 0s 1e
    drv i1$ %arbcp5_cpxdp_qsel1_bufp1_ca_1, %66, %67
    %arbcp5_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp5_cpxdp_shift_arbbf_cx_1
    %68 = not i1 %arbcp5_cpxdp_shift_arbbf_cx_11
    %69 = const time 0s 1e
    drv i1$ %arbcp5_cpxdp_shift_bufp1_cx_l_1, %68, %69
    %arbcp6_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp6_cpxdp_grant_arbbf_ca_1
    %70 = not i1 %arbcp6_cpxdp_grant_arbbf_ca_11
    %71 = const time 0s 1e
    drv i1$ %arbcp6_cpxdp_grant_bufp1_ca_l_1, %70, %71
    %arbcp6_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp6_cpxdp_q0_hold_arbbf_ca_l_1
    %72 = not i1 %arbcp6_cpxdp_q0_hold_arbbf_ca_l_11
    %73 = const time 0s 1e
    drv i1$ %arbcp6_cpxdp_q0_hold_bufp1_ca_1, %72, %73
    %arbcp6_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp6_cpxdp_qsel0_arbbf_ca_1
    %74 = not i1 %arbcp6_cpxdp_qsel0_arbbf_ca_11
    %75 = const time 0s 1e
    drv i1$ %arbcp6_cpxdp_qsel0_bufp1_ca_l_1, %74, %75
    %arbcp6_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp6_cpxdp_qsel1_arbbf_ca_l_1
    %76 = not i1 %arbcp6_cpxdp_qsel1_arbbf_ca_l_11
    %77 = const time 0s 1e
    drv i1$ %arbcp6_cpxdp_qsel1_bufp1_ca_1, %76, %77
    %arbcp6_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp6_cpxdp_shift_arbbf_cx_1
    %78 = not i1 %arbcp6_cpxdp_shift_arbbf_cx_11
    %79 = const time 0s 1e
    drv i1$ %arbcp6_cpxdp_shift_bufp1_cx_l_1, %78, %79
    %arbcp7_cpxdp_grant_arbbf_ca_11 = prb i1$ %arbcp7_cpxdp_grant_arbbf_ca_1
    %80 = not i1 %arbcp7_cpxdp_grant_arbbf_ca_11
    %81 = const time 0s 1e
    drv i1$ %arbcp7_cpxdp_grant_bufp1_ca_l_1, %80, %81
    %arbcp7_cpxdp_q0_hold_arbbf_ca_l_11 = prb i1$ %arbcp7_cpxdp_q0_hold_arbbf_ca_l_1
    %82 = not i1 %arbcp7_cpxdp_q0_hold_arbbf_ca_l_11
    %83 = const time 0s 1e
    drv i1$ %arbcp7_cpxdp_q0_hold_bufp1_ca_1, %82, %83
    %arbcp7_cpxdp_qsel0_arbbf_ca_11 = prb i1$ %arbcp7_cpxdp_qsel0_arbbf_ca_1
    %84 = not i1 %arbcp7_cpxdp_qsel0_arbbf_ca_11
    %85 = const time 0s 1e
    drv i1$ %arbcp7_cpxdp_qsel0_bufp1_ca_l_1, %84, %85
    %arbcp7_cpxdp_qsel1_arbbf_ca_l_11 = prb i1$ %arbcp7_cpxdp_qsel1_arbbf_ca_l_1
    %86 = not i1 %arbcp7_cpxdp_qsel1_arbbf_ca_l_11
    %87 = const time 0s 1e
    drv i1$ %arbcp7_cpxdp_qsel1_bufp1_ca_1, %86, %87
    %arbcp7_cpxdp_shift_arbbf_cx_11 = prb i1$ %arbcp7_cpxdp_shift_arbbf_cx_1
    %88 = not i1 %arbcp7_cpxdp_shift_arbbf_cx_11
    %89 = const time 0s 1e
    drv i1$ %arbcp7_cpxdp_shift_bufp1_cx_l_1, %88, %89
    %90 = const i8 0
    %91 = const time 0s
    drv i8$ %fp_cpx_req_bufp1_cq, %90, %91
}

</pre>
</body>