// Seed: 3457092439
module module_0 (
    output wand id_0,
    output supply1 id_1,
    output supply0 id_2
);
  genvar id_4;
  assign module_2._id_5 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd37
) (
    input tri1 id_0,
    output tri0 id_1,
    input supply1 _id_2,
    output wand id_3
);
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  wire [id_2 : id_2] id_5;
  tri1 id_6 = 1;
endmodule
module module_2 #(
    parameter id_5 = 32'd90
) (
    input wire id_0,
    output uwire id_1,
    input tri0 id_2,
    output tri0 id_3,
    input supply1 id_4,
    output wand _id_5
);
  assign id_1 = id_2;
  logic [(  1  ) : id_5] id_7;
  ;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
endmodule
