|Txt_Renderer
CLOCK_50 => CLOCK_50.IN10
HEX0[0] << <VCC>
HEX0[1] << <VCC>
HEX0[2] << <VCC>
HEX0[3] << <VCC>
HEX0[4] << <VCC>
HEX0[5] << <VCC>
HEX0[6] << <VCC>
HEX1[0] << <VCC>
HEX1[1] << <VCC>
HEX1[2] << <VCC>
HEX1[3] << <VCC>
HEX1[4] << <VCC>
HEX1[5] << <VCC>
HEX1[6] << <VCC>
HEX2[0] << <VCC>
HEX2[1] << <VCC>
HEX2[2] << <VCC>
HEX2[3] << <VCC>
HEX2[4] << <VCC>
HEX2[5] << <VCC>
HEX2[6] << <VCC>
HEX3[0] << BCD_7Seg:sens_t_7seg.HEX0
HEX3[1] << BCD_7Seg:sens_t_7seg.HEX0
HEX3[2] << BCD_7Seg:sens_t_7seg.HEX0
HEX3[3] << BCD_7Seg:sens_t_7seg.HEX0
HEX3[4] << BCD_7Seg:sens_t_7seg.HEX0
HEX3[5] << BCD_7Seg:sens_t_7seg.HEX0
HEX3[6] << BCD_7Seg:sens_t_7seg.HEX0
HEX4[0] << <VCC>
HEX4[1] << <VCC>
HEX4[2] << <VCC>
HEX4[3] << <VCC>
HEX4[4] << <VCC>
HEX4[5] << <VCC>
HEX4[6] << <VCC>
HEX5[0] << BCD_7Seg:sens_mode_7seg.HEX0
HEX5[1] << BCD_7Seg:sens_mode_7seg.HEX0
HEX5[2] << BCD_7Seg:sens_mode_7seg.HEX0
HEX5[3] << BCD_7Seg:sens_mode_7seg.HEX0
HEX5[4] << BCD_7Seg:sens_mode_7seg.HEX0
HEX5[5] << BCD_7Seg:sens_mode_7seg.HEX0
HEX5[6] << BCD_7Seg:sens_mode_7seg.HEX0
HPS_CONV_USB_N <> <UNC>
HPS_DDR3_ADDR[0] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[1] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[2] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[3] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[4] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[5] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[6] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[7] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[8] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[9] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[10] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[11] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[12] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[13] << core_sys:core.memory_mem_a
HPS_DDR3_ADDR[14] << core_sys:core.memory_mem_a
HPS_DDR3_BA[0] << core_sys:core.memory_mem_ba
HPS_DDR3_BA[1] << core_sys:core.memory_mem_ba
HPS_DDR3_BA[2] << core_sys:core.memory_mem_ba
HPS_DDR3_CAS_N << core_sys:core.memory_mem_cas_n
HPS_DDR3_CKE << core_sys:core.memory_mem_cke
HPS_DDR3_CK_N << core_sys:core.memory_mem_ck_n
HPS_DDR3_CK_P << core_sys:core.memory_mem_ck
HPS_DDR3_CS_N << core_sys:core.memory_mem_cs_n
HPS_DDR3_DM[0] << core_sys:core.memory_mem_dm
HPS_DDR3_DM[1] << core_sys:core.memory_mem_dm
HPS_DDR3_DM[2] << core_sys:core.memory_mem_dm
HPS_DDR3_DM[3] << core_sys:core.memory_mem_dm
HPS_DDR3_DQ[0] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[1] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[2] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[3] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[4] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[5] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[6] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[7] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[8] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[9] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[10] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[11] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[12] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[13] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[14] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[15] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[16] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[17] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[18] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[19] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[20] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[21] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[22] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[23] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[24] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[25] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[26] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[27] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[28] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[29] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[30] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQ[31] <> core_sys:core.memory_mem_dq
HPS_DDR3_DQS_N[0] <> core_sys:core.memory_mem_dqs_n
HPS_DDR3_DQS_N[1] <> core_sys:core.memory_mem_dqs_n
HPS_DDR3_DQS_N[2] <> core_sys:core.memory_mem_dqs_n
HPS_DDR3_DQS_N[3] <> core_sys:core.memory_mem_dqs_n
HPS_DDR3_DQS_P[0] <> core_sys:core.memory_mem_dqs
HPS_DDR3_DQS_P[1] <> core_sys:core.memory_mem_dqs
HPS_DDR3_DQS_P[2] <> core_sys:core.memory_mem_dqs
HPS_DDR3_DQS_P[3] <> core_sys:core.memory_mem_dqs
HPS_DDR3_ODT << core_sys:core.memory_mem_odt
HPS_DDR3_RAS_N << core_sys:core.memory_mem_ras_n
HPS_DDR3_RESET_N << core_sys:core.memory_mem_reset_n
HPS_DDR3_RZQ => HPS_DDR3_RZQ.IN1
HPS_DDR3_WE_N << core_sys:core.memory_mem_we_n
HPS_ENET_GTX_CLK << core_sys:core.hps_io_hps_io_emac1_inst_TX_CLK
HPS_ENET_INT_N <> <UNC>
HPS_ENET_MDC << core_sys:core.hps_io_hps_io_emac1_inst_MDC
HPS_ENET_MDIO <> core_sys:core.hps_io_hps_io_emac1_inst_MDIO
HPS_ENET_RX_CLK => HPS_ENET_RX_CLK.IN1
HPS_ENET_RX_DATA[0] => HPS_ENET_RX_DATA[0].IN1
HPS_ENET_RX_DATA[1] => HPS_ENET_RX_DATA[1].IN1
HPS_ENET_RX_DATA[2] => HPS_ENET_RX_DATA[2].IN1
HPS_ENET_RX_DATA[3] => HPS_ENET_RX_DATA[3].IN1
HPS_ENET_RX_DV => HPS_ENET_RX_DV.IN1
HPS_ENET_TX_DATA[0] << core_sys:core.hps_io_hps_io_emac1_inst_TXD0
HPS_ENET_TX_DATA[1] << core_sys:core.hps_io_hps_io_emac1_inst_TXD1
HPS_ENET_TX_DATA[2] << core_sys:core.hps_io_hps_io_emac1_inst_TXD2
HPS_ENET_TX_DATA[3] << core_sys:core.hps_io_hps_io_emac1_inst_TXD3
HPS_ENET_TX_EN << core_sys:core.hps_io_hps_io_emac1_inst_TX_CTL
HPS_FLASH_DATA[0] <> <UNC>
HPS_FLASH_DATA[1] <> <UNC>
HPS_FLASH_DATA[2] <> <UNC>
HPS_FLASH_DATA[3] <> <UNC>
HPS_FLASH_DCLK << <GND>
HPS_FLASH_NCSO << <GND>
HPS_GSENSOR_INT <> <UNC>
HPS_I2C1_SCLK <> <UNC>
HPS_I2C1_SDAT <> <UNC>
HPS_I2C2_SCLK <> <UNC>
HPS_I2C2_SDAT <> <UNC>
HPS_I2C_CONTROL <> <UNC>
HPS_KEY <> <UNC>
HPS_LED <> <UNC>
HPS_LTC_GPIO <> <UNC>
HPS_SD_CLK << core_sys:core.hps_io_hps_io_sdio_inst_CLK
HPS_SD_CMD <> core_sys:core.hps_io_hps_io_sdio_inst_CMD
HPS_SD_DATA[0] <> core_sys:core.hps_io_hps_io_sdio_inst_D0
HPS_SD_DATA[1] <> core_sys:core.hps_io_hps_io_sdio_inst_D1
HPS_SD_DATA[2] <> core_sys:core.hps_io_hps_io_sdio_inst_D2
HPS_SD_DATA[3] <> core_sys:core.hps_io_hps_io_sdio_inst_D3
HPS_SPIM_CLK << <GND>
HPS_SPIM_MISO => ~NO_FANOUT~
HPS_SPIM_MOSI << <GND>
HPS_SPIM_SS <> <UNC>
HPS_UART_RX => HPS_UART_RX.IN1
HPS_UART_TX << core_sys:core.hps_io_hps_io_uart0_inst_TX
HPS_USB_CLKOUT => HPS_USB_CLKOUT.IN1
HPS_USB_DATA[0] <> core_sys:core.hps_io_hps_io_usb1_inst_D0
HPS_USB_DATA[1] <> core_sys:core.hps_io_hps_io_usb1_inst_D1
HPS_USB_DATA[2] <> core_sys:core.hps_io_hps_io_usb1_inst_D2
HPS_USB_DATA[3] <> core_sys:core.hps_io_hps_io_usb1_inst_D3
HPS_USB_DATA[4] <> core_sys:core.hps_io_hps_io_usb1_inst_D4
HPS_USB_DATA[5] <> core_sys:core.hps_io_hps_io_usb1_inst_D5
HPS_USB_DATA[6] <> core_sys:core.hps_io_hps_io_usb1_inst_D6
HPS_USB_DATA[7] <> core_sys:core.hps_io_hps_io_usb1_inst_D7
HPS_USB_DIR => HPS_USB_DIR.IN1
HPS_USB_NXT => HPS_USB_NXT.IN1
HPS_USB_STP << core_sys:core.hps_io_hps_io_usb1_inst_STP
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => SW[9].IN2
KEY[0] => KEY[0].IN1
KEY[1] => _.IN1
KEY[2] => _.IN1
KEY[3] => _.IN1
VGA_CLK << T_FF:TFF.q
VGA_BLANK_N << VGA_Sync:vga_sync.vga_blank_n
VGA_SYNC_N << VGA_Sync:vga_sync.vga_sync_n
VGA_HS << VGA_Sync:vga_sync.vga_hsync
VGA_VS << VGA_Sync:vga_sync.vga_vsync
VGA_R[0] << Theme_Handler:TH.R
VGA_R[1] << Theme_Handler:TH.R
VGA_R[2] << Theme_Handler:TH.R
VGA_R[3] << Theme_Handler:TH.R
VGA_R[4] << Theme_Handler:TH.R
VGA_R[5] << Theme_Handler:TH.R
VGA_R[6] << Theme_Handler:TH.R
VGA_R[7] << Theme_Handler:TH.R
VGA_B[0] << Theme_Handler:TH.B
VGA_B[1] << Theme_Handler:TH.B
VGA_B[2] << Theme_Handler:TH.B
VGA_B[3] << Theme_Handler:TH.B
VGA_B[4] << Theme_Handler:TH.B
VGA_B[5] << Theme_Handler:TH.B
VGA_B[6] << Theme_Handler:TH.B
VGA_B[7] << Theme_Handler:TH.B
VGA_G[0] << Theme_Handler:TH.G
VGA_G[1] << Theme_Handler:TH.G
VGA_G[2] << Theme_Handler:TH.G
VGA_G[3] << Theme_Handler:TH.G
VGA_G[4] << Theme_Handler:TH.G
VGA_G[5] << Theme_Handler:TH.G
VGA_G[6] << Theme_Handler:TH.G
VGA_G[7] << Theme_Handler:TH.G


|Txt_Renderer|core_sys:core
char_mem_p1_address[0] => char_mem_p1_address[0].IN1
char_mem_p1_address[1] => char_mem_p1_address[1].IN1
char_mem_p1_address[2] => char_mem_p1_address[2].IN1
char_mem_p1_address[3] => char_mem_p1_address[3].IN1
char_mem_p1_address[4] => char_mem_p1_address[4].IN1
char_mem_p1_address[5] => char_mem_p1_address[5].IN1
char_mem_p1_address[6] => char_mem_p1_address[6].IN1
char_mem_p1_address[7] => char_mem_p1_address[7].IN1
char_mem_p1_address[8] => char_mem_p1_address[8].IN1
char_mem_p1_address[9] => char_mem_p1_address[9].IN1
char_mem_p1_address[10] => char_mem_p1_address[10].IN1
char_mem_p1_address[11] => char_mem_p1_address[11].IN1
char_mem_p1_address[12] => char_mem_p1_address[12].IN1
char_mem_p1_clken => char_mem_p1_clken.IN1
char_mem_p1_chipselect => char_mem_p1_chipselect.IN1
char_mem_p1_write => char_mem_p1_write.IN1
char_mem_p1_readdata[0] <= core_sys_char_mem:char_mem.readdata
char_mem_p1_readdata[1] <= core_sys_char_mem:char_mem.readdata
char_mem_p1_readdata[2] <= core_sys_char_mem:char_mem.readdata
char_mem_p1_readdata[3] <= core_sys_char_mem:char_mem.readdata
char_mem_p1_readdata[4] <= core_sys_char_mem:char_mem.readdata
char_mem_p1_readdata[5] <= core_sys_char_mem:char_mem.readdata
char_mem_p1_readdata[6] <= core_sys_char_mem:char_mem.readdata
char_mem_p1_readdata[7] <= core_sys_char_mem:char_mem.readdata
char_mem_p1_writedata[0] => char_mem_p1_writedata[0].IN1
char_mem_p1_writedata[1] => char_mem_p1_writedata[1].IN1
char_mem_p1_writedata[2] => char_mem_p1_writedata[2].IN1
char_mem_p1_writedata[3] => char_mem_p1_writedata[3].IN1
char_mem_p1_writedata[4] => char_mem_p1_writedata[4].IN1
char_mem_p1_writedata[5] => char_mem_p1_writedata[5].IN1
char_mem_p1_writedata[6] => char_mem_p1_writedata[6].IN1
char_mem_p1_writedata[7] => char_mem_p1_writedata[7].IN1
char_mem_p2_address[0] => char_mem_p2_address[0].IN1
char_mem_p2_address[1] => char_mem_p2_address[1].IN1
char_mem_p2_address[2] => char_mem_p2_address[2].IN1
char_mem_p2_address[3] => char_mem_p2_address[3].IN1
char_mem_p2_address[4] => char_mem_p2_address[4].IN1
char_mem_p2_address[5] => char_mem_p2_address[5].IN1
char_mem_p2_address[6] => char_mem_p2_address[6].IN1
char_mem_p2_address[7] => char_mem_p2_address[7].IN1
char_mem_p2_address[8] => char_mem_p2_address[8].IN1
char_mem_p2_address[9] => char_mem_p2_address[9].IN1
char_mem_p2_address[10] => char_mem_p2_address[10].IN1
char_mem_p2_address[11] => char_mem_p2_address[11].IN1
char_mem_p2_address[12] => char_mem_p2_address[12].IN1
char_mem_p2_chipselect => char_mem_p2_chipselect.IN1
char_mem_p2_clken => char_mem_p2_clken.IN1
char_mem_p2_write => char_mem_p2_write.IN1
char_mem_p2_readdata[0] <= core_sys_char_mem:char_mem.readdata2
char_mem_p2_readdata[1] <= core_sys_char_mem:char_mem.readdata2
char_mem_p2_readdata[2] <= core_sys_char_mem:char_mem.readdata2
char_mem_p2_readdata[3] <= core_sys_char_mem:char_mem.readdata2
char_mem_p2_readdata[4] <= core_sys_char_mem:char_mem.readdata2
char_mem_p2_readdata[5] <= core_sys_char_mem:char_mem.readdata2
char_mem_p2_readdata[6] <= core_sys_char_mem:char_mem.readdata2
char_mem_p2_readdata[7] <= core_sys_char_mem:char_mem.readdata2
char_mem_p2_writedata[0] => char_mem_p2_writedata[0].IN1
char_mem_p2_writedata[1] => char_mem_p2_writedata[1].IN1
char_mem_p2_writedata[2] => char_mem_p2_writedata[2].IN1
char_mem_p2_writedata[3] => char_mem_p2_writedata[3].IN1
char_mem_p2_writedata[4] => char_mem_p2_writedata[4].IN1
char_mem_p2_writedata[5] => char_mem_p2_writedata[5].IN1
char_mem_p2_writedata[6] => char_mem_p2_writedata[6].IN1
char_mem_p2_writedata[7] => char_mem_p2_writedata[7].IN1
clk_clk => clk_clk.IN10
font_mem_p_address[0] => font_mem_p_address[0].IN1
font_mem_p_address[1] => font_mem_p_address[1].IN1
font_mem_p_address[2] => font_mem_p_address[2].IN1
font_mem_p_address[3] => font_mem_p_address[3].IN1
font_mem_p_address[4] => font_mem_p_address[4].IN1
font_mem_p_address[5] => font_mem_p_address[5].IN1
font_mem_p_address[6] => font_mem_p_address[6].IN1
font_mem_p_debugaccess => font_mem_p_debugaccess.IN1
font_mem_p_clken => font_mem_p_clken.IN1
font_mem_p_chipselect => font_mem_p_chipselect.IN1
font_mem_p_write => font_mem_p_write.IN1
font_mem_p_readdata[0] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[1] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[2] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[3] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[4] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[5] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[6] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[7] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[8] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[9] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[10] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[11] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[12] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[13] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[14] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[15] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[16] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[17] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[18] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[19] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[20] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[21] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[22] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[23] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[24] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[25] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[26] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[27] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[28] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[29] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[30] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[31] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[32] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[33] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[34] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[35] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[36] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[37] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[38] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[39] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[40] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[41] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[42] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[43] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[44] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[45] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[46] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[47] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[48] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[49] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[50] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[51] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[52] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[53] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[54] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[55] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[56] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[57] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[58] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[59] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[60] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[61] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[62] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[63] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[64] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[65] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[66] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[67] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[68] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[69] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[70] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[71] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[72] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[73] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[74] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[75] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[76] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[77] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[78] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[79] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[80] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[81] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[82] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[83] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[84] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[85] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[86] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[87] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[88] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[89] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[90] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[91] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[92] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[93] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[94] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[95] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[96] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[97] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[98] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[99] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[100] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[101] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[102] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[103] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[104] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[105] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[106] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[107] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[108] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[109] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[110] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[111] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[112] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[113] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[114] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[115] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[116] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[117] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[118] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[119] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[120] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[121] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[122] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[123] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[124] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[125] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[126] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[127] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[128] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[129] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[130] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[131] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[132] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[133] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[134] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[135] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[136] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[137] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[138] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[139] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[140] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[141] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[142] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[143] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[144] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[145] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[146] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[147] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[148] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[149] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[150] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[151] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[152] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[153] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[154] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[155] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[156] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[157] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[158] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[159] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[160] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[161] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[162] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[163] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[164] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[165] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[166] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[167] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[168] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[169] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[170] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[171] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[172] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[173] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[174] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[175] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[176] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[177] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[178] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[179] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[180] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[181] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[182] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[183] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[184] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[185] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[186] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[187] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[188] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[189] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[190] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[191] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[192] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[193] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[194] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[195] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[196] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[197] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[198] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[199] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[200] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[201] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[202] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[203] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[204] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[205] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[206] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[207] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[208] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[209] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[210] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[211] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[212] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[213] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[214] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[215] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[216] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[217] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[218] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[219] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[220] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[221] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[222] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[223] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[224] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[225] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[226] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[227] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[228] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[229] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[230] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[231] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[232] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[233] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[234] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[235] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[236] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[237] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[238] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[239] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[240] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[241] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[242] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[243] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[244] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[245] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[246] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[247] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[248] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[249] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[250] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[251] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[252] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[253] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[254] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[255] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[256] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[257] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[258] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[259] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[260] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[261] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[262] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[263] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[264] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[265] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[266] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[267] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[268] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[269] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[270] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[271] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[272] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[273] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[274] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[275] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[276] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[277] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[278] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[279] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[280] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[281] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[282] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[283] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[284] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[285] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[286] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[287] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[288] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[289] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[290] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[291] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[292] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[293] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[294] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[295] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[296] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[297] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[298] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[299] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[300] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[301] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[302] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[303] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[304] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[305] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[306] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[307] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[308] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[309] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[310] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[311] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[312] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[313] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[314] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[315] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[316] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[317] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[318] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[319] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[320] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[321] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[322] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[323] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[324] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[325] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[326] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[327] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[328] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[329] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[330] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[331] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[332] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[333] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[334] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[335] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[336] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[337] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[338] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[339] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[340] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[341] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[342] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[343] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[344] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[345] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[346] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[347] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[348] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[349] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[350] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[351] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[352] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[353] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[354] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[355] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[356] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[357] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[358] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[359] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[360] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[361] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[362] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[363] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[364] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[365] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[366] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[367] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[368] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[369] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[370] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[371] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[372] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[373] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[374] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[375] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[376] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[377] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[378] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[379] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[380] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[381] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[382] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[383] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[384] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[385] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[386] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[387] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[388] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[389] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[390] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[391] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[392] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[393] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[394] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[395] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[396] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[397] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[398] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[399] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[400] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[401] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[402] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[403] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[404] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[405] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[406] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[407] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[408] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[409] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[410] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[411] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[412] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[413] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[414] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[415] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[416] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[417] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[418] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[419] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[420] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[421] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[422] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[423] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[424] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[425] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[426] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[427] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[428] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[429] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[430] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[431] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[432] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[433] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[434] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[435] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[436] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[437] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[438] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[439] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[440] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[441] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[442] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[443] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[444] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[445] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[446] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[447] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[448] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[449] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[450] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[451] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[452] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[453] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[454] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[455] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[456] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[457] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[458] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[459] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[460] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[461] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[462] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[463] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[464] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[465] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[466] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[467] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[468] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[469] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[470] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[471] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[472] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[473] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[474] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[475] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[476] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[477] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[478] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[479] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[480] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[481] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[482] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[483] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[484] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[485] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[486] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[487] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[488] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[489] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[490] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[491] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[492] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[493] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[494] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[495] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[496] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[497] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[498] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[499] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[500] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[501] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[502] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[503] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[504] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[505] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[506] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[507] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[508] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[509] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[510] <= core_sys_font_mem:font_mem.readdata
font_mem_p_readdata[511] <= core_sys_font_mem:font_mem.readdata
font_mem_p_writedata[0] => font_mem_p_writedata[0].IN1
font_mem_p_writedata[1] => font_mem_p_writedata[1].IN1
font_mem_p_writedata[2] => font_mem_p_writedata[2].IN1
font_mem_p_writedata[3] => font_mem_p_writedata[3].IN1
font_mem_p_writedata[4] => font_mem_p_writedata[4].IN1
font_mem_p_writedata[5] => font_mem_p_writedata[5].IN1
font_mem_p_writedata[6] => font_mem_p_writedata[6].IN1
font_mem_p_writedata[7] => font_mem_p_writedata[7].IN1
font_mem_p_writedata[8] => font_mem_p_writedata[8].IN1
font_mem_p_writedata[9] => font_mem_p_writedata[9].IN1
font_mem_p_writedata[10] => font_mem_p_writedata[10].IN1
font_mem_p_writedata[11] => font_mem_p_writedata[11].IN1
font_mem_p_writedata[12] => font_mem_p_writedata[12].IN1
font_mem_p_writedata[13] => font_mem_p_writedata[13].IN1
font_mem_p_writedata[14] => font_mem_p_writedata[14].IN1
font_mem_p_writedata[15] => font_mem_p_writedata[15].IN1
font_mem_p_writedata[16] => font_mem_p_writedata[16].IN1
font_mem_p_writedata[17] => font_mem_p_writedata[17].IN1
font_mem_p_writedata[18] => font_mem_p_writedata[18].IN1
font_mem_p_writedata[19] => font_mem_p_writedata[19].IN1
font_mem_p_writedata[20] => font_mem_p_writedata[20].IN1
font_mem_p_writedata[21] => font_mem_p_writedata[21].IN1
font_mem_p_writedata[22] => font_mem_p_writedata[22].IN1
font_mem_p_writedata[23] => font_mem_p_writedata[23].IN1
font_mem_p_writedata[24] => font_mem_p_writedata[24].IN1
font_mem_p_writedata[25] => font_mem_p_writedata[25].IN1
font_mem_p_writedata[26] => font_mem_p_writedata[26].IN1
font_mem_p_writedata[27] => font_mem_p_writedata[27].IN1
font_mem_p_writedata[28] => font_mem_p_writedata[28].IN1
font_mem_p_writedata[29] => font_mem_p_writedata[29].IN1
font_mem_p_writedata[30] => font_mem_p_writedata[30].IN1
font_mem_p_writedata[31] => font_mem_p_writedata[31].IN1
font_mem_p_writedata[32] => font_mem_p_writedata[32].IN1
font_mem_p_writedata[33] => font_mem_p_writedata[33].IN1
font_mem_p_writedata[34] => font_mem_p_writedata[34].IN1
font_mem_p_writedata[35] => font_mem_p_writedata[35].IN1
font_mem_p_writedata[36] => font_mem_p_writedata[36].IN1
font_mem_p_writedata[37] => font_mem_p_writedata[37].IN1
font_mem_p_writedata[38] => font_mem_p_writedata[38].IN1
font_mem_p_writedata[39] => font_mem_p_writedata[39].IN1
font_mem_p_writedata[40] => font_mem_p_writedata[40].IN1
font_mem_p_writedata[41] => font_mem_p_writedata[41].IN1
font_mem_p_writedata[42] => font_mem_p_writedata[42].IN1
font_mem_p_writedata[43] => font_mem_p_writedata[43].IN1
font_mem_p_writedata[44] => font_mem_p_writedata[44].IN1
font_mem_p_writedata[45] => font_mem_p_writedata[45].IN1
font_mem_p_writedata[46] => font_mem_p_writedata[46].IN1
font_mem_p_writedata[47] => font_mem_p_writedata[47].IN1
font_mem_p_writedata[48] => font_mem_p_writedata[48].IN1
font_mem_p_writedata[49] => font_mem_p_writedata[49].IN1
font_mem_p_writedata[50] => font_mem_p_writedata[50].IN1
font_mem_p_writedata[51] => font_mem_p_writedata[51].IN1
font_mem_p_writedata[52] => font_mem_p_writedata[52].IN1
font_mem_p_writedata[53] => font_mem_p_writedata[53].IN1
font_mem_p_writedata[54] => font_mem_p_writedata[54].IN1
font_mem_p_writedata[55] => font_mem_p_writedata[55].IN1
font_mem_p_writedata[56] => font_mem_p_writedata[56].IN1
font_mem_p_writedata[57] => font_mem_p_writedata[57].IN1
font_mem_p_writedata[58] => font_mem_p_writedata[58].IN1
font_mem_p_writedata[59] => font_mem_p_writedata[59].IN1
font_mem_p_writedata[60] => font_mem_p_writedata[60].IN1
font_mem_p_writedata[61] => font_mem_p_writedata[61].IN1
font_mem_p_writedata[62] => font_mem_p_writedata[62].IN1
font_mem_p_writedata[63] => font_mem_p_writedata[63].IN1
font_mem_p_writedata[64] => font_mem_p_writedata[64].IN1
font_mem_p_writedata[65] => font_mem_p_writedata[65].IN1
font_mem_p_writedata[66] => font_mem_p_writedata[66].IN1
font_mem_p_writedata[67] => font_mem_p_writedata[67].IN1
font_mem_p_writedata[68] => font_mem_p_writedata[68].IN1
font_mem_p_writedata[69] => font_mem_p_writedata[69].IN1
font_mem_p_writedata[70] => font_mem_p_writedata[70].IN1
font_mem_p_writedata[71] => font_mem_p_writedata[71].IN1
font_mem_p_writedata[72] => font_mem_p_writedata[72].IN1
font_mem_p_writedata[73] => font_mem_p_writedata[73].IN1
font_mem_p_writedata[74] => font_mem_p_writedata[74].IN1
font_mem_p_writedata[75] => font_mem_p_writedata[75].IN1
font_mem_p_writedata[76] => font_mem_p_writedata[76].IN1
font_mem_p_writedata[77] => font_mem_p_writedata[77].IN1
font_mem_p_writedata[78] => font_mem_p_writedata[78].IN1
font_mem_p_writedata[79] => font_mem_p_writedata[79].IN1
font_mem_p_writedata[80] => font_mem_p_writedata[80].IN1
font_mem_p_writedata[81] => font_mem_p_writedata[81].IN1
font_mem_p_writedata[82] => font_mem_p_writedata[82].IN1
font_mem_p_writedata[83] => font_mem_p_writedata[83].IN1
font_mem_p_writedata[84] => font_mem_p_writedata[84].IN1
font_mem_p_writedata[85] => font_mem_p_writedata[85].IN1
font_mem_p_writedata[86] => font_mem_p_writedata[86].IN1
font_mem_p_writedata[87] => font_mem_p_writedata[87].IN1
font_mem_p_writedata[88] => font_mem_p_writedata[88].IN1
font_mem_p_writedata[89] => font_mem_p_writedata[89].IN1
font_mem_p_writedata[90] => font_mem_p_writedata[90].IN1
font_mem_p_writedata[91] => font_mem_p_writedata[91].IN1
font_mem_p_writedata[92] => font_mem_p_writedata[92].IN1
font_mem_p_writedata[93] => font_mem_p_writedata[93].IN1
font_mem_p_writedata[94] => font_mem_p_writedata[94].IN1
font_mem_p_writedata[95] => font_mem_p_writedata[95].IN1
font_mem_p_writedata[96] => font_mem_p_writedata[96].IN1
font_mem_p_writedata[97] => font_mem_p_writedata[97].IN1
font_mem_p_writedata[98] => font_mem_p_writedata[98].IN1
font_mem_p_writedata[99] => font_mem_p_writedata[99].IN1
font_mem_p_writedata[100] => font_mem_p_writedata[100].IN1
font_mem_p_writedata[101] => font_mem_p_writedata[101].IN1
font_mem_p_writedata[102] => font_mem_p_writedata[102].IN1
font_mem_p_writedata[103] => font_mem_p_writedata[103].IN1
font_mem_p_writedata[104] => font_mem_p_writedata[104].IN1
font_mem_p_writedata[105] => font_mem_p_writedata[105].IN1
font_mem_p_writedata[106] => font_mem_p_writedata[106].IN1
font_mem_p_writedata[107] => font_mem_p_writedata[107].IN1
font_mem_p_writedata[108] => font_mem_p_writedata[108].IN1
font_mem_p_writedata[109] => font_mem_p_writedata[109].IN1
font_mem_p_writedata[110] => font_mem_p_writedata[110].IN1
font_mem_p_writedata[111] => font_mem_p_writedata[111].IN1
font_mem_p_writedata[112] => font_mem_p_writedata[112].IN1
font_mem_p_writedata[113] => font_mem_p_writedata[113].IN1
font_mem_p_writedata[114] => font_mem_p_writedata[114].IN1
font_mem_p_writedata[115] => font_mem_p_writedata[115].IN1
font_mem_p_writedata[116] => font_mem_p_writedata[116].IN1
font_mem_p_writedata[117] => font_mem_p_writedata[117].IN1
font_mem_p_writedata[118] => font_mem_p_writedata[118].IN1
font_mem_p_writedata[119] => font_mem_p_writedata[119].IN1
font_mem_p_writedata[120] => font_mem_p_writedata[120].IN1
font_mem_p_writedata[121] => font_mem_p_writedata[121].IN1
font_mem_p_writedata[122] => font_mem_p_writedata[122].IN1
font_mem_p_writedata[123] => font_mem_p_writedata[123].IN1
font_mem_p_writedata[124] => font_mem_p_writedata[124].IN1
font_mem_p_writedata[125] => font_mem_p_writedata[125].IN1
font_mem_p_writedata[126] => font_mem_p_writedata[126].IN1
font_mem_p_writedata[127] => font_mem_p_writedata[127].IN1
font_mem_p_writedata[128] => font_mem_p_writedata[128].IN1
font_mem_p_writedata[129] => font_mem_p_writedata[129].IN1
font_mem_p_writedata[130] => font_mem_p_writedata[130].IN1
font_mem_p_writedata[131] => font_mem_p_writedata[131].IN1
font_mem_p_writedata[132] => font_mem_p_writedata[132].IN1
font_mem_p_writedata[133] => font_mem_p_writedata[133].IN1
font_mem_p_writedata[134] => font_mem_p_writedata[134].IN1
font_mem_p_writedata[135] => font_mem_p_writedata[135].IN1
font_mem_p_writedata[136] => font_mem_p_writedata[136].IN1
font_mem_p_writedata[137] => font_mem_p_writedata[137].IN1
font_mem_p_writedata[138] => font_mem_p_writedata[138].IN1
font_mem_p_writedata[139] => font_mem_p_writedata[139].IN1
font_mem_p_writedata[140] => font_mem_p_writedata[140].IN1
font_mem_p_writedata[141] => font_mem_p_writedata[141].IN1
font_mem_p_writedata[142] => font_mem_p_writedata[142].IN1
font_mem_p_writedata[143] => font_mem_p_writedata[143].IN1
font_mem_p_writedata[144] => font_mem_p_writedata[144].IN1
font_mem_p_writedata[145] => font_mem_p_writedata[145].IN1
font_mem_p_writedata[146] => font_mem_p_writedata[146].IN1
font_mem_p_writedata[147] => font_mem_p_writedata[147].IN1
font_mem_p_writedata[148] => font_mem_p_writedata[148].IN1
font_mem_p_writedata[149] => font_mem_p_writedata[149].IN1
font_mem_p_writedata[150] => font_mem_p_writedata[150].IN1
font_mem_p_writedata[151] => font_mem_p_writedata[151].IN1
font_mem_p_writedata[152] => font_mem_p_writedata[152].IN1
font_mem_p_writedata[153] => font_mem_p_writedata[153].IN1
font_mem_p_writedata[154] => font_mem_p_writedata[154].IN1
font_mem_p_writedata[155] => font_mem_p_writedata[155].IN1
font_mem_p_writedata[156] => font_mem_p_writedata[156].IN1
font_mem_p_writedata[157] => font_mem_p_writedata[157].IN1
font_mem_p_writedata[158] => font_mem_p_writedata[158].IN1
font_mem_p_writedata[159] => font_mem_p_writedata[159].IN1
font_mem_p_writedata[160] => font_mem_p_writedata[160].IN1
font_mem_p_writedata[161] => font_mem_p_writedata[161].IN1
font_mem_p_writedata[162] => font_mem_p_writedata[162].IN1
font_mem_p_writedata[163] => font_mem_p_writedata[163].IN1
font_mem_p_writedata[164] => font_mem_p_writedata[164].IN1
font_mem_p_writedata[165] => font_mem_p_writedata[165].IN1
font_mem_p_writedata[166] => font_mem_p_writedata[166].IN1
font_mem_p_writedata[167] => font_mem_p_writedata[167].IN1
font_mem_p_writedata[168] => font_mem_p_writedata[168].IN1
font_mem_p_writedata[169] => font_mem_p_writedata[169].IN1
font_mem_p_writedata[170] => font_mem_p_writedata[170].IN1
font_mem_p_writedata[171] => font_mem_p_writedata[171].IN1
font_mem_p_writedata[172] => font_mem_p_writedata[172].IN1
font_mem_p_writedata[173] => font_mem_p_writedata[173].IN1
font_mem_p_writedata[174] => font_mem_p_writedata[174].IN1
font_mem_p_writedata[175] => font_mem_p_writedata[175].IN1
font_mem_p_writedata[176] => font_mem_p_writedata[176].IN1
font_mem_p_writedata[177] => font_mem_p_writedata[177].IN1
font_mem_p_writedata[178] => font_mem_p_writedata[178].IN1
font_mem_p_writedata[179] => font_mem_p_writedata[179].IN1
font_mem_p_writedata[180] => font_mem_p_writedata[180].IN1
font_mem_p_writedata[181] => font_mem_p_writedata[181].IN1
font_mem_p_writedata[182] => font_mem_p_writedata[182].IN1
font_mem_p_writedata[183] => font_mem_p_writedata[183].IN1
font_mem_p_writedata[184] => font_mem_p_writedata[184].IN1
font_mem_p_writedata[185] => font_mem_p_writedata[185].IN1
font_mem_p_writedata[186] => font_mem_p_writedata[186].IN1
font_mem_p_writedata[187] => font_mem_p_writedata[187].IN1
font_mem_p_writedata[188] => font_mem_p_writedata[188].IN1
font_mem_p_writedata[189] => font_mem_p_writedata[189].IN1
font_mem_p_writedata[190] => font_mem_p_writedata[190].IN1
font_mem_p_writedata[191] => font_mem_p_writedata[191].IN1
font_mem_p_writedata[192] => font_mem_p_writedata[192].IN1
font_mem_p_writedata[193] => font_mem_p_writedata[193].IN1
font_mem_p_writedata[194] => font_mem_p_writedata[194].IN1
font_mem_p_writedata[195] => font_mem_p_writedata[195].IN1
font_mem_p_writedata[196] => font_mem_p_writedata[196].IN1
font_mem_p_writedata[197] => font_mem_p_writedata[197].IN1
font_mem_p_writedata[198] => font_mem_p_writedata[198].IN1
font_mem_p_writedata[199] => font_mem_p_writedata[199].IN1
font_mem_p_writedata[200] => font_mem_p_writedata[200].IN1
font_mem_p_writedata[201] => font_mem_p_writedata[201].IN1
font_mem_p_writedata[202] => font_mem_p_writedata[202].IN1
font_mem_p_writedata[203] => font_mem_p_writedata[203].IN1
font_mem_p_writedata[204] => font_mem_p_writedata[204].IN1
font_mem_p_writedata[205] => font_mem_p_writedata[205].IN1
font_mem_p_writedata[206] => font_mem_p_writedata[206].IN1
font_mem_p_writedata[207] => font_mem_p_writedata[207].IN1
font_mem_p_writedata[208] => font_mem_p_writedata[208].IN1
font_mem_p_writedata[209] => font_mem_p_writedata[209].IN1
font_mem_p_writedata[210] => font_mem_p_writedata[210].IN1
font_mem_p_writedata[211] => font_mem_p_writedata[211].IN1
font_mem_p_writedata[212] => font_mem_p_writedata[212].IN1
font_mem_p_writedata[213] => font_mem_p_writedata[213].IN1
font_mem_p_writedata[214] => font_mem_p_writedata[214].IN1
font_mem_p_writedata[215] => font_mem_p_writedata[215].IN1
font_mem_p_writedata[216] => font_mem_p_writedata[216].IN1
font_mem_p_writedata[217] => font_mem_p_writedata[217].IN1
font_mem_p_writedata[218] => font_mem_p_writedata[218].IN1
font_mem_p_writedata[219] => font_mem_p_writedata[219].IN1
font_mem_p_writedata[220] => font_mem_p_writedata[220].IN1
font_mem_p_writedata[221] => font_mem_p_writedata[221].IN1
font_mem_p_writedata[222] => font_mem_p_writedata[222].IN1
font_mem_p_writedata[223] => font_mem_p_writedata[223].IN1
font_mem_p_writedata[224] => font_mem_p_writedata[224].IN1
font_mem_p_writedata[225] => font_mem_p_writedata[225].IN1
font_mem_p_writedata[226] => font_mem_p_writedata[226].IN1
font_mem_p_writedata[227] => font_mem_p_writedata[227].IN1
font_mem_p_writedata[228] => font_mem_p_writedata[228].IN1
font_mem_p_writedata[229] => font_mem_p_writedata[229].IN1
font_mem_p_writedata[230] => font_mem_p_writedata[230].IN1
font_mem_p_writedata[231] => font_mem_p_writedata[231].IN1
font_mem_p_writedata[232] => font_mem_p_writedata[232].IN1
font_mem_p_writedata[233] => font_mem_p_writedata[233].IN1
font_mem_p_writedata[234] => font_mem_p_writedata[234].IN1
font_mem_p_writedata[235] => font_mem_p_writedata[235].IN1
font_mem_p_writedata[236] => font_mem_p_writedata[236].IN1
font_mem_p_writedata[237] => font_mem_p_writedata[237].IN1
font_mem_p_writedata[238] => font_mem_p_writedata[238].IN1
font_mem_p_writedata[239] => font_mem_p_writedata[239].IN1
font_mem_p_writedata[240] => font_mem_p_writedata[240].IN1
font_mem_p_writedata[241] => font_mem_p_writedata[241].IN1
font_mem_p_writedata[242] => font_mem_p_writedata[242].IN1
font_mem_p_writedata[243] => font_mem_p_writedata[243].IN1
font_mem_p_writedata[244] => font_mem_p_writedata[244].IN1
font_mem_p_writedata[245] => font_mem_p_writedata[245].IN1
font_mem_p_writedata[246] => font_mem_p_writedata[246].IN1
font_mem_p_writedata[247] => font_mem_p_writedata[247].IN1
font_mem_p_writedata[248] => font_mem_p_writedata[248].IN1
font_mem_p_writedata[249] => font_mem_p_writedata[249].IN1
font_mem_p_writedata[250] => font_mem_p_writedata[250].IN1
font_mem_p_writedata[251] => font_mem_p_writedata[251].IN1
font_mem_p_writedata[252] => font_mem_p_writedata[252].IN1
font_mem_p_writedata[253] => font_mem_p_writedata[253].IN1
font_mem_p_writedata[254] => font_mem_p_writedata[254].IN1
font_mem_p_writedata[255] => font_mem_p_writedata[255].IN1
font_mem_p_writedata[256] => font_mem_p_writedata[256].IN1
font_mem_p_writedata[257] => font_mem_p_writedata[257].IN1
font_mem_p_writedata[258] => font_mem_p_writedata[258].IN1
font_mem_p_writedata[259] => font_mem_p_writedata[259].IN1
font_mem_p_writedata[260] => font_mem_p_writedata[260].IN1
font_mem_p_writedata[261] => font_mem_p_writedata[261].IN1
font_mem_p_writedata[262] => font_mem_p_writedata[262].IN1
font_mem_p_writedata[263] => font_mem_p_writedata[263].IN1
font_mem_p_writedata[264] => font_mem_p_writedata[264].IN1
font_mem_p_writedata[265] => font_mem_p_writedata[265].IN1
font_mem_p_writedata[266] => font_mem_p_writedata[266].IN1
font_mem_p_writedata[267] => font_mem_p_writedata[267].IN1
font_mem_p_writedata[268] => font_mem_p_writedata[268].IN1
font_mem_p_writedata[269] => font_mem_p_writedata[269].IN1
font_mem_p_writedata[270] => font_mem_p_writedata[270].IN1
font_mem_p_writedata[271] => font_mem_p_writedata[271].IN1
font_mem_p_writedata[272] => font_mem_p_writedata[272].IN1
font_mem_p_writedata[273] => font_mem_p_writedata[273].IN1
font_mem_p_writedata[274] => font_mem_p_writedata[274].IN1
font_mem_p_writedata[275] => font_mem_p_writedata[275].IN1
font_mem_p_writedata[276] => font_mem_p_writedata[276].IN1
font_mem_p_writedata[277] => font_mem_p_writedata[277].IN1
font_mem_p_writedata[278] => font_mem_p_writedata[278].IN1
font_mem_p_writedata[279] => font_mem_p_writedata[279].IN1
font_mem_p_writedata[280] => font_mem_p_writedata[280].IN1
font_mem_p_writedata[281] => font_mem_p_writedata[281].IN1
font_mem_p_writedata[282] => font_mem_p_writedata[282].IN1
font_mem_p_writedata[283] => font_mem_p_writedata[283].IN1
font_mem_p_writedata[284] => font_mem_p_writedata[284].IN1
font_mem_p_writedata[285] => font_mem_p_writedata[285].IN1
font_mem_p_writedata[286] => font_mem_p_writedata[286].IN1
font_mem_p_writedata[287] => font_mem_p_writedata[287].IN1
font_mem_p_writedata[288] => font_mem_p_writedata[288].IN1
font_mem_p_writedata[289] => font_mem_p_writedata[289].IN1
font_mem_p_writedata[290] => font_mem_p_writedata[290].IN1
font_mem_p_writedata[291] => font_mem_p_writedata[291].IN1
font_mem_p_writedata[292] => font_mem_p_writedata[292].IN1
font_mem_p_writedata[293] => font_mem_p_writedata[293].IN1
font_mem_p_writedata[294] => font_mem_p_writedata[294].IN1
font_mem_p_writedata[295] => font_mem_p_writedata[295].IN1
font_mem_p_writedata[296] => font_mem_p_writedata[296].IN1
font_mem_p_writedata[297] => font_mem_p_writedata[297].IN1
font_mem_p_writedata[298] => font_mem_p_writedata[298].IN1
font_mem_p_writedata[299] => font_mem_p_writedata[299].IN1
font_mem_p_writedata[300] => font_mem_p_writedata[300].IN1
font_mem_p_writedata[301] => font_mem_p_writedata[301].IN1
font_mem_p_writedata[302] => font_mem_p_writedata[302].IN1
font_mem_p_writedata[303] => font_mem_p_writedata[303].IN1
font_mem_p_writedata[304] => font_mem_p_writedata[304].IN1
font_mem_p_writedata[305] => font_mem_p_writedata[305].IN1
font_mem_p_writedata[306] => font_mem_p_writedata[306].IN1
font_mem_p_writedata[307] => font_mem_p_writedata[307].IN1
font_mem_p_writedata[308] => font_mem_p_writedata[308].IN1
font_mem_p_writedata[309] => font_mem_p_writedata[309].IN1
font_mem_p_writedata[310] => font_mem_p_writedata[310].IN1
font_mem_p_writedata[311] => font_mem_p_writedata[311].IN1
font_mem_p_writedata[312] => font_mem_p_writedata[312].IN1
font_mem_p_writedata[313] => font_mem_p_writedata[313].IN1
font_mem_p_writedata[314] => font_mem_p_writedata[314].IN1
font_mem_p_writedata[315] => font_mem_p_writedata[315].IN1
font_mem_p_writedata[316] => font_mem_p_writedata[316].IN1
font_mem_p_writedata[317] => font_mem_p_writedata[317].IN1
font_mem_p_writedata[318] => font_mem_p_writedata[318].IN1
font_mem_p_writedata[319] => font_mem_p_writedata[319].IN1
font_mem_p_writedata[320] => font_mem_p_writedata[320].IN1
font_mem_p_writedata[321] => font_mem_p_writedata[321].IN1
font_mem_p_writedata[322] => font_mem_p_writedata[322].IN1
font_mem_p_writedata[323] => font_mem_p_writedata[323].IN1
font_mem_p_writedata[324] => font_mem_p_writedata[324].IN1
font_mem_p_writedata[325] => font_mem_p_writedata[325].IN1
font_mem_p_writedata[326] => font_mem_p_writedata[326].IN1
font_mem_p_writedata[327] => font_mem_p_writedata[327].IN1
font_mem_p_writedata[328] => font_mem_p_writedata[328].IN1
font_mem_p_writedata[329] => font_mem_p_writedata[329].IN1
font_mem_p_writedata[330] => font_mem_p_writedata[330].IN1
font_mem_p_writedata[331] => font_mem_p_writedata[331].IN1
font_mem_p_writedata[332] => font_mem_p_writedata[332].IN1
font_mem_p_writedata[333] => font_mem_p_writedata[333].IN1
font_mem_p_writedata[334] => font_mem_p_writedata[334].IN1
font_mem_p_writedata[335] => font_mem_p_writedata[335].IN1
font_mem_p_writedata[336] => font_mem_p_writedata[336].IN1
font_mem_p_writedata[337] => font_mem_p_writedata[337].IN1
font_mem_p_writedata[338] => font_mem_p_writedata[338].IN1
font_mem_p_writedata[339] => font_mem_p_writedata[339].IN1
font_mem_p_writedata[340] => font_mem_p_writedata[340].IN1
font_mem_p_writedata[341] => font_mem_p_writedata[341].IN1
font_mem_p_writedata[342] => font_mem_p_writedata[342].IN1
font_mem_p_writedata[343] => font_mem_p_writedata[343].IN1
font_mem_p_writedata[344] => font_mem_p_writedata[344].IN1
font_mem_p_writedata[345] => font_mem_p_writedata[345].IN1
font_mem_p_writedata[346] => font_mem_p_writedata[346].IN1
font_mem_p_writedata[347] => font_mem_p_writedata[347].IN1
font_mem_p_writedata[348] => font_mem_p_writedata[348].IN1
font_mem_p_writedata[349] => font_mem_p_writedata[349].IN1
font_mem_p_writedata[350] => font_mem_p_writedata[350].IN1
font_mem_p_writedata[351] => font_mem_p_writedata[351].IN1
font_mem_p_writedata[352] => font_mem_p_writedata[352].IN1
font_mem_p_writedata[353] => font_mem_p_writedata[353].IN1
font_mem_p_writedata[354] => font_mem_p_writedata[354].IN1
font_mem_p_writedata[355] => font_mem_p_writedata[355].IN1
font_mem_p_writedata[356] => font_mem_p_writedata[356].IN1
font_mem_p_writedata[357] => font_mem_p_writedata[357].IN1
font_mem_p_writedata[358] => font_mem_p_writedata[358].IN1
font_mem_p_writedata[359] => font_mem_p_writedata[359].IN1
font_mem_p_writedata[360] => font_mem_p_writedata[360].IN1
font_mem_p_writedata[361] => font_mem_p_writedata[361].IN1
font_mem_p_writedata[362] => font_mem_p_writedata[362].IN1
font_mem_p_writedata[363] => font_mem_p_writedata[363].IN1
font_mem_p_writedata[364] => font_mem_p_writedata[364].IN1
font_mem_p_writedata[365] => font_mem_p_writedata[365].IN1
font_mem_p_writedata[366] => font_mem_p_writedata[366].IN1
font_mem_p_writedata[367] => font_mem_p_writedata[367].IN1
font_mem_p_writedata[368] => font_mem_p_writedata[368].IN1
font_mem_p_writedata[369] => font_mem_p_writedata[369].IN1
font_mem_p_writedata[370] => font_mem_p_writedata[370].IN1
font_mem_p_writedata[371] => font_mem_p_writedata[371].IN1
font_mem_p_writedata[372] => font_mem_p_writedata[372].IN1
font_mem_p_writedata[373] => font_mem_p_writedata[373].IN1
font_mem_p_writedata[374] => font_mem_p_writedata[374].IN1
font_mem_p_writedata[375] => font_mem_p_writedata[375].IN1
font_mem_p_writedata[376] => font_mem_p_writedata[376].IN1
font_mem_p_writedata[377] => font_mem_p_writedata[377].IN1
font_mem_p_writedata[378] => font_mem_p_writedata[378].IN1
font_mem_p_writedata[379] => font_mem_p_writedata[379].IN1
font_mem_p_writedata[380] => font_mem_p_writedata[380].IN1
font_mem_p_writedata[381] => font_mem_p_writedata[381].IN1
font_mem_p_writedata[382] => font_mem_p_writedata[382].IN1
font_mem_p_writedata[383] => font_mem_p_writedata[383].IN1
font_mem_p_writedata[384] => font_mem_p_writedata[384].IN1
font_mem_p_writedata[385] => font_mem_p_writedata[385].IN1
font_mem_p_writedata[386] => font_mem_p_writedata[386].IN1
font_mem_p_writedata[387] => font_mem_p_writedata[387].IN1
font_mem_p_writedata[388] => font_mem_p_writedata[388].IN1
font_mem_p_writedata[389] => font_mem_p_writedata[389].IN1
font_mem_p_writedata[390] => font_mem_p_writedata[390].IN1
font_mem_p_writedata[391] => font_mem_p_writedata[391].IN1
font_mem_p_writedata[392] => font_mem_p_writedata[392].IN1
font_mem_p_writedata[393] => font_mem_p_writedata[393].IN1
font_mem_p_writedata[394] => font_mem_p_writedata[394].IN1
font_mem_p_writedata[395] => font_mem_p_writedata[395].IN1
font_mem_p_writedata[396] => font_mem_p_writedata[396].IN1
font_mem_p_writedata[397] => font_mem_p_writedata[397].IN1
font_mem_p_writedata[398] => font_mem_p_writedata[398].IN1
font_mem_p_writedata[399] => font_mem_p_writedata[399].IN1
font_mem_p_writedata[400] => font_mem_p_writedata[400].IN1
font_mem_p_writedata[401] => font_mem_p_writedata[401].IN1
font_mem_p_writedata[402] => font_mem_p_writedata[402].IN1
font_mem_p_writedata[403] => font_mem_p_writedata[403].IN1
font_mem_p_writedata[404] => font_mem_p_writedata[404].IN1
font_mem_p_writedata[405] => font_mem_p_writedata[405].IN1
font_mem_p_writedata[406] => font_mem_p_writedata[406].IN1
font_mem_p_writedata[407] => font_mem_p_writedata[407].IN1
font_mem_p_writedata[408] => font_mem_p_writedata[408].IN1
font_mem_p_writedata[409] => font_mem_p_writedata[409].IN1
font_mem_p_writedata[410] => font_mem_p_writedata[410].IN1
font_mem_p_writedata[411] => font_mem_p_writedata[411].IN1
font_mem_p_writedata[412] => font_mem_p_writedata[412].IN1
font_mem_p_writedata[413] => font_mem_p_writedata[413].IN1
font_mem_p_writedata[414] => font_mem_p_writedata[414].IN1
font_mem_p_writedata[415] => font_mem_p_writedata[415].IN1
font_mem_p_writedata[416] => font_mem_p_writedata[416].IN1
font_mem_p_writedata[417] => font_mem_p_writedata[417].IN1
font_mem_p_writedata[418] => font_mem_p_writedata[418].IN1
font_mem_p_writedata[419] => font_mem_p_writedata[419].IN1
font_mem_p_writedata[420] => font_mem_p_writedata[420].IN1
font_mem_p_writedata[421] => font_mem_p_writedata[421].IN1
font_mem_p_writedata[422] => font_mem_p_writedata[422].IN1
font_mem_p_writedata[423] => font_mem_p_writedata[423].IN1
font_mem_p_writedata[424] => font_mem_p_writedata[424].IN1
font_mem_p_writedata[425] => font_mem_p_writedata[425].IN1
font_mem_p_writedata[426] => font_mem_p_writedata[426].IN1
font_mem_p_writedata[427] => font_mem_p_writedata[427].IN1
font_mem_p_writedata[428] => font_mem_p_writedata[428].IN1
font_mem_p_writedata[429] => font_mem_p_writedata[429].IN1
font_mem_p_writedata[430] => font_mem_p_writedata[430].IN1
font_mem_p_writedata[431] => font_mem_p_writedata[431].IN1
font_mem_p_writedata[432] => font_mem_p_writedata[432].IN1
font_mem_p_writedata[433] => font_mem_p_writedata[433].IN1
font_mem_p_writedata[434] => font_mem_p_writedata[434].IN1
font_mem_p_writedata[435] => font_mem_p_writedata[435].IN1
font_mem_p_writedata[436] => font_mem_p_writedata[436].IN1
font_mem_p_writedata[437] => font_mem_p_writedata[437].IN1
font_mem_p_writedata[438] => font_mem_p_writedata[438].IN1
font_mem_p_writedata[439] => font_mem_p_writedata[439].IN1
font_mem_p_writedata[440] => font_mem_p_writedata[440].IN1
font_mem_p_writedata[441] => font_mem_p_writedata[441].IN1
font_mem_p_writedata[442] => font_mem_p_writedata[442].IN1
font_mem_p_writedata[443] => font_mem_p_writedata[443].IN1
font_mem_p_writedata[444] => font_mem_p_writedata[444].IN1
font_mem_p_writedata[445] => font_mem_p_writedata[445].IN1
font_mem_p_writedata[446] => font_mem_p_writedata[446].IN1
font_mem_p_writedata[447] => font_mem_p_writedata[447].IN1
font_mem_p_writedata[448] => font_mem_p_writedata[448].IN1
font_mem_p_writedata[449] => font_mem_p_writedata[449].IN1
font_mem_p_writedata[450] => font_mem_p_writedata[450].IN1
font_mem_p_writedata[451] => font_mem_p_writedata[451].IN1
font_mem_p_writedata[452] => font_mem_p_writedata[452].IN1
font_mem_p_writedata[453] => font_mem_p_writedata[453].IN1
font_mem_p_writedata[454] => font_mem_p_writedata[454].IN1
font_mem_p_writedata[455] => font_mem_p_writedata[455].IN1
font_mem_p_writedata[456] => font_mem_p_writedata[456].IN1
font_mem_p_writedata[457] => font_mem_p_writedata[457].IN1
font_mem_p_writedata[458] => font_mem_p_writedata[458].IN1
font_mem_p_writedata[459] => font_mem_p_writedata[459].IN1
font_mem_p_writedata[460] => font_mem_p_writedata[460].IN1
font_mem_p_writedata[461] => font_mem_p_writedata[461].IN1
font_mem_p_writedata[462] => font_mem_p_writedata[462].IN1
font_mem_p_writedata[463] => font_mem_p_writedata[463].IN1
font_mem_p_writedata[464] => font_mem_p_writedata[464].IN1
font_mem_p_writedata[465] => font_mem_p_writedata[465].IN1
font_mem_p_writedata[466] => font_mem_p_writedata[466].IN1
font_mem_p_writedata[467] => font_mem_p_writedata[467].IN1
font_mem_p_writedata[468] => font_mem_p_writedata[468].IN1
font_mem_p_writedata[469] => font_mem_p_writedata[469].IN1
font_mem_p_writedata[470] => font_mem_p_writedata[470].IN1
font_mem_p_writedata[471] => font_mem_p_writedata[471].IN1
font_mem_p_writedata[472] => font_mem_p_writedata[472].IN1
font_mem_p_writedata[473] => font_mem_p_writedata[473].IN1
font_mem_p_writedata[474] => font_mem_p_writedata[474].IN1
font_mem_p_writedata[475] => font_mem_p_writedata[475].IN1
font_mem_p_writedata[476] => font_mem_p_writedata[476].IN1
font_mem_p_writedata[477] => font_mem_p_writedata[477].IN1
font_mem_p_writedata[478] => font_mem_p_writedata[478].IN1
font_mem_p_writedata[479] => font_mem_p_writedata[479].IN1
font_mem_p_writedata[480] => font_mem_p_writedata[480].IN1
font_mem_p_writedata[481] => font_mem_p_writedata[481].IN1
font_mem_p_writedata[482] => font_mem_p_writedata[482].IN1
font_mem_p_writedata[483] => font_mem_p_writedata[483].IN1
font_mem_p_writedata[484] => font_mem_p_writedata[484].IN1
font_mem_p_writedata[485] => font_mem_p_writedata[485].IN1
font_mem_p_writedata[486] => font_mem_p_writedata[486].IN1
font_mem_p_writedata[487] => font_mem_p_writedata[487].IN1
font_mem_p_writedata[488] => font_mem_p_writedata[488].IN1
font_mem_p_writedata[489] => font_mem_p_writedata[489].IN1
font_mem_p_writedata[490] => font_mem_p_writedata[490].IN1
font_mem_p_writedata[491] => font_mem_p_writedata[491].IN1
font_mem_p_writedata[492] => font_mem_p_writedata[492].IN1
font_mem_p_writedata[493] => font_mem_p_writedata[493].IN1
font_mem_p_writedata[494] => font_mem_p_writedata[494].IN1
font_mem_p_writedata[495] => font_mem_p_writedata[495].IN1
font_mem_p_writedata[496] => font_mem_p_writedata[496].IN1
font_mem_p_writedata[497] => font_mem_p_writedata[497].IN1
font_mem_p_writedata[498] => font_mem_p_writedata[498].IN1
font_mem_p_writedata[499] => font_mem_p_writedata[499].IN1
font_mem_p_writedata[500] => font_mem_p_writedata[500].IN1
font_mem_p_writedata[501] => font_mem_p_writedata[501].IN1
font_mem_p_writedata[502] => font_mem_p_writedata[502].IN1
font_mem_p_writedata[503] => font_mem_p_writedata[503].IN1
font_mem_p_writedata[504] => font_mem_p_writedata[504].IN1
font_mem_p_writedata[505] => font_mem_p_writedata[505].IN1
font_mem_p_writedata[506] => font_mem_p_writedata[506].IN1
font_mem_p_writedata[507] => font_mem_p_writedata[507].IN1
font_mem_p_writedata[508] => font_mem_p_writedata[508].IN1
font_mem_p_writedata[509] => font_mem_p_writedata[509].IN1
font_mem_p_writedata[510] => font_mem_p_writedata[510].IN1
font_mem_p_writedata[511] => font_mem_p_writedata[511].IN1
font_mem_p_byteenable[0] => font_mem_p_byteenable[0].IN1
font_mem_p_byteenable[1] => font_mem_p_byteenable[1].IN1
font_mem_p_byteenable[2] => font_mem_p_byteenable[2].IN1
font_mem_p_byteenable[3] => font_mem_p_byteenable[3].IN1
font_mem_p_byteenable[4] => font_mem_p_byteenable[4].IN1
font_mem_p_byteenable[5] => font_mem_p_byteenable[5].IN1
font_mem_p_byteenable[6] => font_mem_p_byteenable[6].IN1
font_mem_p_byteenable[7] => font_mem_p_byteenable[7].IN1
font_mem_p_byteenable[8] => font_mem_p_byteenable[8].IN1
font_mem_p_byteenable[9] => font_mem_p_byteenable[9].IN1
font_mem_p_byteenable[10] => font_mem_p_byteenable[10].IN1
font_mem_p_byteenable[11] => font_mem_p_byteenable[11].IN1
font_mem_p_byteenable[12] => font_mem_p_byteenable[12].IN1
font_mem_p_byteenable[13] => font_mem_p_byteenable[13].IN1
font_mem_p_byteenable[14] => font_mem_p_byteenable[14].IN1
font_mem_p_byteenable[15] => font_mem_p_byteenable[15].IN1
font_mem_p_byteenable[16] => font_mem_p_byteenable[16].IN1
font_mem_p_byteenable[17] => font_mem_p_byteenable[17].IN1
font_mem_p_byteenable[18] => font_mem_p_byteenable[18].IN1
font_mem_p_byteenable[19] => font_mem_p_byteenable[19].IN1
font_mem_p_byteenable[20] => font_mem_p_byteenable[20].IN1
font_mem_p_byteenable[21] => font_mem_p_byteenable[21].IN1
font_mem_p_byteenable[22] => font_mem_p_byteenable[22].IN1
font_mem_p_byteenable[23] => font_mem_p_byteenable[23].IN1
font_mem_p_byteenable[24] => font_mem_p_byteenable[24].IN1
font_mem_p_byteenable[25] => font_mem_p_byteenable[25].IN1
font_mem_p_byteenable[26] => font_mem_p_byteenable[26].IN1
font_mem_p_byteenable[27] => font_mem_p_byteenable[27].IN1
font_mem_p_byteenable[28] => font_mem_p_byteenable[28].IN1
font_mem_p_byteenable[29] => font_mem_p_byteenable[29].IN1
font_mem_p_byteenable[30] => font_mem_p_byteenable[30].IN1
font_mem_p_byteenable[31] => font_mem_p_byteenable[31].IN1
font_mem_p_byteenable[32] => font_mem_p_byteenable[32].IN1
font_mem_p_byteenable[33] => font_mem_p_byteenable[33].IN1
font_mem_p_byteenable[34] => font_mem_p_byteenable[34].IN1
font_mem_p_byteenable[35] => font_mem_p_byteenable[35].IN1
font_mem_p_byteenable[36] => font_mem_p_byteenable[36].IN1
font_mem_p_byteenable[37] => font_mem_p_byteenable[37].IN1
font_mem_p_byteenable[38] => font_mem_p_byteenable[38].IN1
font_mem_p_byteenable[39] => font_mem_p_byteenable[39].IN1
font_mem_p_byteenable[40] => font_mem_p_byteenable[40].IN1
font_mem_p_byteenable[41] => font_mem_p_byteenable[41].IN1
font_mem_p_byteenable[42] => font_mem_p_byteenable[42].IN1
font_mem_p_byteenable[43] => font_mem_p_byteenable[43].IN1
font_mem_p_byteenable[44] => font_mem_p_byteenable[44].IN1
font_mem_p_byteenable[45] => font_mem_p_byteenable[45].IN1
font_mem_p_byteenable[46] => font_mem_p_byteenable[46].IN1
font_mem_p_byteenable[47] => font_mem_p_byteenable[47].IN1
font_mem_p_byteenable[48] => font_mem_p_byteenable[48].IN1
font_mem_p_byteenable[49] => font_mem_p_byteenable[49].IN1
font_mem_p_byteenable[50] => font_mem_p_byteenable[50].IN1
font_mem_p_byteenable[51] => font_mem_p_byteenable[51].IN1
font_mem_p_byteenable[52] => font_mem_p_byteenable[52].IN1
font_mem_p_byteenable[53] => font_mem_p_byteenable[53].IN1
font_mem_p_byteenable[54] => font_mem_p_byteenable[54].IN1
font_mem_p_byteenable[55] => font_mem_p_byteenable[55].IN1
font_mem_p_byteenable[56] => font_mem_p_byteenable[56].IN1
font_mem_p_byteenable[57] => font_mem_p_byteenable[57].IN1
font_mem_p_byteenable[58] => font_mem_p_byteenable[58].IN1
font_mem_p_byteenable[59] => font_mem_p_byteenable[59].IN1
font_mem_p_byteenable[60] => font_mem_p_byteenable[60].IN1
font_mem_p_byteenable[61] => font_mem_p_byteenable[61].IN1
font_mem_p_byteenable[62] => font_mem_p_byteenable[62].IN1
font_mem_p_byteenable[63] => font_mem_p_byteenable[63].IN1
from_hps_ext_export[0] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[1] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[2] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[3] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[4] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[5] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[6] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[7] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[8] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[9] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[10] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[11] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[12] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[13] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[14] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[15] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[16] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[17] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[18] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[19] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[20] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[21] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[22] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[23] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[24] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[25] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[26] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[27] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[28] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[29] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[30] <= core_sys_from_hps:from_hps.out_port
from_hps_ext_export[31] <= core_sys_from_hps:from_hps.out_port
hps_io_hps_io_emac1_inst_TX_CLK <= core_sys_hps_0:hps_0.hps_io_emac1_inst_TX_CLK
hps_io_hps_io_emac1_inst_TXD0 <= core_sys_hps_0:hps_0.hps_io_emac1_inst_TXD0
hps_io_hps_io_emac1_inst_TXD1 <= core_sys_hps_0:hps_0.hps_io_emac1_inst_TXD1
hps_io_hps_io_emac1_inst_TXD2 <= core_sys_hps_0:hps_0.hps_io_emac1_inst_TXD2
hps_io_hps_io_emac1_inst_TXD3 <= core_sys_hps_0:hps_0.hps_io_emac1_inst_TXD3
hps_io_hps_io_emac1_inst_RXD0 => hps_io_hps_io_emac1_inst_RXD0.IN1
hps_io_hps_io_emac1_inst_MDIO <> core_sys_hps_0:hps_0.hps_io_emac1_inst_MDIO
hps_io_hps_io_emac1_inst_MDC <= core_sys_hps_0:hps_0.hps_io_emac1_inst_MDC
hps_io_hps_io_emac1_inst_RX_CTL => hps_io_hps_io_emac1_inst_RX_CTL.IN1
hps_io_hps_io_emac1_inst_TX_CTL <= core_sys_hps_0:hps_0.hps_io_emac1_inst_TX_CTL
hps_io_hps_io_emac1_inst_RX_CLK => hps_io_hps_io_emac1_inst_RX_CLK.IN1
hps_io_hps_io_emac1_inst_RXD1 => hps_io_hps_io_emac1_inst_RXD1.IN1
hps_io_hps_io_emac1_inst_RXD2 => hps_io_hps_io_emac1_inst_RXD2.IN1
hps_io_hps_io_emac1_inst_RXD3 => hps_io_hps_io_emac1_inst_RXD3.IN1
hps_io_hps_io_sdio_inst_CMD <> core_sys_hps_0:hps_0.hps_io_sdio_inst_CMD
hps_io_hps_io_sdio_inst_D0 <> core_sys_hps_0:hps_0.hps_io_sdio_inst_D0
hps_io_hps_io_sdio_inst_D1 <> core_sys_hps_0:hps_0.hps_io_sdio_inst_D1
hps_io_hps_io_sdio_inst_CLK <= core_sys_hps_0:hps_0.hps_io_sdio_inst_CLK
hps_io_hps_io_sdio_inst_D2 <> core_sys_hps_0:hps_0.hps_io_sdio_inst_D2
hps_io_hps_io_sdio_inst_D3 <> core_sys_hps_0:hps_0.hps_io_sdio_inst_D3
hps_io_hps_io_usb1_inst_D0 <> core_sys_hps_0:hps_0.hps_io_usb1_inst_D0
hps_io_hps_io_usb1_inst_D1 <> core_sys_hps_0:hps_0.hps_io_usb1_inst_D1
hps_io_hps_io_usb1_inst_D2 <> core_sys_hps_0:hps_0.hps_io_usb1_inst_D2
hps_io_hps_io_usb1_inst_D3 <> core_sys_hps_0:hps_0.hps_io_usb1_inst_D3
hps_io_hps_io_usb1_inst_D4 <> core_sys_hps_0:hps_0.hps_io_usb1_inst_D4
hps_io_hps_io_usb1_inst_D5 <> core_sys_hps_0:hps_0.hps_io_usb1_inst_D5
hps_io_hps_io_usb1_inst_D6 <> core_sys_hps_0:hps_0.hps_io_usb1_inst_D6
hps_io_hps_io_usb1_inst_D7 <> core_sys_hps_0:hps_0.hps_io_usb1_inst_D7
hps_io_hps_io_usb1_inst_CLK => hps_io_hps_io_usb1_inst_CLK.IN1
hps_io_hps_io_usb1_inst_STP <= core_sys_hps_0:hps_0.hps_io_usb1_inst_STP
hps_io_hps_io_usb1_inst_DIR => hps_io_hps_io_usb1_inst_DIR.IN1
hps_io_hps_io_usb1_inst_NXT => hps_io_hps_io_usb1_inst_NXT.IN1
hps_io_hps_io_uart0_inst_RX => hps_io_hps_io_uart0_inst_RX.IN1
hps_io_hps_io_uart0_inst_TX <= core_sys_hps_0:hps_0.hps_io_uart0_inst_TX
memory_mem_a[0] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[1] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[2] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[3] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[4] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[5] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[6] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[7] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[8] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[9] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[10] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[11] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[12] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[13] <= core_sys_hps_0:hps_0.mem_a
memory_mem_a[14] <= core_sys_hps_0:hps_0.mem_a
memory_mem_ba[0] <= core_sys_hps_0:hps_0.mem_ba
memory_mem_ba[1] <= core_sys_hps_0:hps_0.mem_ba
memory_mem_ba[2] <= core_sys_hps_0:hps_0.mem_ba
memory_mem_ck <= core_sys_hps_0:hps_0.mem_ck
memory_mem_ck_n <= core_sys_hps_0:hps_0.mem_ck_n
memory_mem_cke <= core_sys_hps_0:hps_0.mem_cke
memory_mem_cs_n <= core_sys_hps_0:hps_0.mem_cs_n
memory_mem_ras_n <= core_sys_hps_0:hps_0.mem_ras_n
memory_mem_cas_n <= core_sys_hps_0:hps_0.mem_cas_n
memory_mem_we_n <= core_sys_hps_0:hps_0.mem_we_n
memory_mem_reset_n <= core_sys_hps_0:hps_0.mem_reset_n
memory_mem_dq[0] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[1] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[2] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[3] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[4] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[5] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[6] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[7] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[8] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[9] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[10] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[11] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[12] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[13] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[14] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[15] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[16] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[17] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[18] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[19] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[20] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[21] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[22] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[23] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[24] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[25] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[26] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[27] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[28] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[29] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[30] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dq[31] <> core_sys_hps_0:hps_0.mem_dq
memory_mem_dqs[0] <> core_sys_hps_0:hps_0.mem_dqs
memory_mem_dqs[1] <> core_sys_hps_0:hps_0.mem_dqs
memory_mem_dqs[2] <> core_sys_hps_0:hps_0.mem_dqs
memory_mem_dqs[3] <> core_sys_hps_0:hps_0.mem_dqs
memory_mem_dqs_n[0] <> core_sys_hps_0:hps_0.mem_dqs_n
memory_mem_dqs_n[1] <> core_sys_hps_0:hps_0.mem_dqs_n
memory_mem_dqs_n[2] <> core_sys_hps_0:hps_0.mem_dqs_n
memory_mem_dqs_n[3] <> core_sys_hps_0:hps_0.mem_dqs_n
memory_mem_odt <= core_sys_hps_0:hps_0.mem_odt
memory_mem_dm[0] <= core_sys_hps_0:hps_0.mem_dm
memory_mem_dm[1] <= core_sys_hps_0:hps_0.mem_dm
memory_mem_dm[2] <= core_sys_hps_0:hps_0.mem_dm
memory_mem_dm[3] <= core_sys_hps_0:hps_0.mem_dm
memory_oct_rzqin => memory_oct_rzqin.IN1
reset_reset_n => _.IN1
to_hps_ext_export[0] => to_hps_ext_export[0].IN1
to_hps_ext_export[1] => to_hps_ext_export[1].IN1
to_hps_ext_export[2] => to_hps_ext_export[2].IN1
to_hps_ext_export[3] => to_hps_ext_export[3].IN1
to_hps_ext_export[4] => to_hps_ext_export[4].IN1
to_hps_ext_export[5] => to_hps_ext_export[5].IN1
to_hps_ext_export[6] => to_hps_ext_export[6].IN1
to_hps_ext_export[7] => to_hps_ext_export[7].IN1
to_hps_ext_export[8] => to_hps_ext_export[8].IN1
to_hps_ext_export[9] => to_hps_ext_export[9].IN1
to_hps_ext_export[10] => to_hps_ext_export[10].IN1
to_hps_ext_export[11] => to_hps_ext_export[11].IN1
to_hps_ext_export[12] => to_hps_ext_export[12].IN1
to_hps_ext_export[13] => to_hps_ext_export[13].IN1
to_hps_ext_export[14] => to_hps_ext_export[14].IN1
to_hps_ext_export[15] => to_hps_ext_export[15].IN1
to_hps_ext_export[16] => to_hps_ext_export[16].IN1
to_hps_ext_export[17] => to_hps_ext_export[17].IN1
to_hps_ext_export[18] => to_hps_ext_export[18].IN1
to_hps_ext_export[19] => to_hps_ext_export[19].IN1
to_hps_ext_export[20] => to_hps_ext_export[20].IN1
to_hps_ext_export[21] => to_hps_ext_export[21].IN1
to_hps_ext_export[22] => to_hps_ext_export[22].IN1
to_hps_ext_export[23] => to_hps_ext_export[23].IN1
to_hps_ext_export[24] => to_hps_ext_export[24].IN1
to_hps_ext_export[25] => to_hps_ext_export[25].IN1
to_hps_ext_export[26] => to_hps_ext_export[26].IN1
to_hps_ext_export[27] => to_hps_ext_export[27].IN1
to_hps_ext_export[28] => to_hps_ext_export[28].IN1
to_hps_ext_export[29] => to_hps_ext_export[29].IN1
to_hps_ext_export[30] => to_hps_ext_export[30].IN1
to_hps_ext_export[31] => to_hps_ext_export[31].IN1


|Txt_Renderer|core_sys:core|core_sys_char_mem:char_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address2[0] => address2[0].IN1
address2[1] => address2[1].IN1
address2[2] => address2[2].IN1
address2[3] => address2[3].IN1
address2[4] => address2[4].IN1
address2[5] => address2[5].IN1
address2[6] => address2[6].IN1
address2[7] => address2[7].IN1
address2[8] => address2[8].IN1
address2[9] => address2[9].IN1
address2[10] => address2[10].IN1
address2[11] => address2[11].IN1
address2[12] => address2[12].IN1
chipselect => wren.IN0
chipselect2 => wren2.IN0
clk => clk.IN1
clken => wren.IN1
clken => not_clken.IN1
clken2 => wren2.IN1
clken2 => not_clken2.IN1
freeze => ~NO_FANOUT~
reset => ~NO_FANOUT~
reset_req => clocken0.IN1
write => wren.IN1
write2 => wren2.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata2[0] => writedata2[0].IN1
writedata2[1] => writedata2[1].IN1
writedata2[2] => writedata2[2].IN1
writedata2[3] => writedata2[3].IN1
writedata2[4] => writedata2[4].IN1
writedata2[5] => writedata2[5].IN1
writedata2[6] => writedata2[6].IN1
writedata2[7] => writedata2[7].IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata2[0] <= altsyncram:the_altsyncram.q_b
readdata2[1] <= altsyncram:the_altsyncram.q_b
readdata2[2] <= altsyncram:the_altsyncram.q_b
readdata2[3] <= altsyncram:the_altsyncram.q_b
readdata2[4] <= altsyncram:the_altsyncram.q_b
readdata2[5] <= altsyncram:the_altsyncram.q_b
readdata2[6] <= altsyncram:the_altsyncram.q_b
readdata2[7] <= altsyncram:the_altsyncram.q_b


|Txt_Renderer|core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram
wren_a => altsyncram_7v12:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_7v12:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7v12:auto_generated.data_a[0]
data_a[1] => altsyncram_7v12:auto_generated.data_a[1]
data_a[2] => altsyncram_7v12:auto_generated.data_a[2]
data_a[3] => altsyncram_7v12:auto_generated.data_a[3]
data_a[4] => altsyncram_7v12:auto_generated.data_a[4]
data_a[5] => altsyncram_7v12:auto_generated.data_a[5]
data_a[6] => altsyncram_7v12:auto_generated.data_a[6]
data_a[7] => altsyncram_7v12:auto_generated.data_a[7]
data_b[0] => altsyncram_7v12:auto_generated.data_b[0]
data_b[1] => altsyncram_7v12:auto_generated.data_b[1]
data_b[2] => altsyncram_7v12:auto_generated.data_b[2]
data_b[3] => altsyncram_7v12:auto_generated.data_b[3]
data_b[4] => altsyncram_7v12:auto_generated.data_b[4]
data_b[5] => altsyncram_7v12:auto_generated.data_b[5]
data_b[6] => altsyncram_7v12:auto_generated.data_b[6]
data_b[7] => altsyncram_7v12:auto_generated.data_b[7]
address_a[0] => altsyncram_7v12:auto_generated.address_a[0]
address_a[1] => altsyncram_7v12:auto_generated.address_a[1]
address_a[2] => altsyncram_7v12:auto_generated.address_a[2]
address_a[3] => altsyncram_7v12:auto_generated.address_a[3]
address_a[4] => altsyncram_7v12:auto_generated.address_a[4]
address_a[5] => altsyncram_7v12:auto_generated.address_a[5]
address_a[6] => altsyncram_7v12:auto_generated.address_a[6]
address_a[7] => altsyncram_7v12:auto_generated.address_a[7]
address_a[8] => altsyncram_7v12:auto_generated.address_a[8]
address_a[9] => altsyncram_7v12:auto_generated.address_a[9]
address_a[10] => altsyncram_7v12:auto_generated.address_a[10]
address_a[11] => altsyncram_7v12:auto_generated.address_a[11]
address_a[12] => altsyncram_7v12:auto_generated.address_a[12]
address_b[0] => altsyncram_7v12:auto_generated.address_b[0]
address_b[1] => altsyncram_7v12:auto_generated.address_b[1]
address_b[2] => altsyncram_7v12:auto_generated.address_b[2]
address_b[3] => altsyncram_7v12:auto_generated.address_b[3]
address_b[4] => altsyncram_7v12:auto_generated.address_b[4]
address_b[5] => altsyncram_7v12:auto_generated.address_b[5]
address_b[6] => altsyncram_7v12:auto_generated.address_b[6]
address_b[7] => altsyncram_7v12:auto_generated.address_b[7]
address_b[8] => altsyncram_7v12:auto_generated.address_b[8]
address_b[9] => altsyncram_7v12:auto_generated.address_b[9]
address_b[10] => altsyncram_7v12:auto_generated.address_b[10]
address_b[11] => altsyncram_7v12:auto_generated.address_b[11]
address_b[12] => altsyncram_7v12:auto_generated.address_b[12]
addressstall_a => altsyncram_7v12:auto_generated.addressstall_a
addressstall_b => altsyncram_7v12:auto_generated.addressstall_b
clock0 => altsyncram_7v12:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_7v12:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7v12:auto_generated.q_a[0]
q_a[1] <= altsyncram_7v12:auto_generated.q_a[1]
q_a[2] <= altsyncram_7v12:auto_generated.q_a[2]
q_a[3] <= altsyncram_7v12:auto_generated.q_a[3]
q_a[4] <= altsyncram_7v12:auto_generated.q_a[4]
q_a[5] <= altsyncram_7v12:auto_generated.q_a[5]
q_a[6] <= altsyncram_7v12:auto_generated.q_a[6]
q_a[7] <= altsyncram_7v12:auto_generated.q_a[7]
q_b[0] <= altsyncram_7v12:auto_generated.q_b[0]
q_b[1] <= altsyncram_7v12:auto_generated.q_b[1]
q_b[2] <= altsyncram_7v12:auto_generated.q_b[2]
q_b[3] <= altsyncram_7v12:auto_generated.q_b[3]
q_b[4] <= altsyncram_7v12:auto_generated.q_b[4]
q_b[5] <= altsyncram_7v12:auto_generated.q_b[5]
q_b[6] <= altsyncram_7v12:auto_generated.q_b[6]
q_b[7] <= altsyncram_7v12:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Txt_Renderer|core_sys:core|core_sys_char_mem:char_mem|altsyncram:the_altsyncram|altsyncram_7v12:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
addressstall_a => ram_block1a0.PORTAADDRSTALL
addressstall_a => ram_block1a1.PORTAADDRSTALL
addressstall_a => ram_block1a2.PORTAADDRSTALL
addressstall_a => ram_block1a3.PORTAADDRSTALL
addressstall_a => ram_block1a4.PORTAADDRSTALL
addressstall_a => ram_block1a5.PORTAADDRSTALL
addressstall_a => ram_block1a6.PORTAADDRSTALL
addressstall_a => ram_block1a7.PORTAADDRSTALL
addressstall_b => ram_block1a0.PORTBADDRSTALL
addressstall_b => ram_block1a1.PORTBADDRSTALL
addressstall_b => ram_block1a2.PORTBADDRSTALL
addressstall_b => ram_block1a3.PORTBADDRSTALL
addressstall_b => ram_block1a4.PORTBADDRSTALL
addressstall_b => ram_block1a5.PORTBADDRSTALL
addressstall_b => ram_block1a6.PORTBADDRSTALL
addressstall_b => ram_block1a7.PORTBADDRSTALL
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
byteenable[2] => byteenable[2].IN1
byteenable[3] => byteenable[3].IN1
byteenable[4] => byteenable[4].IN1
byteenable[5] => byteenable[5].IN1
byteenable[6] => byteenable[6].IN1
byteenable[7] => byteenable[7].IN1
byteenable[8] => byteenable[8].IN1
byteenable[9] => byteenable[9].IN1
byteenable[10] => byteenable[10].IN1
byteenable[11] => byteenable[11].IN1
byteenable[12] => byteenable[12].IN1
byteenable[13] => byteenable[13].IN1
byteenable[14] => byteenable[14].IN1
byteenable[15] => byteenable[15].IN1
byteenable[16] => byteenable[16].IN1
byteenable[17] => byteenable[17].IN1
byteenable[18] => byteenable[18].IN1
byteenable[19] => byteenable[19].IN1
byteenable[20] => byteenable[20].IN1
byteenable[21] => byteenable[21].IN1
byteenable[22] => byteenable[22].IN1
byteenable[23] => byteenable[23].IN1
byteenable[24] => byteenable[24].IN1
byteenable[25] => byteenable[25].IN1
byteenable[26] => byteenable[26].IN1
byteenable[27] => byteenable[27].IN1
byteenable[28] => byteenable[28].IN1
byteenable[29] => byteenable[29].IN1
byteenable[30] => byteenable[30].IN1
byteenable[31] => byteenable[31].IN1
byteenable[32] => byteenable[32].IN1
byteenable[33] => byteenable[33].IN1
byteenable[34] => byteenable[34].IN1
byteenable[35] => byteenable[35].IN1
byteenable[36] => byteenable[36].IN1
byteenable[37] => byteenable[37].IN1
byteenable[38] => byteenable[38].IN1
byteenable[39] => byteenable[39].IN1
byteenable[40] => byteenable[40].IN1
byteenable[41] => byteenable[41].IN1
byteenable[42] => byteenable[42].IN1
byteenable[43] => byteenable[43].IN1
byteenable[44] => byteenable[44].IN1
byteenable[45] => byteenable[45].IN1
byteenable[46] => byteenable[46].IN1
byteenable[47] => byteenable[47].IN1
byteenable[48] => byteenable[48].IN1
byteenable[49] => byteenable[49].IN1
byteenable[50] => byteenable[50].IN1
byteenable[51] => byteenable[51].IN1
byteenable[52] => byteenable[52].IN1
byteenable[53] => byteenable[53].IN1
byteenable[54] => byteenable[54].IN1
byteenable[55] => byteenable[55].IN1
byteenable[56] => byteenable[56].IN1
byteenable[57] => byteenable[57].IN1
byteenable[58] => byteenable[58].IN1
byteenable[59] => byteenable[59].IN1
byteenable[60] => byteenable[60].IN1
byteenable[61] => byteenable[61].IN1
byteenable[62] => byteenable[62].IN1
byteenable[63] => byteenable[63].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clocken0.IN0
debugaccess => wren.IN1
freeze => ~NO_FANOUT~
reset => ~NO_FANOUT~
reset_req => clocken0.IN1
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
writedata[16] => writedata[16].IN1
writedata[17] => writedata[17].IN1
writedata[18] => writedata[18].IN1
writedata[19] => writedata[19].IN1
writedata[20] => writedata[20].IN1
writedata[21] => writedata[21].IN1
writedata[22] => writedata[22].IN1
writedata[23] => writedata[23].IN1
writedata[24] => writedata[24].IN1
writedata[25] => writedata[25].IN1
writedata[26] => writedata[26].IN1
writedata[27] => writedata[27].IN1
writedata[28] => writedata[28].IN1
writedata[29] => writedata[29].IN1
writedata[30] => writedata[30].IN1
writedata[31] => writedata[31].IN1
writedata[32] => writedata[32].IN1
writedata[33] => writedata[33].IN1
writedata[34] => writedata[34].IN1
writedata[35] => writedata[35].IN1
writedata[36] => writedata[36].IN1
writedata[37] => writedata[37].IN1
writedata[38] => writedata[38].IN1
writedata[39] => writedata[39].IN1
writedata[40] => writedata[40].IN1
writedata[41] => writedata[41].IN1
writedata[42] => writedata[42].IN1
writedata[43] => writedata[43].IN1
writedata[44] => writedata[44].IN1
writedata[45] => writedata[45].IN1
writedata[46] => writedata[46].IN1
writedata[47] => writedata[47].IN1
writedata[48] => writedata[48].IN1
writedata[49] => writedata[49].IN1
writedata[50] => writedata[50].IN1
writedata[51] => writedata[51].IN1
writedata[52] => writedata[52].IN1
writedata[53] => writedata[53].IN1
writedata[54] => writedata[54].IN1
writedata[55] => writedata[55].IN1
writedata[56] => writedata[56].IN1
writedata[57] => writedata[57].IN1
writedata[58] => writedata[58].IN1
writedata[59] => writedata[59].IN1
writedata[60] => writedata[60].IN1
writedata[61] => writedata[61].IN1
writedata[62] => writedata[62].IN1
writedata[63] => writedata[63].IN1
writedata[64] => writedata[64].IN1
writedata[65] => writedata[65].IN1
writedata[66] => writedata[66].IN1
writedata[67] => writedata[67].IN1
writedata[68] => writedata[68].IN1
writedata[69] => writedata[69].IN1
writedata[70] => writedata[70].IN1
writedata[71] => writedata[71].IN1
writedata[72] => writedata[72].IN1
writedata[73] => writedata[73].IN1
writedata[74] => writedata[74].IN1
writedata[75] => writedata[75].IN1
writedata[76] => writedata[76].IN1
writedata[77] => writedata[77].IN1
writedata[78] => writedata[78].IN1
writedata[79] => writedata[79].IN1
writedata[80] => writedata[80].IN1
writedata[81] => writedata[81].IN1
writedata[82] => writedata[82].IN1
writedata[83] => writedata[83].IN1
writedata[84] => writedata[84].IN1
writedata[85] => writedata[85].IN1
writedata[86] => writedata[86].IN1
writedata[87] => writedata[87].IN1
writedata[88] => writedata[88].IN1
writedata[89] => writedata[89].IN1
writedata[90] => writedata[90].IN1
writedata[91] => writedata[91].IN1
writedata[92] => writedata[92].IN1
writedata[93] => writedata[93].IN1
writedata[94] => writedata[94].IN1
writedata[95] => writedata[95].IN1
writedata[96] => writedata[96].IN1
writedata[97] => writedata[97].IN1
writedata[98] => writedata[98].IN1
writedata[99] => writedata[99].IN1
writedata[100] => writedata[100].IN1
writedata[101] => writedata[101].IN1
writedata[102] => writedata[102].IN1
writedata[103] => writedata[103].IN1
writedata[104] => writedata[104].IN1
writedata[105] => writedata[105].IN1
writedata[106] => writedata[106].IN1
writedata[107] => writedata[107].IN1
writedata[108] => writedata[108].IN1
writedata[109] => writedata[109].IN1
writedata[110] => writedata[110].IN1
writedata[111] => writedata[111].IN1
writedata[112] => writedata[112].IN1
writedata[113] => writedata[113].IN1
writedata[114] => writedata[114].IN1
writedata[115] => writedata[115].IN1
writedata[116] => writedata[116].IN1
writedata[117] => writedata[117].IN1
writedata[118] => writedata[118].IN1
writedata[119] => writedata[119].IN1
writedata[120] => writedata[120].IN1
writedata[121] => writedata[121].IN1
writedata[122] => writedata[122].IN1
writedata[123] => writedata[123].IN1
writedata[124] => writedata[124].IN1
writedata[125] => writedata[125].IN1
writedata[126] => writedata[126].IN1
writedata[127] => writedata[127].IN1
writedata[128] => writedata[128].IN1
writedata[129] => writedata[129].IN1
writedata[130] => writedata[130].IN1
writedata[131] => writedata[131].IN1
writedata[132] => writedata[132].IN1
writedata[133] => writedata[133].IN1
writedata[134] => writedata[134].IN1
writedata[135] => writedata[135].IN1
writedata[136] => writedata[136].IN1
writedata[137] => writedata[137].IN1
writedata[138] => writedata[138].IN1
writedata[139] => writedata[139].IN1
writedata[140] => writedata[140].IN1
writedata[141] => writedata[141].IN1
writedata[142] => writedata[142].IN1
writedata[143] => writedata[143].IN1
writedata[144] => writedata[144].IN1
writedata[145] => writedata[145].IN1
writedata[146] => writedata[146].IN1
writedata[147] => writedata[147].IN1
writedata[148] => writedata[148].IN1
writedata[149] => writedata[149].IN1
writedata[150] => writedata[150].IN1
writedata[151] => writedata[151].IN1
writedata[152] => writedata[152].IN1
writedata[153] => writedata[153].IN1
writedata[154] => writedata[154].IN1
writedata[155] => writedata[155].IN1
writedata[156] => writedata[156].IN1
writedata[157] => writedata[157].IN1
writedata[158] => writedata[158].IN1
writedata[159] => writedata[159].IN1
writedata[160] => writedata[160].IN1
writedata[161] => writedata[161].IN1
writedata[162] => writedata[162].IN1
writedata[163] => writedata[163].IN1
writedata[164] => writedata[164].IN1
writedata[165] => writedata[165].IN1
writedata[166] => writedata[166].IN1
writedata[167] => writedata[167].IN1
writedata[168] => writedata[168].IN1
writedata[169] => writedata[169].IN1
writedata[170] => writedata[170].IN1
writedata[171] => writedata[171].IN1
writedata[172] => writedata[172].IN1
writedata[173] => writedata[173].IN1
writedata[174] => writedata[174].IN1
writedata[175] => writedata[175].IN1
writedata[176] => writedata[176].IN1
writedata[177] => writedata[177].IN1
writedata[178] => writedata[178].IN1
writedata[179] => writedata[179].IN1
writedata[180] => writedata[180].IN1
writedata[181] => writedata[181].IN1
writedata[182] => writedata[182].IN1
writedata[183] => writedata[183].IN1
writedata[184] => writedata[184].IN1
writedata[185] => writedata[185].IN1
writedata[186] => writedata[186].IN1
writedata[187] => writedata[187].IN1
writedata[188] => writedata[188].IN1
writedata[189] => writedata[189].IN1
writedata[190] => writedata[190].IN1
writedata[191] => writedata[191].IN1
writedata[192] => writedata[192].IN1
writedata[193] => writedata[193].IN1
writedata[194] => writedata[194].IN1
writedata[195] => writedata[195].IN1
writedata[196] => writedata[196].IN1
writedata[197] => writedata[197].IN1
writedata[198] => writedata[198].IN1
writedata[199] => writedata[199].IN1
writedata[200] => writedata[200].IN1
writedata[201] => writedata[201].IN1
writedata[202] => writedata[202].IN1
writedata[203] => writedata[203].IN1
writedata[204] => writedata[204].IN1
writedata[205] => writedata[205].IN1
writedata[206] => writedata[206].IN1
writedata[207] => writedata[207].IN1
writedata[208] => writedata[208].IN1
writedata[209] => writedata[209].IN1
writedata[210] => writedata[210].IN1
writedata[211] => writedata[211].IN1
writedata[212] => writedata[212].IN1
writedata[213] => writedata[213].IN1
writedata[214] => writedata[214].IN1
writedata[215] => writedata[215].IN1
writedata[216] => writedata[216].IN1
writedata[217] => writedata[217].IN1
writedata[218] => writedata[218].IN1
writedata[219] => writedata[219].IN1
writedata[220] => writedata[220].IN1
writedata[221] => writedata[221].IN1
writedata[222] => writedata[222].IN1
writedata[223] => writedata[223].IN1
writedata[224] => writedata[224].IN1
writedata[225] => writedata[225].IN1
writedata[226] => writedata[226].IN1
writedata[227] => writedata[227].IN1
writedata[228] => writedata[228].IN1
writedata[229] => writedata[229].IN1
writedata[230] => writedata[230].IN1
writedata[231] => writedata[231].IN1
writedata[232] => writedata[232].IN1
writedata[233] => writedata[233].IN1
writedata[234] => writedata[234].IN1
writedata[235] => writedata[235].IN1
writedata[236] => writedata[236].IN1
writedata[237] => writedata[237].IN1
writedata[238] => writedata[238].IN1
writedata[239] => writedata[239].IN1
writedata[240] => writedata[240].IN1
writedata[241] => writedata[241].IN1
writedata[242] => writedata[242].IN1
writedata[243] => writedata[243].IN1
writedata[244] => writedata[244].IN1
writedata[245] => writedata[245].IN1
writedata[246] => writedata[246].IN1
writedata[247] => writedata[247].IN1
writedata[248] => writedata[248].IN1
writedata[249] => writedata[249].IN1
writedata[250] => writedata[250].IN1
writedata[251] => writedata[251].IN1
writedata[252] => writedata[252].IN1
writedata[253] => writedata[253].IN1
writedata[254] => writedata[254].IN1
writedata[255] => writedata[255].IN1
writedata[256] => writedata[256].IN1
writedata[257] => writedata[257].IN1
writedata[258] => writedata[258].IN1
writedata[259] => writedata[259].IN1
writedata[260] => writedata[260].IN1
writedata[261] => writedata[261].IN1
writedata[262] => writedata[262].IN1
writedata[263] => writedata[263].IN1
writedata[264] => writedata[264].IN1
writedata[265] => writedata[265].IN1
writedata[266] => writedata[266].IN1
writedata[267] => writedata[267].IN1
writedata[268] => writedata[268].IN1
writedata[269] => writedata[269].IN1
writedata[270] => writedata[270].IN1
writedata[271] => writedata[271].IN1
writedata[272] => writedata[272].IN1
writedata[273] => writedata[273].IN1
writedata[274] => writedata[274].IN1
writedata[275] => writedata[275].IN1
writedata[276] => writedata[276].IN1
writedata[277] => writedata[277].IN1
writedata[278] => writedata[278].IN1
writedata[279] => writedata[279].IN1
writedata[280] => writedata[280].IN1
writedata[281] => writedata[281].IN1
writedata[282] => writedata[282].IN1
writedata[283] => writedata[283].IN1
writedata[284] => writedata[284].IN1
writedata[285] => writedata[285].IN1
writedata[286] => writedata[286].IN1
writedata[287] => writedata[287].IN1
writedata[288] => writedata[288].IN1
writedata[289] => writedata[289].IN1
writedata[290] => writedata[290].IN1
writedata[291] => writedata[291].IN1
writedata[292] => writedata[292].IN1
writedata[293] => writedata[293].IN1
writedata[294] => writedata[294].IN1
writedata[295] => writedata[295].IN1
writedata[296] => writedata[296].IN1
writedata[297] => writedata[297].IN1
writedata[298] => writedata[298].IN1
writedata[299] => writedata[299].IN1
writedata[300] => writedata[300].IN1
writedata[301] => writedata[301].IN1
writedata[302] => writedata[302].IN1
writedata[303] => writedata[303].IN1
writedata[304] => writedata[304].IN1
writedata[305] => writedata[305].IN1
writedata[306] => writedata[306].IN1
writedata[307] => writedata[307].IN1
writedata[308] => writedata[308].IN1
writedata[309] => writedata[309].IN1
writedata[310] => writedata[310].IN1
writedata[311] => writedata[311].IN1
writedata[312] => writedata[312].IN1
writedata[313] => writedata[313].IN1
writedata[314] => writedata[314].IN1
writedata[315] => writedata[315].IN1
writedata[316] => writedata[316].IN1
writedata[317] => writedata[317].IN1
writedata[318] => writedata[318].IN1
writedata[319] => writedata[319].IN1
writedata[320] => writedata[320].IN1
writedata[321] => writedata[321].IN1
writedata[322] => writedata[322].IN1
writedata[323] => writedata[323].IN1
writedata[324] => writedata[324].IN1
writedata[325] => writedata[325].IN1
writedata[326] => writedata[326].IN1
writedata[327] => writedata[327].IN1
writedata[328] => writedata[328].IN1
writedata[329] => writedata[329].IN1
writedata[330] => writedata[330].IN1
writedata[331] => writedata[331].IN1
writedata[332] => writedata[332].IN1
writedata[333] => writedata[333].IN1
writedata[334] => writedata[334].IN1
writedata[335] => writedata[335].IN1
writedata[336] => writedata[336].IN1
writedata[337] => writedata[337].IN1
writedata[338] => writedata[338].IN1
writedata[339] => writedata[339].IN1
writedata[340] => writedata[340].IN1
writedata[341] => writedata[341].IN1
writedata[342] => writedata[342].IN1
writedata[343] => writedata[343].IN1
writedata[344] => writedata[344].IN1
writedata[345] => writedata[345].IN1
writedata[346] => writedata[346].IN1
writedata[347] => writedata[347].IN1
writedata[348] => writedata[348].IN1
writedata[349] => writedata[349].IN1
writedata[350] => writedata[350].IN1
writedata[351] => writedata[351].IN1
writedata[352] => writedata[352].IN1
writedata[353] => writedata[353].IN1
writedata[354] => writedata[354].IN1
writedata[355] => writedata[355].IN1
writedata[356] => writedata[356].IN1
writedata[357] => writedata[357].IN1
writedata[358] => writedata[358].IN1
writedata[359] => writedata[359].IN1
writedata[360] => writedata[360].IN1
writedata[361] => writedata[361].IN1
writedata[362] => writedata[362].IN1
writedata[363] => writedata[363].IN1
writedata[364] => writedata[364].IN1
writedata[365] => writedata[365].IN1
writedata[366] => writedata[366].IN1
writedata[367] => writedata[367].IN1
writedata[368] => writedata[368].IN1
writedata[369] => writedata[369].IN1
writedata[370] => writedata[370].IN1
writedata[371] => writedata[371].IN1
writedata[372] => writedata[372].IN1
writedata[373] => writedata[373].IN1
writedata[374] => writedata[374].IN1
writedata[375] => writedata[375].IN1
writedata[376] => writedata[376].IN1
writedata[377] => writedata[377].IN1
writedata[378] => writedata[378].IN1
writedata[379] => writedata[379].IN1
writedata[380] => writedata[380].IN1
writedata[381] => writedata[381].IN1
writedata[382] => writedata[382].IN1
writedata[383] => writedata[383].IN1
writedata[384] => writedata[384].IN1
writedata[385] => writedata[385].IN1
writedata[386] => writedata[386].IN1
writedata[387] => writedata[387].IN1
writedata[388] => writedata[388].IN1
writedata[389] => writedata[389].IN1
writedata[390] => writedata[390].IN1
writedata[391] => writedata[391].IN1
writedata[392] => writedata[392].IN1
writedata[393] => writedata[393].IN1
writedata[394] => writedata[394].IN1
writedata[395] => writedata[395].IN1
writedata[396] => writedata[396].IN1
writedata[397] => writedata[397].IN1
writedata[398] => writedata[398].IN1
writedata[399] => writedata[399].IN1
writedata[400] => writedata[400].IN1
writedata[401] => writedata[401].IN1
writedata[402] => writedata[402].IN1
writedata[403] => writedata[403].IN1
writedata[404] => writedata[404].IN1
writedata[405] => writedata[405].IN1
writedata[406] => writedata[406].IN1
writedata[407] => writedata[407].IN1
writedata[408] => writedata[408].IN1
writedata[409] => writedata[409].IN1
writedata[410] => writedata[410].IN1
writedata[411] => writedata[411].IN1
writedata[412] => writedata[412].IN1
writedata[413] => writedata[413].IN1
writedata[414] => writedata[414].IN1
writedata[415] => writedata[415].IN1
writedata[416] => writedata[416].IN1
writedata[417] => writedata[417].IN1
writedata[418] => writedata[418].IN1
writedata[419] => writedata[419].IN1
writedata[420] => writedata[420].IN1
writedata[421] => writedata[421].IN1
writedata[422] => writedata[422].IN1
writedata[423] => writedata[423].IN1
writedata[424] => writedata[424].IN1
writedata[425] => writedata[425].IN1
writedata[426] => writedata[426].IN1
writedata[427] => writedata[427].IN1
writedata[428] => writedata[428].IN1
writedata[429] => writedata[429].IN1
writedata[430] => writedata[430].IN1
writedata[431] => writedata[431].IN1
writedata[432] => writedata[432].IN1
writedata[433] => writedata[433].IN1
writedata[434] => writedata[434].IN1
writedata[435] => writedata[435].IN1
writedata[436] => writedata[436].IN1
writedata[437] => writedata[437].IN1
writedata[438] => writedata[438].IN1
writedata[439] => writedata[439].IN1
writedata[440] => writedata[440].IN1
writedata[441] => writedata[441].IN1
writedata[442] => writedata[442].IN1
writedata[443] => writedata[443].IN1
writedata[444] => writedata[444].IN1
writedata[445] => writedata[445].IN1
writedata[446] => writedata[446].IN1
writedata[447] => writedata[447].IN1
writedata[448] => writedata[448].IN1
writedata[449] => writedata[449].IN1
writedata[450] => writedata[450].IN1
writedata[451] => writedata[451].IN1
writedata[452] => writedata[452].IN1
writedata[453] => writedata[453].IN1
writedata[454] => writedata[454].IN1
writedata[455] => writedata[455].IN1
writedata[456] => writedata[456].IN1
writedata[457] => writedata[457].IN1
writedata[458] => writedata[458].IN1
writedata[459] => writedata[459].IN1
writedata[460] => writedata[460].IN1
writedata[461] => writedata[461].IN1
writedata[462] => writedata[462].IN1
writedata[463] => writedata[463].IN1
writedata[464] => writedata[464].IN1
writedata[465] => writedata[465].IN1
writedata[466] => writedata[466].IN1
writedata[467] => writedata[467].IN1
writedata[468] => writedata[468].IN1
writedata[469] => writedata[469].IN1
writedata[470] => writedata[470].IN1
writedata[471] => writedata[471].IN1
writedata[472] => writedata[472].IN1
writedata[473] => writedata[473].IN1
writedata[474] => writedata[474].IN1
writedata[475] => writedata[475].IN1
writedata[476] => writedata[476].IN1
writedata[477] => writedata[477].IN1
writedata[478] => writedata[478].IN1
writedata[479] => writedata[479].IN1
writedata[480] => writedata[480].IN1
writedata[481] => writedata[481].IN1
writedata[482] => writedata[482].IN1
writedata[483] => writedata[483].IN1
writedata[484] => writedata[484].IN1
writedata[485] => writedata[485].IN1
writedata[486] => writedata[486].IN1
writedata[487] => writedata[487].IN1
writedata[488] => writedata[488].IN1
writedata[489] => writedata[489].IN1
writedata[490] => writedata[490].IN1
writedata[491] => writedata[491].IN1
writedata[492] => writedata[492].IN1
writedata[493] => writedata[493].IN1
writedata[494] => writedata[494].IN1
writedata[495] => writedata[495].IN1
writedata[496] => writedata[496].IN1
writedata[497] => writedata[497].IN1
writedata[498] => writedata[498].IN1
writedata[499] => writedata[499].IN1
writedata[500] => writedata[500].IN1
writedata[501] => writedata[501].IN1
writedata[502] => writedata[502].IN1
writedata[503] => writedata[503].IN1
writedata[504] => writedata[504].IN1
writedata[505] => writedata[505].IN1
writedata[506] => writedata[506].IN1
writedata[507] => writedata[507].IN1
writedata[508] => writedata[508].IN1
writedata[509] => writedata[509].IN1
writedata[510] => writedata[510].IN1
writedata[511] => writedata[511].IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata[8] <= altsyncram:the_altsyncram.q_a
readdata[9] <= altsyncram:the_altsyncram.q_a
readdata[10] <= altsyncram:the_altsyncram.q_a
readdata[11] <= altsyncram:the_altsyncram.q_a
readdata[12] <= altsyncram:the_altsyncram.q_a
readdata[13] <= altsyncram:the_altsyncram.q_a
readdata[14] <= altsyncram:the_altsyncram.q_a
readdata[15] <= altsyncram:the_altsyncram.q_a
readdata[16] <= altsyncram:the_altsyncram.q_a
readdata[17] <= altsyncram:the_altsyncram.q_a
readdata[18] <= altsyncram:the_altsyncram.q_a
readdata[19] <= altsyncram:the_altsyncram.q_a
readdata[20] <= altsyncram:the_altsyncram.q_a
readdata[21] <= altsyncram:the_altsyncram.q_a
readdata[22] <= altsyncram:the_altsyncram.q_a
readdata[23] <= altsyncram:the_altsyncram.q_a
readdata[24] <= altsyncram:the_altsyncram.q_a
readdata[25] <= altsyncram:the_altsyncram.q_a
readdata[26] <= altsyncram:the_altsyncram.q_a
readdata[27] <= altsyncram:the_altsyncram.q_a
readdata[28] <= altsyncram:the_altsyncram.q_a
readdata[29] <= altsyncram:the_altsyncram.q_a
readdata[30] <= altsyncram:the_altsyncram.q_a
readdata[31] <= altsyncram:the_altsyncram.q_a
readdata[32] <= altsyncram:the_altsyncram.q_a
readdata[33] <= altsyncram:the_altsyncram.q_a
readdata[34] <= altsyncram:the_altsyncram.q_a
readdata[35] <= altsyncram:the_altsyncram.q_a
readdata[36] <= altsyncram:the_altsyncram.q_a
readdata[37] <= altsyncram:the_altsyncram.q_a
readdata[38] <= altsyncram:the_altsyncram.q_a
readdata[39] <= altsyncram:the_altsyncram.q_a
readdata[40] <= altsyncram:the_altsyncram.q_a
readdata[41] <= altsyncram:the_altsyncram.q_a
readdata[42] <= altsyncram:the_altsyncram.q_a
readdata[43] <= altsyncram:the_altsyncram.q_a
readdata[44] <= altsyncram:the_altsyncram.q_a
readdata[45] <= altsyncram:the_altsyncram.q_a
readdata[46] <= altsyncram:the_altsyncram.q_a
readdata[47] <= altsyncram:the_altsyncram.q_a
readdata[48] <= altsyncram:the_altsyncram.q_a
readdata[49] <= altsyncram:the_altsyncram.q_a
readdata[50] <= altsyncram:the_altsyncram.q_a
readdata[51] <= altsyncram:the_altsyncram.q_a
readdata[52] <= altsyncram:the_altsyncram.q_a
readdata[53] <= altsyncram:the_altsyncram.q_a
readdata[54] <= altsyncram:the_altsyncram.q_a
readdata[55] <= altsyncram:the_altsyncram.q_a
readdata[56] <= altsyncram:the_altsyncram.q_a
readdata[57] <= altsyncram:the_altsyncram.q_a
readdata[58] <= altsyncram:the_altsyncram.q_a
readdata[59] <= altsyncram:the_altsyncram.q_a
readdata[60] <= altsyncram:the_altsyncram.q_a
readdata[61] <= altsyncram:the_altsyncram.q_a
readdata[62] <= altsyncram:the_altsyncram.q_a
readdata[63] <= altsyncram:the_altsyncram.q_a
readdata[64] <= altsyncram:the_altsyncram.q_a
readdata[65] <= altsyncram:the_altsyncram.q_a
readdata[66] <= altsyncram:the_altsyncram.q_a
readdata[67] <= altsyncram:the_altsyncram.q_a
readdata[68] <= altsyncram:the_altsyncram.q_a
readdata[69] <= altsyncram:the_altsyncram.q_a
readdata[70] <= altsyncram:the_altsyncram.q_a
readdata[71] <= altsyncram:the_altsyncram.q_a
readdata[72] <= altsyncram:the_altsyncram.q_a
readdata[73] <= altsyncram:the_altsyncram.q_a
readdata[74] <= altsyncram:the_altsyncram.q_a
readdata[75] <= altsyncram:the_altsyncram.q_a
readdata[76] <= altsyncram:the_altsyncram.q_a
readdata[77] <= altsyncram:the_altsyncram.q_a
readdata[78] <= altsyncram:the_altsyncram.q_a
readdata[79] <= altsyncram:the_altsyncram.q_a
readdata[80] <= altsyncram:the_altsyncram.q_a
readdata[81] <= altsyncram:the_altsyncram.q_a
readdata[82] <= altsyncram:the_altsyncram.q_a
readdata[83] <= altsyncram:the_altsyncram.q_a
readdata[84] <= altsyncram:the_altsyncram.q_a
readdata[85] <= altsyncram:the_altsyncram.q_a
readdata[86] <= altsyncram:the_altsyncram.q_a
readdata[87] <= altsyncram:the_altsyncram.q_a
readdata[88] <= altsyncram:the_altsyncram.q_a
readdata[89] <= altsyncram:the_altsyncram.q_a
readdata[90] <= altsyncram:the_altsyncram.q_a
readdata[91] <= altsyncram:the_altsyncram.q_a
readdata[92] <= altsyncram:the_altsyncram.q_a
readdata[93] <= altsyncram:the_altsyncram.q_a
readdata[94] <= altsyncram:the_altsyncram.q_a
readdata[95] <= altsyncram:the_altsyncram.q_a
readdata[96] <= altsyncram:the_altsyncram.q_a
readdata[97] <= altsyncram:the_altsyncram.q_a
readdata[98] <= altsyncram:the_altsyncram.q_a
readdata[99] <= altsyncram:the_altsyncram.q_a
readdata[100] <= altsyncram:the_altsyncram.q_a
readdata[101] <= altsyncram:the_altsyncram.q_a
readdata[102] <= altsyncram:the_altsyncram.q_a
readdata[103] <= altsyncram:the_altsyncram.q_a
readdata[104] <= altsyncram:the_altsyncram.q_a
readdata[105] <= altsyncram:the_altsyncram.q_a
readdata[106] <= altsyncram:the_altsyncram.q_a
readdata[107] <= altsyncram:the_altsyncram.q_a
readdata[108] <= altsyncram:the_altsyncram.q_a
readdata[109] <= altsyncram:the_altsyncram.q_a
readdata[110] <= altsyncram:the_altsyncram.q_a
readdata[111] <= altsyncram:the_altsyncram.q_a
readdata[112] <= altsyncram:the_altsyncram.q_a
readdata[113] <= altsyncram:the_altsyncram.q_a
readdata[114] <= altsyncram:the_altsyncram.q_a
readdata[115] <= altsyncram:the_altsyncram.q_a
readdata[116] <= altsyncram:the_altsyncram.q_a
readdata[117] <= altsyncram:the_altsyncram.q_a
readdata[118] <= altsyncram:the_altsyncram.q_a
readdata[119] <= altsyncram:the_altsyncram.q_a
readdata[120] <= altsyncram:the_altsyncram.q_a
readdata[121] <= altsyncram:the_altsyncram.q_a
readdata[122] <= altsyncram:the_altsyncram.q_a
readdata[123] <= altsyncram:the_altsyncram.q_a
readdata[124] <= altsyncram:the_altsyncram.q_a
readdata[125] <= altsyncram:the_altsyncram.q_a
readdata[126] <= altsyncram:the_altsyncram.q_a
readdata[127] <= altsyncram:the_altsyncram.q_a
readdata[128] <= altsyncram:the_altsyncram.q_a
readdata[129] <= altsyncram:the_altsyncram.q_a
readdata[130] <= altsyncram:the_altsyncram.q_a
readdata[131] <= altsyncram:the_altsyncram.q_a
readdata[132] <= altsyncram:the_altsyncram.q_a
readdata[133] <= altsyncram:the_altsyncram.q_a
readdata[134] <= altsyncram:the_altsyncram.q_a
readdata[135] <= altsyncram:the_altsyncram.q_a
readdata[136] <= altsyncram:the_altsyncram.q_a
readdata[137] <= altsyncram:the_altsyncram.q_a
readdata[138] <= altsyncram:the_altsyncram.q_a
readdata[139] <= altsyncram:the_altsyncram.q_a
readdata[140] <= altsyncram:the_altsyncram.q_a
readdata[141] <= altsyncram:the_altsyncram.q_a
readdata[142] <= altsyncram:the_altsyncram.q_a
readdata[143] <= altsyncram:the_altsyncram.q_a
readdata[144] <= altsyncram:the_altsyncram.q_a
readdata[145] <= altsyncram:the_altsyncram.q_a
readdata[146] <= altsyncram:the_altsyncram.q_a
readdata[147] <= altsyncram:the_altsyncram.q_a
readdata[148] <= altsyncram:the_altsyncram.q_a
readdata[149] <= altsyncram:the_altsyncram.q_a
readdata[150] <= altsyncram:the_altsyncram.q_a
readdata[151] <= altsyncram:the_altsyncram.q_a
readdata[152] <= altsyncram:the_altsyncram.q_a
readdata[153] <= altsyncram:the_altsyncram.q_a
readdata[154] <= altsyncram:the_altsyncram.q_a
readdata[155] <= altsyncram:the_altsyncram.q_a
readdata[156] <= altsyncram:the_altsyncram.q_a
readdata[157] <= altsyncram:the_altsyncram.q_a
readdata[158] <= altsyncram:the_altsyncram.q_a
readdata[159] <= altsyncram:the_altsyncram.q_a
readdata[160] <= altsyncram:the_altsyncram.q_a
readdata[161] <= altsyncram:the_altsyncram.q_a
readdata[162] <= altsyncram:the_altsyncram.q_a
readdata[163] <= altsyncram:the_altsyncram.q_a
readdata[164] <= altsyncram:the_altsyncram.q_a
readdata[165] <= altsyncram:the_altsyncram.q_a
readdata[166] <= altsyncram:the_altsyncram.q_a
readdata[167] <= altsyncram:the_altsyncram.q_a
readdata[168] <= altsyncram:the_altsyncram.q_a
readdata[169] <= altsyncram:the_altsyncram.q_a
readdata[170] <= altsyncram:the_altsyncram.q_a
readdata[171] <= altsyncram:the_altsyncram.q_a
readdata[172] <= altsyncram:the_altsyncram.q_a
readdata[173] <= altsyncram:the_altsyncram.q_a
readdata[174] <= altsyncram:the_altsyncram.q_a
readdata[175] <= altsyncram:the_altsyncram.q_a
readdata[176] <= altsyncram:the_altsyncram.q_a
readdata[177] <= altsyncram:the_altsyncram.q_a
readdata[178] <= altsyncram:the_altsyncram.q_a
readdata[179] <= altsyncram:the_altsyncram.q_a
readdata[180] <= altsyncram:the_altsyncram.q_a
readdata[181] <= altsyncram:the_altsyncram.q_a
readdata[182] <= altsyncram:the_altsyncram.q_a
readdata[183] <= altsyncram:the_altsyncram.q_a
readdata[184] <= altsyncram:the_altsyncram.q_a
readdata[185] <= altsyncram:the_altsyncram.q_a
readdata[186] <= altsyncram:the_altsyncram.q_a
readdata[187] <= altsyncram:the_altsyncram.q_a
readdata[188] <= altsyncram:the_altsyncram.q_a
readdata[189] <= altsyncram:the_altsyncram.q_a
readdata[190] <= altsyncram:the_altsyncram.q_a
readdata[191] <= altsyncram:the_altsyncram.q_a
readdata[192] <= altsyncram:the_altsyncram.q_a
readdata[193] <= altsyncram:the_altsyncram.q_a
readdata[194] <= altsyncram:the_altsyncram.q_a
readdata[195] <= altsyncram:the_altsyncram.q_a
readdata[196] <= altsyncram:the_altsyncram.q_a
readdata[197] <= altsyncram:the_altsyncram.q_a
readdata[198] <= altsyncram:the_altsyncram.q_a
readdata[199] <= altsyncram:the_altsyncram.q_a
readdata[200] <= altsyncram:the_altsyncram.q_a
readdata[201] <= altsyncram:the_altsyncram.q_a
readdata[202] <= altsyncram:the_altsyncram.q_a
readdata[203] <= altsyncram:the_altsyncram.q_a
readdata[204] <= altsyncram:the_altsyncram.q_a
readdata[205] <= altsyncram:the_altsyncram.q_a
readdata[206] <= altsyncram:the_altsyncram.q_a
readdata[207] <= altsyncram:the_altsyncram.q_a
readdata[208] <= altsyncram:the_altsyncram.q_a
readdata[209] <= altsyncram:the_altsyncram.q_a
readdata[210] <= altsyncram:the_altsyncram.q_a
readdata[211] <= altsyncram:the_altsyncram.q_a
readdata[212] <= altsyncram:the_altsyncram.q_a
readdata[213] <= altsyncram:the_altsyncram.q_a
readdata[214] <= altsyncram:the_altsyncram.q_a
readdata[215] <= altsyncram:the_altsyncram.q_a
readdata[216] <= altsyncram:the_altsyncram.q_a
readdata[217] <= altsyncram:the_altsyncram.q_a
readdata[218] <= altsyncram:the_altsyncram.q_a
readdata[219] <= altsyncram:the_altsyncram.q_a
readdata[220] <= altsyncram:the_altsyncram.q_a
readdata[221] <= altsyncram:the_altsyncram.q_a
readdata[222] <= altsyncram:the_altsyncram.q_a
readdata[223] <= altsyncram:the_altsyncram.q_a
readdata[224] <= altsyncram:the_altsyncram.q_a
readdata[225] <= altsyncram:the_altsyncram.q_a
readdata[226] <= altsyncram:the_altsyncram.q_a
readdata[227] <= altsyncram:the_altsyncram.q_a
readdata[228] <= altsyncram:the_altsyncram.q_a
readdata[229] <= altsyncram:the_altsyncram.q_a
readdata[230] <= altsyncram:the_altsyncram.q_a
readdata[231] <= altsyncram:the_altsyncram.q_a
readdata[232] <= altsyncram:the_altsyncram.q_a
readdata[233] <= altsyncram:the_altsyncram.q_a
readdata[234] <= altsyncram:the_altsyncram.q_a
readdata[235] <= altsyncram:the_altsyncram.q_a
readdata[236] <= altsyncram:the_altsyncram.q_a
readdata[237] <= altsyncram:the_altsyncram.q_a
readdata[238] <= altsyncram:the_altsyncram.q_a
readdata[239] <= altsyncram:the_altsyncram.q_a
readdata[240] <= altsyncram:the_altsyncram.q_a
readdata[241] <= altsyncram:the_altsyncram.q_a
readdata[242] <= altsyncram:the_altsyncram.q_a
readdata[243] <= altsyncram:the_altsyncram.q_a
readdata[244] <= altsyncram:the_altsyncram.q_a
readdata[245] <= altsyncram:the_altsyncram.q_a
readdata[246] <= altsyncram:the_altsyncram.q_a
readdata[247] <= altsyncram:the_altsyncram.q_a
readdata[248] <= altsyncram:the_altsyncram.q_a
readdata[249] <= altsyncram:the_altsyncram.q_a
readdata[250] <= altsyncram:the_altsyncram.q_a
readdata[251] <= altsyncram:the_altsyncram.q_a
readdata[252] <= altsyncram:the_altsyncram.q_a
readdata[253] <= altsyncram:the_altsyncram.q_a
readdata[254] <= altsyncram:the_altsyncram.q_a
readdata[255] <= altsyncram:the_altsyncram.q_a
readdata[256] <= altsyncram:the_altsyncram.q_a
readdata[257] <= altsyncram:the_altsyncram.q_a
readdata[258] <= altsyncram:the_altsyncram.q_a
readdata[259] <= altsyncram:the_altsyncram.q_a
readdata[260] <= altsyncram:the_altsyncram.q_a
readdata[261] <= altsyncram:the_altsyncram.q_a
readdata[262] <= altsyncram:the_altsyncram.q_a
readdata[263] <= altsyncram:the_altsyncram.q_a
readdata[264] <= altsyncram:the_altsyncram.q_a
readdata[265] <= altsyncram:the_altsyncram.q_a
readdata[266] <= altsyncram:the_altsyncram.q_a
readdata[267] <= altsyncram:the_altsyncram.q_a
readdata[268] <= altsyncram:the_altsyncram.q_a
readdata[269] <= altsyncram:the_altsyncram.q_a
readdata[270] <= altsyncram:the_altsyncram.q_a
readdata[271] <= altsyncram:the_altsyncram.q_a
readdata[272] <= altsyncram:the_altsyncram.q_a
readdata[273] <= altsyncram:the_altsyncram.q_a
readdata[274] <= altsyncram:the_altsyncram.q_a
readdata[275] <= altsyncram:the_altsyncram.q_a
readdata[276] <= altsyncram:the_altsyncram.q_a
readdata[277] <= altsyncram:the_altsyncram.q_a
readdata[278] <= altsyncram:the_altsyncram.q_a
readdata[279] <= altsyncram:the_altsyncram.q_a
readdata[280] <= altsyncram:the_altsyncram.q_a
readdata[281] <= altsyncram:the_altsyncram.q_a
readdata[282] <= altsyncram:the_altsyncram.q_a
readdata[283] <= altsyncram:the_altsyncram.q_a
readdata[284] <= altsyncram:the_altsyncram.q_a
readdata[285] <= altsyncram:the_altsyncram.q_a
readdata[286] <= altsyncram:the_altsyncram.q_a
readdata[287] <= altsyncram:the_altsyncram.q_a
readdata[288] <= altsyncram:the_altsyncram.q_a
readdata[289] <= altsyncram:the_altsyncram.q_a
readdata[290] <= altsyncram:the_altsyncram.q_a
readdata[291] <= altsyncram:the_altsyncram.q_a
readdata[292] <= altsyncram:the_altsyncram.q_a
readdata[293] <= altsyncram:the_altsyncram.q_a
readdata[294] <= altsyncram:the_altsyncram.q_a
readdata[295] <= altsyncram:the_altsyncram.q_a
readdata[296] <= altsyncram:the_altsyncram.q_a
readdata[297] <= altsyncram:the_altsyncram.q_a
readdata[298] <= altsyncram:the_altsyncram.q_a
readdata[299] <= altsyncram:the_altsyncram.q_a
readdata[300] <= altsyncram:the_altsyncram.q_a
readdata[301] <= altsyncram:the_altsyncram.q_a
readdata[302] <= altsyncram:the_altsyncram.q_a
readdata[303] <= altsyncram:the_altsyncram.q_a
readdata[304] <= altsyncram:the_altsyncram.q_a
readdata[305] <= altsyncram:the_altsyncram.q_a
readdata[306] <= altsyncram:the_altsyncram.q_a
readdata[307] <= altsyncram:the_altsyncram.q_a
readdata[308] <= altsyncram:the_altsyncram.q_a
readdata[309] <= altsyncram:the_altsyncram.q_a
readdata[310] <= altsyncram:the_altsyncram.q_a
readdata[311] <= altsyncram:the_altsyncram.q_a
readdata[312] <= altsyncram:the_altsyncram.q_a
readdata[313] <= altsyncram:the_altsyncram.q_a
readdata[314] <= altsyncram:the_altsyncram.q_a
readdata[315] <= altsyncram:the_altsyncram.q_a
readdata[316] <= altsyncram:the_altsyncram.q_a
readdata[317] <= altsyncram:the_altsyncram.q_a
readdata[318] <= altsyncram:the_altsyncram.q_a
readdata[319] <= altsyncram:the_altsyncram.q_a
readdata[320] <= altsyncram:the_altsyncram.q_a
readdata[321] <= altsyncram:the_altsyncram.q_a
readdata[322] <= altsyncram:the_altsyncram.q_a
readdata[323] <= altsyncram:the_altsyncram.q_a
readdata[324] <= altsyncram:the_altsyncram.q_a
readdata[325] <= altsyncram:the_altsyncram.q_a
readdata[326] <= altsyncram:the_altsyncram.q_a
readdata[327] <= altsyncram:the_altsyncram.q_a
readdata[328] <= altsyncram:the_altsyncram.q_a
readdata[329] <= altsyncram:the_altsyncram.q_a
readdata[330] <= altsyncram:the_altsyncram.q_a
readdata[331] <= altsyncram:the_altsyncram.q_a
readdata[332] <= altsyncram:the_altsyncram.q_a
readdata[333] <= altsyncram:the_altsyncram.q_a
readdata[334] <= altsyncram:the_altsyncram.q_a
readdata[335] <= altsyncram:the_altsyncram.q_a
readdata[336] <= altsyncram:the_altsyncram.q_a
readdata[337] <= altsyncram:the_altsyncram.q_a
readdata[338] <= altsyncram:the_altsyncram.q_a
readdata[339] <= altsyncram:the_altsyncram.q_a
readdata[340] <= altsyncram:the_altsyncram.q_a
readdata[341] <= altsyncram:the_altsyncram.q_a
readdata[342] <= altsyncram:the_altsyncram.q_a
readdata[343] <= altsyncram:the_altsyncram.q_a
readdata[344] <= altsyncram:the_altsyncram.q_a
readdata[345] <= altsyncram:the_altsyncram.q_a
readdata[346] <= altsyncram:the_altsyncram.q_a
readdata[347] <= altsyncram:the_altsyncram.q_a
readdata[348] <= altsyncram:the_altsyncram.q_a
readdata[349] <= altsyncram:the_altsyncram.q_a
readdata[350] <= altsyncram:the_altsyncram.q_a
readdata[351] <= altsyncram:the_altsyncram.q_a
readdata[352] <= altsyncram:the_altsyncram.q_a
readdata[353] <= altsyncram:the_altsyncram.q_a
readdata[354] <= altsyncram:the_altsyncram.q_a
readdata[355] <= altsyncram:the_altsyncram.q_a
readdata[356] <= altsyncram:the_altsyncram.q_a
readdata[357] <= altsyncram:the_altsyncram.q_a
readdata[358] <= altsyncram:the_altsyncram.q_a
readdata[359] <= altsyncram:the_altsyncram.q_a
readdata[360] <= altsyncram:the_altsyncram.q_a
readdata[361] <= altsyncram:the_altsyncram.q_a
readdata[362] <= altsyncram:the_altsyncram.q_a
readdata[363] <= altsyncram:the_altsyncram.q_a
readdata[364] <= altsyncram:the_altsyncram.q_a
readdata[365] <= altsyncram:the_altsyncram.q_a
readdata[366] <= altsyncram:the_altsyncram.q_a
readdata[367] <= altsyncram:the_altsyncram.q_a
readdata[368] <= altsyncram:the_altsyncram.q_a
readdata[369] <= altsyncram:the_altsyncram.q_a
readdata[370] <= altsyncram:the_altsyncram.q_a
readdata[371] <= altsyncram:the_altsyncram.q_a
readdata[372] <= altsyncram:the_altsyncram.q_a
readdata[373] <= altsyncram:the_altsyncram.q_a
readdata[374] <= altsyncram:the_altsyncram.q_a
readdata[375] <= altsyncram:the_altsyncram.q_a
readdata[376] <= altsyncram:the_altsyncram.q_a
readdata[377] <= altsyncram:the_altsyncram.q_a
readdata[378] <= altsyncram:the_altsyncram.q_a
readdata[379] <= altsyncram:the_altsyncram.q_a
readdata[380] <= altsyncram:the_altsyncram.q_a
readdata[381] <= altsyncram:the_altsyncram.q_a
readdata[382] <= altsyncram:the_altsyncram.q_a
readdata[383] <= altsyncram:the_altsyncram.q_a
readdata[384] <= altsyncram:the_altsyncram.q_a
readdata[385] <= altsyncram:the_altsyncram.q_a
readdata[386] <= altsyncram:the_altsyncram.q_a
readdata[387] <= altsyncram:the_altsyncram.q_a
readdata[388] <= altsyncram:the_altsyncram.q_a
readdata[389] <= altsyncram:the_altsyncram.q_a
readdata[390] <= altsyncram:the_altsyncram.q_a
readdata[391] <= altsyncram:the_altsyncram.q_a
readdata[392] <= altsyncram:the_altsyncram.q_a
readdata[393] <= altsyncram:the_altsyncram.q_a
readdata[394] <= altsyncram:the_altsyncram.q_a
readdata[395] <= altsyncram:the_altsyncram.q_a
readdata[396] <= altsyncram:the_altsyncram.q_a
readdata[397] <= altsyncram:the_altsyncram.q_a
readdata[398] <= altsyncram:the_altsyncram.q_a
readdata[399] <= altsyncram:the_altsyncram.q_a
readdata[400] <= altsyncram:the_altsyncram.q_a
readdata[401] <= altsyncram:the_altsyncram.q_a
readdata[402] <= altsyncram:the_altsyncram.q_a
readdata[403] <= altsyncram:the_altsyncram.q_a
readdata[404] <= altsyncram:the_altsyncram.q_a
readdata[405] <= altsyncram:the_altsyncram.q_a
readdata[406] <= altsyncram:the_altsyncram.q_a
readdata[407] <= altsyncram:the_altsyncram.q_a
readdata[408] <= altsyncram:the_altsyncram.q_a
readdata[409] <= altsyncram:the_altsyncram.q_a
readdata[410] <= altsyncram:the_altsyncram.q_a
readdata[411] <= altsyncram:the_altsyncram.q_a
readdata[412] <= altsyncram:the_altsyncram.q_a
readdata[413] <= altsyncram:the_altsyncram.q_a
readdata[414] <= altsyncram:the_altsyncram.q_a
readdata[415] <= altsyncram:the_altsyncram.q_a
readdata[416] <= altsyncram:the_altsyncram.q_a
readdata[417] <= altsyncram:the_altsyncram.q_a
readdata[418] <= altsyncram:the_altsyncram.q_a
readdata[419] <= altsyncram:the_altsyncram.q_a
readdata[420] <= altsyncram:the_altsyncram.q_a
readdata[421] <= altsyncram:the_altsyncram.q_a
readdata[422] <= altsyncram:the_altsyncram.q_a
readdata[423] <= altsyncram:the_altsyncram.q_a
readdata[424] <= altsyncram:the_altsyncram.q_a
readdata[425] <= altsyncram:the_altsyncram.q_a
readdata[426] <= altsyncram:the_altsyncram.q_a
readdata[427] <= altsyncram:the_altsyncram.q_a
readdata[428] <= altsyncram:the_altsyncram.q_a
readdata[429] <= altsyncram:the_altsyncram.q_a
readdata[430] <= altsyncram:the_altsyncram.q_a
readdata[431] <= altsyncram:the_altsyncram.q_a
readdata[432] <= altsyncram:the_altsyncram.q_a
readdata[433] <= altsyncram:the_altsyncram.q_a
readdata[434] <= altsyncram:the_altsyncram.q_a
readdata[435] <= altsyncram:the_altsyncram.q_a
readdata[436] <= altsyncram:the_altsyncram.q_a
readdata[437] <= altsyncram:the_altsyncram.q_a
readdata[438] <= altsyncram:the_altsyncram.q_a
readdata[439] <= altsyncram:the_altsyncram.q_a
readdata[440] <= altsyncram:the_altsyncram.q_a
readdata[441] <= altsyncram:the_altsyncram.q_a
readdata[442] <= altsyncram:the_altsyncram.q_a
readdata[443] <= altsyncram:the_altsyncram.q_a
readdata[444] <= altsyncram:the_altsyncram.q_a
readdata[445] <= altsyncram:the_altsyncram.q_a
readdata[446] <= altsyncram:the_altsyncram.q_a
readdata[447] <= altsyncram:the_altsyncram.q_a
readdata[448] <= altsyncram:the_altsyncram.q_a
readdata[449] <= altsyncram:the_altsyncram.q_a
readdata[450] <= altsyncram:the_altsyncram.q_a
readdata[451] <= altsyncram:the_altsyncram.q_a
readdata[452] <= altsyncram:the_altsyncram.q_a
readdata[453] <= altsyncram:the_altsyncram.q_a
readdata[454] <= altsyncram:the_altsyncram.q_a
readdata[455] <= altsyncram:the_altsyncram.q_a
readdata[456] <= altsyncram:the_altsyncram.q_a
readdata[457] <= altsyncram:the_altsyncram.q_a
readdata[458] <= altsyncram:the_altsyncram.q_a
readdata[459] <= altsyncram:the_altsyncram.q_a
readdata[460] <= altsyncram:the_altsyncram.q_a
readdata[461] <= altsyncram:the_altsyncram.q_a
readdata[462] <= altsyncram:the_altsyncram.q_a
readdata[463] <= altsyncram:the_altsyncram.q_a
readdata[464] <= altsyncram:the_altsyncram.q_a
readdata[465] <= altsyncram:the_altsyncram.q_a
readdata[466] <= altsyncram:the_altsyncram.q_a
readdata[467] <= altsyncram:the_altsyncram.q_a
readdata[468] <= altsyncram:the_altsyncram.q_a
readdata[469] <= altsyncram:the_altsyncram.q_a
readdata[470] <= altsyncram:the_altsyncram.q_a
readdata[471] <= altsyncram:the_altsyncram.q_a
readdata[472] <= altsyncram:the_altsyncram.q_a
readdata[473] <= altsyncram:the_altsyncram.q_a
readdata[474] <= altsyncram:the_altsyncram.q_a
readdata[475] <= altsyncram:the_altsyncram.q_a
readdata[476] <= altsyncram:the_altsyncram.q_a
readdata[477] <= altsyncram:the_altsyncram.q_a
readdata[478] <= altsyncram:the_altsyncram.q_a
readdata[479] <= altsyncram:the_altsyncram.q_a
readdata[480] <= altsyncram:the_altsyncram.q_a
readdata[481] <= altsyncram:the_altsyncram.q_a
readdata[482] <= altsyncram:the_altsyncram.q_a
readdata[483] <= altsyncram:the_altsyncram.q_a
readdata[484] <= altsyncram:the_altsyncram.q_a
readdata[485] <= altsyncram:the_altsyncram.q_a
readdata[486] <= altsyncram:the_altsyncram.q_a
readdata[487] <= altsyncram:the_altsyncram.q_a
readdata[488] <= altsyncram:the_altsyncram.q_a
readdata[489] <= altsyncram:the_altsyncram.q_a
readdata[490] <= altsyncram:the_altsyncram.q_a
readdata[491] <= altsyncram:the_altsyncram.q_a
readdata[492] <= altsyncram:the_altsyncram.q_a
readdata[493] <= altsyncram:the_altsyncram.q_a
readdata[494] <= altsyncram:the_altsyncram.q_a
readdata[495] <= altsyncram:the_altsyncram.q_a
readdata[496] <= altsyncram:the_altsyncram.q_a
readdata[497] <= altsyncram:the_altsyncram.q_a
readdata[498] <= altsyncram:the_altsyncram.q_a
readdata[499] <= altsyncram:the_altsyncram.q_a
readdata[500] <= altsyncram:the_altsyncram.q_a
readdata[501] <= altsyncram:the_altsyncram.q_a
readdata[502] <= altsyncram:the_altsyncram.q_a
readdata[503] <= altsyncram:the_altsyncram.q_a
readdata[504] <= altsyncram:the_altsyncram.q_a
readdata[505] <= altsyncram:the_altsyncram.q_a
readdata[506] <= altsyncram:the_altsyncram.q_a
readdata[507] <= altsyncram:the_altsyncram.q_a
readdata[508] <= altsyncram:the_altsyncram.q_a
readdata[509] <= altsyncram:the_altsyncram.q_a
readdata[510] <= altsyncram:the_altsyncram.q_a
readdata[511] <= altsyncram:the_altsyncram.q_a


|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram
wren_a => altsyncram_ims1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ims1:auto_generated.data_a[0]
data_a[1] => altsyncram_ims1:auto_generated.data_a[1]
data_a[2] => altsyncram_ims1:auto_generated.data_a[2]
data_a[3] => altsyncram_ims1:auto_generated.data_a[3]
data_a[4] => altsyncram_ims1:auto_generated.data_a[4]
data_a[5] => altsyncram_ims1:auto_generated.data_a[5]
data_a[6] => altsyncram_ims1:auto_generated.data_a[6]
data_a[7] => altsyncram_ims1:auto_generated.data_a[7]
data_a[8] => altsyncram_ims1:auto_generated.data_a[8]
data_a[9] => altsyncram_ims1:auto_generated.data_a[9]
data_a[10] => altsyncram_ims1:auto_generated.data_a[10]
data_a[11] => altsyncram_ims1:auto_generated.data_a[11]
data_a[12] => altsyncram_ims1:auto_generated.data_a[12]
data_a[13] => altsyncram_ims1:auto_generated.data_a[13]
data_a[14] => altsyncram_ims1:auto_generated.data_a[14]
data_a[15] => altsyncram_ims1:auto_generated.data_a[15]
data_a[16] => altsyncram_ims1:auto_generated.data_a[16]
data_a[17] => altsyncram_ims1:auto_generated.data_a[17]
data_a[18] => altsyncram_ims1:auto_generated.data_a[18]
data_a[19] => altsyncram_ims1:auto_generated.data_a[19]
data_a[20] => altsyncram_ims1:auto_generated.data_a[20]
data_a[21] => altsyncram_ims1:auto_generated.data_a[21]
data_a[22] => altsyncram_ims1:auto_generated.data_a[22]
data_a[23] => altsyncram_ims1:auto_generated.data_a[23]
data_a[24] => altsyncram_ims1:auto_generated.data_a[24]
data_a[25] => altsyncram_ims1:auto_generated.data_a[25]
data_a[26] => altsyncram_ims1:auto_generated.data_a[26]
data_a[27] => altsyncram_ims1:auto_generated.data_a[27]
data_a[28] => altsyncram_ims1:auto_generated.data_a[28]
data_a[29] => altsyncram_ims1:auto_generated.data_a[29]
data_a[30] => altsyncram_ims1:auto_generated.data_a[30]
data_a[31] => altsyncram_ims1:auto_generated.data_a[31]
data_a[32] => altsyncram_ims1:auto_generated.data_a[32]
data_a[33] => altsyncram_ims1:auto_generated.data_a[33]
data_a[34] => altsyncram_ims1:auto_generated.data_a[34]
data_a[35] => altsyncram_ims1:auto_generated.data_a[35]
data_a[36] => altsyncram_ims1:auto_generated.data_a[36]
data_a[37] => altsyncram_ims1:auto_generated.data_a[37]
data_a[38] => altsyncram_ims1:auto_generated.data_a[38]
data_a[39] => altsyncram_ims1:auto_generated.data_a[39]
data_a[40] => altsyncram_ims1:auto_generated.data_a[40]
data_a[41] => altsyncram_ims1:auto_generated.data_a[41]
data_a[42] => altsyncram_ims1:auto_generated.data_a[42]
data_a[43] => altsyncram_ims1:auto_generated.data_a[43]
data_a[44] => altsyncram_ims1:auto_generated.data_a[44]
data_a[45] => altsyncram_ims1:auto_generated.data_a[45]
data_a[46] => altsyncram_ims1:auto_generated.data_a[46]
data_a[47] => altsyncram_ims1:auto_generated.data_a[47]
data_a[48] => altsyncram_ims1:auto_generated.data_a[48]
data_a[49] => altsyncram_ims1:auto_generated.data_a[49]
data_a[50] => altsyncram_ims1:auto_generated.data_a[50]
data_a[51] => altsyncram_ims1:auto_generated.data_a[51]
data_a[52] => altsyncram_ims1:auto_generated.data_a[52]
data_a[53] => altsyncram_ims1:auto_generated.data_a[53]
data_a[54] => altsyncram_ims1:auto_generated.data_a[54]
data_a[55] => altsyncram_ims1:auto_generated.data_a[55]
data_a[56] => altsyncram_ims1:auto_generated.data_a[56]
data_a[57] => altsyncram_ims1:auto_generated.data_a[57]
data_a[58] => altsyncram_ims1:auto_generated.data_a[58]
data_a[59] => altsyncram_ims1:auto_generated.data_a[59]
data_a[60] => altsyncram_ims1:auto_generated.data_a[60]
data_a[61] => altsyncram_ims1:auto_generated.data_a[61]
data_a[62] => altsyncram_ims1:auto_generated.data_a[62]
data_a[63] => altsyncram_ims1:auto_generated.data_a[63]
data_a[64] => altsyncram_ims1:auto_generated.data_a[64]
data_a[65] => altsyncram_ims1:auto_generated.data_a[65]
data_a[66] => altsyncram_ims1:auto_generated.data_a[66]
data_a[67] => altsyncram_ims1:auto_generated.data_a[67]
data_a[68] => altsyncram_ims1:auto_generated.data_a[68]
data_a[69] => altsyncram_ims1:auto_generated.data_a[69]
data_a[70] => altsyncram_ims1:auto_generated.data_a[70]
data_a[71] => altsyncram_ims1:auto_generated.data_a[71]
data_a[72] => altsyncram_ims1:auto_generated.data_a[72]
data_a[73] => altsyncram_ims1:auto_generated.data_a[73]
data_a[74] => altsyncram_ims1:auto_generated.data_a[74]
data_a[75] => altsyncram_ims1:auto_generated.data_a[75]
data_a[76] => altsyncram_ims1:auto_generated.data_a[76]
data_a[77] => altsyncram_ims1:auto_generated.data_a[77]
data_a[78] => altsyncram_ims1:auto_generated.data_a[78]
data_a[79] => altsyncram_ims1:auto_generated.data_a[79]
data_a[80] => altsyncram_ims1:auto_generated.data_a[80]
data_a[81] => altsyncram_ims1:auto_generated.data_a[81]
data_a[82] => altsyncram_ims1:auto_generated.data_a[82]
data_a[83] => altsyncram_ims1:auto_generated.data_a[83]
data_a[84] => altsyncram_ims1:auto_generated.data_a[84]
data_a[85] => altsyncram_ims1:auto_generated.data_a[85]
data_a[86] => altsyncram_ims1:auto_generated.data_a[86]
data_a[87] => altsyncram_ims1:auto_generated.data_a[87]
data_a[88] => altsyncram_ims1:auto_generated.data_a[88]
data_a[89] => altsyncram_ims1:auto_generated.data_a[89]
data_a[90] => altsyncram_ims1:auto_generated.data_a[90]
data_a[91] => altsyncram_ims1:auto_generated.data_a[91]
data_a[92] => altsyncram_ims1:auto_generated.data_a[92]
data_a[93] => altsyncram_ims1:auto_generated.data_a[93]
data_a[94] => altsyncram_ims1:auto_generated.data_a[94]
data_a[95] => altsyncram_ims1:auto_generated.data_a[95]
data_a[96] => altsyncram_ims1:auto_generated.data_a[96]
data_a[97] => altsyncram_ims1:auto_generated.data_a[97]
data_a[98] => altsyncram_ims1:auto_generated.data_a[98]
data_a[99] => altsyncram_ims1:auto_generated.data_a[99]
data_a[100] => altsyncram_ims1:auto_generated.data_a[100]
data_a[101] => altsyncram_ims1:auto_generated.data_a[101]
data_a[102] => altsyncram_ims1:auto_generated.data_a[102]
data_a[103] => altsyncram_ims1:auto_generated.data_a[103]
data_a[104] => altsyncram_ims1:auto_generated.data_a[104]
data_a[105] => altsyncram_ims1:auto_generated.data_a[105]
data_a[106] => altsyncram_ims1:auto_generated.data_a[106]
data_a[107] => altsyncram_ims1:auto_generated.data_a[107]
data_a[108] => altsyncram_ims1:auto_generated.data_a[108]
data_a[109] => altsyncram_ims1:auto_generated.data_a[109]
data_a[110] => altsyncram_ims1:auto_generated.data_a[110]
data_a[111] => altsyncram_ims1:auto_generated.data_a[111]
data_a[112] => altsyncram_ims1:auto_generated.data_a[112]
data_a[113] => altsyncram_ims1:auto_generated.data_a[113]
data_a[114] => altsyncram_ims1:auto_generated.data_a[114]
data_a[115] => altsyncram_ims1:auto_generated.data_a[115]
data_a[116] => altsyncram_ims1:auto_generated.data_a[116]
data_a[117] => altsyncram_ims1:auto_generated.data_a[117]
data_a[118] => altsyncram_ims1:auto_generated.data_a[118]
data_a[119] => altsyncram_ims1:auto_generated.data_a[119]
data_a[120] => altsyncram_ims1:auto_generated.data_a[120]
data_a[121] => altsyncram_ims1:auto_generated.data_a[121]
data_a[122] => altsyncram_ims1:auto_generated.data_a[122]
data_a[123] => altsyncram_ims1:auto_generated.data_a[123]
data_a[124] => altsyncram_ims1:auto_generated.data_a[124]
data_a[125] => altsyncram_ims1:auto_generated.data_a[125]
data_a[126] => altsyncram_ims1:auto_generated.data_a[126]
data_a[127] => altsyncram_ims1:auto_generated.data_a[127]
data_a[128] => altsyncram_ims1:auto_generated.data_a[128]
data_a[129] => altsyncram_ims1:auto_generated.data_a[129]
data_a[130] => altsyncram_ims1:auto_generated.data_a[130]
data_a[131] => altsyncram_ims1:auto_generated.data_a[131]
data_a[132] => altsyncram_ims1:auto_generated.data_a[132]
data_a[133] => altsyncram_ims1:auto_generated.data_a[133]
data_a[134] => altsyncram_ims1:auto_generated.data_a[134]
data_a[135] => altsyncram_ims1:auto_generated.data_a[135]
data_a[136] => altsyncram_ims1:auto_generated.data_a[136]
data_a[137] => altsyncram_ims1:auto_generated.data_a[137]
data_a[138] => altsyncram_ims1:auto_generated.data_a[138]
data_a[139] => altsyncram_ims1:auto_generated.data_a[139]
data_a[140] => altsyncram_ims1:auto_generated.data_a[140]
data_a[141] => altsyncram_ims1:auto_generated.data_a[141]
data_a[142] => altsyncram_ims1:auto_generated.data_a[142]
data_a[143] => altsyncram_ims1:auto_generated.data_a[143]
data_a[144] => altsyncram_ims1:auto_generated.data_a[144]
data_a[145] => altsyncram_ims1:auto_generated.data_a[145]
data_a[146] => altsyncram_ims1:auto_generated.data_a[146]
data_a[147] => altsyncram_ims1:auto_generated.data_a[147]
data_a[148] => altsyncram_ims1:auto_generated.data_a[148]
data_a[149] => altsyncram_ims1:auto_generated.data_a[149]
data_a[150] => altsyncram_ims1:auto_generated.data_a[150]
data_a[151] => altsyncram_ims1:auto_generated.data_a[151]
data_a[152] => altsyncram_ims1:auto_generated.data_a[152]
data_a[153] => altsyncram_ims1:auto_generated.data_a[153]
data_a[154] => altsyncram_ims1:auto_generated.data_a[154]
data_a[155] => altsyncram_ims1:auto_generated.data_a[155]
data_a[156] => altsyncram_ims1:auto_generated.data_a[156]
data_a[157] => altsyncram_ims1:auto_generated.data_a[157]
data_a[158] => altsyncram_ims1:auto_generated.data_a[158]
data_a[159] => altsyncram_ims1:auto_generated.data_a[159]
data_a[160] => altsyncram_ims1:auto_generated.data_a[160]
data_a[161] => altsyncram_ims1:auto_generated.data_a[161]
data_a[162] => altsyncram_ims1:auto_generated.data_a[162]
data_a[163] => altsyncram_ims1:auto_generated.data_a[163]
data_a[164] => altsyncram_ims1:auto_generated.data_a[164]
data_a[165] => altsyncram_ims1:auto_generated.data_a[165]
data_a[166] => altsyncram_ims1:auto_generated.data_a[166]
data_a[167] => altsyncram_ims1:auto_generated.data_a[167]
data_a[168] => altsyncram_ims1:auto_generated.data_a[168]
data_a[169] => altsyncram_ims1:auto_generated.data_a[169]
data_a[170] => altsyncram_ims1:auto_generated.data_a[170]
data_a[171] => altsyncram_ims1:auto_generated.data_a[171]
data_a[172] => altsyncram_ims1:auto_generated.data_a[172]
data_a[173] => altsyncram_ims1:auto_generated.data_a[173]
data_a[174] => altsyncram_ims1:auto_generated.data_a[174]
data_a[175] => altsyncram_ims1:auto_generated.data_a[175]
data_a[176] => altsyncram_ims1:auto_generated.data_a[176]
data_a[177] => altsyncram_ims1:auto_generated.data_a[177]
data_a[178] => altsyncram_ims1:auto_generated.data_a[178]
data_a[179] => altsyncram_ims1:auto_generated.data_a[179]
data_a[180] => altsyncram_ims1:auto_generated.data_a[180]
data_a[181] => altsyncram_ims1:auto_generated.data_a[181]
data_a[182] => altsyncram_ims1:auto_generated.data_a[182]
data_a[183] => altsyncram_ims1:auto_generated.data_a[183]
data_a[184] => altsyncram_ims1:auto_generated.data_a[184]
data_a[185] => altsyncram_ims1:auto_generated.data_a[185]
data_a[186] => altsyncram_ims1:auto_generated.data_a[186]
data_a[187] => altsyncram_ims1:auto_generated.data_a[187]
data_a[188] => altsyncram_ims1:auto_generated.data_a[188]
data_a[189] => altsyncram_ims1:auto_generated.data_a[189]
data_a[190] => altsyncram_ims1:auto_generated.data_a[190]
data_a[191] => altsyncram_ims1:auto_generated.data_a[191]
data_a[192] => altsyncram_ims1:auto_generated.data_a[192]
data_a[193] => altsyncram_ims1:auto_generated.data_a[193]
data_a[194] => altsyncram_ims1:auto_generated.data_a[194]
data_a[195] => altsyncram_ims1:auto_generated.data_a[195]
data_a[196] => altsyncram_ims1:auto_generated.data_a[196]
data_a[197] => altsyncram_ims1:auto_generated.data_a[197]
data_a[198] => altsyncram_ims1:auto_generated.data_a[198]
data_a[199] => altsyncram_ims1:auto_generated.data_a[199]
data_a[200] => altsyncram_ims1:auto_generated.data_a[200]
data_a[201] => altsyncram_ims1:auto_generated.data_a[201]
data_a[202] => altsyncram_ims1:auto_generated.data_a[202]
data_a[203] => altsyncram_ims1:auto_generated.data_a[203]
data_a[204] => altsyncram_ims1:auto_generated.data_a[204]
data_a[205] => altsyncram_ims1:auto_generated.data_a[205]
data_a[206] => altsyncram_ims1:auto_generated.data_a[206]
data_a[207] => altsyncram_ims1:auto_generated.data_a[207]
data_a[208] => altsyncram_ims1:auto_generated.data_a[208]
data_a[209] => altsyncram_ims1:auto_generated.data_a[209]
data_a[210] => altsyncram_ims1:auto_generated.data_a[210]
data_a[211] => altsyncram_ims1:auto_generated.data_a[211]
data_a[212] => altsyncram_ims1:auto_generated.data_a[212]
data_a[213] => altsyncram_ims1:auto_generated.data_a[213]
data_a[214] => altsyncram_ims1:auto_generated.data_a[214]
data_a[215] => altsyncram_ims1:auto_generated.data_a[215]
data_a[216] => altsyncram_ims1:auto_generated.data_a[216]
data_a[217] => altsyncram_ims1:auto_generated.data_a[217]
data_a[218] => altsyncram_ims1:auto_generated.data_a[218]
data_a[219] => altsyncram_ims1:auto_generated.data_a[219]
data_a[220] => altsyncram_ims1:auto_generated.data_a[220]
data_a[221] => altsyncram_ims1:auto_generated.data_a[221]
data_a[222] => altsyncram_ims1:auto_generated.data_a[222]
data_a[223] => altsyncram_ims1:auto_generated.data_a[223]
data_a[224] => altsyncram_ims1:auto_generated.data_a[224]
data_a[225] => altsyncram_ims1:auto_generated.data_a[225]
data_a[226] => altsyncram_ims1:auto_generated.data_a[226]
data_a[227] => altsyncram_ims1:auto_generated.data_a[227]
data_a[228] => altsyncram_ims1:auto_generated.data_a[228]
data_a[229] => altsyncram_ims1:auto_generated.data_a[229]
data_a[230] => altsyncram_ims1:auto_generated.data_a[230]
data_a[231] => altsyncram_ims1:auto_generated.data_a[231]
data_a[232] => altsyncram_ims1:auto_generated.data_a[232]
data_a[233] => altsyncram_ims1:auto_generated.data_a[233]
data_a[234] => altsyncram_ims1:auto_generated.data_a[234]
data_a[235] => altsyncram_ims1:auto_generated.data_a[235]
data_a[236] => altsyncram_ims1:auto_generated.data_a[236]
data_a[237] => altsyncram_ims1:auto_generated.data_a[237]
data_a[238] => altsyncram_ims1:auto_generated.data_a[238]
data_a[239] => altsyncram_ims1:auto_generated.data_a[239]
data_a[240] => altsyncram_ims1:auto_generated.data_a[240]
data_a[241] => altsyncram_ims1:auto_generated.data_a[241]
data_a[242] => altsyncram_ims1:auto_generated.data_a[242]
data_a[243] => altsyncram_ims1:auto_generated.data_a[243]
data_a[244] => altsyncram_ims1:auto_generated.data_a[244]
data_a[245] => altsyncram_ims1:auto_generated.data_a[245]
data_a[246] => altsyncram_ims1:auto_generated.data_a[246]
data_a[247] => altsyncram_ims1:auto_generated.data_a[247]
data_a[248] => altsyncram_ims1:auto_generated.data_a[248]
data_a[249] => altsyncram_ims1:auto_generated.data_a[249]
data_a[250] => altsyncram_ims1:auto_generated.data_a[250]
data_a[251] => altsyncram_ims1:auto_generated.data_a[251]
data_a[252] => altsyncram_ims1:auto_generated.data_a[252]
data_a[253] => altsyncram_ims1:auto_generated.data_a[253]
data_a[254] => altsyncram_ims1:auto_generated.data_a[254]
data_a[255] => altsyncram_ims1:auto_generated.data_a[255]
data_a[256] => altsyncram_ims1:auto_generated.data_a[256]
data_a[257] => altsyncram_ims1:auto_generated.data_a[257]
data_a[258] => altsyncram_ims1:auto_generated.data_a[258]
data_a[259] => altsyncram_ims1:auto_generated.data_a[259]
data_a[260] => altsyncram_ims1:auto_generated.data_a[260]
data_a[261] => altsyncram_ims1:auto_generated.data_a[261]
data_a[262] => altsyncram_ims1:auto_generated.data_a[262]
data_a[263] => altsyncram_ims1:auto_generated.data_a[263]
data_a[264] => altsyncram_ims1:auto_generated.data_a[264]
data_a[265] => altsyncram_ims1:auto_generated.data_a[265]
data_a[266] => altsyncram_ims1:auto_generated.data_a[266]
data_a[267] => altsyncram_ims1:auto_generated.data_a[267]
data_a[268] => altsyncram_ims1:auto_generated.data_a[268]
data_a[269] => altsyncram_ims1:auto_generated.data_a[269]
data_a[270] => altsyncram_ims1:auto_generated.data_a[270]
data_a[271] => altsyncram_ims1:auto_generated.data_a[271]
data_a[272] => altsyncram_ims1:auto_generated.data_a[272]
data_a[273] => altsyncram_ims1:auto_generated.data_a[273]
data_a[274] => altsyncram_ims1:auto_generated.data_a[274]
data_a[275] => altsyncram_ims1:auto_generated.data_a[275]
data_a[276] => altsyncram_ims1:auto_generated.data_a[276]
data_a[277] => altsyncram_ims1:auto_generated.data_a[277]
data_a[278] => altsyncram_ims1:auto_generated.data_a[278]
data_a[279] => altsyncram_ims1:auto_generated.data_a[279]
data_a[280] => altsyncram_ims1:auto_generated.data_a[280]
data_a[281] => altsyncram_ims1:auto_generated.data_a[281]
data_a[282] => altsyncram_ims1:auto_generated.data_a[282]
data_a[283] => altsyncram_ims1:auto_generated.data_a[283]
data_a[284] => altsyncram_ims1:auto_generated.data_a[284]
data_a[285] => altsyncram_ims1:auto_generated.data_a[285]
data_a[286] => altsyncram_ims1:auto_generated.data_a[286]
data_a[287] => altsyncram_ims1:auto_generated.data_a[287]
data_a[288] => altsyncram_ims1:auto_generated.data_a[288]
data_a[289] => altsyncram_ims1:auto_generated.data_a[289]
data_a[290] => altsyncram_ims1:auto_generated.data_a[290]
data_a[291] => altsyncram_ims1:auto_generated.data_a[291]
data_a[292] => altsyncram_ims1:auto_generated.data_a[292]
data_a[293] => altsyncram_ims1:auto_generated.data_a[293]
data_a[294] => altsyncram_ims1:auto_generated.data_a[294]
data_a[295] => altsyncram_ims1:auto_generated.data_a[295]
data_a[296] => altsyncram_ims1:auto_generated.data_a[296]
data_a[297] => altsyncram_ims1:auto_generated.data_a[297]
data_a[298] => altsyncram_ims1:auto_generated.data_a[298]
data_a[299] => altsyncram_ims1:auto_generated.data_a[299]
data_a[300] => altsyncram_ims1:auto_generated.data_a[300]
data_a[301] => altsyncram_ims1:auto_generated.data_a[301]
data_a[302] => altsyncram_ims1:auto_generated.data_a[302]
data_a[303] => altsyncram_ims1:auto_generated.data_a[303]
data_a[304] => altsyncram_ims1:auto_generated.data_a[304]
data_a[305] => altsyncram_ims1:auto_generated.data_a[305]
data_a[306] => altsyncram_ims1:auto_generated.data_a[306]
data_a[307] => altsyncram_ims1:auto_generated.data_a[307]
data_a[308] => altsyncram_ims1:auto_generated.data_a[308]
data_a[309] => altsyncram_ims1:auto_generated.data_a[309]
data_a[310] => altsyncram_ims1:auto_generated.data_a[310]
data_a[311] => altsyncram_ims1:auto_generated.data_a[311]
data_a[312] => altsyncram_ims1:auto_generated.data_a[312]
data_a[313] => altsyncram_ims1:auto_generated.data_a[313]
data_a[314] => altsyncram_ims1:auto_generated.data_a[314]
data_a[315] => altsyncram_ims1:auto_generated.data_a[315]
data_a[316] => altsyncram_ims1:auto_generated.data_a[316]
data_a[317] => altsyncram_ims1:auto_generated.data_a[317]
data_a[318] => altsyncram_ims1:auto_generated.data_a[318]
data_a[319] => altsyncram_ims1:auto_generated.data_a[319]
data_a[320] => altsyncram_ims1:auto_generated.data_a[320]
data_a[321] => altsyncram_ims1:auto_generated.data_a[321]
data_a[322] => altsyncram_ims1:auto_generated.data_a[322]
data_a[323] => altsyncram_ims1:auto_generated.data_a[323]
data_a[324] => altsyncram_ims1:auto_generated.data_a[324]
data_a[325] => altsyncram_ims1:auto_generated.data_a[325]
data_a[326] => altsyncram_ims1:auto_generated.data_a[326]
data_a[327] => altsyncram_ims1:auto_generated.data_a[327]
data_a[328] => altsyncram_ims1:auto_generated.data_a[328]
data_a[329] => altsyncram_ims1:auto_generated.data_a[329]
data_a[330] => altsyncram_ims1:auto_generated.data_a[330]
data_a[331] => altsyncram_ims1:auto_generated.data_a[331]
data_a[332] => altsyncram_ims1:auto_generated.data_a[332]
data_a[333] => altsyncram_ims1:auto_generated.data_a[333]
data_a[334] => altsyncram_ims1:auto_generated.data_a[334]
data_a[335] => altsyncram_ims1:auto_generated.data_a[335]
data_a[336] => altsyncram_ims1:auto_generated.data_a[336]
data_a[337] => altsyncram_ims1:auto_generated.data_a[337]
data_a[338] => altsyncram_ims1:auto_generated.data_a[338]
data_a[339] => altsyncram_ims1:auto_generated.data_a[339]
data_a[340] => altsyncram_ims1:auto_generated.data_a[340]
data_a[341] => altsyncram_ims1:auto_generated.data_a[341]
data_a[342] => altsyncram_ims1:auto_generated.data_a[342]
data_a[343] => altsyncram_ims1:auto_generated.data_a[343]
data_a[344] => altsyncram_ims1:auto_generated.data_a[344]
data_a[345] => altsyncram_ims1:auto_generated.data_a[345]
data_a[346] => altsyncram_ims1:auto_generated.data_a[346]
data_a[347] => altsyncram_ims1:auto_generated.data_a[347]
data_a[348] => altsyncram_ims1:auto_generated.data_a[348]
data_a[349] => altsyncram_ims1:auto_generated.data_a[349]
data_a[350] => altsyncram_ims1:auto_generated.data_a[350]
data_a[351] => altsyncram_ims1:auto_generated.data_a[351]
data_a[352] => altsyncram_ims1:auto_generated.data_a[352]
data_a[353] => altsyncram_ims1:auto_generated.data_a[353]
data_a[354] => altsyncram_ims1:auto_generated.data_a[354]
data_a[355] => altsyncram_ims1:auto_generated.data_a[355]
data_a[356] => altsyncram_ims1:auto_generated.data_a[356]
data_a[357] => altsyncram_ims1:auto_generated.data_a[357]
data_a[358] => altsyncram_ims1:auto_generated.data_a[358]
data_a[359] => altsyncram_ims1:auto_generated.data_a[359]
data_a[360] => altsyncram_ims1:auto_generated.data_a[360]
data_a[361] => altsyncram_ims1:auto_generated.data_a[361]
data_a[362] => altsyncram_ims1:auto_generated.data_a[362]
data_a[363] => altsyncram_ims1:auto_generated.data_a[363]
data_a[364] => altsyncram_ims1:auto_generated.data_a[364]
data_a[365] => altsyncram_ims1:auto_generated.data_a[365]
data_a[366] => altsyncram_ims1:auto_generated.data_a[366]
data_a[367] => altsyncram_ims1:auto_generated.data_a[367]
data_a[368] => altsyncram_ims1:auto_generated.data_a[368]
data_a[369] => altsyncram_ims1:auto_generated.data_a[369]
data_a[370] => altsyncram_ims1:auto_generated.data_a[370]
data_a[371] => altsyncram_ims1:auto_generated.data_a[371]
data_a[372] => altsyncram_ims1:auto_generated.data_a[372]
data_a[373] => altsyncram_ims1:auto_generated.data_a[373]
data_a[374] => altsyncram_ims1:auto_generated.data_a[374]
data_a[375] => altsyncram_ims1:auto_generated.data_a[375]
data_a[376] => altsyncram_ims1:auto_generated.data_a[376]
data_a[377] => altsyncram_ims1:auto_generated.data_a[377]
data_a[378] => altsyncram_ims1:auto_generated.data_a[378]
data_a[379] => altsyncram_ims1:auto_generated.data_a[379]
data_a[380] => altsyncram_ims1:auto_generated.data_a[380]
data_a[381] => altsyncram_ims1:auto_generated.data_a[381]
data_a[382] => altsyncram_ims1:auto_generated.data_a[382]
data_a[383] => altsyncram_ims1:auto_generated.data_a[383]
data_a[384] => altsyncram_ims1:auto_generated.data_a[384]
data_a[385] => altsyncram_ims1:auto_generated.data_a[385]
data_a[386] => altsyncram_ims1:auto_generated.data_a[386]
data_a[387] => altsyncram_ims1:auto_generated.data_a[387]
data_a[388] => altsyncram_ims1:auto_generated.data_a[388]
data_a[389] => altsyncram_ims1:auto_generated.data_a[389]
data_a[390] => altsyncram_ims1:auto_generated.data_a[390]
data_a[391] => altsyncram_ims1:auto_generated.data_a[391]
data_a[392] => altsyncram_ims1:auto_generated.data_a[392]
data_a[393] => altsyncram_ims1:auto_generated.data_a[393]
data_a[394] => altsyncram_ims1:auto_generated.data_a[394]
data_a[395] => altsyncram_ims1:auto_generated.data_a[395]
data_a[396] => altsyncram_ims1:auto_generated.data_a[396]
data_a[397] => altsyncram_ims1:auto_generated.data_a[397]
data_a[398] => altsyncram_ims1:auto_generated.data_a[398]
data_a[399] => altsyncram_ims1:auto_generated.data_a[399]
data_a[400] => altsyncram_ims1:auto_generated.data_a[400]
data_a[401] => altsyncram_ims1:auto_generated.data_a[401]
data_a[402] => altsyncram_ims1:auto_generated.data_a[402]
data_a[403] => altsyncram_ims1:auto_generated.data_a[403]
data_a[404] => altsyncram_ims1:auto_generated.data_a[404]
data_a[405] => altsyncram_ims1:auto_generated.data_a[405]
data_a[406] => altsyncram_ims1:auto_generated.data_a[406]
data_a[407] => altsyncram_ims1:auto_generated.data_a[407]
data_a[408] => altsyncram_ims1:auto_generated.data_a[408]
data_a[409] => altsyncram_ims1:auto_generated.data_a[409]
data_a[410] => altsyncram_ims1:auto_generated.data_a[410]
data_a[411] => altsyncram_ims1:auto_generated.data_a[411]
data_a[412] => altsyncram_ims1:auto_generated.data_a[412]
data_a[413] => altsyncram_ims1:auto_generated.data_a[413]
data_a[414] => altsyncram_ims1:auto_generated.data_a[414]
data_a[415] => altsyncram_ims1:auto_generated.data_a[415]
data_a[416] => altsyncram_ims1:auto_generated.data_a[416]
data_a[417] => altsyncram_ims1:auto_generated.data_a[417]
data_a[418] => altsyncram_ims1:auto_generated.data_a[418]
data_a[419] => altsyncram_ims1:auto_generated.data_a[419]
data_a[420] => altsyncram_ims1:auto_generated.data_a[420]
data_a[421] => altsyncram_ims1:auto_generated.data_a[421]
data_a[422] => altsyncram_ims1:auto_generated.data_a[422]
data_a[423] => altsyncram_ims1:auto_generated.data_a[423]
data_a[424] => altsyncram_ims1:auto_generated.data_a[424]
data_a[425] => altsyncram_ims1:auto_generated.data_a[425]
data_a[426] => altsyncram_ims1:auto_generated.data_a[426]
data_a[427] => altsyncram_ims1:auto_generated.data_a[427]
data_a[428] => altsyncram_ims1:auto_generated.data_a[428]
data_a[429] => altsyncram_ims1:auto_generated.data_a[429]
data_a[430] => altsyncram_ims1:auto_generated.data_a[430]
data_a[431] => altsyncram_ims1:auto_generated.data_a[431]
data_a[432] => altsyncram_ims1:auto_generated.data_a[432]
data_a[433] => altsyncram_ims1:auto_generated.data_a[433]
data_a[434] => altsyncram_ims1:auto_generated.data_a[434]
data_a[435] => altsyncram_ims1:auto_generated.data_a[435]
data_a[436] => altsyncram_ims1:auto_generated.data_a[436]
data_a[437] => altsyncram_ims1:auto_generated.data_a[437]
data_a[438] => altsyncram_ims1:auto_generated.data_a[438]
data_a[439] => altsyncram_ims1:auto_generated.data_a[439]
data_a[440] => altsyncram_ims1:auto_generated.data_a[440]
data_a[441] => altsyncram_ims1:auto_generated.data_a[441]
data_a[442] => altsyncram_ims1:auto_generated.data_a[442]
data_a[443] => altsyncram_ims1:auto_generated.data_a[443]
data_a[444] => altsyncram_ims1:auto_generated.data_a[444]
data_a[445] => altsyncram_ims1:auto_generated.data_a[445]
data_a[446] => altsyncram_ims1:auto_generated.data_a[446]
data_a[447] => altsyncram_ims1:auto_generated.data_a[447]
data_a[448] => altsyncram_ims1:auto_generated.data_a[448]
data_a[449] => altsyncram_ims1:auto_generated.data_a[449]
data_a[450] => altsyncram_ims1:auto_generated.data_a[450]
data_a[451] => altsyncram_ims1:auto_generated.data_a[451]
data_a[452] => altsyncram_ims1:auto_generated.data_a[452]
data_a[453] => altsyncram_ims1:auto_generated.data_a[453]
data_a[454] => altsyncram_ims1:auto_generated.data_a[454]
data_a[455] => altsyncram_ims1:auto_generated.data_a[455]
data_a[456] => altsyncram_ims1:auto_generated.data_a[456]
data_a[457] => altsyncram_ims1:auto_generated.data_a[457]
data_a[458] => altsyncram_ims1:auto_generated.data_a[458]
data_a[459] => altsyncram_ims1:auto_generated.data_a[459]
data_a[460] => altsyncram_ims1:auto_generated.data_a[460]
data_a[461] => altsyncram_ims1:auto_generated.data_a[461]
data_a[462] => altsyncram_ims1:auto_generated.data_a[462]
data_a[463] => altsyncram_ims1:auto_generated.data_a[463]
data_a[464] => altsyncram_ims1:auto_generated.data_a[464]
data_a[465] => altsyncram_ims1:auto_generated.data_a[465]
data_a[466] => altsyncram_ims1:auto_generated.data_a[466]
data_a[467] => altsyncram_ims1:auto_generated.data_a[467]
data_a[468] => altsyncram_ims1:auto_generated.data_a[468]
data_a[469] => altsyncram_ims1:auto_generated.data_a[469]
data_a[470] => altsyncram_ims1:auto_generated.data_a[470]
data_a[471] => altsyncram_ims1:auto_generated.data_a[471]
data_a[472] => altsyncram_ims1:auto_generated.data_a[472]
data_a[473] => altsyncram_ims1:auto_generated.data_a[473]
data_a[474] => altsyncram_ims1:auto_generated.data_a[474]
data_a[475] => altsyncram_ims1:auto_generated.data_a[475]
data_a[476] => altsyncram_ims1:auto_generated.data_a[476]
data_a[477] => altsyncram_ims1:auto_generated.data_a[477]
data_a[478] => altsyncram_ims1:auto_generated.data_a[478]
data_a[479] => altsyncram_ims1:auto_generated.data_a[479]
data_a[480] => altsyncram_ims1:auto_generated.data_a[480]
data_a[481] => altsyncram_ims1:auto_generated.data_a[481]
data_a[482] => altsyncram_ims1:auto_generated.data_a[482]
data_a[483] => altsyncram_ims1:auto_generated.data_a[483]
data_a[484] => altsyncram_ims1:auto_generated.data_a[484]
data_a[485] => altsyncram_ims1:auto_generated.data_a[485]
data_a[486] => altsyncram_ims1:auto_generated.data_a[486]
data_a[487] => altsyncram_ims1:auto_generated.data_a[487]
data_a[488] => altsyncram_ims1:auto_generated.data_a[488]
data_a[489] => altsyncram_ims1:auto_generated.data_a[489]
data_a[490] => altsyncram_ims1:auto_generated.data_a[490]
data_a[491] => altsyncram_ims1:auto_generated.data_a[491]
data_a[492] => altsyncram_ims1:auto_generated.data_a[492]
data_a[493] => altsyncram_ims1:auto_generated.data_a[493]
data_a[494] => altsyncram_ims1:auto_generated.data_a[494]
data_a[495] => altsyncram_ims1:auto_generated.data_a[495]
data_a[496] => altsyncram_ims1:auto_generated.data_a[496]
data_a[497] => altsyncram_ims1:auto_generated.data_a[497]
data_a[498] => altsyncram_ims1:auto_generated.data_a[498]
data_a[499] => altsyncram_ims1:auto_generated.data_a[499]
data_a[500] => altsyncram_ims1:auto_generated.data_a[500]
data_a[501] => altsyncram_ims1:auto_generated.data_a[501]
data_a[502] => altsyncram_ims1:auto_generated.data_a[502]
data_a[503] => altsyncram_ims1:auto_generated.data_a[503]
data_a[504] => altsyncram_ims1:auto_generated.data_a[504]
data_a[505] => altsyncram_ims1:auto_generated.data_a[505]
data_a[506] => altsyncram_ims1:auto_generated.data_a[506]
data_a[507] => altsyncram_ims1:auto_generated.data_a[507]
data_a[508] => altsyncram_ims1:auto_generated.data_a[508]
data_a[509] => altsyncram_ims1:auto_generated.data_a[509]
data_a[510] => altsyncram_ims1:auto_generated.data_a[510]
data_a[511] => altsyncram_ims1:auto_generated.data_a[511]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ims1:auto_generated.address_a[0]
address_a[1] => altsyncram_ims1:auto_generated.address_a[1]
address_a[2] => altsyncram_ims1:auto_generated.address_a[2]
address_a[3] => altsyncram_ims1:auto_generated.address_a[3]
address_a[4] => altsyncram_ims1:auto_generated.address_a[4]
address_a[5] => altsyncram_ims1:auto_generated.address_a[5]
address_a[6] => altsyncram_ims1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ims1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_ims1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ims1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ims1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_ims1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_ims1:auto_generated.byteena_a[3]
byteena_a[4] => altsyncram_ims1:auto_generated.byteena_a[4]
byteena_a[5] => altsyncram_ims1:auto_generated.byteena_a[5]
byteena_a[6] => altsyncram_ims1:auto_generated.byteena_a[6]
byteena_a[7] => altsyncram_ims1:auto_generated.byteena_a[7]
byteena_a[8] => altsyncram_ims1:auto_generated.byteena_a[8]
byteena_a[9] => altsyncram_ims1:auto_generated.byteena_a[9]
byteena_a[10] => altsyncram_ims1:auto_generated.byteena_a[10]
byteena_a[11] => altsyncram_ims1:auto_generated.byteena_a[11]
byteena_a[12] => altsyncram_ims1:auto_generated.byteena_a[12]
byteena_a[13] => altsyncram_ims1:auto_generated.byteena_a[13]
byteena_a[14] => altsyncram_ims1:auto_generated.byteena_a[14]
byteena_a[15] => altsyncram_ims1:auto_generated.byteena_a[15]
byteena_a[16] => altsyncram_ims1:auto_generated.byteena_a[16]
byteena_a[17] => altsyncram_ims1:auto_generated.byteena_a[17]
byteena_a[18] => altsyncram_ims1:auto_generated.byteena_a[18]
byteena_a[19] => altsyncram_ims1:auto_generated.byteena_a[19]
byteena_a[20] => altsyncram_ims1:auto_generated.byteena_a[20]
byteena_a[21] => altsyncram_ims1:auto_generated.byteena_a[21]
byteena_a[22] => altsyncram_ims1:auto_generated.byteena_a[22]
byteena_a[23] => altsyncram_ims1:auto_generated.byteena_a[23]
byteena_a[24] => altsyncram_ims1:auto_generated.byteena_a[24]
byteena_a[25] => altsyncram_ims1:auto_generated.byteena_a[25]
byteena_a[26] => altsyncram_ims1:auto_generated.byteena_a[26]
byteena_a[27] => altsyncram_ims1:auto_generated.byteena_a[27]
byteena_a[28] => altsyncram_ims1:auto_generated.byteena_a[28]
byteena_a[29] => altsyncram_ims1:auto_generated.byteena_a[29]
byteena_a[30] => altsyncram_ims1:auto_generated.byteena_a[30]
byteena_a[31] => altsyncram_ims1:auto_generated.byteena_a[31]
byteena_a[32] => altsyncram_ims1:auto_generated.byteena_a[32]
byteena_a[33] => altsyncram_ims1:auto_generated.byteena_a[33]
byteena_a[34] => altsyncram_ims1:auto_generated.byteena_a[34]
byteena_a[35] => altsyncram_ims1:auto_generated.byteena_a[35]
byteena_a[36] => altsyncram_ims1:auto_generated.byteena_a[36]
byteena_a[37] => altsyncram_ims1:auto_generated.byteena_a[37]
byteena_a[38] => altsyncram_ims1:auto_generated.byteena_a[38]
byteena_a[39] => altsyncram_ims1:auto_generated.byteena_a[39]
byteena_a[40] => altsyncram_ims1:auto_generated.byteena_a[40]
byteena_a[41] => altsyncram_ims1:auto_generated.byteena_a[41]
byteena_a[42] => altsyncram_ims1:auto_generated.byteena_a[42]
byteena_a[43] => altsyncram_ims1:auto_generated.byteena_a[43]
byteena_a[44] => altsyncram_ims1:auto_generated.byteena_a[44]
byteena_a[45] => altsyncram_ims1:auto_generated.byteena_a[45]
byteena_a[46] => altsyncram_ims1:auto_generated.byteena_a[46]
byteena_a[47] => altsyncram_ims1:auto_generated.byteena_a[47]
byteena_a[48] => altsyncram_ims1:auto_generated.byteena_a[48]
byteena_a[49] => altsyncram_ims1:auto_generated.byteena_a[49]
byteena_a[50] => altsyncram_ims1:auto_generated.byteena_a[50]
byteena_a[51] => altsyncram_ims1:auto_generated.byteena_a[51]
byteena_a[52] => altsyncram_ims1:auto_generated.byteena_a[52]
byteena_a[53] => altsyncram_ims1:auto_generated.byteena_a[53]
byteena_a[54] => altsyncram_ims1:auto_generated.byteena_a[54]
byteena_a[55] => altsyncram_ims1:auto_generated.byteena_a[55]
byteena_a[56] => altsyncram_ims1:auto_generated.byteena_a[56]
byteena_a[57] => altsyncram_ims1:auto_generated.byteena_a[57]
byteena_a[58] => altsyncram_ims1:auto_generated.byteena_a[58]
byteena_a[59] => altsyncram_ims1:auto_generated.byteena_a[59]
byteena_a[60] => altsyncram_ims1:auto_generated.byteena_a[60]
byteena_a[61] => altsyncram_ims1:auto_generated.byteena_a[61]
byteena_a[62] => altsyncram_ims1:auto_generated.byteena_a[62]
byteena_a[63] => altsyncram_ims1:auto_generated.byteena_a[63]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ims1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ims1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ims1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ims1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ims1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ims1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ims1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ims1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ims1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ims1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ims1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ims1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ims1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ims1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ims1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ims1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ims1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ims1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ims1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ims1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ims1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ims1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ims1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ims1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ims1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ims1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ims1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ims1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ims1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ims1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ims1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ims1:auto_generated.q_a[31]
q_a[32] <= altsyncram_ims1:auto_generated.q_a[32]
q_a[33] <= altsyncram_ims1:auto_generated.q_a[33]
q_a[34] <= altsyncram_ims1:auto_generated.q_a[34]
q_a[35] <= altsyncram_ims1:auto_generated.q_a[35]
q_a[36] <= altsyncram_ims1:auto_generated.q_a[36]
q_a[37] <= altsyncram_ims1:auto_generated.q_a[37]
q_a[38] <= altsyncram_ims1:auto_generated.q_a[38]
q_a[39] <= altsyncram_ims1:auto_generated.q_a[39]
q_a[40] <= altsyncram_ims1:auto_generated.q_a[40]
q_a[41] <= altsyncram_ims1:auto_generated.q_a[41]
q_a[42] <= altsyncram_ims1:auto_generated.q_a[42]
q_a[43] <= altsyncram_ims1:auto_generated.q_a[43]
q_a[44] <= altsyncram_ims1:auto_generated.q_a[44]
q_a[45] <= altsyncram_ims1:auto_generated.q_a[45]
q_a[46] <= altsyncram_ims1:auto_generated.q_a[46]
q_a[47] <= altsyncram_ims1:auto_generated.q_a[47]
q_a[48] <= altsyncram_ims1:auto_generated.q_a[48]
q_a[49] <= altsyncram_ims1:auto_generated.q_a[49]
q_a[50] <= altsyncram_ims1:auto_generated.q_a[50]
q_a[51] <= altsyncram_ims1:auto_generated.q_a[51]
q_a[52] <= altsyncram_ims1:auto_generated.q_a[52]
q_a[53] <= altsyncram_ims1:auto_generated.q_a[53]
q_a[54] <= altsyncram_ims1:auto_generated.q_a[54]
q_a[55] <= altsyncram_ims1:auto_generated.q_a[55]
q_a[56] <= altsyncram_ims1:auto_generated.q_a[56]
q_a[57] <= altsyncram_ims1:auto_generated.q_a[57]
q_a[58] <= altsyncram_ims1:auto_generated.q_a[58]
q_a[59] <= altsyncram_ims1:auto_generated.q_a[59]
q_a[60] <= altsyncram_ims1:auto_generated.q_a[60]
q_a[61] <= altsyncram_ims1:auto_generated.q_a[61]
q_a[62] <= altsyncram_ims1:auto_generated.q_a[62]
q_a[63] <= altsyncram_ims1:auto_generated.q_a[63]
q_a[64] <= altsyncram_ims1:auto_generated.q_a[64]
q_a[65] <= altsyncram_ims1:auto_generated.q_a[65]
q_a[66] <= altsyncram_ims1:auto_generated.q_a[66]
q_a[67] <= altsyncram_ims1:auto_generated.q_a[67]
q_a[68] <= altsyncram_ims1:auto_generated.q_a[68]
q_a[69] <= altsyncram_ims1:auto_generated.q_a[69]
q_a[70] <= altsyncram_ims1:auto_generated.q_a[70]
q_a[71] <= altsyncram_ims1:auto_generated.q_a[71]
q_a[72] <= altsyncram_ims1:auto_generated.q_a[72]
q_a[73] <= altsyncram_ims1:auto_generated.q_a[73]
q_a[74] <= altsyncram_ims1:auto_generated.q_a[74]
q_a[75] <= altsyncram_ims1:auto_generated.q_a[75]
q_a[76] <= altsyncram_ims1:auto_generated.q_a[76]
q_a[77] <= altsyncram_ims1:auto_generated.q_a[77]
q_a[78] <= altsyncram_ims1:auto_generated.q_a[78]
q_a[79] <= altsyncram_ims1:auto_generated.q_a[79]
q_a[80] <= altsyncram_ims1:auto_generated.q_a[80]
q_a[81] <= altsyncram_ims1:auto_generated.q_a[81]
q_a[82] <= altsyncram_ims1:auto_generated.q_a[82]
q_a[83] <= altsyncram_ims1:auto_generated.q_a[83]
q_a[84] <= altsyncram_ims1:auto_generated.q_a[84]
q_a[85] <= altsyncram_ims1:auto_generated.q_a[85]
q_a[86] <= altsyncram_ims1:auto_generated.q_a[86]
q_a[87] <= altsyncram_ims1:auto_generated.q_a[87]
q_a[88] <= altsyncram_ims1:auto_generated.q_a[88]
q_a[89] <= altsyncram_ims1:auto_generated.q_a[89]
q_a[90] <= altsyncram_ims1:auto_generated.q_a[90]
q_a[91] <= altsyncram_ims1:auto_generated.q_a[91]
q_a[92] <= altsyncram_ims1:auto_generated.q_a[92]
q_a[93] <= altsyncram_ims1:auto_generated.q_a[93]
q_a[94] <= altsyncram_ims1:auto_generated.q_a[94]
q_a[95] <= altsyncram_ims1:auto_generated.q_a[95]
q_a[96] <= altsyncram_ims1:auto_generated.q_a[96]
q_a[97] <= altsyncram_ims1:auto_generated.q_a[97]
q_a[98] <= altsyncram_ims1:auto_generated.q_a[98]
q_a[99] <= altsyncram_ims1:auto_generated.q_a[99]
q_a[100] <= altsyncram_ims1:auto_generated.q_a[100]
q_a[101] <= altsyncram_ims1:auto_generated.q_a[101]
q_a[102] <= altsyncram_ims1:auto_generated.q_a[102]
q_a[103] <= altsyncram_ims1:auto_generated.q_a[103]
q_a[104] <= altsyncram_ims1:auto_generated.q_a[104]
q_a[105] <= altsyncram_ims1:auto_generated.q_a[105]
q_a[106] <= altsyncram_ims1:auto_generated.q_a[106]
q_a[107] <= altsyncram_ims1:auto_generated.q_a[107]
q_a[108] <= altsyncram_ims1:auto_generated.q_a[108]
q_a[109] <= altsyncram_ims1:auto_generated.q_a[109]
q_a[110] <= altsyncram_ims1:auto_generated.q_a[110]
q_a[111] <= altsyncram_ims1:auto_generated.q_a[111]
q_a[112] <= altsyncram_ims1:auto_generated.q_a[112]
q_a[113] <= altsyncram_ims1:auto_generated.q_a[113]
q_a[114] <= altsyncram_ims1:auto_generated.q_a[114]
q_a[115] <= altsyncram_ims1:auto_generated.q_a[115]
q_a[116] <= altsyncram_ims1:auto_generated.q_a[116]
q_a[117] <= altsyncram_ims1:auto_generated.q_a[117]
q_a[118] <= altsyncram_ims1:auto_generated.q_a[118]
q_a[119] <= altsyncram_ims1:auto_generated.q_a[119]
q_a[120] <= altsyncram_ims1:auto_generated.q_a[120]
q_a[121] <= altsyncram_ims1:auto_generated.q_a[121]
q_a[122] <= altsyncram_ims1:auto_generated.q_a[122]
q_a[123] <= altsyncram_ims1:auto_generated.q_a[123]
q_a[124] <= altsyncram_ims1:auto_generated.q_a[124]
q_a[125] <= altsyncram_ims1:auto_generated.q_a[125]
q_a[126] <= altsyncram_ims1:auto_generated.q_a[126]
q_a[127] <= altsyncram_ims1:auto_generated.q_a[127]
q_a[128] <= altsyncram_ims1:auto_generated.q_a[128]
q_a[129] <= altsyncram_ims1:auto_generated.q_a[129]
q_a[130] <= altsyncram_ims1:auto_generated.q_a[130]
q_a[131] <= altsyncram_ims1:auto_generated.q_a[131]
q_a[132] <= altsyncram_ims1:auto_generated.q_a[132]
q_a[133] <= altsyncram_ims1:auto_generated.q_a[133]
q_a[134] <= altsyncram_ims1:auto_generated.q_a[134]
q_a[135] <= altsyncram_ims1:auto_generated.q_a[135]
q_a[136] <= altsyncram_ims1:auto_generated.q_a[136]
q_a[137] <= altsyncram_ims1:auto_generated.q_a[137]
q_a[138] <= altsyncram_ims1:auto_generated.q_a[138]
q_a[139] <= altsyncram_ims1:auto_generated.q_a[139]
q_a[140] <= altsyncram_ims1:auto_generated.q_a[140]
q_a[141] <= altsyncram_ims1:auto_generated.q_a[141]
q_a[142] <= altsyncram_ims1:auto_generated.q_a[142]
q_a[143] <= altsyncram_ims1:auto_generated.q_a[143]
q_a[144] <= altsyncram_ims1:auto_generated.q_a[144]
q_a[145] <= altsyncram_ims1:auto_generated.q_a[145]
q_a[146] <= altsyncram_ims1:auto_generated.q_a[146]
q_a[147] <= altsyncram_ims1:auto_generated.q_a[147]
q_a[148] <= altsyncram_ims1:auto_generated.q_a[148]
q_a[149] <= altsyncram_ims1:auto_generated.q_a[149]
q_a[150] <= altsyncram_ims1:auto_generated.q_a[150]
q_a[151] <= altsyncram_ims1:auto_generated.q_a[151]
q_a[152] <= altsyncram_ims1:auto_generated.q_a[152]
q_a[153] <= altsyncram_ims1:auto_generated.q_a[153]
q_a[154] <= altsyncram_ims1:auto_generated.q_a[154]
q_a[155] <= altsyncram_ims1:auto_generated.q_a[155]
q_a[156] <= altsyncram_ims1:auto_generated.q_a[156]
q_a[157] <= altsyncram_ims1:auto_generated.q_a[157]
q_a[158] <= altsyncram_ims1:auto_generated.q_a[158]
q_a[159] <= altsyncram_ims1:auto_generated.q_a[159]
q_a[160] <= altsyncram_ims1:auto_generated.q_a[160]
q_a[161] <= altsyncram_ims1:auto_generated.q_a[161]
q_a[162] <= altsyncram_ims1:auto_generated.q_a[162]
q_a[163] <= altsyncram_ims1:auto_generated.q_a[163]
q_a[164] <= altsyncram_ims1:auto_generated.q_a[164]
q_a[165] <= altsyncram_ims1:auto_generated.q_a[165]
q_a[166] <= altsyncram_ims1:auto_generated.q_a[166]
q_a[167] <= altsyncram_ims1:auto_generated.q_a[167]
q_a[168] <= altsyncram_ims1:auto_generated.q_a[168]
q_a[169] <= altsyncram_ims1:auto_generated.q_a[169]
q_a[170] <= altsyncram_ims1:auto_generated.q_a[170]
q_a[171] <= altsyncram_ims1:auto_generated.q_a[171]
q_a[172] <= altsyncram_ims1:auto_generated.q_a[172]
q_a[173] <= altsyncram_ims1:auto_generated.q_a[173]
q_a[174] <= altsyncram_ims1:auto_generated.q_a[174]
q_a[175] <= altsyncram_ims1:auto_generated.q_a[175]
q_a[176] <= altsyncram_ims1:auto_generated.q_a[176]
q_a[177] <= altsyncram_ims1:auto_generated.q_a[177]
q_a[178] <= altsyncram_ims1:auto_generated.q_a[178]
q_a[179] <= altsyncram_ims1:auto_generated.q_a[179]
q_a[180] <= altsyncram_ims1:auto_generated.q_a[180]
q_a[181] <= altsyncram_ims1:auto_generated.q_a[181]
q_a[182] <= altsyncram_ims1:auto_generated.q_a[182]
q_a[183] <= altsyncram_ims1:auto_generated.q_a[183]
q_a[184] <= altsyncram_ims1:auto_generated.q_a[184]
q_a[185] <= altsyncram_ims1:auto_generated.q_a[185]
q_a[186] <= altsyncram_ims1:auto_generated.q_a[186]
q_a[187] <= altsyncram_ims1:auto_generated.q_a[187]
q_a[188] <= altsyncram_ims1:auto_generated.q_a[188]
q_a[189] <= altsyncram_ims1:auto_generated.q_a[189]
q_a[190] <= altsyncram_ims1:auto_generated.q_a[190]
q_a[191] <= altsyncram_ims1:auto_generated.q_a[191]
q_a[192] <= altsyncram_ims1:auto_generated.q_a[192]
q_a[193] <= altsyncram_ims1:auto_generated.q_a[193]
q_a[194] <= altsyncram_ims1:auto_generated.q_a[194]
q_a[195] <= altsyncram_ims1:auto_generated.q_a[195]
q_a[196] <= altsyncram_ims1:auto_generated.q_a[196]
q_a[197] <= altsyncram_ims1:auto_generated.q_a[197]
q_a[198] <= altsyncram_ims1:auto_generated.q_a[198]
q_a[199] <= altsyncram_ims1:auto_generated.q_a[199]
q_a[200] <= altsyncram_ims1:auto_generated.q_a[200]
q_a[201] <= altsyncram_ims1:auto_generated.q_a[201]
q_a[202] <= altsyncram_ims1:auto_generated.q_a[202]
q_a[203] <= altsyncram_ims1:auto_generated.q_a[203]
q_a[204] <= altsyncram_ims1:auto_generated.q_a[204]
q_a[205] <= altsyncram_ims1:auto_generated.q_a[205]
q_a[206] <= altsyncram_ims1:auto_generated.q_a[206]
q_a[207] <= altsyncram_ims1:auto_generated.q_a[207]
q_a[208] <= altsyncram_ims1:auto_generated.q_a[208]
q_a[209] <= altsyncram_ims1:auto_generated.q_a[209]
q_a[210] <= altsyncram_ims1:auto_generated.q_a[210]
q_a[211] <= altsyncram_ims1:auto_generated.q_a[211]
q_a[212] <= altsyncram_ims1:auto_generated.q_a[212]
q_a[213] <= altsyncram_ims1:auto_generated.q_a[213]
q_a[214] <= altsyncram_ims1:auto_generated.q_a[214]
q_a[215] <= altsyncram_ims1:auto_generated.q_a[215]
q_a[216] <= altsyncram_ims1:auto_generated.q_a[216]
q_a[217] <= altsyncram_ims1:auto_generated.q_a[217]
q_a[218] <= altsyncram_ims1:auto_generated.q_a[218]
q_a[219] <= altsyncram_ims1:auto_generated.q_a[219]
q_a[220] <= altsyncram_ims1:auto_generated.q_a[220]
q_a[221] <= altsyncram_ims1:auto_generated.q_a[221]
q_a[222] <= altsyncram_ims1:auto_generated.q_a[222]
q_a[223] <= altsyncram_ims1:auto_generated.q_a[223]
q_a[224] <= altsyncram_ims1:auto_generated.q_a[224]
q_a[225] <= altsyncram_ims1:auto_generated.q_a[225]
q_a[226] <= altsyncram_ims1:auto_generated.q_a[226]
q_a[227] <= altsyncram_ims1:auto_generated.q_a[227]
q_a[228] <= altsyncram_ims1:auto_generated.q_a[228]
q_a[229] <= altsyncram_ims1:auto_generated.q_a[229]
q_a[230] <= altsyncram_ims1:auto_generated.q_a[230]
q_a[231] <= altsyncram_ims1:auto_generated.q_a[231]
q_a[232] <= altsyncram_ims1:auto_generated.q_a[232]
q_a[233] <= altsyncram_ims1:auto_generated.q_a[233]
q_a[234] <= altsyncram_ims1:auto_generated.q_a[234]
q_a[235] <= altsyncram_ims1:auto_generated.q_a[235]
q_a[236] <= altsyncram_ims1:auto_generated.q_a[236]
q_a[237] <= altsyncram_ims1:auto_generated.q_a[237]
q_a[238] <= altsyncram_ims1:auto_generated.q_a[238]
q_a[239] <= altsyncram_ims1:auto_generated.q_a[239]
q_a[240] <= altsyncram_ims1:auto_generated.q_a[240]
q_a[241] <= altsyncram_ims1:auto_generated.q_a[241]
q_a[242] <= altsyncram_ims1:auto_generated.q_a[242]
q_a[243] <= altsyncram_ims1:auto_generated.q_a[243]
q_a[244] <= altsyncram_ims1:auto_generated.q_a[244]
q_a[245] <= altsyncram_ims1:auto_generated.q_a[245]
q_a[246] <= altsyncram_ims1:auto_generated.q_a[246]
q_a[247] <= altsyncram_ims1:auto_generated.q_a[247]
q_a[248] <= altsyncram_ims1:auto_generated.q_a[248]
q_a[249] <= altsyncram_ims1:auto_generated.q_a[249]
q_a[250] <= altsyncram_ims1:auto_generated.q_a[250]
q_a[251] <= altsyncram_ims1:auto_generated.q_a[251]
q_a[252] <= altsyncram_ims1:auto_generated.q_a[252]
q_a[253] <= altsyncram_ims1:auto_generated.q_a[253]
q_a[254] <= altsyncram_ims1:auto_generated.q_a[254]
q_a[255] <= altsyncram_ims1:auto_generated.q_a[255]
q_a[256] <= altsyncram_ims1:auto_generated.q_a[256]
q_a[257] <= altsyncram_ims1:auto_generated.q_a[257]
q_a[258] <= altsyncram_ims1:auto_generated.q_a[258]
q_a[259] <= altsyncram_ims1:auto_generated.q_a[259]
q_a[260] <= altsyncram_ims1:auto_generated.q_a[260]
q_a[261] <= altsyncram_ims1:auto_generated.q_a[261]
q_a[262] <= altsyncram_ims1:auto_generated.q_a[262]
q_a[263] <= altsyncram_ims1:auto_generated.q_a[263]
q_a[264] <= altsyncram_ims1:auto_generated.q_a[264]
q_a[265] <= altsyncram_ims1:auto_generated.q_a[265]
q_a[266] <= altsyncram_ims1:auto_generated.q_a[266]
q_a[267] <= altsyncram_ims1:auto_generated.q_a[267]
q_a[268] <= altsyncram_ims1:auto_generated.q_a[268]
q_a[269] <= altsyncram_ims1:auto_generated.q_a[269]
q_a[270] <= altsyncram_ims1:auto_generated.q_a[270]
q_a[271] <= altsyncram_ims1:auto_generated.q_a[271]
q_a[272] <= altsyncram_ims1:auto_generated.q_a[272]
q_a[273] <= altsyncram_ims1:auto_generated.q_a[273]
q_a[274] <= altsyncram_ims1:auto_generated.q_a[274]
q_a[275] <= altsyncram_ims1:auto_generated.q_a[275]
q_a[276] <= altsyncram_ims1:auto_generated.q_a[276]
q_a[277] <= altsyncram_ims1:auto_generated.q_a[277]
q_a[278] <= altsyncram_ims1:auto_generated.q_a[278]
q_a[279] <= altsyncram_ims1:auto_generated.q_a[279]
q_a[280] <= altsyncram_ims1:auto_generated.q_a[280]
q_a[281] <= altsyncram_ims1:auto_generated.q_a[281]
q_a[282] <= altsyncram_ims1:auto_generated.q_a[282]
q_a[283] <= altsyncram_ims1:auto_generated.q_a[283]
q_a[284] <= altsyncram_ims1:auto_generated.q_a[284]
q_a[285] <= altsyncram_ims1:auto_generated.q_a[285]
q_a[286] <= altsyncram_ims1:auto_generated.q_a[286]
q_a[287] <= altsyncram_ims1:auto_generated.q_a[287]
q_a[288] <= altsyncram_ims1:auto_generated.q_a[288]
q_a[289] <= altsyncram_ims1:auto_generated.q_a[289]
q_a[290] <= altsyncram_ims1:auto_generated.q_a[290]
q_a[291] <= altsyncram_ims1:auto_generated.q_a[291]
q_a[292] <= altsyncram_ims1:auto_generated.q_a[292]
q_a[293] <= altsyncram_ims1:auto_generated.q_a[293]
q_a[294] <= altsyncram_ims1:auto_generated.q_a[294]
q_a[295] <= altsyncram_ims1:auto_generated.q_a[295]
q_a[296] <= altsyncram_ims1:auto_generated.q_a[296]
q_a[297] <= altsyncram_ims1:auto_generated.q_a[297]
q_a[298] <= altsyncram_ims1:auto_generated.q_a[298]
q_a[299] <= altsyncram_ims1:auto_generated.q_a[299]
q_a[300] <= altsyncram_ims1:auto_generated.q_a[300]
q_a[301] <= altsyncram_ims1:auto_generated.q_a[301]
q_a[302] <= altsyncram_ims1:auto_generated.q_a[302]
q_a[303] <= altsyncram_ims1:auto_generated.q_a[303]
q_a[304] <= altsyncram_ims1:auto_generated.q_a[304]
q_a[305] <= altsyncram_ims1:auto_generated.q_a[305]
q_a[306] <= altsyncram_ims1:auto_generated.q_a[306]
q_a[307] <= altsyncram_ims1:auto_generated.q_a[307]
q_a[308] <= altsyncram_ims1:auto_generated.q_a[308]
q_a[309] <= altsyncram_ims1:auto_generated.q_a[309]
q_a[310] <= altsyncram_ims1:auto_generated.q_a[310]
q_a[311] <= altsyncram_ims1:auto_generated.q_a[311]
q_a[312] <= altsyncram_ims1:auto_generated.q_a[312]
q_a[313] <= altsyncram_ims1:auto_generated.q_a[313]
q_a[314] <= altsyncram_ims1:auto_generated.q_a[314]
q_a[315] <= altsyncram_ims1:auto_generated.q_a[315]
q_a[316] <= altsyncram_ims1:auto_generated.q_a[316]
q_a[317] <= altsyncram_ims1:auto_generated.q_a[317]
q_a[318] <= altsyncram_ims1:auto_generated.q_a[318]
q_a[319] <= altsyncram_ims1:auto_generated.q_a[319]
q_a[320] <= altsyncram_ims1:auto_generated.q_a[320]
q_a[321] <= altsyncram_ims1:auto_generated.q_a[321]
q_a[322] <= altsyncram_ims1:auto_generated.q_a[322]
q_a[323] <= altsyncram_ims1:auto_generated.q_a[323]
q_a[324] <= altsyncram_ims1:auto_generated.q_a[324]
q_a[325] <= altsyncram_ims1:auto_generated.q_a[325]
q_a[326] <= altsyncram_ims1:auto_generated.q_a[326]
q_a[327] <= altsyncram_ims1:auto_generated.q_a[327]
q_a[328] <= altsyncram_ims1:auto_generated.q_a[328]
q_a[329] <= altsyncram_ims1:auto_generated.q_a[329]
q_a[330] <= altsyncram_ims1:auto_generated.q_a[330]
q_a[331] <= altsyncram_ims1:auto_generated.q_a[331]
q_a[332] <= altsyncram_ims1:auto_generated.q_a[332]
q_a[333] <= altsyncram_ims1:auto_generated.q_a[333]
q_a[334] <= altsyncram_ims1:auto_generated.q_a[334]
q_a[335] <= altsyncram_ims1:auto_generated.q_a[335]
q_a[336] <= altsyncram_ims1:auto_generated.q_a[336]
q_a[337] <= altsyncram_ims1:auto_generated.q_a[337]
q_a[338] <= altsyncram_ims1:auto_generated.q_a[338]
q_a[339] <= altsyncram_ims1:auto_generated.q_a[339]
q_a[340] <= altsyncram_ims1:auto_generated.q_a[340]
q_a[341] <= altsyncram_ims1:auto_generated.q_a[341]
q_a[342] <= altsyncram_ims1:auto_generated.q_a[342]
q_a[343] <= altsyncram_ims1:auto_generated.q_a[343]
q_a[344] <= altsyncram_ims1:auto_generated.q_a[344]
q_a[345] <= altsyncram_ims1:auto_generated.q_a[345]
q_a[346] <= altsyncram_ims1:auto_generated.q_a[346]
q_a[347] <= altsyncram_ims1:auto_generated.q_a[347]
q_a[348] <= altsyncram_ims1:auto_generated.q_a[348]
q_a[349] <= altsyncram_ims1:auto_generated.q_a[349]
q_a[350] <= altsyncram_ims1:auto_generated.q_a[350]
q_a[351] <= altsyncram_ims1:auto_generated.q_a[351]
q_a[352] <= altsyncram_ims1:auto_generated.q_a[352]
q_a[353] <= altsyncram_ims1:auto_generated.q_a[353]
q_a[354] <= altsyncram_ims1:auto_generated.q_a[354]
q_a[355] <= altsyncram_ims1:auto_generated.q_a[355]
q_a[356] <= altsyncram_ims1:auto_generated.q_a[356]
q_a[357] <= altsyncram_ims1:auto_generated.q_a[357]
q_a[358] <= altsyncram_ims1:auto_generated.q_a[358]
q_a[359] <= altsyncram_ims1:auto_generated.q_a[359]
q_a[360] <= altsyncram_ims1:auto_generated.q_a[360]
q_a[361] <= altsyncram_ims1:auto_generated.q_a[361]
q_a[362] <= altsyncram_ims1:auto_generated.q_a[362]
q_a[363] <= altsyncram_ims1:auto_generated.q_a[363]
q_a[364] <= altsyncram_ims1:auto_generated.q_a[364]
q_a[365] <= altsyncram_ims1:auto_generated.q_a[365]
q_a[366] <= altsyncram_ims1:auto_generated.q_a[366]
q_a[367] <= altsyncram_ims1:auto_generated.q_a[367]
q_a[368] <= altsyncram_ims1:auto_generated.q_a[368]
q_a[369] <= altsyncram_ims1:auto_generated.q_a[369]
q_a[370] <= altsyncram_ims1:auto_generated.q_a[370]
q_a[371] <= altsyncram_ims1:auto_generated.q_a[371]
q_a[372] <= altsyncram_ims1:auto_generated.q_a[372]
q_a[373] <= altsyncram_ims1:auto_generated.q_a[373]
q_a[374] <= altsyncram_ims1:auto_generated.q_a[374]
q_a[375] <= altsyncram_ims1:auto_generated.q_a[375]
q_a[376] <= altsyncram_ims1:auto_generated.q_a[376]
q_a[377] <= altsyncram_ims1:auto_generated.q_a[377]
q_a[378] <= altsyncram_ims1:auto_generated.q_a[378]
q_a[379] <= altsyncram_ims1:auto_generated.q_a[379]
q_a[380] <= altsyncram_ims1:auto_generated.q_a[380]
q_a[381] <= altsyncram_ims1:auto_generated.q_a[381]
q_a[382] <= altsyncram_ims1:auto_generated.q_a[382]
q_a[383] <= altsyncram_ims1:auto_generated.q_a[383]
q_a[384] <= altsyncram_ims1:auto_generated.q_a[384]
q_a[385] <= altsyncram_ims1:auto_generated.q_a[385]
q_a[386] <= altsyncram_ims1:auto_generated.q_a[386]
q_a[387] <= altsyncram_ims1:auto_generated.q_a[387]
q_a[388] <= altsyncram_ims1:auto_generated.q_a[388]
q_a[389] <= altsyncram_ims1:auto_generated.q_a[389]
q_a[390] <= altsyncram_ims1:auto_generated.q_a[390]
q_a[391] <= altsyncram_ims1:auto_generated.q_a[391]
q_a[392] <= altsyncram_ims1:auto_generated.q_a[392]
q_a[393] <= altsyncram_ims1:auto_generated.q_a[393]
q_a[394] <= altsyncram_ims1:auto_generated.q_a[394]
q_a[395] <= altsyncram_ims1:auto_generated.q_a[395]
q_a[396] <= altsyncram_ims1:auto_generated.q_a[396]
q_a[397] <= altsyncram_ims1:auto_generated.q_a[397]
q_a[398] <= altsyncram_ims1:auto_generated.q_a[398]
q_a[399] <= altsyncram_ims1:auto_generated.q_a[399]
q_a[400] <= altsyncram_ims1:auto_generated.q_a[400]
q_a[401] <= altsyncram_ims1:auto_generated.q_a[401]
q_a[402] <= altsyncram_ims1:auto_generated.q_a[402]
q_a[403] <= altsyncram_ims1:auto_generated.q_a[403]
q_a[404] <= altsyncram_ims1:auto_generated.q_a[404]
q_a[405] <= altsyncram_ims1:auto_generated.q_a[405]
q_a[406] <= altsyncram_ims1:auto_generated.q_a[406]
q_a[407] <= altsyncram_ims1:auto_generated.q_a[407]
q_a[408] <= altsyncram_ims1:auto_generated.q_a[408]
q_a[409] <= altsyncram_ims1:auto_generated.q_a[409]
q_a[410] <= altsyncram_ims1:auto_generated.q_a[410]
q_a[411] <= altsyncram_ims1:auto_generated.q_a[411]
q_a[412] <= altsyncram_ims1:auto_generated.q_a[412]
q_a[413] <= altsyncram_ims1:auto_generated.q_a[413]
q_a[414] <= altsyncram_ims1:auto_generated.q_a[414]
q_a[415] <= altsyncram_ims1:auto_generated.q_a[415]
q_a[416] <= altsyncram_ims1:auto_generated.q_a[416]
q_a[417] <= altsyncram_ims1:auto_generated.q_a[417]
q_a[418] <= altsyncram_ims1:auto_generated.q_a[418]
q_a[419] <= altsyncram_ims1:auto_generated.q_a[419]
q_a[420] <= altsyncram_ims1:auto_generated.q_a[420]
q_a[421] <= altsyncram_ims1:auto_generated.q_a[421]
q_a[422] <= altsyncram_ims1:auto_generated.q_a[422]
q_a[423] <= altsyncram_ims1:auto_generated.q_a[423]
q_a[424] <= altsyncram_ims1:auto_generated.q_a[424]
q_a[425] <= altsyncram_ims1:auto_generated.q_a[425]
q_a[426] <= altsyncram_ims1:auto_generated.q_a[426]
q_a[427] <= altsyncram_ims1:auto_generated.q_a[427]
q_a[428] <= altsyncram_ims1:auto_generated.q_a[428]
q_a[429] <= altsyncram_ims1:auto_generated.q_a[429]
q_a[430] <= altsyncram_ims1:auto_generated.q_a[430]
q_a[431] <= altsyncram_ims1:auto_generated.q_a[431]
q_a[432] <= altsyncram_ims1:auto_generated.q_a[432]
q_a[433] <= altsyncram_ims1:auto_generated.q_a[433]
q_a[434] <= altsyncram_ims1:auto_generated.q_a[434]
q_a[435] <= altsyncram_ims1:auto_generated.q_a[435]
q_a[436] <= altsyncram_ims1:auto_generated.q_a[436]
q_a[437] <= altsyncram_ims1:auto_generated.q_a[437]
q_a[438] <= altsyncram_ims1:auto_generated.q_a[438]
q_a[439] <= altsyncram_ims1:auto_generated.q_a[439]
q_a[440] <= altsyncram_ims1:auto_generated.q_a[440]
q_a[441] <= altsyncram_ims1:auto_generated.q_a[441]
q_a[442] <= altsyncram_ims1:auto_generated.q_a[442]
q_a[443] <= altsyncram_ims1:auto_generated.q_a[443]
q_a[444] <= altsyncram_ims1:auto_generated.q_a[444]
q_a[445] <= altsyncram_ims1:auto_generated.q_a[445]
q_a[446] <= altsyncram_ims1:auto_generated.q_a[446]
q_a[447] <= altsyncram_ims1:auto_generated.q_a[447]
q_a[448] <= altsyncram_ims1:auto_generated.q_a[448]
q_a[449] <= altsyncram_ims1:auto_generated.q_a[449]
q_a[450] <= altsyncram_ims1:auto_generated.q_a[450]
q_a[451] <= altsyncram_ims1:auto_generated.q_a[451]
q_a[452] <= altsyncram_ims1:auto_generated.q_a[452]
q_a[453] <= altsyncram_ims1:auto_generated.q_a[453]
q_a[454] <= altsyncram_ims1:auto_generated.q_a[454]
q_a[455] <= altsyncram_ims1:auto_generated.q_a[455]
q_a[456] <= altsyncram_ims1:auto_generated.q_a[456]
q_a[457] <= altsyncram_ims1:auto_generated.q_a[457]
q_a[458] <= altsyncram_ims1:auto_generated.q_a[458]
q_a[459] <= altsyncram_ims1:auto_generated.q_a[459]
q_a[460] <= altsyncram_ims1:auto_generated.q_a[460]
q_a[461] <= altsyncram_ims1:auto_generated.q_a[461]
q_a[462] <= altsyncram_ims1:auto_generated.q_a[462]
q_a[463] <= altsyncram_ims1:auto_generated.q_a[463]
q_a[464] <= altsyncram_ims1:auto_generated.q_a[464]
q_a[465] <= altsyncram_ims1:auto_generated.q_a[465]
q_a[466] <= altsyncram_ims1:auto_generated.q_a[466]
q_a[467] <= altsyncram_ims1:auto_generated.q_a[467]
q_a[468] <= altsyncram_ims1:auto_generated.q_a[468]
q_a[469] <= altsyncram_ims1:auto_generated.q_a[469]
q_a[470] <= altsyncram_ims1:auto_generated.q_a[470]
q_a[471] <= altsyncram_ims1:auto_generated.q_a[471]
q_a[472] <= altsyncram_ims1:auto_generated.q_a[472]
q_a[473] <= altsyncram_ims1:auto_generated.q_a[473]
q_a[474] <= altsyncram_ims1:auto_generated.q_a[474]
q_a[475] <= altsyncram_ims1:auto_generated.q_a[475]
q_a[476] <= altsyncram_ims1:auto_generated.q_a[476]
q_a[477] <= altsyncram_ims1:auto_generated.q_a[477]
q_a[478] <= altsyncram_ims1:auto_generated.q_a[478]
q_a[479] <= altsyncram_ims1:auto_generated.q_a[479]
q_a[480] <= altsyncram_ims1:auto_generated.q_a[480]
q_a[481] <= altsyncram_ims1:auto_generated.q_a[481]
q_a[482] <= altsyncram_ims1:auto_generated.q_a[482]
q_a[483] <= altsyncram_ims1:auto_generated.q_a[483]
q_a[484] <= altsyncram_ims1:auto_generated.q_a[484]
q_a[485] <= altsyncram_ims1:auto_generated.q_a[485]
q_a[486] <= altsyncram_ims1:auto_generated.q_a[486]
q_a[487] <= altsyncram_ims1:auto_generated.q_a[487]
q_a[488] <= altsyncram_ims1:auto_generated.q_a[488]
q_a[489] <= altsyncram_ims1:auto_generated.q_a[489]
q_a[490] <= altsyncram_ims1:auto_generated.q_a[490]
q_a[491] <= altsyncram_ims1:auto_generated.q_a[491]
q_a[492] <= altsyncram_ims1:auto_generated.q_a[492]
q_a[493] <= altsyncram_ims1:auto_generated.q_a[493]
q_a[494] <= altsyncram_ims1:auto_generated.q_a[494]
q_a[495] <= altsyncram_ims1:auto_generated.q_a[495]
q_a[496] <= altsyncram_ims1:auto_generated.q_a[496]
q_a[497] <= altsyncram_ims1:auto_generated.q_a[497]
q_a[498] <= altsyncram_ims1:auto_generated.q_a[498]
q_a[499] <= altsyncram_ims1:auto_generated.q_a[499]
q_a[500] <= altsyncram_ims1:auto_generated.q_a[500]
q_a[501] <= altsyncram_ims1:auto_generated.q_a[501]
q_a[502] <= altsyncram_ims1:auto_generated.q_a[502]
q_a[503] <= altsyncram_ims1:auto_generated.q_a[503]
q_a[504] <= altsyncram_ims1:auto_generated.q_a[504]
q_a[505] <= altsyncram_ims1:auto_generated.q_a[505]
q_a[506] <= altsyncram_ims1:auto_generated.q_a[506]
q_a[507] <= altsyncram_ims1:auto_generated.q_a[507]
q_a[508] <= altsyncram_ims1:auto_generated.q_a[508]
q_a[509] <= altsyncram_ims1:auto_generated.q_a[509]
q_a[510] <= altsyncram_ims1:auto_generated.q_a[510]
q_a[511] <= altsyncram_ims1:auto_generated.q_a[511]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Txt_Renderer|core_sys:core|core_sys_font_mem:font_mem|altsyncram:the_altsyncram|altsyncram_ims1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[0] => ram_block1a256.PORTAADDR
address_a[0] => ram_block1a257.PORTAADDR
address_a[0] => ram_block1a258.PORTAADDR
address_a[0] => ram_block1a259.PORTAADDR
address_a[0] => ram_block1a260.PORTAADDR
address_a[0] => ram_block1a261.PORTAADDR
address_a[0] => ram_block1a262.PORTAADDR
address_a[0] => ram_block1a263.PORTAADDR
address_a[0] => ram_block1a264.PORTAADDR
address_a[0] => ram_block1a265.PORTAADDR
address_a[0] => ram_block1a266.PORTAADDR
address_a[0] => ram_block1a267.PORTAADDR
address_a[0] => ram_block1a268.PORTAADDR
address_a[0] => ram_block1a269.PORTAADDR
address_a[0] => ram_block1a270.PORTAADDR
address_a[0] => ram_block1a271.PORTAADDR
address_a[0] => ram_block1a272.PORTAADDR
address_a[0] => ram_block1a273.PORTAADDR
address_a[0] => ram_block1a274.PORTAADDR
address_a[0] => ram_block1a275.PORTAADDR
address_a[0] => ram_block1a276.PORTAADDR
address_a[0] => ram_block1a277.PORTAADDR
address_a[0] => ram_block1a278.PORTAADDR
address_a[0] => ram_block1a279.PORTAADDR
address_a[0] => ram_block1a280.PORTAADDR
address_a[0] => ram_block1a281.PORTAADDR
address_a[0] => ram_block1a282.PORTAADDR
address_a[0] => ram_block1a283.PORTAADDR
address_a[0] => ram_block1a284.PORTAADDR
address_a[0] => ram_block1a285.PORTAADDR
address_a[0] => ram_block1a286.PORTAADDR
address_a[0] => ram_block1a287.PORTAADDR
address_a[0] => ram_block1a288.PORTAADDR
address_a[0] => ram_block1a289.PORTAADDR
address_a[0] => ram_block1a290.PORTAADDR
address_a[0] => ram_block1a291.PORTAADDR
address_a[0] => ram_block1a292.PORTAADDR
address_a[0] => ram_block1a293.PORTAADDR
address_a[0] => ram_block1a294.PORTAADDR
address_a[0] => ram_block1a295.PORTAADDR
address_a[0] => ram_block1a296.PORTAADDR
address_a[0] => ram_block1a297.PORTAADDR
address_a[0] => ram_block1a298.PORTAADDR
address_a[0] => ram_block1a299.PORTAADDR
address_a[0] => ram_block1a300.PORTAADDR
address_a[0] => ram_block1a301.PORTAADDR
address_a[0] => ram_block1a302.PORTAADDR
address_a[0] => ram_block1a303.PORTAADDR
address_a[0] => ram_block1a304.PORTAADDR
address_a[0] => ram_block1a305.PORTAADDR
address_a[0] => ram_block1a306.PORTAADDR
address_a[0] => ram_block1a307.PORTAADDR
address_a[0] => ram_block1a308.PORTAADDR
address_a[0] => ram_block1a309.PORTAADDR
address_a[0] => ram_block1a310.PORTAADDR
address_a[0] => ram_block1a311.PORTAADDR
address_a[0] => ram_block1a312.PORTAADDR
address_a[0] => ram_block1a313.PORTAADDR
address_a[0] => ram_block1a314.PORTAADDR
address_a[0] => ram_block1a315.PORTAADDR
address_a[0] => ram_block1a316.PORTAADDR
address_a[0] => ram_block1a317.PORTAADDR
address_a[0] => ram_block1a318.PORTAADDR
address_a[0] => ram_block1a319.PORTAADDR
address_a[0] => ram_block1a320.PORTAADDR
address_a[0] => ram_block1a321.PORTAADDR
address_a[0] => ram_block1a322.PORTAADDR
address_a[0] => ram_block1a323.PORTAADDR
address_a[0] => ram_block1a324.PORTAADDR
address_a[0] => ram_block1a325.PORTAADDR
address_a[0] => ram_block1a326.PORTAADDR
address_a[0] => ram_block1a327.PORTAADDR
address_a[0] => ram_block1a328.PORTAADDR
address_a[0] => ram_block1a329.PORTAADDR
address_a[0] => ram_block1a330.PORTAADDR
address_a[0] => ram_block1a331.PORTAADDR
address_a[0] => ram_block1a332.PORTAADDR
address_a[0] => ram_block1a333.PORTAADDR
address_a[0] => ram_block1a334.PORTAADDR
address_a[0] => ram_block1a335.PORTAADDR
address_a[0] => ram_block1a336.PORTAADDR
address_a[0] => ram_block1a337.PORTAADDR
address_a[0] => ram_block1a338.PORTAADDR
address_a[0] => ram_block1a339.PORTAADDR
address_a[0] => ram_block1a340.PORTAADDR
address_a[0] => ram_block1a341.PORTAADDR
address_a[0] => ram_block1a342.PORTAADDR
address_a[0] => ram_block1a343.PORTAADDR
address_a[0] => ram_block1a344.PORTAADDR
address_a[0] => ram_block1a345.PORTAADDR
address_a[0] => ram_block1a346.PORTAADDR
address_a[0] => ram_block1a347.PORTAADDR
address_a[0] => ram_block1a348.PORTAADDR
address_a[0] => ram_block1a349.PORTAADDR
address_a[0] => ram_block1a350.PORTAADDR
address_a[0] => ram_block1a351.PORTAADDR
address_a[0] => ram_block1a352.PORTAADDR
address_a[0] => ram_block1a353.PORTAADDR
address_a[0] => ram_block1a354.PORTAADDR
address_a[0] => ram_block1a355.PORTAADDR
address_a[0] => ram_block1a356.PORTAADDR
address_a[0] => ram_block1a357.PORTAADDR
address_a[0] => ram_block1a358.PORTAADDR
address_a[0] => ram_block1a359.PORTAADDR
address_a[0] => ram_block1a360.PORTAADDR
address_a[0] => ram_block1a361.PORTAADDR
address_a[0] => ram_block1a362.PORTAADDR
address_a[0] => ram_block1a363.PORTAADDR
address_a[0] => ram_block1a364.PORTAADDR
address_a[0] => ram_block1a365.PORTAADDR
address_a[0] => ram_block1a366.PORTAADDR
address_a[0] => ram_block1a367.PORTAADDR
address_a[0] => ram_block1a368.PORTAADDR
address_a[0] => ram_block1a369.PORTAADDR
address_a[0] => ram_block1a370.PORTAADDR
address_a[0] => ram_block1a371.PORTAADDR
address_a[0] => ram_block1a372.PORTAADDR
address_a[0] => ram_block1a373.PORTAADDR
address_a[0] => ram_block1a374.PORTAADDR
address_a[0] => ram_block1a375.PORTAADDR
address_a[0] => ram_block1a376.PORTAADDR
address_a[0] => ram_block1a377.PORTAADDR
address_a[0] => ram_block1a378.PORTAADDR
address_a[0] => ram_block1a379.PORTAADDR
address_a[0] => ram_block1a380.PORTAADDR
address_a[0] => ram_block1a381.PORTAADDR
address_a[0] => ram_block1a382.PORTAADDR
address_a[0] => ram_block1a383.PORTAADDR
address_a[0] => ram_block1a384.PORTAADDR
address_a[0] => ram_block1a385.PORTAADDR
address_a[0] => ram_block1a386.PORTAADDR
address_a[0] => ram_block1a387.PORTAADDR
address_a[0] => ram_block1a388.PORTAADDR
address_a[0] => ram_block1a389.PORTAADDR
address_a[0] => ram_block1a390.PORTAADDR
address_a[0] => ram_block1a391.PORTAADDR
address_a[0] => ram_block1a392.PORTAADDR
address_a[0] => ram_block1a393.PORTAADDR
address_a[0] => ram_block1a394.PORTAADDR
address_a[0] => ram_block1a395.PORTAADDR
address_a[0] => ram_block1a396.PORTAADDR
address_a[0] => ram_block1a397.PORTAADDR
address_a[0] => ram_block1a398.PORTAADDR
address_a[0] => ram_block1a399.PORTAADDR
address_a[0] => ram_block1a400.PORTAADDR
address_a[0] => ram_block1a401.PORTAADDR
address_a[0] => ram_block1a402.PORTAADDR
address_a[0] => ram_block1a403.PORTAADDR
address_a[0] => ram_block1a404.PORTAADDR
address_a[0] => ram_block1a405.PORTAADDR
address_a[0] => ram_block1a406.PORTAADDR
address_a[0] => ram_block1a407.PORTAADDR
address_a[0] => ram_block1a408.PORTAADDR
address_a[0] => ram_block1a409.PORTAADDR
address_a[0] => ram_block1a410.PORTAADDR
address_a[0] => ram_block1a411.PORTAADDR
address_a[0] => ram_block1a412.PORTAADDR
address_a[0] => ram_block1a413.PORTAADDR
address_a[0] => ram_block1a414.PORTAADDR
address_a[0] => ram_block1a415.PORTAADDR
address_a[0] => ram_block1a416.PORTAADDR
address_a[0] => ram_block1a417.PORTAADDR
address_a[0] => ram_block1a418.PORTAADDR
address_a[0] => ram_block1a419.PORTAADDR
address_a[0] => ram_block1a420.PORTAADDR
address_a[0] => ram_block1a421.PORTAADDR
address_a[0] => ram_block1a422.PORTAADDR
address_a[0] => ram_block1a423.PORTAADDR
address_a[0] => ram_block1a424.PORTAADDR
address_a[0] => ram_block1a425.PORTAADDR
address_a[0] => ram_block1a426.PORTAADDR
address_a[0] => ram_block1a427.PORTAADDR
address_a[0] => ram_block1a428.PORTAADDR
address_a[0] => ram_block1a429.PORTAADDR
address_a[0] => ram_block1a430.PORTAADDR
address_a[0] => ram_block1a431.PORTAADDR
address_a[0] => ram_block1a432.PORTAADDR
address_a[0] => ram_block1a433.PORTAADDR
address_a[0] => ram_block1a434.PORTAADDR
address_a[0] => ram_block1a435.PORTAADDR
address_a[0] => ram_block1a436.PORTAADDR
address_a[0] => ram_block1a437.PORTAADDR
address_a[0] => ram_block1a438.PORTAADDR
address_a[0] => ram_block1a439.PORTAADDR
address_a[0] => ram_block1a440.PORTAADDR
address_a[0] => ram_block1a441.PORTAADDR
address_a[0] => ram_block1a442.PORTAADDR
address_a[0] => ram_block1a443.PORTAADDR
address_a[0] => ram_block1a444.PORTAADDR
address_a[0] => ram_block1a445.PORTAADDR
address_a[0] => ram_block1a446.PORTAADDR
address_a[0] => ram_block1a447.PORTAADDR
address_a[0] => ram_block1a448.PORTAADDR
address_a[0] => ram_block1a449.PORTAADDR
address_a[0] => ram_block1a450.PORTAADDR
address_a[0] => ram_block1a451.PORTAADDR
address_a[0] => ram_block1a452.PORTAADDR
address_a[0] => ram_block1a453.PORTAADDR
address_a[0] => ram_block1a454.PORTAADDR
address_a[0] => ram_block1a455.PORTAADDR
address_a[0] => ram_block1a456.PORTAADDR
address_a[0] => ram_block1a457.PORTAADDR
address_a[0] => ram_block1a458.PORTAADDR
address_a[0] => ram_block1a459.PORTAADDR
address_a[0] => ram_block1a460.PORTAADDR
address_a[0] => ram_block1a461.PORTAADDR
address_a[0] => ram_block1a462.PORTAADDR
address_a[0] => ram_block1a463.PORTAADDR
address_a[0] => ram_block1a464.PORTAADDR
address_a[0] => ram_block1a465.PORTAADDR
address_a[0] => ram_block1a466.PORTAADDR
address_a[0] => ram_block1a467.PORTAADDR
address_a[0] => ram_block1a468.PORTAADDR
address_a[0] => ram_block1a469.PORTAADDR
address_a[0] => ram_block1a470.PORTAADDR
address_a[0] => ram_block1a471.PORTAADDR
address_a[0] => ram_block1a472.PORTAADDR
address_a[0] => ram_block1a473.PORTAADDR
address_a[0] => ram_block1a474.PORTAADDR
address_a[0] => ram_block1a475.PORTAADDR
address_a[0] => ram_block1a476.PORTAADDR
address_a[0] => ram_block1a477.PORTAADDR
address_a[0] => ram_block1a478.PORTAADDR
address_a[0] => ram_block1a479.PORTAADDR
address_a[0] => ram_block1a480.PORTAADDR
address_a[0] => ram_block1a481.PORTAADDR
address_a[0] => ram_block1a482.PORTAADDR
address_a[0] => ram_block1a483.PORTAADDR
address_a[0] => ram_block1a484.PORTAADDR
address_a[0] => ram_block1a485.PORTAADDR
address_a[0] => ram_block1a486.PORTAADDR
address_a[0] => ram_block1a487.PORTAADDR
address_a[0] => ram_block1a488.PORTAADDR
address_a[0] => ram_block1a489.PORTAADDR
address_a[0] => ram_block1a490.PORTAADDR
address_a[0] => ram_block1a491.PORTAADDR
address_a[0] => ram_block1a492.PORTAADDR
address_a[0] => ram_block1a493.PORTAADDR
address_a[0] => ram_block1a494.PORTAADDR
address_a[0] => ram_block1a495.PORTAADDR
address_a[0] => ram_block1a496.PORTAADDR
address_a[0] => ram_block1a497.PORTAADDR
address_a[0] => ram_block1a498.PORTAADDR
address_a[0] => ram_block1a499.PORTAADDR
address_a[0] => ram_block1a500.PORTAADDR
address_a[0] => ram_block1a501.PORTAADDR
address_a[0] => ram_block1a502.PORTAADDR
address_a[0] => ram_block1a503.PORTAADDR
address_a[0] => ram_block1a504.PORTAADDR
address_a[0] => ram_block1a505.PORTAADDR
address_a[0] => ram_block1a506.PORTAADDR
address_a[0] => ram_block1a507.PORTAADDR
address_a[0] => ram_block1a508.PORTAADDR
address_a[0] => ram_block1a509.PORTAADDR
address_a[0] => ram_block1a510.PORTAADDR
address_a[0] => ram_block1a511.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[1] => ram_block1a256.PORTAADDR1
address_a[1] => ram_block1a257.PORTAADDR1
address_a[1] => ram_block1a258.PORTAADDR1
address_a[1] => ram_block1a259.PORTAADDR1
address_a[1] => ram_block1a260.PORTAADDR1
address_a[1] => ram_block1a261.PORTAADDR1
address_a[1] => ram_block1a262.PORTAADDR1
address_a[1] => ram_block1a263.PORTAADDR1
address_a[1] => ram_block1a264.PORTAADDR1
address_a[1] => ram_block1a265.PORTAADDR1
address_a[1] => ram_block1a266.PORTAADDR1
address_a[1] => ram_block1a267.PORTAADDR1
address_a[1] => ram_block1a268.PORTAADDR1
address_a[1] => ram_block1a269.PORTAADDR1
address_a[1] => ram_block1a270.PORTAADDR1
address_a[1] => ram_block1a271.PORTAADDR1
address_a[1] => ram_block1a272.PORTAADDR1
address_a[1] => ram_block1a273.PORTAADDR1
address_a[1] => ram_block1a274.PORTAADDR1
address_a[1] => ram_block1a275.PORTAADDR1
address_a[1] => ram_block1a276.PORTAADDR1
address_a[1] => ram_block1a277.PORTAADDR1
address_a[1] => ram_block1a278.PORTAADDR1
address_a[1] => ram_block1a279.PORTAADDR1
address_a[1] => ram_block1a280.PORTAADDR1
address_a[1] => ram_block1a281.PORTAADDR1
address_a[1] => ram_block1a282.PORTAADDR1
address_a[1] => ram_block1a283.PORTAADDR1
address_a[1] => ram_block1a284.PORTAADDR1
address_a[1] => ram_block1a285.PORTAADDR1
address_a[1] => ram_block1a286.PORTAADDR1
address_a[1] => ram_block1a287.PORTAADDR1
address_a[1] => ram_block1a288.PORTAADDR1
address_a[1] => ram_block1a289.PORTAADDR1
address_a[1] => ram_block1a290.PORTAADDR1
address_a[1] => ram_block1a291.PORTAADDR1
address_a[1] => ram_block1a292.PORTAADDR1
address_a[1] => ram_block1a293.PORTAADDR1
address_a[1] => ram_block1a294.PORTAADDR1
address_a[1] => ram_block1a295.PORTAADDR1
address_a[1] => ram_block1a296.PORTAADDR1
address_a[1] => ram_block1a297.PORTAADDR1
address_a[1] => ram_block1a298.PORTAADDR1
address_a[1] => ram_block1a299.PORTAADDR1
address_a[1] => ram_block1a300.PORTAADDR1
address_a[1] => ram_block1a301.PORTAADDR1
address_a[1] => ram_block1a302.PORTAADDR1
address_a[1] => ram_block1a303.PORTAADDR1
address_a[1] => ram_block1a304.PORTAADDR1
address_a[1] => ram_block1a305.PORTAADDR1
address_a[1] => ram_block1a306.PORTAADDR1
address_a[1] => ram_block1a307.PORTAADDR1
address_a[1] => ram_block1a308.PORTAADDR1
address_a[1] => ram_block1a309.PORTAADDR1
address_a[1] => ram_block1a310.PORTAADDR1
address_a[1] => ram_block1a311.PORTAADDR1
address_a[1] => ram_block1a312.PORTAADDR1
address_a[1] => ram_block1a313.PORTAADDR1
address_a[1] => ram_block1a314.PORTAADDR1
address_a[1] => ram_block1a315.PORTAADDR1
address_a[1] => ram_block1a316.PORTAADDR1
address_a[1] => ram_block1a317.PORTAADDR1
address_a[1] => ram_block1a318.PORTAADDR1
address_a[1] => ram_block1a319.PORTAADDR1
address_a[1] => ram_block1a320.PORTAADDR1
address_a[1] => ram_block1a321.PORTAADDR1
address_a[1] => ram_block1a322.PORTAADDR1
address_a[1] => ram_block1a323.PORTAADDR1
address_a[1] => ram_block1a324.PORTAADDR1
address_a[1] => ram_block1a325.PORTAADDR1
address_a[1] => ram_block1a326.PORTAADDR1
address_a[1] => ram_block1a327.PORTAADDR1
address_a[1] => ram_block1a328.PORTAADDR1
address_a[1] => ram_block1a329.PORTAADDR1
address_a[1] => ram_block1a330.PORTAADDR1
address_a[1] => ram_block1a331.PORTAADDR1
address_a[1] => ram_block1a332.PORTAADDR1
address_a[1] => ram_block1a333.PORTAADDR1
address_a[1] => ram_block1a334.PORTAADDR1
address_a[1] => ram_block1a335.PORTAADDR1
address_a[1] => ram_block1a336.PORTAADDR1
address_a[1] => ram_block1a337.PORTAADDR1
address_a[1] => ram_block1a338.PORTAADDR1
address_a[1] => ram_block1a339.PORTAADDR1
address_a[1] => ram_block1a340.PORTAADDR1
address_a[1] => ram_block1a341.PORTAADDR1
address_a[1] => ram_block1a342.PORTAADDR1
address_a[1] => ram_block1a343.PORTAADDR1
address_a[1] => ram_block1a344.PORTAADDR1
address_a[1] => ram_block1a345.PORTAADDR1
address_a[1] => ram_block1a346.PORTAADDR1
address_a[1] => ram_block1a347.PORTAADDR1
address_a[1] => ram_block1a348.PORTAADDR1
address_a[1] => ram_block1a349.PORTAADDR1
address_a[1] => ram_block1a350.PORTAADDR1
address_a[1] => ram_block1a351.PORTAADDR1
address_a[1] => ram_block1a352.PORTAADDR1
address_a[1] => ram_block1a353.PORTAADDR1
address_a[1] => ram_block1a354.PORTAADDR1
address_a[1] => ram_block1a355.PORTAADDR1
address_a[1] => ram_block1a356.PORTAADDR1
address_a[1] => ram_block1a357.PORTAADDR1
address_a[1] => ram_block1a358.PORTAADDR1
address_a[1] => ram_block1a359.PORTAADDR1
address_a[1] => ram_block1a360.PORTAADDR1
address_a[1] => ram_block1a361.PORTAADDR1
address_a[1] => ram_block1a362.PORTAADDR1
address_a[1] => ram_block1a363.PORTAADDR1
address_a[1] => ram_block1a364.PORTAADDR1
address_a[1] => ram_block1a365.PORTAADDR1
address_a[1] => ram_block1a366.PORTAADDR1
address_a[1] => ram_block1a367.PORTAADDR1
address_a[1] => ram_block1a368.PORTAADDR1
address_a[1] => ram_block1a369.PORTAADDR1
address_a[1] => ram_block1a370.PORTAADDR1
address_a[1] => ram_block1a371.PORTAADDR1
address_a[1] => ram_block1a372.PORTAADDR1
address_a[1] => ram_block1a373.PORTAADDR1
address_a[1] => ram_block1a374.PORTAADDR1
address_a[1] => ram_block1a375.PORTAADDR1
address_a[1] => ram_block1a376.PORTAADDR1
address_a[1] => ram_block1a377.PORTAADDR1
address_a[1] => ram_block1a378.PORTAADDR1
address_a[1] => ram_block1a379.PORTAADDR1
address_a[1] => ram_block1a380.PORTAADDR1
address_a[1] => ram_block1a381.PORTAADDR1
address_a[1] => ram_block1a382.PORTAADDR1
address_a[1] => ram_block1a383.PORTAADDR1
address_a[1] => ram_block1a384.PORTAADDR1
address_a[1] => ram_block1a385.PORTAADDR1
address_a[1] => ram_block1a386.PORTAADDR1
address_a[1] => ram_block1a387.PORTAADDR1
address_a[1] => ram_block1a388.PORTAADDR1
address_a[1] => ram_block1a389.PORTAADDR1
address_a[1] => ram_block1a390.PORTAADDR1
address_a[1] => ram_block1a391.PORTAADDR1
address_a[1] => ram_block1a392.PORTAADDR1
address_a[1] => ram_block1a393.PORTAADDR1
address_a[1] => ram_block1a394.PORTAADDR1
address_a[1] => ram_block1a395.PORTAADDR1
address_a[1] => ram_block1a396.PORTAADDR1
address_a[1] => ram_block1a397.PORTAADDR1
address_a[1] => ram_block1a398.PORTAADDR1
address_a[1] => ram_block1a399.PORTAADDR1
address_a[1] => ram_block1a400.PORTAADDR1
address_a[1] => ram_block1a401.PORTAADDR1
address_a[1] => ram_block1a402.PORTAADDR1
address_a[1] => ram_block1a403.PORTAADDR1
address_a[1] => ram_block1a404.PORTAADDR1
address_a[1] => ram_block1a405.PORTAADDR1
address_a[1] => ram_block1a406.PORTAADDR1
address_a[1] => ram_block1a407.PORTAADDR1
address_a[1] => ram_block1a408.PORTAADDR1
address_a[1] => ram_block1a409.PORTAADDR1
address_a[1] => ram_block1a410.PORTAADDR1
address_a[1] => ram_block1a411.PORTAADDR1
address_a[1] => ram_block1a412.PORTAADDR1
address_a[1] => ram_block1a413.PORTAADDR1
address_a[1] => ram_block1a414.PORTAADDR1
address_a[1] => ram_block1a415.PORTAADDR1
address_a[1] => ram_block1a416.PORTAADDR1
address_a[1] => ram_block1a417.PORTAADDR1
address_a[1] => ram_block1a418.PORTAADDR1
address_a[1] => ram_block1a419.PORTAADDR1
address_a[1] => ram_block1a420.PORTAADDR1
address_a[1] => ram_block1a421.PORTAADDR1
address_a[1] => ram_block1a422.PORTAADDR1
address_a[1] => ram_block1a423.PORTAADDR1
address_a[1] => ram_block1a424.PORTAADDR1
address_a[1] => ram_block1a425.PORTAADDR1
address_a[1] => ram_block1a426.PORTAADDR1
address_a[1] => ram_block1a427.PORTAADDR1
address_a[1] => ram_block1a428.PORTAADDR1
address_a[1] => ram_block1a429.PORTAADDR1
address_a[1] => ram_block1a430.PORTAADDR1
address_a[1] => ram_block1a431.PORTAADDR1
address_a[1] => ram_block1a432.PORTAADDR1
address_a[1] => ram_block1a433.PORTAADDR1
address_a[1] => ram_block1a434.PORTAADDR1
address_a[1] => ram_block1a435.PORTAADDR1
address_a[1] => ram_block1a436.PORTAADDR1
address_a[1] => ram_block1a437.PORTAADDR1
address_a[1] => ram_block1a438.PORTAADDR1
address_a[1] => ram_block1a439.PORTAADDR1
address_a[1] => ram_block1a440.PORTAADDR1
address_a[1] => ram_block1a441.PORTAADDR1
address_a[1] => ram_block1a442.PORTAADDR1
address_a[1] => ram_block1a443.PORTAADDR1
address_a[1] => ram_block1a444.PORTAADDR1
address_a[1] => ram_block1a445.PORTAADDR1
address_a[1] => ram_block1a446.PORTAADDR1
address_a[1] => ram_block1a447.PORTAADDR1
address_a[1] => ram_block1a448.PORTAADDR1
address_a[1] => ram_block1a449.PORTAADDR1
address_a[1] => ram_block1a450.PORTAADDR1
address_a[1] => ram_block1a451.PORTAADDR1
address_a[1] => ram_block1a452.PORTAADDR1
address_a[1] => ram_block1a453.PORTAADDR1
address_a[1] => ram_block1a454.PORTAADDR1
address_a[1] => ram_block1a455.PORTAADDR1
address_a[1] => ram_block1a456.PORTAADDR1
address_a[1] => ram_block1a457.PORTAADDR1
address_a[1] => ram_block1a458.PORTAADDR1
address_a[1] => ram_block1a459.PORTAADDR1
address_a[1] => ram_block1a460.PORTAADDR1
address_a[1] => ram_block1a461.PORTAADDR1
address_a[1] => ram_block1a462.PORTAADDR1
address_a[1] => ram_block1a463.PORTAADDR1
address_a[1] => ram_block1a464.PORTAADDR1
address_a[1] => ram_block1a465.PORTAADDR1
address_a[1] => ram_block1a466.PORTAADDR1
address_a[1] => ram_block1a467.PORTAADDR1
address_a[1] => ram_block1a468.PORTAADDR1
address_a[1] => ram_block1a469.PORTAADDR1
address_a[1] => ram_block1a470.PORTAADDR1
address_a[1] => ram_block1a471.PORTAADDR1
address_a[1] => ram_block1a472.PORTAADDR1
address_a[1] => ram_block1a473.PORTAADDR1
address_a[1] => ram_block1a474.PORTAADDR1
address_a[1] => ram_block1a475.PORTAADDR1
address_a[1] => ram_block1a476.PORTAADDR1
address_a[1] => ram_block1a477.PORTAADDR1
address_a[1] => ram_block1a478.PORTAADDR1
address_a[1] => ram_block1a479.PORTAADDR1
address_a[1] => ram_block1a480.PORTAADDR1
address_a[1] => ram_block1a481.PORTAADDR1
address_a[1] => ram_block1a482.PORTAADDR1
address_a[1] => ram_block1a483.PORTAADDR1
address_a[1] => ram_block1a484.PORTAADDR1
address_a[1] => ram_block1a485.PORTAADDR1
address_a[1] => ram_block1a486.PORTAADDR1
address_a[1] => ram_block1a487.PORTAADDR1
address_a[1] => ram_block1a488.PORTAADDR1
address_a[1] => ram_block1a489.PORTAADDR1
address_a[1] => ram_block1a490.PORTAADDR1
address_a[1] => ram_block1a491.PORTAADDR1
address_a[1] => ram_block1a492.PORTAADDR1
address_a[1] => ram_block1a493.PORTAADDR1
address_a[1] => ram_block1a494.PORTAADDR1
address_a[1] => ram_block1a495.PORTAADDR1
address_a[1] => ram_block1a496.PORTAADDR1
address_a[1] => ram_block1a497.PORTAADDR1
address_a[1] => ram_block1a498.PORTAADDR1
address_a[1] => ram_block1a499.PORTAADDR1
address_a[1] => ram_block1a500.PORTAADDR1
address_a[1] => ram_block1a501.PORTAADDR1
address_a[1] => ram_block1a502.PORTAADDR1
address_a[1] => ram_block1a503.PORTAADDR1
address_a[1] => ram_block1a504.PORTAADDR1
address_a[1] => ram_block1a505.PORTAADDR1
address_a[1] => ram_block1a506.PORTAADDR1
address_a[1] => ram_block1a507.PORTAADDR1
address_a[1] => ram_block1a508.PORTAADDR1
address_a[1] => ram_block1a509.PORTAADDR1
address_a[1] => ram_block1a510.PORTAADDR1
address_a[1] => ram_block1a511.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[2] => ram_block1a256.PORTAADDR2
address_a[2] => ram_block1a257.PORTAADDR2
address_a[2] => ram_block1a258.PORTAADDR2
address_a[2] => ram_block1a259.PORTAADDR2
address_a[2] => ram_block1a260.PORTAADDR2
address_a[2] => ram_block1a261.PORTAADDR2
address_a[2] => ram_block1a262.PORTAADDR2
address_a[2] => ram_block1a263.PORTAADDR2
address_a[2] => ram_block1a264.PORTAADDR2
address_a[2] => ram_block1a265.PORTAADDR2
address_a[2] => ram_block1a266.PORTAADDR2
address_a[2] => ram_block1a267.PORTAADDR2
address_a[2] => ram_block1a268.PORTAADDR2
address_a[2] => ram_block1a269.PORTAADDR2
address_a[2] => ram_block1a270.PORTAADDR2
address_a[2] => ram_block1a271.PORTAADDR2
address_a[2] => ram_block1a272.PORTAADDR2
address_a[2] => ram_block1a273.PORTAADDR2
address_a[2] => ram_block1a274.PORTAADDR2
address_a[2] => ram_block1a275.PORTAADDR2
address_a[2] => ram_block1a276.PORTAADDR2
address_a[2] => ram_block1a277.PORTAADDR2
address_a[2] => ram_block1a278.PORTAADDR2
address_a[2] => ram_block1a279.PORTAADDR2
address_a[2] => ram_block1a280.PORTAADDR2
address_a[2] => ram_block1a281.PORTAADDR2
address_a[2] => ram_block1a282.PORTAADDR2
address_a[2] => ram_block1a283.PORTAADDR2
address_a[2] => ram_block1a284.PORTAADDR2
address_a[2] => ram_block1a285.PORTAADDR2
address_a[2] => ram_block1a286.PORTAADDR2
address_a[2] => ram_block1a287.PORTAADDR2
address_a[2] => ram_block1a288.PORTAADDR2
address_a[2] => ram_block1a289.PORTAADDR2
address_a[2] => ram_block1a290.PORTAADDR2
address_a[2] => ram_block1a291.PORTAADDR2
address_a[2] => ram_block1a292.PORTAADDR2
address_a[2] => ram_block1a293.PORTAADDR2
address_a[2] => ram_block1a294.PORTAADDR2
address_a[2] => ram_block1a295.PORTAADDR2
address_a[2] => ram_block1a296.PORTAADDR2
address_a[2] => ram_block1a297.PORTAADDR2
address_a[2] => ram_block1a298.PORTAADDR2
address_a[2] => ram_block1a299.PORTAADDR2
address_a[2] => ram_block1a300.PORTAADDR2
address_a[2] => ram_block1a301.PORTAADDR2
address_a[2] => ram_block1a302.PORTAADDR2
address_a[2] => ram_block1a303.PORTAADDR2
address_a[2] => ram_block1a304.PORTAADDR2
address_a[2] => ram_block1a305.PORTAADDR2
address_a[2] => ram_block1a306.PORTAADDR2
address_a[2] => ram_block1a307.PORTAADDR2
address_a[2] => ram_block1a308.PORTAADDR2
address_a[2] => ram_block1a309.PORTAADDR2
address_a[2] => ram_block1a310.PORTAADDR2
address_a[2] => ram_block1a311.PORTAADDR2
address_a[2] => ram_block1a312.PORTAADDR2
address_a[2] => ram_block1a313.PORTAADDR2
address_a[2] => ram_block1a314.PORTAADDR2
address_a[2] => ram_block1a315.PORTAADDR2
address_a[2] => ram_block1a316.PORTAADDR2
address_a[2] => ram_block1a317.PORTAADDR2
address_a[2] => ram_block1a318.PORTAADDR2
address_a[2] => ram_block1a319.PORTAADDR2
address_a[2] => ram_block1a320.PORTAADDR2
address_a[2] => ram_block1a321.PORTAADDR2
address_a[2] => ram_block1a322.PORTAADDR2
address_a[2] => ram_block1a323.PORTAADDR2
address_a[2] => ram_block1a324.PORTAADDR2
address_a[2] => ram_block1a325.PORTAADDR2
address_a[2] => ram_block1a326.PORTAADDR2
address_a[2] => ram_block1a327.PORTAADDR2
address_a[2] => ram_block1a328.PORTAADDR2
address_a[2] => ram_block1a329.PORTAADDR2
address_a[2] => ram_block1a330.PORTAADDR2
address_a[2] => ram_block1a331.PORTAADDR2
address_a[2] => ram_block1a332.PORTAADDR2
address_a[2] => ram_block1a333.PORTAADDR2
address_a[2] => ram_block1a334.PORTAADDR2
address_a[2] => ram_block1a335.PORTAADDR2
address_a[2] => ram_block1a336.PORTAADDR2
address_a[2] => ram_block1a337.PORTAADDR2
address_a[2] => ram_block1a338.PORTAADDR2
address_a[2] => ram_block1a339.PORTAADDR2
address_a[2] => ram_block1a340.PORTAADDR2
address_a[2] => ram_block1a341.PORTAADDR2
address_a[2] => ram_block1a342.PORTAADDR2
address_a[2] => ram_block1a343.PORTAADDR2
address_a[2] => ram_block1a344.PORTAADDR2
address_a[2] => ram_block1a345.PORTAADDR2
address_a[2] => ram_block1a346.PORTAADDR2
address_a[2] => ram_block1a347.PORTAADDR2
address_a[2] => ram_block1a348.PORTAADDR2
address_a[2] => ram_block1a349.PORTAADDR2
address_a[2] => ram_block1a350.PORTAADDR2
address_a[2] => ram_block1a351.PORTAADDR2
address_a[2] => ram_block1a352.PORTAADDR2
address_a[2] => ram_block1a353.PORTAADDR2
address_a[2] => ram_block1a354.PORTAADDR2
address_a[2] => ram_block1a355.PORTAADDR2
address_a[2] => ram_block1a356.PORTAADDR2
address_a[2] => ram_block1a357.PORTAADDR2
address_a[2] => ram_block1a358.PORTAADDR2
address_a[2] => ram_block1a359.PORTAADDR2
address_a[2] => ram_block1a360.PORTAADDR2
address_a[2] => ram_block1a361.PORTAADDR2
address_a[2] => ram_block1a362.PORTAADDR2
address_a[2] => ram_block1a363.PORTAADDR2
address_a[2] => ram_block1a364.PORTAADDR2
address_a[2] => ram_block1a365.PORTAADDR2
address_a[2] => ram_block1a366.PORTAADDR2
address_a[2] => ram_block1a367.PORTAADDR2
address_a[2] => ram_block1a368.PORTAADDR2
address_a[2] => ram_block1a369.PORTAADDR2
address_a[2] => ram_block1a370.PORTAADDR2
address_a[2] => ram_block1a371.PORTAADDR2
address_a[2] => ram_block1a372.PORTAADDR2
address_a[2] => ram_block1a373.PORTAADDR2
address_a[2] => ram_block1a374.PORTAADDR2
address_a[2] => ram_block1a375.PORTAADDR2
address_a[2] => ram_block1a376.PORTAADDR2
address_a[2] => ram_block1a377.PORTAADDR2
address_a[2] => ram_block1a378.PORTAADDR2
address_a[2] => ram_block1a379.PORTAADDR2
address_a[2] => ram_block1a380.PORTAADDR2
address_a[2] => ram_block1a381.PORTAADDR2
address_a[2] => ram_block1a382.PORTAADDR2
address_a[2] => ram_block1a383.PORTAADDR2
address_a[2] => ram_block1a384.PORTAADDR2
address_a[2] => ram_block1a385.PORTAADDR2
address_a[2] => ram_block1a386.PORTAADDR2
address_a[2] => ram_block1a387.PORTAADDR2
address_a[2] => ram_block1a388.PORTAADDR2
address_a[2] => ram_block1a389.PORTAADDR2
address_a[2] => ram_block1a390.PORTAADDR2
address_a[2] => ram_block1a391.PORTAADDR2
address_a[2] => ram_block1a392.PORTAADDR2
address_a[2] => ram_block1a393.PORTAADDR2
address_a[2] => ram_block1a394.PORTAADDR2
address_a[2] => ram_block1a395.PORTAADDR2
address_a[2] => ram_block1a396.PORTAADDR2
address_a[2] => ram_block1a397.PORTAADDR2
address_a[2] => ram_block1a398.PORTAADDR2
address_a[2] => ram_block1a399.PORTAADDR2
address_a[2] => ram_block1a400.PORTAADDR2
address_a[2] => ram_block1a401.PORTAADDR2
address_a[2] => ram_block1a402.PORTAADDR2
address_a[2] => ram_block1a403.PORTAADDR2
address_a[2] => ram_block1a404.PORTAADDR2
address_a[2] => ram_block1a405.PORTAADDR2
address_a[2] => ram_block1a406.PORTAADDR2
address_a[2] => ram_block1a407.PORTAADDR2
address_a[2] => ram_block1a408.PORTAADDR2
address_a[2] => ram_block1a409.PORTAADDR2
address_a[2] => ram_block1a410.PORTAADDR2
address_a[2] => ram_block1a411.PORTAADDR2
address_a[2] => ram_block1a412.PORTAADDR2
address_a[2] => ram_block1a413.PORTAADDR2
address_a[2] => ram_block1a414.PORTAADDR2
address_a[2] => ram_block1a415.PORTAADDR2
address_a[2] => ram_block1a416.PORTAADDR2
address_a[2] => ram_block1a417.PORTAADDR2
address_a[2] => ram_block1a418.PORTAADDR2
address_a[2] => ram_block1a419.PORTAADDR2
address_a[2] => ram_block1a420.PORTAADDR2
address_a[2] => ram_block1a421.PORTAADDR2
address_a[2] => ram_block1a422.PORTAADDR2
address_a[2] => ram_block1a423.PORTAADDR2
address_a[2] => ram_block1a424.PORTAADDR2
address_a[2] => ram_block1a425.PORTAADDR2
address_a[2] => ram_block1a426.PORTAADDR2
address_a[2] => ram_block1a427.PORTAADDR2
address_a[2] => ram_block1a428.PORTAADDR2
address_a[2] => ram_block1a429.PORTAADDR2
address_a[2] => ram_block1a430.PORTAADDR2
address_a[2] => ram_block1a431.PORTAADDR2
address_a[2] => ram_block1a432.PORTAADDR2
address_a[2] => ram_block1a433.PORTAADDR2
address_a[2] => ram_block1a434.PORTAADDR2
address_a[2] => ram_block1a435.PORTAADDR2
address_a[2] => ram_block1a436.PORTAADDR2
address_a[2] => ram_block1a437.PORTAADDR2
address_a[2] => ram_block1a438.PORTAADDR2
address_a[2] => ram_block1a439.PORTAADDR2
address_a[2] => ram_block1a440.PORTAADDR2
address_a[2] => ram_block1a441.PORTAADDR2
address_a[2] => ram_block1a442.PORTAADDR2
address_a[2] => ram_block1a443.PORTAADDR2
address_a[2] => ram_block1a444.PORTAADDR2
address_a[2] => ram_block1a445.PORTAADDR2
address_a[2] => ram_block1a446.PORTAADDR2
address_a[2] => ram_block1a447.PORTAADDR2
address_a[2] => ram_block1a448.PORTAADDR2
address_a[2] => ram_block1a449.PORTAADDR2
address_a[2] => ram_block1a450.PORTAADDR2
address_a[2] => ram_block1a451.PORTAADDR2
address_a[2] => ram_block1a452.PORTAADDR2
address_a[2] => ram_block1a453.PORTAADDR2
address_a[2] => ram_block1a454.PORTAADDR2
address_a[2] => ram_block1a455.PORTAADDR2
address_a[2] => ram_block1a456.PORTAADDR2
address_a[2] => ram_block1a457.PORTAADDR2
address_a[2] => ram_block1a458.PORTAADDR2
address_a[2] => ram_block1a459.PORTAADDR2
address_a[2] => ram_block1a460.PORTAADDR2
address_a[2] => ram_block1a461.PORTAADDR2
address_a[2] => ram_block1a462.PORTAADDR2
address_a[2] => ram_block1a463.PORTAADDR2
address_a[2] => ram_block1a464.PORTAADDR2
address_a[2] => ram_block1a465.PORTAADDR2
address_a[2] => ram_block1a466.PORTAADDR2
address_a[2] => ram_block1a467.PORTAADDR2
address_a[2] => ram_block1a468.PORTAADDR2
address_a[2] => ram_block1a469.PORTAADDR2
address_a[2] => ram_block1a470.PORTAADDR2
address_a[2] => ram_block1a471.PORTAADDR2
address_a[2] => ram_block1a472.PORTAADDR2
address_a[2] => ram_block1a473.PORTAADDR2
address_a[2] => ram_block1a474.PORTAADDR2
address_a[2] => ram_block1a475.PORTAADDR2
address_a[2] => ram_block1a476.PORTAADDR2
address_a[2] => ram_block1a477.PORTAADDR2
address_a[2] => ram_block1a478.PORTAADDR2
address_a[2] => ram_block1a479.PORTAADDR2
address_a[2] => ram_block1a480.PORTAADDR2
address_a[2] => ram_block1a481.PORTAADDR2
address_a[2] => ram_block1a482.PORTAADDR2
address_a[2] => ram_block1a483.PORTAADDR2
address_a[2] => ram_block1a484.PORTAADDR2
address_a[2] => ram_block1a485.PORTAADDR2
address_a[2] => ram_block1a486.PORTAADDR2
address_a[2] => ram_block1a487.PORTAADDR2
address_a[2] => ram_block1a488.PORTAADDR2
address_a[2] => ram_block1a489.PORTAADDR2
address_a[2] => ram_block1a490.PORTAADDR2
address_a[2] => ram_block1a491.PORTAADDR2
address_a[2] => ram_block1a492.PORTAADDR2
address_a[2] => ram_block1a493.PORTAADDR2
address_a[2] => ram_block1a494.PORTAADDR2
address_a[2] => ram_block1a495.PORTAADDR2
address_a[2] => ram_block1a496.PORTAADDR2
address_a[2] => ram_block1a497.PORTAADDR2
address_a[2] => ram_block1a498.PORTAADDR2
address_a[2] => ram_block1a499.PORTAADDR2
address_a[2] => ram_block1a500.PORTAADDR2
address_a[2] => ram_block1a501.PORTAADDR2
address_a[2] => ram_block1a502.PORTAADDR2
address_a[2] => ram_block1a503.PORTAADDR2
address_a[2] => ram_block1a504.PORTAADDR2
address_a[2] => ram_block1a505.PORTAADDR2
address_a[2] => ram_block1a506.PORTAADDR2
address_a[2] => ram_block1a507.PORTAADDR2
address_a[2] => ram_block1a508.PORTAADDR2
address_a[2] => ram_block1a509.PORTAADDR2
address_a[2] => ram_block1a510.PORTAADDR2
address_a[2] => ram_block1a511.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[3] => ram_block1a256.PORTAADDR3
address_a[3] => ram_block1a257.PORTAADDR3
address_a[3] => ram_block1a258.PORTAADDR3
address_a[3] => ram_block1a259.PORTAADDR3
address_a[3] => ram_block1a260.PORTAADDR3
address_a[3] => ram_block1a261.PORTAADDR3
address_a[3] => ram_block1a262.PORTAADDR3
address_a[3] => ram_block1a263.PORTAADDR3
address_a[3] => ram_block1a264.PORTAADDR3
address_a[3] => ram_block1a265.PORTAADDR3
address_a[3] => ram_block1a266.PORTAADDR3
address_a[3] => ram_block1a267.PORTAADDR3
address_a[3] => ram_block1a268.PORTAADDR3
address_a[3] => ram_block1a269.PORTAADDR3
address_a[3] => ram_block1a270.PORTAADDR3
address_a[3] => ram_block1a271.PORTAADDR3
address_a[3] => ram_block1a272.PORTAADDR3
address_a[3] => ram_block1a273.PORTAADDR3
address_a[3] => ram_block1a274.PORTAADDR3
address_a[3] => ram_block1a275.PORTAADDR3
address_a[3] => ram_block1a276.PORTAADDR3
address_a[3] => ram_block1a277.PORTAADDR3
address_a[3] => ram_block1a278.PORTAADDR3
address_a[3] => ram_block1a279.PORTAADDR3
address_a[3] => ram_block1a280.PORTAADDR3
address_a[3] => ram_block1a281.PORTAADDR3
address_a[3] => ram_block1a282.PORTAADDR3
address_a[3] => ram_block1a283.PORTAADDR3
address_a[3] => ram_block1a284.PORTAADDR3
address_a[3] => ram_block1a285.PORTAADDR3
address_a[3] => ram_block1a286.PORTAADDR3
address_a[3] => ram_block1a287.PORTAADDR3
address_a[3] => ram_block1a288.PORTAADDR3
address_a[3] => ram_block1a289.PORTAADDR3
address_a[3] => ram_block1a290.PORTAADDR3
address_a[3] => ram_block1a291.PORTAADDR3
address_a[3] => ram_block1a292.PORTAADDR3
address_a[3] => ram_block1a293.PORTAADDR3
address_a[3] => ram_block1a294.PORTAADDR3
address_a[3] => ram_block1a295.PORTAADDR3
address_a[3] => ram_block1a296.PORTAADDR3
address_a[3] => ram_block1a297.PORTAADDR3
address_a[3] => ram_block1a298.PORTAADDR3
address_a[3] => ram_block1a299.PORTAADDR3
address_a[3] => ram_block1a300.PORTAADDR3
address_a[3] => ram_block1a301.PORTAADDR3
address_a[3] => ram_block1a302.PORTAADDR3
address_a[3] => ram_block1a303.PORTAADDR3
address_a[3] => ram_block1a304.PORTAADDR3
address_a[3] => ram_block1a305.PORTAADDR3
address_a[3] => ram_block1a306.PORTAADDR3
address_a[3] => ram_block1a307.PORTAADDR3
address_a[3] => ram_block1a308.PORTAADDR3
address_a[3] => ram_block1a309.PORTAADDR3
address_a[3] => ram_block1a310.PORTAADDR3
address_a[3] => ram_block1a311.PORTAADDR3
address_a[3] => ram_block1a312.PORTAADDR3
address_a[3] => ram_block1a313.PORTAADDR3
address_a[3] => ram_block1a314.PORTAADDR3
address_a[3] => ram_block1a315.PORTAADDR3
address_a[3] => ram_block1a316.PORTAADDR3
address_a[3] => ram_block1a317.PORTAADDR3
address_a[3] => ram_block1a318.PORTAADDR3
address_a[3] => ram_block1a319.PORTAADDR3
address_a[3] => ram_block1a320.PORTAADDR3
address_a[3] => ram_block1a321.PORTAADDR3
address_a[3] => ram_block1a322.PORTAADDR3
address_a[3] => ram_block1a323.PORTAADDR3
address_a[3] => ram_block1a324.PORTAADDR3
address_a[3] => ram_block1a325.PORTAADDR3
address_a[3] => ram_block1a326.PORTAADDR3
address_a[3] => ram_block1a327.PORTAADDR3
address_a[3] => ram_block1a328.PORTAADDR3
address_a[3] => ram_block1a329.PORTAADDR3
address_a[3] => ram_block1a330.PORTAADDR3
address_a[3] => ram_block1a331.PORTAADDR3
address_a[3] => ram_block1a332.PORTAADDR3
address_a[3] => ram_block1a333.PORTAADDR3
address_a[3] => ram_block1a334.PORTAADDR3
address_a[3] => ram_block1a335.PORTAADDR3
address_a[3] => ram_block1a336.PORTAADDR3
address_a[3] => ram_block1a337.PORTAADDR3
address_a[3] => ram_block1a338.PORTAADDR3
address_a[3] => ram_block1a339.PORTAADDR3
address_a[3] => ram_block1a340.PORTAADDR3
address_a[3] => ram_block1a341.PORTAADDR3
address_a[3] => ram_block1a342.PORTAADDR3
address_a[3] => ram_block1a343.PORTAADDR3
address_a[3] => ram_block1a344.PORTAADDR3
address_a[3] => ram_block1a345.PORTAADDR3
address_a[3] => ram_block1a346.PORTAADDR3
address_a[3] => ram_block1a347.PORTAADDR3
address_a[3] => ram_block1a348.PORTAADDR3
address_a[3] => ram_block1a349.PORTAADDR3
address_a[3] => ram_block1a350.PORTAADDR3
address_a[3] => ram_block1a351.PORTAADDR3
address_a[3] => ram_block1a352.PORTAADDR3
address_a[3] => ram_block1a353.PORTAADDR3
address_a[3] => ram_block1a354.PORTAADDR3
address_a[3] => ram_block1a355.PORTAADDR3
address_a[3] => ram_block1a356.PORTAADDR3
address_a[3] => ram_block1a357.PORTAADDR3
address_a[3] => ram_block1a358.PORTAADDR3
address_a[3] => ram_block1a359.PORTAADDR3
address_a[3] => ram_block1a360.PORTAADDR3
address_a[3] => ram_block1a361.PORTAADDR3
address_a[3] => ram_block1a362.PORTAADDR3
address_a[3] => ram_block1a363.PORTAADDR3
address_a[3] => ram_block1a364.PORTAADDR3
address_a[3] => ram_block1a365.PORTAADDR3
address_a[3] => ram_block1a366.PORTAADDR3
address_a[3] => ram_block1a367.PORTAADDR3
address_a[3] => ram_block1a368.PORTAADDR3
address_a[3] => ram_block1a369.PORTAADDR3
address_a[3] => ram_block1a370.PORTAADDR3
address_a[3] => ram_block1a371.PORTAADDR3
address_a[3] => ram_block1a372.PORTAADDR3
address_a[3] => ram_block1a373.PORTAADDR3
address_a[3] => ram_block1a374.PORTAADDR3
address_a[3] => ram_block1a375.PORTAADDR3
address_a[3] => ram_block1a376.PORTAADDR3
address_a[3] => ram_block1a377.PORTAADDR3
address_a[3] => ram_block1a378.PORTAADDR3
address_a[3] => ram_block1a379.PORTAADDR3
address_a[3] => ram_block1a380.PORTAADDR3
address_a[3] => ram_block1a381.PORTAADDR3
address_a[3] => ram_block1a382.PORTAADDR3
address_a[3] => ram_block1a383.PORTAADDR3
address_a[3] => ram_block1a384.PORTAADDR3
address_a[3] => ram_block1a385.PORTAADDR3
address_a[3] => ram_block1a386.PORTAADDR3
address_a[3] => ram_block1a387.PORTAADDR3
address_a[3] => ram_block1a388.PORTAADDR3
address_a[3] => ram_block1a389.PORTAADDR3
address_a[3] => ram_block1a390.PORTAADDR3
address_a[3] => ram_block1a391.PORTAADDR3
address_a[3] => ram_block1a392.PORTAADDR3
address_a[3] => ram_block1a393.PORTAADDR3
address_a[3] => ram_block1a394.PORTAADDR3
address_a[3] => ram_block1a395.PORTAADDR3
address_a[3] => ram_block1a396.PORTAADDR3
address_a[3] => ram_block1a397.PORTAADDR3
address_a[3] => ram_block1a398.PORTAADDR3
address_a[3] => ram_block1a399.PORTAADDR3
address_a[3] => ram_block1a400.PORTAADDR3
address_a[3] => ram_block1a401.PORTAADDR3
address_a[3] => ram_block1a402.PORTAADDR3
address_a[3] => ram_block1a403.PORTAADDR3
address_a[3] => ram_block1a404.PORTAADDR3
address_a[3] => ram_block1a405.PORTAADDR3
address_a[3] => ram_block1a406.PORTAADDR3
address_a[3] => ram_block1a407.PORTAADDR3
address_a[3] => ram_block1a408.PORTAADDR3
address_a[3] => ram_block1a409.PORTAADDR3
address_a[3] => ram_block1a410.PORTAADDR3
address_a[3] => ram_block1a411.PORTAADDR3
address_a[3] => ram_block1a412.PORTAADDR3
address_a[3] => ram_block1a413.PORTAADDR3
address_a[3] => ram_block1a414.PORTAADDR3
address_a[3] => ram_block1a415.PORTAADDR3
address_a[3] => ram_block1a416.PORTAADDR3
address_a[3] => ram_block1a417.PORTAADDR3
address_a[3] => ram_block1a418.PORTAADDR3
address_a[3] => ram_block1a419.PORTAADDR3
address_a[3] => ram_block1a420.PORTAADDR3
address_a[3] => ram_block1a421.PORTAADDR3
address_a[3] => ram_block1a422.PORTAADDR3
address_a[3] => ram_block1a423.PORTAADDR3
address_a[3] => ram_block1a424.PORTAADDR3
address_a[3] => ram_block1a425.PORTAADDR3
address_a[3] => ram_block1a426.PORTAADDR3
address_a[3] => ram_block1a427.PORTAADDR3
address_a[3] => ram_block1a428.PORTAADDR3
address_a[3] => ram_block1a429.PORTAADDR3
address_a[3] => ram_block1a430.PORTAADDR3
address_a[3] => ram_block1a431.PORTAADDR3
address_a[3] => ram_block1a432.PORTAADDR3
address_a[3] => ram_block1a433.PORTAADDR3
address_a[3] => ram_block1a434.PORTAADDR3
address_a[3] => ram_block1a435.PORTAADDR3
address_a[3] => ram_block1a436.PORTAADDR3
address_a[3] => ram_block1a437.PORTAADDR3
address_a[3] => ram_block1a438.PORTAADDR3
address_a[3] => ram_block1a439.PORTAADDR3
address_a[3] => ram_block1a440.PORTAADDR3
address_a[3] => ram_block1a441.PORTAADDR3
address_a[3] => ram_block1a442.PORTAADDR3
address_a[3] => ram_block1a443.PORTAADDR3
address_a[3] => ram_block1a444.PORTAADDR3
address_a[3] => ram_block1a445.PORTAADDR3
address_a[3] => ram_block1a446.PORTAADDR3
address_a[3] => ram_block1a447.PORTAADDR3
address_a[3] => ram_block1a448.PORTAADDR3
address_a[3] => ram_block1a449.PORTAADDR3
address_a[3] => ram_block1a450.PORTAADDR3
address_a[3] => ram_block1a451.PORTAADDR3
address_a[3] => ram_block1a452.PORTAADDR3
address_a[3] => ram_block1a453.PORTAADDR3
address_a[3] => ram_block1a454.PORTAADDR3
address_a[3] => ram_block1a455.PORTAADDR3
address_a[3] => ram_block1a456.PORTAADDR3
address_a[3] => ram_block1a457.PORTAADDR3
address_a[3] => ram_block1a458.PORTAADDR3
address_a[3] => ram_block1a459.PORTAADDR3
address_a[3] => ram_block1a460.PORTAADDR3
address_a[3] => ram_block1a461.PORTAADDR3
address_a[3] => ram_block1a462.PORTAADDR3
address_a[3] => ram_block1a463.PORTAADDR3
address_a[3] => ram_block1a464.PORTAADDR3
address_a[3] => ram_block1a465.PORTAADDR3
address_a[3] => ram_block1a466.PORTAADDR3
address_a[3] => ram_block1a467.PORTAADDR3
address_a[3] => ram_block1a468.PORTAADDR3
address_a[3] => ram_block1a469.PORTAADDR3
address_a[3] => ram_block1a470.PORTAADDR3
address_a[3] => ram_block1a471.PORTAADDR3
address_a[3] => ram_block1a472.PORTAADDR3
address_a[3] => ram_block1a473.PORTAADDR3
address_a[3] => ram_block1a474.PORTAADDR3
address_a[3] => ram_block1a475.PORTAADDR3
address_a[3] => ram_block1a476.PORTAADDR3
address_a[3] => ram_block1a477.PORTAADDR3
address_a[3] => ram_block1a478.PORTAADDR3
address_a[3] => ram_block1a479.PORTAADDR3
address_a[3] => ram_block1a480.PORTAADDR3
address_a[3] => ram_block1a481.PORTAADDR3
address_a[3] => ram_block1a482.PORTAADDR3
address_a[3] => ram_block1a483.PORTAADDR3
address_a[3] => ram_block1a484.PORTAADDR3
address_a[3] => ram_block1a485.PORTAADDR3
address_a[3] => ram_block1a486.PORTAADDR3
address_a[3] => ram_block1a487.PORTAADDR3
address_a[3] => ram_block1a488.PORTAADDR3
address_a[3] => ram_block1a489.PORTAADDR3
address_a[3] => ram_block1a490.PORTAADDR3
address_a[3] => ram_block1a491.PORTAADDR3
address_a[3] => ram_block1a492.PORTAADDR3
address_a[3] => ram_block1a493.PORTAADDR3
address_a[3] => ram_block1a494.PORTAADDR3
address_a[3] => ram_block1a495.PORTAADDR3
address_a[3] => ram_block1a496.PORTAADDR3
address_a[3] => ram_block1a497.PORTAADDR3
address_a[3] => ram_block1a498.PORTAADDR3
address_a[3] => ram_block1a499.PORTAADDR3
address_a[3] => ram_block1a500.PORTAADDR3
address_a[3] => ram_block1a501.PORTAADDR3
address_a[3] => ram_block1a502.PORTAADDR3
address_a[3] => ram_block1a503.PORTAADDR3
address_a[3] => ram_block1a504.PORTAADDR3
address_a[3] => ram_block1a505.PORTAADDR3
address_a[3] => ram_block1a506.PORTAADDR3
address_a[3] => ram_block1a507.PORTAADDR3
address_a[3] => ram_block1a508.PORTAADDR3
address_a[3] => ram_block1a509.PORTAADDR3
address_a[3] => ram_block1a510.PORTAADDR3
address_a[3] => ram_block1a511.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[4] => ram_block1a256.PORTAADDR4
address_a[4] => ram_block1a257.PORTAADDR4
address_a[4] => ram_block1a258.PORTAADDR4
address_a[4] => ram_block1a259.PORTAADDR4
address_a[4] => ram_block1a260.PORTAADDR4
address_a[4] => ram_block1a261.PORTAADDR4
address_a[4] => ram_block1a262.PORTAADDR4
address_a[4] => ram_block1a263.PORTAADDR4
address_a[4] => ram_block1a264.PORTAADDR4
address_a[4] => ram_block1a265.PORTAADDR4
address_a[4] => ram_block1a266.PORTAADDR4
address_a[4] => ram_block1a267.PORTAADDR4
address_a[4] => ram_block1a268.PORTAADDR4
address_a[4] => ram_block1a269.PORTAADDR4
address_a[4] => ram_block1a270.PORTAADDR4
address_a[4] => ram_block1a271.PORTAADDR4
address_a[4] => ram_block1a272.PORTAADDR4
address_a[4] => ram_block1a273.PORTAADDR4
address_a[4] => ram_block1a274.PORTAADDR4
address_a[4] => ram_block1a275.PORTAADDR4
address_a[4] => ram_block1a276.PORTAADDR4
address_a[4] => ram_block1a277.PORTAADDR4
address_a[4] => ram_block1a278.PORTAADDR4
address_a[4] => ram_block1a279.PORTAADDR4
address_a[4] => ram_block1a280.PORTAADDR4
address_a[4] => ram_block1a281.PORTAADDR4
address_a[4] => ram_block1a282.PORTAADDR4
address_a[4] => ram_block1a283.PORTAADDR4
address_a[4] => ram_block1a284.PORTAADDR4
address_a[4] => ram_block1a285.PORTAADDR4
address_a[4] => ram_block1a286.PORTAADDR4
address_a[4] => ram_block1a287.PORTAADDR4
address_a[4] => ram_block1a288.PORTAADDR4
address_a[4] => ram_block1a289.PORTAADDR4
address_a[4] => ram_block1a290.PORTAADDR4
address_a[4] => ram_block1a291.PORTAADDR4
address_a[4] => ram_block1a292.PORTAADDR4
address_a[4] => ram_block1a293.PORTAADDR4
address_a[4] => ram_block1a294.PORTAADDR4
address_a[4] => ram_block1a295.PORTAADDR4
address_a[4] => ram_block1a296.PORTAADDR4
address_a[4] => ram_block1a297.PORTAADDR4
address_a[4] => ram_block1a298.PORTAADDR4
address_a[4] => ram_block1a299.PORTAADDR4
address_a[4] => ram_block1a300.PORTAADDR4
address_a[4] => ram_block1a301.PORTAADDR4
address_a[4] => ram_block1a302.PORTAADDR4
address_a[4] => ram_block1a303.PORTAADDR4
address_a[4] => ram_block1a304.PORTAADDR4
address_a[4] => ram_block1a305.PORTAADDR4
address_a[4] => ram_block1a306.PORTAADDR4
address_a[4] => ram_block1a307.PORTAADDR4
address_a[4] => ram_block1a308.PORTAADDR4
address_a[4] => ram_block1a309.PORTAADDR4
address_a[4] => ram_block1a310.PORTAADDR4
address_a[4] => ram_block1a311.PORTAADDR4
address_a[4] => ram_block1a312.PORTAADDR4
address_a[4] => ram_block1a313.PORTAADDR4
address_a[4] => ram_block1a314.PORTAADDR4
address_a[4] => ram_block1a315.PORTAADDR4
address_a[4] => ram_block1a316.PORTAADDR4
address_a[4] => ram_block1a317.PORTAADDR4
address_a[4] => ram_block1a318.PORTAADDR4
address_a[4] => ram_block1a319.PORTAADDR4
address_a[4] => ram_block1a320.PORTAADDR4
address_a[4] => ram_block1a321.PORTAADDR4
address_a[4] => ram_block1a322.PORTAADDR4
address_a[4] => ram_block1a323.PORTAADDR4
address_a[4] => ram_block1a324.PORTAADDR4
address_a[4] => ram_block1a325.PORTAADDR4
address_a[4] => ram_block1a326.PORTAADDR4
address_a[4] => ram_block1a327.PORTAADDR4
address_a[4] => ram_block1a328.PORTAADDR4
address_a[4] => ram_block1a329.PORTAADDR4
address_a[4] => ram_block1a330.PORTAADDR4
address_a[4] => ram_block1a331.PORTAADDR4
address_a[4] => ram_block1a332.PORTAADDR4
address_a[4] => ram_block1a333.PORTAADDR4
address_a[4] => ram_block1a334.PORTAADDR4
address_a[4] => ram_block1a335.PORTAADDR4
address_a[4] => ram_block1a336.PORTAADDR4
address_a[4] => ram_block1a337.PORTAADDR4
address_a[4] => ram_block1a338.PORTAADDR4
address_a[4] => ram_block1a339.PORTAADDR4
address_a[4] => ram_block1a340.PORTAADDR4
address_a[4] => ram_block1a341.PORTAADDR4
address_a[4] => ram_block1a342.PORTAADDR4
address_a[4] => ram_block1a343.PORTAADDR4
address_a[4] => ram_block1a344.PORTAADDR4
address_a[4] => ram_block1a345.PORTAADDR4
address_a[4] => ram_block1a346.PORTAADDR4
address_a[4] => ram_block1a347.PORTAADDR4
address_a[4] => ram_block1a348.PORTAADDR4
address_a[4] => ram_block1a349.PORTAADDR4
address_a[4] => ram_block1a350.PORTAADDR4
address_a[4] => ram_block1a351.PORTAADDR4
address_a[4] => ram_block1a352.PORTAADDR4
address_a[4] => ram_block1a353.PORTAADDR4
address_a[4] => ram_block1a354.PORTAADDR4
address_a[4] => ram_block1a355.PORTAADDR4
address_a[4] => ram_block1a356.PORTAADDR4
address_a[4] => ram_block1a357.PORTAADDR4
address_a[4] => ram_block1a358.PORTAADDR4
address_a[4] => ram_block1a359.PORTAADDR4
address_a[4] => ram_block1a360.PORTAADDR4
address_a[4] => ram_block1a361.PORTAADDR4
address_a[4] => ram_block1a362.PORTAADDR4
address_a[4] => ram_block1a363.PORTAADDR4
address_a[4] => ram_block1a364.PORTAADDR4
address_a[4] => ram_block1a365.PORTAADDR4
address_a[4] => ram_block1a366.PORTAADDR4
address_a[4] => ram_block1a367.PORTAADDR4
address_a[4] => ram_block1a368.PORTAADDR4
address_a[4] => ram_block1a369.PORTAADDR4
address_a[4] => ram_block1a370.PORTAADDR4
address_a[4] => ram_block1a371.PORTAADDR4
address_a[4] => ram_block1a372.PORTAADDR4
address_a[4] => ram_block1a373.PORTAADDR4
address_a[4] => ram_block1a374.PORTAADDR4
address_a[4] => ram_block1a375.PORTAADDR4
address_a[4] => ram_block1a376.PORTAADDR4
address_a[4] => ram_block1a377.PORTAADDR4
address_a[4] => ram_block1a378.PORTAADDR4
address_a[4] => ram_block1a379.PORTAADDR4
address_a[4] => ram_block1a380.PORTAADDR4
address_a[4] => ram_block1a381.PORTAADDR4
address_a[4] => ram_block1a382.PORTAADDR4
address_a[4] => ram_block1a383.PORTAADDR4
address_a[4] => ram_block1a384.PORTAADDR4
address_a[4] => ram_block1a385.PORTAADDR4
address_a[4] => ram_block1a386.PORTAADDR4
address_a[4] => ram_block1a387.PORTAADDR4
address_a[4] => ram_block1a388.PORTAADDR4
address_a[4] => ram_block1a389.PORTAADDR4
address_a[4] => ram_block1a390.PORTAADDR4
address_a[4] => ram_block1a391.PORTAADDR4
address_a[4] => ram_block1a392.PORTAADDR4
address_a[4] => ram_block1a393.PORTAADDR4
address_a[4] => ram_block1a394.PORTAADDR4
address_a[4] => ram_block1a395.PORTAADDR4
address_a[4] => ram_block1a396.PORTAADDR4
address_a[4] => ram_block1a397.PORTAADDR4
address_a[4] => ram_block1a398.PORTAADDR4
address_a[4] => ram_block1a399.PORTAADDR4
address_a[4] => ram_block1a400.PORTAADDR4
address_a[4] => ram_block1a401.PORTAADDR4
address_a[4] => ram_block1a402.PORTAADDR4
address_a[4] => ram_block1a403.PORTAADDR4
address_a[4] => ram_block1a404.PORTAADDR4
address_a[4] => ram_block1a405.PORTAADDR4
address_a[4] => ram_block1a406.PORTAADDR4
address_a[4] => ram_block1a407.PORTAADDR4
address_a[4] => ram_block1a408.PORTAADDR4
address_a[4] => ram_block1a409.PORTAADDR4
address_a[4] => ram_block1a410.PORTAADDR4
address_a[4] => ram_block1a411.PORTAADDR4
address_a[4] => ram_block1a412.PORTAADDR4
address_a[4] => ram_block1a413.PORTAADDR4
address_a[4] => ram_block1a414.PORTAADDR4
address_a[4] => ram_block1a415.PORTAADDR4
address_a[4] => ram_block1a416.PORTAADDR4
address_a[4] => ram_block1a417.PORTAADDR4
address_a[4] => ram_block1a418.PORTAADDR4
address_a[4] => ram_block1a419.PORTAADDR4
address_a[4] => ram_block1a420.PORTAADDR4
address_a[4] => ram_block1a421.PORTAADDR4
address_a[4] => ram_block1a422.PORTAADDR4
address_a[4] => ram_block1a423.PORTAADDR4
address_a[4] => ram_block1a424.PORTAADDR4
address_a[4] => ram_block1a425.PORTAADDR4
address_a[4] => ram_block1a426.PORTAADDR4
address_a[4] => ram_block1a427.PORTAADDR4
address_a[4] => ram_block1a428.PORTAADDR4
address_a[4] => ram_block1a429.PORTAADDR4
address_a[4] => ram_block1a430.PORTAADDR4
address_a[4] => ram_block1a431.PORTAADDR4
address_a[4] => ram_block1a432.PORTAADDR4
address_a[4] => ram_block1a433.PORTAADDR4
address_a[4] => ram_block1a434.PORTAADDR4
address_a[4] => ram_block1a435.PORTAADDR4
address_a[4] => ram_block1a436.PORTAADDR4
address_a[4] => ram_block1a437.PORTAADDR4
address_a[4] => ram_block1a438.PORTAADDR4
address_a[4] => ram_block1a439.PORTAADDR4
address_a[4] => ram_block1a440.PORTAADDR4
address_a[4] => ram_block1a441.PORTAADDR4
address_a[4] => ram_block1a442.PORTAADDR4
address_a[4] => ram_block1a443.PORTAADDR4
address_a[4] => ram_block1a444.PORTAADDR4
address_a[4] => ram_block1a445.PORTAADDR4
address_a[4] => ram_block1a446.PORTAADDR4
address_a[4] => ram_block1a447.PORTAADDR4
address_a[4] => ram_block1a448.PORTAADDR4
address_a[4] => ram_block1a449.PORTAADDR4
address_a[4] => ram_block1a450.PORTAADDR4
address_a[4] => ram_block1a451.PORTAADDR4
address_a[4] => ram_block1a452.PORTAADDR4
address_a[4] => ram_block1a453.PORTAADDR4
address_a[4] => ram_block1a454.PORTAADDR4
address_a[4] => ram_block1a455.PORTAADDR4
address_a[4] => ram_block1a456.PORTAADDR4
address_a[4] => ram_block1a457.PORTAADDR4
address_a[4] => ram_block1a458.PORTAADDR4
address_a[4] => ram_block1a459.PORTAADDR4
address_a[4] => ram_block1a460.PORTAADDR4
address_a[4] => ram_block1a461.PORTAADDR4
address_a[4] => ram_block1a462.PORTAADDR4
address_a[4] => ram_block1a463.PORTAADDR4
address_a[4] => ram_block1a464.PORTAADDR4
address_a[4] => ram_block1a465.PORTAADDR4
address_a[4] => ram_block1a466.PORTAADDR4
address_a[4] => ram_block1a467.PORTAADDR4
address_a[4] => ram_block1a468.PORTAADDR4
address_a[4] => ram_block1a469.PORTAADDR4
address_a[4] => ram_block1a470.PORTAADDR4
address_a[4] => ram_block1a471.PORTAADDR4
address_a[4] => ram_block1a472.PORTAADDR4
address_a[4] => ram_block1a473.PORTAADDR4
address_a[4] => ram_block1a474.PORTAADDR4
address_a[4] => ram_block1a475.PORTAADDR4
address_a[4] => ram_block1a476.PORTAADDR4
address_a[4] => ram_block1a477.PORTAADDR4
address_a[4] => ram_block1a478.PORTAADDR4
address_a[4] => ram_block1a479.PORTAADDR4
address_a[4] => ram_block1a480.PORTAADDR4
address_a[4] => ram_block1a481.PORTAADDR4
address_a[4] => ram_block1a482.PORTAADDR4
address_a[4] => ram_block1a483.PORTAADDR4
address_a[4] => ram_block1a484.PORTAADDR4
address_a[4] => ram_block1a485.PORTAADDR4
address_a[4] => ram_block1a486.PORTAADDR4
address_a[4] => ram_block1a487.PORTAADDR4
address_a[4] => ram_block1a488.PORTAADDR4
address_a[4] => ram_block1a489.PORTAADDR4
address_a[4] => ram_block1a490.PORTAADDR4
address_a[4] => ram_block1a491.PORTAADDR4
address_a[4] => ram_block1a492.PORTAADDR4
address_a[4] => ram_block1a493.PORTAADDR4
address_a[4] => ram_block1a494.PORTAADDR4
address_a[4] => ram_block1a495.PORTAADDR4
address_a[4] => ram_block1a496.PORTAADDR4
address_a[4] => ram_block1a497.PORTAADDR4
address_a[4] => ram_block1a498.PORTAADDR4
address_a[4] => ram_block1a499.PORTAADDR4
address_a[4] => ram_block1a500.PORTAADDR4
address_a[4] => ram_block1a501.PORTAADDR4
address_a[4] => ram_block1a502.PORTAADDR4
address_a[4] => ram_block1a503.PORTAADDR4
address_a[4] => ram_block1a504.PORTAADDR4
address_a[4] => ram_block1a505.PORTAADDR4
address_a[4] => ram_block1a506.PORTAADDR4
address_a[4] => ram_block1a507.PORTAADDR4
address_a[4] => ram_block1a508.PORTAADDR4
address_a[4] => ram_block1a509.PORTAADDR4
address_a[4] => ram_block1a510.PORTAADDR4
address_a[4] => ram_block1a511.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[5] => ram_block1a256.PORTAADDR5
address_a[5] => ram_block1a257.PORTAADDR5
address_a[5] => ram_block1a258.PORTAADDR5
address_a[5] => ram_block1a259.PORTAADDR5
address_a[5] => ram_block1a260.PORTAADDR5
address_a[5] => ram_block1a261.PORTAADDR5
address_a[5] => ram_block1a262.PORTAADDR5
address_a[5] => ram_block1a263.PORTAADDR5
address_a[5] => ram_block1a264.PORTAADDR5
address_a[5] => ram_block1a265.PORTAADDR5
address_a[5] => ram_block1a266.PORTAADDR5
address_a[5] => ram_block1a267.PORTAADDR5
address_a[5] => ram_block1a268.PORTAADDR5
address_a[5] => ram_block1a269.PORTAADDR5
address_a[5] => ram_block1a270.PORTAADDR5
address_a[5] => ram_block1a271.PORTAADDR5
address_a[5] => ram_block1a272.PORTAADDR5
address_a[5] => ram_block1a273.PORTAADDR5
address_a[5] => ram_block1a274.PORTAADDR5
address_a[5] => ram_block1a275.PORTAADDR5
address_a[5] => ram_block1a276.PORTAADDR5
address_a[5] => ram_block1a277.PORTAADDR5
address_a[5] => ram_block1a278.PORTAADDR5
address_a[5] => ram_block1a279.PORTAADDR5
address_a[5] => ram_block1a280.PORTAADDR5
address_a[5] => ram_block1a281.PORTAADDR5
address_a[5] => ram_block1a282.PORTAADDR5
address_a[5] => ram_block1a283.PORTAADDR5
address_a[5] => ram_block1a284.PORTAADDR5
address_a[5] => ram_block1a285.PORTAADDR5
address_a[5] => ram_block1a286.PORTAADDR5
address_a[5] => ram_block1a287.PORTAADDR5
address_a[5] => ram_block1a288.PORTAADDR5
address_a[5] => ram_block1a289.PORTAADDR5
address_a[5] => ram_block1a290.PORTAADDR5
address_a[5] => ram_block1a291.PORTAADDR5
address_a[5] => ram_block1a292.PORTAADDR5
address_a[5] => ram_block1a293.PORTAADDR5
address_a[5] => ram_block1a294.PORTAADDR5
address_a[5] => ram_block1a295.PORTAADDR5
address_a[5] => ram_block1a296.PORTAADDR5
address_a[5] => ram_block1a297.PORTAADDR5
address_a[5] => ram_block1a298.PORTAADDR5
address_a[5] => ram_block1a299.PORTAADDR5
address_a[5] => ram_block1a300.PORTAADDR5
address_a[5] => ram_block1a301.PORTAADDR5
address_a[5] => ram_block1a302.PORTAADDR5
address_a[5] => ram_block1a303.PORTAADDR5
address_a[5] => ram_block1a304.PORTAADDR5
address_a[5] => ram_block1a305.PORTAADDR5
address_a[5] => ram_block1a306.PORTAADDR5
address_a[5] => ram_block1a307.PORTAADDR5
address_a[5] => ram_block1a308.PORTAADDR5
address_a[5] => ram_block1a309.PORTAADDR5
address_a[5] => ram_block1a310.PORTAADDR5
address_a[5] => ram_block1a311.PORTAADDR5
address_a[5] => ram_block1a312.PORTAADDR5
address_a[5] => ram_block1a313.PORTAADDR5
address_a[5] => ram_block1a314.PORTAADDR5
address_a[5] => ram_block1a315.PORTAADDR5
address_a[5] => ram_block1a316.PORTAADDR5
address_a[5] => ram_block1a317.PORTAADDR5
address_a[5] => ram_block1a318.PORTAADDR5
address_a[5] => ram_block1a319.PORTAADDR5
address_a[5] => ram_block1a320.PORTAADDR5
address_a[5] => ram_block1a321.PORTAADDR5
address_a[5] => ram_block1a322.PORTAADDR5
address_a[5] => ram_block1a323.PORTAADDR5
address_a[5] => ram_block1a324.PORTAADDR5
address_a[5] => ram_block1a325.PORTAADDR5
address_a[5] => ram_block1a326.PORTAADDR5
address_a[5] => ram_block1a327.PORTAADDR5
address_a[5] => ram_block1a328.PORTAADDR5
address_a[5] => ram_block1a329.PORTAADDR5
address_a[5] => ram_block1a330.PORTAADDR5
address_a[5] => ram_block1a331.PORTAADDR5
address_a[5] => ram_block1a332.PORTAADDR5
address_a[5] => ram_block1a333.PORTAADDR5
address_a[5] => ram_block1a334.PORTAADDR5
address_a[5] => ram_block1a335.PORTAADDR5
address_a[5] => ram_block1a336.PORTAADDR5
address_a[5] => ram_block1a337.PORTAADDR5
address_a[5] => ram_block1a338.PORTAADDR5
address_a[5] => ram_block1a339.PORTAADDR5
address_a[5] => ram_block1a340.PORTAADDR5
address_a[5] => ram_block1a341.PORTAADDR5
address_a[5] => ram_block1a342.PORTAADDR5
address_a[5] => ram_block1a343.PORTAADDR5
address_a[5] => ram_block1a344.PORTAADDR5
address_a[5] => ram_block1a345.PORTAADDR5
address_a[5] => ram_block1a346.PORTAADDR5
address_a[5] => ram_block1a347.PORTAADDR5
address_a[5] => ram_block1a348.PORTAADDR5
address_a[5] => ram_block1a349.PORTAADDR5
address_a[5] => ram_block1a350.PORTAADDR5
address_a[5] => ram_block1a351.PORTAADDR5
address_a[5] => ram_block1a352.PORTAADDR5
address_a[5] => ram_block1a353.PORTAADDR5
address_a[5] => ram_block1a354.PORTAADDR5
address_a[5] => ram_block1a355.PORTAADDR5
address_a[5] => ram_block1a356.PORTAADDR5
address_a[5] => ram_block1a357.PORTAADDR5
address_a[5] => ram_block1a358.PORTAADDR5
address_a[5] => ram_block1a359.PORTAADDR5
address_a[5] => ram_block1a360.PORTAADDR5
address_a[5] => ram_block1a361.PORTAADDR5
address_a[5] => ram_block1a362.PORTAADDR5
address_a[5] => ram_block1a363.PORTAADDR5
address_a[5] => ram_block1a364.PORTAADDR5
address_a[5] => ram_block1a365.PORTAADDR5
address_a[5] => ram_block1a366.PORTAADDR5
address_a[5] => ram_block1a367.PORTAADDR5
address_a[5] => ram_block1a368.PORTAADDR5
address_a[5] => ram_block1a369.PORTAADDR5
address_a[5] => ram_block1a370.PORTAADDR5
address_a[5] => ram_block1a371.PORTAADDR5
address_a[5] => ram_block1a372.PORTAADDR5
address_a[5] => ram_block1a373.PORTAADDR5
address_a[5] => ram_block1a374.PORTAADDR5
address_a[5] => ram_block1a375.PORTAADDR5
address_a[5] => ram_block1a376.PORTAADDR5
address_a[5] => ram_block1a377.PORTAADDR5
address_a[5] => ram_block1a378.PORTAADDR5
address_a[5] => ram_block1a379.PORTAADDR5
address_a[5] => ram_block1a380.PORTAADDR5
address_a[5] => ram_block1a381.PORTAADDR5
address_a[5] => ram_block1a382.PORTAADDR5
address_a[5] => ram_block1a383.PORTAADDR5
address_a[5] => ram_block1a384.PORTAADDR5
address_a[5] => ram_block1a385.PORTAADDR5
address_a[5] => ram_block1a386.PORTAADDR5
address_a[5] => ram_block1a387.PORTAADDR5
address_a[5] => ram_block1a388.PORTAADDR5
address_a[5] => ram_block1a389.PORTAADDR5
address_a[5] => ram_block1a390.PORTAADDR5
address_a[5] => ram_block1a391.PORTAADDR5
address_a[5] => ram_block1a392.PORTAADDR5
address_a[5] => ram_block1a393.PORTAADDR5
address_a[5] => ram_block1a394.PORTAADDR5
address_a[5] => ram_block1a395.PORTAADDR5
address_a[5] => ram_block1a396.PORTAADDR5
address_a[5] => ram_block1a397.PORTAADDR5
address_a[5] => ram_block1a398.PORTAADDR5
address_a[5] => ram_block1a399.PORTAADDR5
address_a[5] => ram_block1a400.PORTAADDR5
address_a[5] => ram_block1a401.PORTAADDR5
address_a[5] => ram_block1a402.PORTAADDR5
address_a[5] => ram_block1a403.PORTAADDR5
address_a[5] => ram_block1a404.PORTAADDR5
address_a[5] => ram_block1a405.PORTAADDR5
address_a[5] => ram_block1a406.PORTAADDR5
address_a[5] => ram_block1a407.PORTAADDR5
address_a[5] => ram_block1a408.PORTAADDR5
address_a[5] => ram_block1a409.PORTAADDR5
address_a[5] => ram_block1a410.PORTAADDR5
address_a[5] => ram_block1a411.PORTAADDR5
address_a[5] => ram_block1a412.PORTAADDR5
address_a[5] => ram_block1a413.PORTAADDR5
address_a[5] => ram_block1a414.PORTAADDR5
address_a[5] => ram_block1a415.PORTAADDR5
address_a[5] => ram_block1a416.PORTAADDR5
address_a[5] => ram_block1a417.PORTAADDR5
address_a[5] => ram_block1a418.PORTAADDR5
address_a[5] => ram_block1a419.PORTAADDR5
address_a[5] => ram_block1a420.PORTAADDR5
address_a[5] => ram_block1a421.PORTAADDR5
address_a[5] => ram_block1a422.PORTAADDR5
address_a[5] => ram_block1a423.PORTAADDR5
address_a[5] => ram_block1a424.PORTAADDR5
address_a[5] => ram_block1a425.PORTAADDR5
address_a[5] => ram_block1a426.PORTAADDR5
address_a[5] => ram_block1a427.PORTAADDR5
address_a[5] => ram_block1a428.PORTAADDR5
address_a[5] => ram_block1a429.PORTAADDR5
address_a[5] => ram_block1a430.PORTAADDR5
address_a[5] => ram_block1a431.PORTAADDR5
address_a[5] => ram_block1a432.PORTAADDR5
address_a[5] => ram_block1a433.PORTAADDR5
address_a[5] => ram_block1a434.PORTAADDR5
address_a[5] => ram_block1a435.PORTAADDR5
address_a[5] => ram_block1a436.PORTAADDR5
address_a[5] => ram_block1a437.PORTAADDR5
address_a[5] => ram_block1a438.PORTAADDR5
address_a[5] => ram_block1a439.PORTAADDR5
address_a[5] => ram_block1a440.PORTAADDR5
address_a[5] => ram_block1a441.PORTAADDR5
address_a[5] => ram_block1a442.PORTAADDR5
address_a[5] => ram_block1a443.PORTAADDR5
address_a[5] => ram_block1a444.PORTAADDR5
address_a[5] => ram_block1a445.PORTAADDR5
address_a[5] => ram_block1a446.PORTAADDR5
address_a[5] => ram_block1a447.PORTAADDR5
address_a[5] => ram_block1a448.PORTAADDR5
address_a[5] => ram_block1a449.PORTAADDR5
address_a[5] => ram_block1a450.PORTAADDR5
address_a[5] => ram_block1a451.PORTAADDR5
address_a[5] => ram_block1a452.PORTAADDR5
address_a[5] => ram_block1a453.PORTAADDR5
address_a[5] => ram_block1a454.PORTAADDR5
address_a[5] => ram_block1a455.PORTAADDR5
address_a[5] => ram_block1a456.PORTAADDR5
address_a[5] => ram_block1a457.PORTAADDR5
address_a[5] => ram_block1a458.PORTAADDR5
address_a[5] => ram_block1a459.PORTAADDR5
address_a[5] => ram_block1a460.PORTAADDR5
address_a[5] => ram_block1a461.PORTAADDR5
address_a[5] => ram_block1a462.PORTAADDR5
address_a[5] => ram_block1a463.PORTAADDR5
address_a[5] => ram_block1a464.PORTAADDR5
address_a[5] => ram_block1a465.PORTAADDR5
address_a[5] => ram_block1a466.PORTAADDR5
address_a[5] => ram_block1a467.PORTAADDR5
address_a[5] => ram_block1a468.PORTAADDR5
address_a[5] => ram_block1a469.PORTAADDR5
address_a[5] => ram_block1a470.PORTAADDR5
address_a[5] => ram_block1a471.PORTAADDR5
address_a[5] => ram_block1a472.PORTAADDR5
address_a[5] => ram_block1a473.PORTAADDR5
address_a[5] => ram_block1a474.PORTAADDR5
address_a[5] => ram_block1a475.PORTAADDR5
address_a[5] => ram_block1a476.PORTAADDR5
address_a[5] => ram_block1a477.PORTAADDR5
address_a[5] => ram_block1a478.PORTAADDR5
address_a[5] => ram_block1a479.PORTAADDR5
address_a[5] => ram_block1a480.PORTAADDR5
address_a[5] => ram_block1a481.PORTAADDR5
address_a[5] => ram_block1a482.PORTAADDR5
address_a[5] => ram_block1a483.PORTAADDR5
address_a[5] => ram_block1a484.PORTAADDR5
address_a[5] => ram_block1a485.PORTAADDR5
address_a[5] => ram_block1a486.PORTAADDR5
address_a[5] => ram_block1a487.PORTAADDR5
address_a[5] => ram_block1a488.PORTAADDR5
address_a[5] => ram_block1a489.PORTAADDR5
address_a[5] => ram_block1a490.PORTAADDR5
address_a[5] => ram_block1a491.PORTAADDR5
address_a[5] => ram_block1a492.PORTAADDR5
address_a[5] => ram_block1a493.PORTAADDR5
address_a[5] => ram_block1a494.PORTAADDR5
address_a[5] => ram_block1a495.PORTAADDR5
address_a[5] => ram_block1a496.PORTAADDR5
address_a[5] => ram_block1a497.PORTAADDR5
address_a[5] => ram_block1a498.PORTAADDR5
address_a[5] => ram_block1a499.PORTAADDR5
address_a[5] => ram_block1a500.PORTAADDR5
address_a[5] => ram_block1a501.PORTAADDR5
address_a[5] => ram_block1a502.PORTAADDR5
address_a[5] => ram_block1a503.PORTAADDR5
address_a[5] => ram_block1a504.PORTAADDR5
address_a[5] => ram_block1a505.PORTAADDR5
address_a[5] => ram_block1a506.PORTAADDR5
address_a[5] => ram_block1a507.PORTAADDR5
address_a[5] => ram_block1a508.PORTAADDR5
address_a[5] => ram_block1a509.PORTAADDR5
address_a[5] => ram_block1a510.PORTAADDR5
address_a[5] => ram_block1a511.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[6] => ram_block1a224.PORTAADDR6
address_a[6] => ram_block1a225.PORTAADDR6
address_a[6] => ram_block1a226.PORTAADDR6
address_a[6] => ram_block1a227.PORTAADDR6
address_a[6] => ram_block1a228.PORTAADDR6
address_a[6] => ram_block1a229.PORTAADDR6
address_a[6] => ram_block1a230.PORTAADDR6
address_a[6] => ram_block1a231.PORTAADDR6
address_a[6] => ram_block1a232.PORTAADDR6
address_a[6] => ram_block1a233.PORTAADDR6
address_a[6] => ram_block1a234.PORTAADDR6
address_a[6] => ram_block1a235.PORTAADDR6
address_a[6] => ram_block1a236.PORTAADDR6
address_a[6] => ram_block1a237.PORTAADDR6
address_a[6] => ram_block1a238.PORTAADDR6
address_a[6] => ram_block1a239.PORTAADDR6
address_a[6] => ram_block1a240.PORTAADDR6
address_a[6] => ram_block1a241.PORTAADDR6
address_a[6] => ram_block1a242.PORTAADDR6
address_a[6] => ram_block1a243.PORTAADDR6
address_a[6] => ram_block1a244.PORTAADDR6
address_a[6] => ram_block1a245.PORTAADDR6
address_a[6] => ram_block1a246.PORTAADDR6
address_a[6] => ram_block1a247.PORTAADDR6
address_a[6] => ram_block1a248.PORTAADDR6
address_a[6] => ram_block1a249.PORTAADDR6
address_a[6] => ram_block1a250.PORTAADDR6
address_a[6] => ram_block1a251.PORTAADDR6
address_a[6] => ram_block1a252.PORTAADDR6
address_a[6] => ram_block1a253.PORTAADDR6
address_a[6] => ram_block1a254.PORTAADDR6
address_a[6] => ram_block1a255.PORTAADDR6
address_a[6] => ram_block1a256.PORTAADDR6
address_a[6] => ram_block1a257.PORTAADDR6
address_a[6] => ram_block1a258.PORTAADDR6
address_a[6] => ram_block1a259.PORTAADDR6
address_a[6] => ram_block1a260.PORTAADDR6
address_a[6] => ram_block1a261.PORTAADDR6
address_a[6] => ram_block1a262.PORTAADDR6
address_a[6] => ram_block1a263.PORTAADDR6
address_a[6] => ram_block1a264.PORTAADDR6
address_a[6] => ram_block1a265.PORTAADDR6
address_a[6] => ram_block1a266.PORTAADDR6
address_a[6] => ram_block1a267.PORTAADDR6
address_a[6] => ram_block1a268.PORTAADDR6
address_a[6] => ram_block1a269.PORTAADDR6
address_a[6] => ram_block1a270.PORTAADDR6
address_a[6] => ram_block1a271.PORTAADDR6
address_a[6] => ram_block1a272.PORTAADDR6
address_a[6] => ram_block1a273.PORTAADDR6
address_a[6] => ram_block1a274.PORTAADDR6
address_a[6] => ram_block1a275.PORTAADDR6
address_a[6] => ram_block1a276.PORTAADDR6
address_a[6] => ram_block1a277.PORTAADDR6
address_a[6] => ram_block1a278.PORTAADDR6
address_a[6] => ram_block1a279.PORTAADDR6
address_a[6] => ram_block1a280.PORTAADDR6
address_a[6] => ram_block1a281.PORTAADDR6
address_a[6] => ram_block1a282.PORTAADDR6
address_a[6] => ram_block1a283.PORTAADDR6
address_a[6] => ram_block1a284.PORTAADDR6
address_a[6] => ram_block1a285.PORTAADDR6
address_a[6] => ram_block1a286.PORTAADDR6
address_a[6] => ram_block1a287.PORTAADDR6
address_a[6] => ram_block1a288.PORTAADDR6
address_a[6] => ram_block1a289.PORTAADDR6
address_a[6] => ram_block1a290.PORTAADDR6
address_a[6] => ram_block1a291.PORTAADDR6
address_a[6] => ram_block1a292.PORTAADDR6
address_a[6] => ram_block1a293.PORTAADDR6
address_a[6] => ram_block1a294.PORTAADDR6
address_a[6] => ram_block1a295.PORTAADDR6
address_a[6] => ram_block1a296.PORTAADDR6
address_a[6] => ram_block1a297.PORTAADDR6
address_a[6] => ram_block1a298.PORTAADDR6
address_a[6] => ram_block1a299.PORTAADDR6
address_a[6] => ram_block1a300.PORTAADDR6
address_a[6] => ram_block1a301.PORTAADDR6
address_a[6] => ram_block1a302.PORTAADDR6
address_a[6] => ram_block1a303.PORTAADDR6
address_a[6] => ram_block1a304.PORTAADDR6
address_a[6] => ram_block1a305.PORTAADDR6
address_a[6] => ram_block1a306.PORTAADDR6
address_a[6] => ram_block1a307.PORTAADDR6
address_a[6] => ram_block1a308.PORTAADDR6
address_a[6] => ram_block1a309.PORTAADDR6
address_a[6] => ram_block1a310.PORTAADDR6
address_a[6] => ram_block1a311.PORTAADDR6
address_a[6] => ram_block1a312.PORTAADDR6
address_a[6] => ram_block1a313.PORTAADDR6
address_a[6] => ram_block1a314.PORTAADDR6
address_a[6] => ram_block1a315.PORTAADDR6
address_a[6] => ram_block1a316.PORTAADDR6
address_a[6] => ram_block1a317.PORTAADDR6
address_a[6] => ram_block1a318.PORTAADDR6
address_a[6] => ram_block1a319.PORTAADDR6
address_a[6] => ram_block1a320.PORTAADDR6
address_a[6] => ram_block1a321.PORTAADDR6
address_a[6] => ram_block1a322.PORTAADDR6
address_a[6] => ram_block1a323.PORTAADDR6
address_a[6] => ram_block1a324.PORTAADDR6
address_a[6] => ram_block1a325.PORTAADDR6
address_a[6] => ram_block1a326.PORTAADDR6
address_a[6] => ram_block1a327.PORTAADDR6
address_a[6] => ram_block1a328.PORTAADDR6
address_a[6] => ram_block1a329.PORTAADDR6
address_a[6] => ram_block1a330.PORTAADDR6
address_a[6] => ram_block1a331.PORTAADDR6
address_a[6] => ram_block1a332.PORTAADDR6
address_a[6] => ram_block1a333.PORTAADDR6
address_a[6] => ram_block1a334.PORTAADDR6
address_a[6] => ram_block1a335.PORTAADDR6
address_a[6] => ram_block1a336.PORTAADDR6
address_a[6] => ram_block1a337.PORTAADDR6
address_a[6] => ram_block1a338.PORTAADDR6
address_a[6] => ram_block1a339.PORTAADDR6
address_a[6] => ram_block1a340.PORTAADDR6
address_a[6] => ram_block1a341.PORTAADDR6
address_a[6] => ram_block1a342.PORTAADDR6
address_a[6] => ram_block1a343.PORTAADDR6
address_a[6] => ram_block1a344.PORTAADDR6
address_a[6] => ram_block1a345.PORTAADDR6
address_a[6] => ram_block1a346.PORTAADDR6
address_a[6] => ram_block1a347.PORTAADDR6
address_a[6] => ram_block1a348.PORTAADDR6
address_a[6] => ram_block1a349.PORTAADDR6
address_a[6] => ram_block1a350.PORTAADDR6
address_a[6] => ram_block1a351.PORTAADDR6
address_a[6] => ram_block1a352.PORTAADDR6
address_a[6] => ram_block1a353.PORTAADDR6
address_a[6] => ram_block1a354.PORTAADDR6
address_a[6] => ram_block1a355.PORTAADDR6
address_a[6] => ram_block1a356.PORTAADDR6
address_a[6] => ram_block1a357.PORTAADDR6
address_a[6] => ram_block1a358.PORTAADDR6
address_a[6] => ram_block1a359.PORTAADDR6
address_a[6] => ram_block1a360.PORTAADDR6
address_a[6] => ram_block1a361.PORTAADDR6
address_a[6] => ram_block1a362.PORTAADDR6
address_a[6] => ram_block1a363.PORTAADDR6
address_a[6] => ram_block1a364.PORTAADDR6
address_a[6] => ram_block1a365.PORTAADDR6
address_a[6] => ram_block1a366.PORTAADDR6
address_a[6] => ram_block1a367.PORTAADDR6
address_a[6] => ram_block1a368.PORTAADDR6
address_a[6] => ram_block1a369.PORTAADDR6
address_a[6] => ram_block1a370.PORTAADDR6
address_a[6] => ram_block1a371.PORTAADDR6
address_a[6] => ram_block1a372.PORTAADDR6
address_a[6] => ram_block1a373.PORTAADDR6
address_a[6] => ram_block1a374.PORTAADDR6
address_a[6] => ram_block1a375.PORTAADDR6
address_a[6] => ram_block1a376.PORTAADDR6
address_a[6] => ram_block1a377.PORTAADDR6
address_a[6] => ram_block1a378.PORTAADDR6
address_a[6] => ram_block1a379.PORTAADDR6
address_a[6] => ram_block1a380.PORTAADDR6
address_a[6] => ram_block1a381.PORTAADDR6
address_a[6] => ram_block1a382.PORTAADDR6
address_a[6] => ram_block1a383.PORTAADDR6
address_a[6] => ram_block1a384.PORTAADDR6
address_a[6] => ram_block1a385.PORTAADDR6
address_a[6] => ram_block1a386.PORTAADDR6
address_a[6] => ram_block1a387.PORTAADDR6
address_a[6] => ram_block1a388.PORTAADDR6
address_a[6] => ram_block1a389.PORTAADDR6
address_a[6] => ram_block1a390.PORTAADDR6
address_a[6] => ram_block1a391.PORTAADDR6
address_a[6] => ram_block1a392.PORTAADDR6
address_a[6] => ram_block1a393.PORTAADDR6
address_a[6] => ram_block1a394.PORTAADDR6
address_a[6] => ram_block1a395.PORTAADDR6
address_a[6] => ram_block1a396.PORTAADDR6
address_a[6] => ram_block1a397.PORTAADDR6
address_a[6] => ram_block1a398.PORTAADDR6
address_a[6] => ram_block1a399.PORTAADDR6
address_a[6] => ram_block1a400.PORTAADDR6
address_a[6] => ram_block1a401.PORTAADDR6
address_a[6] => ram_block1a402.PORTAADDR6
address_a[6] => ram_block1a403.PORTAADDR6
address_a[6] => ram_block1a404.PORTAADDR6
address_a[6] => ram_block1a405.PORTAADDR6
address_a[6] => ram_block1a406.PORTAADDR6
address_a[6] => ram_block1a407.PORTAADDR6
address_a[6] => ram_block1a408.PORTAADDR6
address_a[6] => ram_block1a409.PORTAADDR6
address_a[6] => ram_block1a410.PORTAADDR6
address_a[6] => ram_block1a411.PORTAADDR6
address_a[6] => ram_block1a412.PORTAADDR6
address_a[6] => ram_block1a413.PORTAADDR6
address_a[6] => ram_block1a414.PORTAADDR6
address_a[6] => ram_block1a415.PORTAADDR6
address_a[6] => ram_block1a416.PORTAADDR6
address_a[6] => ram_block1a417.PORTAADDR6
address_a[6] => ram_block1a418.PORTAADDR6
address_a[6] => ram_block1a419.PORTAADDR6
address_a[6] => ram_block1a420.PORTAADDR6
address_a[6] => ram_block1a421.PORTAADDR6
address_a[6] => ram_block1a422.PORTAADDR6
address_a[6] => ram_block1a423.PORTAADDR6
address_a[6] => ram_block1a424.PORTAADDR6
address_a[6] => ram_block1a425.PORTAADDR6
address_a[6] => ram_block1a426.PORTAADDR6
address_a[6] => ram_block1a427.PORTAADDR6
address_a[6] => ram_block1a428.PORTAADDR6
address_a[6] => ram_block1a429.PORTAADDR6
address_a[6] => ram_block1a430.PORTAADDR6
address_a[6] => ram_block1a431.PORTAADDR6
address_a[6] => ram_block1a432.PORTAADDR6
address_a[6] => ram_block1a433.PORTAADDR6
address_a[6] => ram_block1a434.PORTAADDR6
address_a[6] => ram_block1a435.PORTAADDR6
address_a[6] => ram_block1a436.PORTAADDR6
address_a[6] => ram_block1a437.PORTAADDR6
address_a[6] => ram_block1a438.PORTAADDR6
address_a[6] => ram_block1a439.PORTAADDR6
address_a[6] => ram_block1a440.PORTAADDR6
address_a[6] => ram_block1a441.PORTAADDR6
address_a[6] => ram_block1a442.PORTAADDR6
address_a[6] => ram_block1a443.PORTAADDR6
address_a[6] => ram_block1a444.PORTAADDR6
address_a[6] => ram_block1a445.PORTAADDR6
address_a[6] => ram_block1a446.PORTAADDR6
address_a[6] => ram_block1a447.PORTAADDR6
address_a[6] => ram_block1a448.PORTAADDR6
address_a[6] => ram_block1a449.PORTAADDR6
address_a[6] => ram_block1a450.PORTAADDR6
address_a[6] => ram_block1a451.PORTAADDR6
address_a[6] => ram_block1a452.PORTAADDR6
address_a[6] => ram_block1a453.PORTAADDR6
address_a[6] => ram_block1a454.PORTAADDR6
address_a[6] => ram_block1a455.PORTAADDR6
address_a[6] => ram_block1a456.PORTAADDR6
address_a[6] => ram_block1a457.PORTAADDR6
address_a[6] => ram_block1a458.PORTAADDR6
address_a[6] => ram_block1a459.PORTAADDR6
address_a[6] => ram_block1a460.PORTAADDR6
address_a[6] => ram_block1a461.PORTAADDR6
address_a[6] => ram_block1a462.PORTAADDR6
address_a[6] => ram_block1a463.PORTAADDR6
address_a[6] => ram_block1a464.PORTAADDR6
address_a[6] => ram_block1a465.PORTAADDR6
address_a[6] => ram_block1a466.PORTAADDR6
address_a[6] => ram_block1a467.PORTAADDR6
address_a[6] => ram_block1a468.PORTAADDR6
address_a[6] => ram_block1a469.PORTAADDR6
address_a[6] => ram_block1a470.PORTAADDR6
address_a[6] => ram_block1a471.PORTAADDR6
address_a[6] => ram_block1a472.PORTAADDR6
address_a[6] => ram_block1a473.PORTAADDR6
address_a[6] => ram_block1a474.PORTAADDR6
address_a[6] => ram_block1a475.PORTAADDR6
address_a[6] => ram_block1a476.PORTAADDR6
address_a[6] => ram_block1a477.PORTAADDR6
address_a[6] => ram_block1a478.PORTAADDR6
address_a[6] => ram_block1a479.PORTAADDR6
address_a[6] => ram_block1a480.PORTAADDR6
address_a[6] => ram_block1a481.PORTAADDR6
address_a[6] => ram_block1a482.PORTAADDR6
address_a[6] => ram_block1a483.PORTAADDR6
address_a[6] => ram_block1a484.PORTAADDR6
address_a[6] => ram_block1a485.PORTAADDR6
address_a[6] => ram_block1a486.PORTAADDR6
address_a[6] => ram_block1a487.PORTAADDR6
address_a[6] => ram_block1a488.PORTAADDR6
address_a[6] => ram_block1a489.PORTAADDR6
address_a[6] => ram_block1a490.PORTAADDR6
address_a[6] => ram_block1a491.PORTAADDR6
address_a[6] => ram_block1a492.PORTAADDR6
address_a[6] => ram_block1a493.PORTAADDR6
address_a[6] => ram_block1a494.PORTAADDR6
address_a[6] => ram_block1a495.PORTAADDR6
address_a[6] => ram_block1a496.PORTAADDR6
address_a[6] => ram_block1a497.PORTAADDR6
address_a[6] => ram_block1a498.PORTAADDR6
address_a[6] => ram_block1a499.PORTAADDR6
address_a[6] => ram_block1a500.PORTAADDR6
address_a[6] => ram_block1a501.PORTAADDR6
address_a[6] => ram_block1a502.PORTAADDR6
address_a[6] => ram_block1a503.PORTAADDR6
address_a[6] => ram_block1a504.PORTAADDR6
address_a[6] => ram_block1a505.PORTAADDR6
address_a[6] => ram_block1a506.PORTAADDR6
address_a[6] => ram_block1a507.PORTAADDR6
address_a[6] => ram_block1a508.PORTAADDR6
address_a[6] => ram_block1a509.PORTAADDR6
address_a[6] => ram_block1a510.PORTAADDR6
address_a[6] => ram_block1a511.PORTAADDR6
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[4] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[5] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[6] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[7] => ram_block1a63.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a64.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a65.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a66.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a67.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a68.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a69.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a70.PORTABYTEENAMASKS
byteena_a[8] => ram_block1a71.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a72.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a73.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a74.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a75.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a76.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a77.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a78.PORTABYTEENAMASKS
byteena_a[9] => ram_block1a79.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a80.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a81.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a82.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a83.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a84.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a85.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a86.PORTABYTEENAMASKS
byteena_a[10] => ram_block1a87.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a88.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a89.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a90.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a91.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a92.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a93.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a94.PORTABYTEENAMASKS
byteena_a[11] => ram_block1a95.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a96.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a97.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a98.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a99.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a100.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a101.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a102.PORTABYTEENAMASKS
byteena_a[12] => ram_block1a103.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a104.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a105.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a106.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a107.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a108.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a109.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a110.PORTABYTEENAMASKS
byteena_a[13] => ram_block1a111.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a112.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a113.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a114.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a115.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a116.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a117.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a118.PORTABYTEENAMASKS
byteena_a[14] => ram_block1a119.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a120.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a121.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a122.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a123.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a124.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a125.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a126.PORTABYTEENAMASKS
byteena_a[15] => ram_block1a127.PORTABYTEENAMASKS
byteena_a[16] => ram_block1a128.PORTABYTEENAMASKS
byteena_a[16] => ram_block1a129.PORTABYTEENAMASKS
byteena_a[16] => ram_block1a130.PORTABYTEENAMASKS
byteena_a[16] => ram_block1a131.PORTABYTEENAMASKS
byteena_a[16] => ram_block1a132.PORTABYTEENAMASKS
byteena_a[16] => ram_block1a133.PORTABYTEENAMASKS
byteena_a[16] => ram_block1a134.PORTABYTEENAMASKS
byteena_a[16] => ram_block1a135.PORTABYTEENAMASKS
byteena_a[17] => ram_block1a136.PORTABYTEENAMASKS
byteena_a[17] => ram_block1a137.PORTABYTEENAMASKS
byteena_a[17] => ram_block1a138.PORTABYTEENAMASKS
byteena_a[17] => ram_block1a139.PORTABYTEENAMASKS
byteena_a[17] => ram_block1a140.PORTABYTEENAMASKS
byteena_a[17] => ram_block1a141.PORTABYTEENAMASKS
byteena_a[17] => ram_block1a142.PORTABYTEENAMASKS
byteena_a[17] => ram_block1a143.PORTABYTEENAMASKS
byteena_a[18] => ram_block1a144.PORTABYTEENAMASKS
byteena_a[18] => ram_block1a145.PORTABYTEENAMASKS
byteena_a[18] => ram_block1a146.PORTABYTEENAMASKS
byteena_a[18] => ram_block1a147.PORTABYTEENAMASKS
byteena_a[18] => ram_block1a148.PORTABYTEENAMASKS
byteena_a[18] => ram_block1a149.PORTABYTEENAMASKS
byteena_a[18] => ram_block1a150.PORTABYTEENAMASKS
byteena_a[18] => ram_block1a151.PORTABYTEENAMASKS
byteena_a[19] => ram_block1a152.PORTABYTEENAMASKS
byteena_a[19] => ram_block1a153.PORTABYTEENAMASKS
byteena_a[19] => ram_block1a154.PORTABYTEENAMASKS
byteena_a[19] => ram_block1a155.PORTABYTEENAMASKS
byteena_a[19] => ram_block1a156.PORTABYTEENAMASKS
byteena_a[19] => ram_block1a157.PORTABYTEENAMASKS
byteena_a[19] => ram_block1a158.PORTABYTEENAMASKS
byteena_a[19] => ram_block1a159.PORTABYTEENAMASKS
byteena_a[20] => ram_block1a160.PORTABYTEENAMASKS
byteena_a[20] => ram_block1a161.PORTABYTEENAMASKS
byteena_a[20] => ram_block1a162.PORTABYTEENAMASKS
byteena_a[20] => ram_block1a163.PORTABYTEENAMASKS
byteena_a[20] => ram_block1a164.PORTABYTEENAMASKS
byteena_a[20] => ram_block1a165.PORTABYTEENAMASKS
byteena_a[20] => ram_block1a166.PORTABYTEENAMASKS
byteena_a[20] => ram_block1a167.PORTABYTEENAMASKS
byteena_a[21] => ram_block1a168.PORTABYTEENAMASKS
byteena_a[21] => ram_block1a169.PORTABYTEENAMASKS
byteena_a[21] => ram_block1a170.PORTABYTEENAMASKS
byteena_a[21] => ram_block1a171.PORTABYTEENAMASKS
byteena_a[21] => ram_block1a172.PORTABYTEENAMASKS
byteena_a[21] => ram_block1a173.PORTABYTEENAMASKS
byteena_a[21] => ram_block1a174.PORTABYTEENAMASKS
byteena_a[21] => ram_block1a175.PORTABYTEENAMASKS
byteena_a[22] => ram_block1a176.PORTABYTEENAMASKS
byteena_a[22] => ram_block1a177.PORTABYTEENAMASKS
byteena_a[22] => ram_block1a178.PORTABYTEENAMASKS
byteena_a[22] => ram_block1a179.PORTABYTEENAMASKS
byteena_a[22] => ram_block1a180.PORTABYTEENAMASKS
byteena_a[22] => ram_block1a181.PORTABYTEENAMASKS
byteena_a[22] => ram_block1a182.PORTABYTEENAMASKS
byteena_a[22] => ram_block1a183.PORTABYTEENAMASKS
byteena_a[23] => ram_block1a184.PORTABYTEENAMASKS
byteena_a[23] => ram_block1a185.PORTABYTEENAMASKS
byteena_a[23] => ram_block1a186.PORTABYTEENAMASKS
byteena_a[23] => ram_block1a187.PORTABYTEENAMASKS
byteena_a[23] => ram_block1a188.PORTABYTEENAMASKS
byteena_a[23] => ram_block1a189.PORTABYTEENAMASKS
byteena_a[23] => ram_block1a190.PORTABYTEENAMASKS
byteena_a[23] => ram_block1a191.PORTABYTEENAMASKS
byteena_a[24] => ram_block1a192.PORTABYTEENAMASKS
byteena_a[24] => ram_block1a193.PORTABYTEENAMASKS
byteena_a[24] => ram_block1a194.PORTABYTEENAMASKS
byteena_a[24] => ram_block1a195.PORTABYTEENAMASKS
byteena_a[24] => ram_block1a196.PORTABYTEENAMASKS
byteena_a[24] => ram_block1a197.PORTABYTEENAMASKS
byteena_a[24] => ram_block1a198.PORTABYTEENAMASKS
byteena_a[24] => ram_block1a199.PORTABYTEENAMASKS
byteena_a[25] => ram_block1a200.PORTABYTEENAMASKS
byteena_a[25] => ram_block1a201.PORTABYTEENAMASKS
byteena_a[25] => ram_block1a202.PORTABYTEENAMASKS
byteena_a[25] => ram_block1a203.PORTABYTEENAMASKS
byteena_a[25] => ram_block1a204.PORTABYTEENAMASKS
byteena_a[25] => ram_block1a205.PORTABYTEENAMASKS
byteena_a[25] => ram_block1a206.PORTABYTEENAMASKS
byteena_a[25] => ram_block1a207.PORTABYTEENAMASKS
byteena_a[26] => ram_block1a208.PORTABYTEENAMASKS
byteena_a[26] => ram_block1a209.PORTABYTEENAMASKS
byteena_a[26] => ram_block1a210.PORTABYTEENAMASKS
byteena_a[26] => ram_block1a211.PORTABYTEENAMASKS
byteena_a[26] => ram_block1a212.PORTABYTEENAMASKS
byteena_a[26] => ram_block1a213.PORTABYTEENAMASKS
byteena_a[26] => ram_block1a214.PORTABYTEENAMASKS
byteena_a[26] => ram_block1a215.PORTABYTEENAMASKS
byteena_a[27] => ram_block1a216.PORTABYTEENAMASKS
byteena_a[27] => ram_block1a217.PORTABYTEENAMASKS
byteena_a[27] => ram_block1a218.PORTABYTEENAMASKS
byteena_a[27] => ram_block1a219.PORTABYTEENAMASKS
byteena_a[27] => ram_block1a220.PORTABYTEENAMASKS
byteena_a[27] => ram_block1a221.PORTABYTEENAMASKS
byteena_a[27] => ram_block1a222.PORTABYTEENAMASKS
byteena_a[27] => ram_block1a223.PORTABYTEENAMASKS
byteena_a[28] => ram_block1a224.PORTABYTEENAMASKS
byteena_a[28] => ram_block1a225.PORTABYTEENAMASKS
byteena_a[28] => ram_block1a226.PORTABYTEENAMASKS
byteena_a[28] => ram_block1a227.PORTABYTEENAMASKS
byteena_a[28] => ram_block1a228.PORTABYTEENAMASKS
byteena_a[28] => ram_block1a229.PORTABYTEENAMASKS
byteena_a[28] => ram_block1a230.PORTABYTEENAMASKS
byteena_a[28] => ram_block1a231.PORTABYTEENAMASKS
byteena_a[29] => ram_block1a232.PORTABYTEENAMASKS
byteena_a[29] => ram_block1a233.PORTABYTEENAMASKS
byteena_a[29] => ram_block1a234.PORTABYTEENAMASKS
byteena_a[29] => ram_block1a235.PORTABYTEENAMASKS
byteena_a[29] => ram_block1a236.PORTABYTEENAMASKS
byteena_a[29] => ram_block1a237.PORTABYTEENAMASKS
byteena_a[29] => ram_block1a238.PORTABYTEENAMASKS
byteena_a[29] => ram_block1a239.PORTABYTEENAMASKS
byteena_a[30] => ram_block1a240.PORTABYTEENAMASKS
byteena_a[30] => ram_block1a241.PORTABYTEENAMASKS
byteena_a[30] => ram_block1a242.PORTABYTEENAMASKS
byteena_a[30] => ram_block1a243.PORTABYTEENAMASKS
byteena_a[30] => ram_block1a244.PORTABYTEENAMASKS
byteena_a[30] => ram_block1a245.PORTABYTEENAMASKS
byteena_a[30] => ram_block1a246.PORTABYTEENAMASKS
byteena_a[30] => ram_block1a247.PORTABYTEENAMASKS
byteena_a[31] => ram_block1a248.PORTABYTEENAMASKS
byteena_a[31] => ram_block1a249.PORTABYTEENAMASKS
byteena_a[31] => ram_block1a250.PORTABYTEENAMASKS
byteena_a[31] => ram_block1a251.PORTABYTEENAMASKS
byteena_a[31] => ram_block1a252.PORTABYTEENAMASKS
byteena_a[31] => ram_block1a253.PORTABYTEENAMASKS
byteena_a[31] => ram_block1a254.PORTABYTEENAMASKS
byteena_a[31] => ram_block1a255.PORTABYTEENAMASKS
byteena_a[32] => ram_block1a256.PORTABYTEENAMASKS
byteena_a[32] => ram_block1a257.PORTABYTEENAMASKS
byteena_a[32] => ram_block1a258.PORTABYTEENAMASKS
byteena_a[32] => ram_block1a259.PORTABYTEENAMASKS
byteena_a[32] => ram_block1a260.PORTABYTEENAMASKS
byteena_a[32] => ram_block1a261.PORTABYTEENAMASKS
byteena_a[32] => ram_block1a262.PORTABYTEENAMASKS
byteena_a[32] => ram_block1a263.PORTABYTEENAMASKS
byteena_a[33] => ram_block1a264.PORTABYTEENAMASKS
byteena_a[33] => ram_block1a265.PORTABYTEENAMASKS
byteena_a[33] => ram_block1a266.PORTABYTEENAMASKS
byteena_a[33] => ram_block1a267.PORTABYTEENAMASKS
byteena_a[33] => ram_block1a268.PORTABYTEENAMASKS
byteena_a[33] => ram_block1a269.PORTABYTEENAMASKS
byteena_a[33] => ram_block1a270.PORTABYTEENAMASKS
byteena_a[33] => ram_block1a271.PORTABYTEENAMASKS
byteena_a[34] => ram_block1a272.PORTABYTEENAMASKS
byteena_a[34] => ram_block1a273.PORTABYTEENAMASKS
byteena_a[34] => ram_block1a274.PORTABYTEENAMASKS
byteena_a[34] => ram_block1a275.PORTABYTEENAMASKS
byteena_a[34] => ram_block1a276.PORTABYTEENAMASKS
byteena_a[34] => ram_block1a277.PORTABYTEENAMASKS
byteena_a[34] => ram_block1a278.PORTABYTEENAMASKS
byteena_a[34] => ram_block1a279.PORTABYTEENAMASKS
byteena_a[35] => ram_block1a280.PORTABYTEENAMASKS
byteena_a[35] => ram_block1a281.PORTABYTEENAMASKS
byteena_a[35] => ram_block1a282.PORTABYTEENAMASKS
byteena_a[35] => ram_block1a283.PORTABYTEENAMASKS
byteena_a[35] => ram_block1a284.PORTABYTEENAMASKS
byteena_a[35] => ram_block1a285.PORTABYTEENAMASKS
byteena_a[35] => ram_block1a286.PORTABYTEENAMASKS
byteena_a[35] => ram_block1a287.PORTABYTEENAMASKS
byteena_a[36] => ram_block1a288.PORTABYTEENAMASKS
byteena_a[36] => ram_block1a289.PORTABYTEENAMASKS
byteena_a[36] => ram_block1a290.PORTABYTEENAMASKS
byteena_a[36] => ram_block1a291.PORTABYTEENAMASKS
byteena_a[36] => ram_block1a292.PORTABYTEENAMASKS
byteena_a[36] => ram_block1a293.PORTABYTEENAMASKS
byteena_a[36] => ram_block1a294.PORTABYTEENAMASKS
byteena_a[36] => ram_block1a295.PORTABYTEENAMASKS
byteena_a[37] => ram_block1a296.PORTABYTEENAMASKS
byteena_a[37] => ram_block1a297.PORTABYTEENAMASKS
byteena_a[37] => ram_block1a298.PORTABYTEENAMASKS
byteena_a[37] => ram_block1a299.PORTABYTEENAMASKS
byteena_a[37] => ram_block1a300.PORTABYTEENAMASKS
byteena_a[37] => ram_block1a301.PORTABYTEENAMASKS
byteena_a[37] => ram_block1a302.PORTABYTEENAMASKS
byteena_a[37] => ram_block1a303.PORTABYTEENAMASKS
byteena_a[38] => ram_block1a304.PORTABYTEENAMASKS
byteena_a[38] => ram_block1a305.PORTABYTEENAMASKS
byteena_a[38] => ram_block1a306.PORTABYTEENAMASKS
byteena_a[38] => ram_block1a307.PORTABYTEENAMASKS
byteena_a[38] => ram_block1a308.PORTABYTEENAMASKS
byteena_a[38] => ram_block1a309.PORTABYTEENAMASKS
byteena_a[38] => ram_block1a310.PORTABYTEENAMASKS
byteena_a[38] => ram_block1a311.PORTABYTEENAMASKS
byteena_a[39] => ram_block1a312.PORTABYTEENAMASKS
byteena_a[39] => ram_block1a313.PORTABYTEENAMASKS
byteena_a[39] => ram_block1a314.PORTABYTEENAMASKS
byteena_a[39] => ram_block1a315.PORTABYTEENAMASKS
byteena_a[39] => ram_block1a316.PORTABYTEENAMASKS
byteena_a[39] => ram_block1a317.PORTABYTEENAMASKS
byteena_a[39] => ram_block1a318.PORTABYTEENAMASKS
byteena_a[39] => ram_block1a319.PORTABYTEENAMASKS
byteena_a[40] => ram_block1a320.PORTABYTEENAMASKS
byteena_a[40] => ram_block1a321.PORTABYTEENAMASKS
byteena_a[40] => ram_block1a322.PORTABYTEENAMASKS
byteena_a[40] => ram_block1a323.PORTABYTEENAMASKS
byteena_a[40] => ram_block1a324.PORTABYTEENAMASKS
byteena_a[40] => ram_block1a325.PORTABYTEENAMASKS
byteena_a[40] => ram_block1a326.PORTABYTEENAMASKS
byteena_a[40] => ram_block1a327.PORTABYTEENAMASKS
byteena_a[41] => ram_block1a328.PORTABYTEENAMASKS
byteena_a[41] => ram_block1a329.PORTABYTEENAMASKS
byteena_a[41] => ram_block1a330.PORTABYTEENAMASKS
byteena_a[41] => ram_block1a331.PORTABYTEENAMASKS
byteena_a[41] => ram_block1a332.PORTABYTEENAMASKS
byteena_a[41] => ram_block1a333.PORTABYTEENAMASKS
byteena_a[41] => ram_block1a334.PORTABYTEENAMASKS
byteena_a[41] => ram_block1a335.PORTABYTEENAMASKS
byteena_a[42] => ram_block1a336.PORTABYTEENAMASKS
byteena_a[42] => ram_block1a337.PORTABYTEENAMASKS
byteena_a[42] => ram_block1a338.PORTABYTEENAMASKS
byteena_a[42] => ram_block1a339.PORTABYTEENAMASKS
byteena_a[42] => ram_block1a340.PORTABYTEENAMASKS
byteena_a[42] => ram_block1a341.PORTABYTEENAMASKS
byteena_a[42] => ram_block1a342.PORTABYTEENAMASKS
byteena_a[42] => ram_block1a343.PORTABYTEENAMASKS
byteena_a[43] => ram_block1a344.PORTABYTEENAMASKS
byteena_a[43] => ram_block1a345.PORTABYTEENAMASKS
byteena_a[43] => ram_block1a346.PORTABYTEENAMASKS
byteena_a[43] => ram_block1a347.PORTABYTEENAMASKS
byteena_a[43] => ram_block1a348.PORTABYTEENAMASKS
byteena_a[43] => ram_block1a349.PORTABYTEENAMASKS
byteena_a[43] => ram_block1a350.PORTABYTEENAMASKS
byteena_a[43] => ram_block1a351.PORTABYTEENAMASKS
byteena_a[44] => ram_block1a352.PORTABYTEENAMASKS
byteena_a[44] => ram_block1a353.PORTABYTEENAMASKS
byteena_a[44] => ram_block1a354.PORTABYTEENAMASKS
byteena_a[44] => ram_block1a355.PORTABYTEENAMASKS
byteena_a[44] => ram_block1a356.PORTABYTEENAMASKS
byteena_a[44] => ram_block1a357.PORTABYTEENAMASKS
byteena_a[44] => ram_block1a358.PORTABYTEENAMASKS
byteena_a[44] => ram_block1a359.PORTABYTEENAMASKS
byteena_a[45] => ram_block1a360.PORTABYTEENAMASKS
byteena_a[45] => ram_block1a361.PORTABYTEENAMASKS
byteena_a[45] => ram_block1a362.PORTABYTEENAMASKS
byteena_a[45] => ram_block1a363.PORTABYTEENAMASKS
byteena_a[45] => ram_block1a364.PORTABYTEENAMASKS
byteena_a[45] => ram_block1a365.PORTABYTEENAMASKS
byteena_a[45] => ram_block1a366.PORTABYTEENAMASKS
byteena_a[45] => ram_block1a367.PORTABYTEENAMASKS
byteena_a[46] => ram_block1a368.PORTABYTEENAMASKS
byteena_a[46] => ram_block1a369.PORTABYTEENAMASKS
byteena_a[46] => ram_block1a370.PORTABYTEENAMASKS
byteena_a[46] => ram_block1a371.PORTABYTEENAMASKS
byteena_a[46] => ram_block1a372.PORTABYTEENAMASKS
byteena_a[46] => ram_block1a373.PORTABYTEENAMASKS
byteena_a[46] => ram_block1a374.PORTABYTEENAMASKS
byteena_a[46] => ram_block1a375.PORTABYTEENAMASKS
byteena_a[47] => ram_block1a376.PORTABYTEENAMASKS
byteena_a[47] => ram_block1a377.PORTABYTEENAMASKS
byteena_a[47] => ram_block1a378.PORTABYTEENAMASKS
byteena_a[47] => ram_block1a379.PORTABYTEENAMASKS
byteena_a[47] => ram_block1a380.PORTABYTEENAMASKS
byteena_a[47] => ram_block1a381.PORTABYTEENAMASKS
byteena_a[47] => ram_block1a382.PORTABYTEENAMASKS
byteena_a[47] => ram_block1a383.PORTABYTEENAMASKS
byteena_a[48] => ram_block1a384.PORTABYTEENAMASKS
byteena_a[48] => ram_block1a385.PORTABYTEENAMASKS
byteena_a[48] => ram_block1a386.PORTABYTEENAMASKS
byteena_a[48] => ram_block1a387.PORTABYTEENAMASKS
byteena_a[48] => ram_block1a388.PORTABYTEENAMASKS
byteena_a[48] => ram_block1a389.PORTABYTEENAMASKS
byteena_a[48] => ram_block1a390.PORTABYTEENAMASKS
byteena_a[48] => ram_block1a391.PORTABYTEENAMASKS
byteena_a[49] => ram_block1a392.PORTABYTEENAMASKS
byteena_a[49] => ram_block1a393.PORTABYTEENAMASKS
byteena_a[49] => ram_block1a394.PORTABYTEENAMASKS
byteena_a[49] => ram_block1a395.PORTABYTEENAMASKS
byteena_a[49] => ram_block1a396.PORTABYTEENAMASKS
byteena_a[49] => ram_block1a397.PORTABYTEENAMASKS
byteena_a[49] => ram_block1a398.PORTABYTEENAMASKS
byteena_a[49] => ram_block1a399.PORTABYTEENAMASKS
byteena_a[50] => ram_block1a400.PORTABYTEENAMASKS
byteena_a[50] => ram_block1a401.PORTABYTEENAMASKS
byteena_a[50] => ram_block1a402.PORTABYTEENAMASKS
byteena_a[50] => ram_block1a403.PORTABYTEENAMASKS
byteena_a[50] => ram_block1a404.PORTABYTEENAMASKS
byteena_a[50] => ram_block1a405.PORTABYTEENAMASKS
byteena_a[50] => ram_block1a406.PORTABYTEENAMASKS
byteena_a[50] => ram_block1a407.PORTABYTEENAMASKS
byteena_a[51] => ram_block1a408.PORTABYTEENAMASKS
byteena_a[51] => ram_block1a409.PORTABYTEENAMASKS
byteena_a[51] => ram_block1a410.PORTABYTEENAMASKS
byteena_a[51] => ram_block1a411.PORTABYTEENAMASKS
byteena_a[51] => ram_block1a412.PORTABYTEENAMASKS
byteena_a[51] => ram_block1a413.PORTABYTEENAMASKS
byteena_a[51] => ram_block1a414.PORTABYTEENAMASKS
byteena_a[51] => ram_block1a415.PORTABYTEENAMASKS
byteena_a[52] => ram_block1a416.PORTABYTEENAMASKS
byteena_a[52] => ram_block1a417.PORTABYTEENAMASKS
byteena_a[52] => ram_block1a418.PORTABYTEENAMASKS
byteena_a[52] => ram_block1a419.PORTABYTEENAMASKS
byteena_a[52] => ram_block1a420.PORTABYTEENAMASKS
byteena_a[52] => ram_block1a421.PORTABYTEENAMASKS
byteena_a[52] => ram_block1a422.PORTABYTEENAMASKS
byteena_a[52] => ram_block1a423.PORTABYTEENAMASKS
byteena_a[53] => ram_block1a424.PORTABYTEENAMASKS
byteena_a[53] => ram_block1a425.PORTABYTEENAMASKS
byteena_a[53] => ram_block1a426.PORTABYTEENAMASKS
byteena_a[53] => ram_block1a427.PORTABYTEENAMASKS
byteena_a[53] => ram_block1a428.PORTABYTEENAMASKS
byteena_a[53] => ram_block1a429.PORTABYTEENAMASKS
byteena_a[53] => ram_block1a430.PORTABYTEENAMASKS
byteena_a[53] => ram_block1a431.PORTABYTEENAMASKS
byteena_a[54] => ram_block1a432.PORTABYTEENAMASKS
byteena_a[54] => ram_block1a433.PORTABYTEENAMASKS
byteena_a[54] => ram_block1a434.PORTABYTEENAMASKS
byteena_a[54] => ram_block1a435.PORTABYTEENAMASKS
byteena_a[54] => ram_block1a436.PORTABYTEENAMASKS
byteena_a[54] => ram_block1a437.PORTABYTEENAMASKS
byteena_a[54] => ram_block1a438.PORTABYTEENAMASKS
byteena_a[54] => ram_block1a439.PORTABYTEENAMASKS
byteena_a[55] => ram_block1a440.PORTABYTEENAMASKS
byteena_a[55] => ram_block1a441.PORTABYTEENAMASKS
byteena_a[55] => ram_block1a442.PORTABYTEENAMASKS
byteena_a[55] => ram_block1a443.PORTABYTEENAMASKS
byteena_a[55] => ram_block1a444.PORTABYTEENAMASKS
byteena_a[55] => ram_block1a445.PORTABYTEENAMASKS
byteena_a[55] => ram_block1a446.PORTABYTEENAMASKS
byteena_a[55] => ram_block1a447.PORTABYTEENAMASKS
byteena_a[56] => ram_block1a448.PORTABYTEENAMASKS
byteena_a[56] => ram_block1a449.PORTABYTEENAMASKS
byteena_a[56] => ram_block1a450.PORTABYTEENAMASKS
byteena_a[56] => ram_block1a451.PORTABYTEENAMASKS
byteena_a[56] => ram_block1a452.PORTABYTEENAMASKS
byteena_a[56] => ram_block1a453.PORTABYTEENAMASKS
byteena_a[56] => ram_block1a454.PORTABYTEENAMASKS
byteena_a[56] => ram_block1a455.PORTABYTEENAMASKS
byteena_a[57] => ram_block1a456.PORTABYTEENAMASKS
byteena_a[57] => ram_block1a457.PORTABYTEENAMASKS
byteena_a[57] => ram_block1a458.PORTABYTEENAMASKS
byteena_a[57] => ram_block1a459.PORTABYTEENAMASKS
byteena_a[57] => ram_block1a460.PORTABYTEENAMASKS
byteena_a[57] => ram_block1a461.PORTABYTEENAMASKS
byteena_a[57] => ram_block1a462.PORTABYTEENAMASKS
byteena_a[57] => ram_block1a463.PORTABYTEENAMASKS
byteena_a[58] => ram_block1a464.PORTABYTEENAMASKS
byteena_a[58] => ram_block1a465.PORTABYTEENAMASKS
byteena_a[58] => ram_block1a466.PORTABYTEENAMASKS
byteena_a[58] => ram_block1a467.PORTABYTEENAMASKS
byteena_a[58] => ram_block1a468.PORTABYTEENAMASKS
byteena_a[58] => ram_block1a469.PORTABYTEENAMASKS
byteena_a[58] => ram_block1a470.PORTABYTEENAMASKS
byteena_a[58] => ram_block1a471.PORTABYTEENAMASKS
byteena_a[59] => ram_block1a472.PORTABYTEENAMASKS
byteena_a[59] => ram_block1a473.PORTABYTEENAMASKS
byteena_a[59] => ram_block1a474.PORTABYTEENAMASKS
byteena_a[59] => ram_block1a475.PORTABYTEENAMASKS
byteena_a[59] => ram_block1a476.PORTABYTEENAMASKS
byteena_a[59] => ram_block1a477.PORTABYTEENAMASKS
byteena_a[59] => ram_block1a478.PORTABYTEENAMASKS
byteena_a[59] => ram_block1a479.PORTABYTEENAMASKS
byteena_a[60] => ram_block1a480.PORTABYTEENAMASKS
byteena_a[60] => ram_block1a481.PORTABYTEENAMASKS
byteena_a[60] => ram_block1a482.PORTABYTEENAMASKS
byteena_a[60] => ram_block1a483.PORTABYTEENAMASKS
byteena_a[60] => ram_block1a484.PORTABYTEENAMASKS
byteena_a[60] => ram_block1a485.PORTABYTEENAMASKS
byteena_a[60] => ram_block1a486.PORTABYTEENAMASKS
byteena_a[60] => ram_block1a487.PORTABYTEENAMASKS
byteena_a[61] => ram_block1a488.PORTABYTEENAMASKS
byteena_a[61] => ram_block1a489.PORTABYTEENAMASKS
byteena_a[61] => ram_block1a490.PORTABYTEENAMASKS
byteena_a[61] => ram_block1a491.PORTABYTEENAMASKS
byteena_a[61] => ram_block1a492.PORTABYTEENAMASKS
byteena_a[61] => ram_block1a493.PORTABYTEENAMASKS
byteena_a[61] => ram_block1a494.PORTABYTEENAMASKS
byteena_a[61] => ram_block1a495.PORTABYTEENAMASKS
byteena_a[62] => ram_block1a496.PORTABYTEENAMASKS
byteena_a[62] => ram_block1a497.PORTABYTEENAMASKS
byteena_a[62] => ram_block1a498.PORTABYTEENAMASKS
byteena_a[62] => ram_block1a499.PORTABYTEENAMASKS
byteena_a[62] => ram_block1a500.PORTABYTEENAMASKS
byteena_a[62] => ram_block1a501.PORTABYTEENAMASKS
byteena_a[62] => ram_block1a502.PORTABYTEENAMASKS
byteena_a[62] => ram_block1a503.PORTABYTEENAMASKS
byteena_a[63] => ram_block1a504.PORTABYTEENAMASKS
byteena_a[63] => ram_block1a505.PORTABYTEENAMASKS
byteena_a[63] => ram_block1a506.PORTABYTEENAMASKS
byteena_a[63] => ram_block1a507.PORTABYTEENAMASKS
byteena_a[63] => ram_block1a508.PORTABYTEENAMASKS
byteena_a[63] => ram_block1a509.PORTABYTEENAMASKS
byteena_a[63] => ram_block1a510.PORTABYTEENAMASKS
byteena_a[63] => ram_block1a511.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
clock0 => ram_block1a256.CLK0
clock0 => ram_block1a257.CLK0
clock0 => ram_block1a258.CLK0
clock0 => ram_block1a259.CLK0
clock0 => ram_block1a260.CLK0
clock0 => ram_block1a261.CLK0
clock0 => ram_block1a262.CLK0
clock0 => ram_block1a263.CLK0
clock0 => ram_block1a264.CLK0
clock0 => ram_block1a265.CLK0
clock0 => ram_block1a266.CLK0
clock0 => ram_block1a267.CLK0
clock0 => ram_block1a268.CLK0
clock0 => ram_block1a269.CLK0
clock0 => ram_block1a270.CLK0
clock0 => ram_block1a271.CLK0
clock0 => ram_block1a272.CLK0
clock0 => ram_block1a273.CLK0
clock0 => ram_block1a274.CLK0
clock0 => ram_block1a275.CLK0
clock0 => ram_block1a276.CLK0
clock0 => ram_block1a277.CLK0
clock0 => ram_block1a278.CLK0
clock0 => ram_block1a279.CLK0
clock0 => ram_block1a280.CLK0
clock0 => ram_block1a281.CLK0
clock0 => ram_block1a282.CLK0
clock0 => ram_block1a283.CLK0
clock0 => ram_block1a284.CLK0
clock0 => ram_block1a285.CLK0
clock0 => ram_block1a286.CLK0
clock0 => ram_block1a287.CLK0
clock0 => ram_block1a288.CLK0
clock0 => ram_block1a289.CLK0
clock0 => ram_block1a290.CLK0
clock0 => ram_block1a291.CLK0
clock0 => ram_block1a292.CLK0
clock0 => ram_block1a293.CLK0
clock0 => ram_block1a294.CLK0
clock0 => ram_block1a295.CLK0
clock0 => ram_block1a296.CLK0
clock0 => ram_block1a297.CLK0
clock0 => ram_block1a298.CLK0
clock0 => ram_block1a299.CLK0
clock0 => ram_block1a300.CLK0
clock0 => ram_block1a301.CLK0
clock0 => ram_block1a302.CLK0
clock0 => ram_block1a303.CLK0
clock0 => ram_block1a304.CLK0
clock0 => ram_block1a305.CLK0
clock0 => ram_block1a306.CLK0
clock0 => ram_block1a307.CLK0
clock0 => ram_block1a308.CLK0
clock0 => ram_block1a309.CLK0
clock0 => ram_block1a310.CLK0
clock0 => ram_block1a311.CLK0
clock0 => ram_block1a312.CLK0
clock0 => ram_block1a313.CLK0
clock0 => ram_block1a314.CLK0
clock0 => ram_block1a315.CLK0
clock0 => ram_block1a316.CLK0
clock0 => ram_block1a317.CLK0
clock0 => ram_block1a318.CLK0
clock0 => ram_block1a319.CLK0
clock0 => ram_block1a320.CLK0
clock0 => ram_block1a321.CLK0
clock0 => ram_block1a322.CLK0
clock0 => ram_block1a323.CLK0
clock0 => ram_block1a324.CLK0
clock0 => ram_block1a325.CLK0
clock0 => ram_block1a326.CLK0
clock0 => ram_block1a327.CLK0
clock0 => ram_block1a328.CLK0
clock0 => ram_block1a329.CLK0
clock0 => ram_block1a330.CLK0
clock0 => ram_block1a331.CLK0
clock0 => ram_block1a332.CLK0
clock0 => ram_block1a333.CLK0
clock0 => ram_block1a334.CLK0
clock0 => ram_block1a335.CLK0
clock0 => ram_block1a336.CLK0
clock0 => ram_block1a337.CLK0
clock0 => ram_block1a338.CLK0
clock0 => ram_block1a339.CLK0
clock0 => ram_block1a340.CLK0
clock0 => ram_block1a341.CLK0
clock0 => ram_block1a342.CLK0
clock0 => ram_block1a343.CLK0
clock0 => ram_block1a344.CLK0
clock0 => ram_block1a345.CLK0
clock0 => ram_block1a346.CLK0
clock0 => ram_block1a347.CLK0
clock0 => ram_block1a348.CLK0
clock0 => ram_block1a349.CLK0
clock0 => ram_block1a350.CLK0
clock0 => ram_block1a351.CLK0
clock0 => ram_block1a352.CLK0
clock0 => ram_block1a353.CLK0
clock0 => ram_block1a354.CLK0
clock0 => ram_block1a355.CLK0
clock0 => ram_block1a356.CLK0
clock0 => ram_block1a357.CLK0
clock0 => ram_block1a358.CLK0
clock0 => ram_block1a359.CLK0
clock0 => ram_block1a360.CLK0
clock0 => ram_block1a361.CLK0
clock0 => ram_block1a362.CLK0
clock0 => ram_block1a363.CLK0
clock0 => ram_block1a364.CLK0
clock0 => ram_block1a365.CLK0
clock0 => ram_block1a366.CLK0
clock0 => ram_block1a367.CLK0
clock0 => ram_block1a368.CLK0
clock0 => ram_block1a369.CLK0
clock0 => ram_block1a370.CLK0
clock0 => ram_block1a371.CLK0
clock0 => ram_block1a372.CLK0
clock0 => ram_block1a373.CLK0
clock0 => ram_block1a374.CLK0
clock0 => ram_block1a375.CLK0
clock0 => ram_block1a376.CLK0
clock0 => ram_block1a377.CLK0
clock0 => ram_block1a378.CLK0
clock0 => ram_block1a379.CLK0
clock0 => ram_block1a380.CLK0
clock0 => ram_block1a381.CLK0
clock0 => ram_block1a382.CLK0
clock0 => ram_block1a383.CLK0
clock0 => ram_block1a384.CLK0
clock0 => ram_block1a385.CLK0
clock0 => ram_block1a386.CLK0
clock0 => ram_block1a387.CLK0
clock0 => ram_block1a388.CLK0
clock0 => ram_block1a389.CLK0
clock0 => ram_block1a390.CLK0
clock0 => ram_block1a391.CLK0
clock0 => ram_block1a392.CLK0
clock0 => ram_block1a393.CLK0
clock0 => ram_block1a394.CLK0
clock0 => ram_block1a395.CLK0
clock0 => ram_block1a396.CLK0
clock0 => ram_block1a397.CLK0
clock0 => ram_block1a398.CLK0
clock0 => ram_block1a399.CLK0
clock0 => ram_block1a400.CLK0
clock0 => ram_block1a401.CLK0
clock0 => ram_block1a402.CLK0
clock0 => ram_block1a403.CLK0
clock0 => ram_block1a404.CLK0
clock0 => ram_block1a405.CLK0
clock0 => ram_block1a406.CLK0
clock0 => ram_block1a407.CLK0
clock0 => ram_block1a408.CLK0
clock0 => ram_block1a409.CLK0
clock0 => ram_block1a410.CLK0
clock0 => ram_block1a411.CLK0
clock0 => ram_block1a412.CLK0
clock0 => ram_block1a413.CLK0
clock0 => ram_block1a414.CLK0
clock0 => ram_block1a415.CLK0
clock0 => ram_block1a416.CLK0
clock0 => ram_block1a417.CLK0
clock0 => ram_block1a418.CLK0
clock0 => ram_block1a419.CLK0
clock0 => ram_block1a420.CLK0
clock0 => ram_block1a421.CLK0
clock0 => ram_block1a422.CLK0
clock0 => ram_block1a423.CLK0
clock0 => ram_block1a424.CLK0
clock0 => ram_block1a425.CLK0
clock0 => ram_block1a426.CLK0
clock0 => ram_block1a427.CLK0
clock0 => ram_block1a428.CLK0
clock0 => ram_block1a429.CLK0
clock0 => ram_block1a430.CLK0
clock0 => ram_block1a431.CLK0
clock0 => ram_block1a432.CLK0
clock0 => ram_block1a433.CLK0
clock0 => ram_block1a434.CLK0
clock0 => ram_block1a435.CLK0
clock0 => ram_block1a436.CLK0
clock0 => ram_block1a437.CLK0
clock0 => ram_block1a438.CLK0
clock0 => ram_block1a439.CLK0
clock0 => ram_block1a440.CLK0
clock0 => ram_block1a441.CLK0
clock0 => ram_block1a442.CLK0
clock0 => ram_block1a443.CLK0
clock0 => ram_block1a444.CLK0
clock0 => ram_block1a445.CLK0
clock0 => ram_block1a446.CLK0
clock0 => ram_block1a447.CLK0
clock0 => ram_block1a448.CLK0
clock0 => ram_block1a449.CLK0
clock0 => ram_block1a450.CLK0
clock0 => ram_block1a451.CLK0
clock0 => ram_block1a452.CLK0
clock0 => ram_block1a453.CLK0
clock0 => ram_block1a454.CLK0
clock0 => ram_block1a455.CLK0
clock0 => ram_block1a456.CLK0
clock0 => ram_block1a457.CLK0
clock0 => ram_block1a458.CLK0
clock0 => ram_block1a459.CLK0
clock0 => ram_block1a460.CLK0
clock0 => ram_block1a461.CLK0
clock0 => ram_block1a462.CLK0
clock0 => ram_block1a463.CLK0
clock0 => ram_block1a464.CLK0
clock0 => ram_block1a465.CLK0
clock0 => ram_block1a466.CLK0
clock0 => ram_block1a467.CLK0
clock0 => ram_block1a468.CLK0
clock0 => ram_block1a469.CLK0
clock0 => ram_block1a470.CLK0
clock0 => ram_block1a471.CLK0
clock0 => ram_block1a472.CLK0
clock0 => ram_block1a473.CLK0
clock0 => ram_block1a474.CLK0
clock0 => ram_block1a475.CLK0
clock0 => ram_block1a476.CLK0
clock0 => ram_block1a477.CLK0
clock0 => ram_block1a478.CLK0
clock0 => ram_block1a479.CLK0
clock0 => ram_block1a480.CLK0
clock0 => ram_block1a481.CLK0
clock0 => ram_block1a482.CLK0
clock0 => ram_block1a483.CLK0
clock0 => ram_block1a484.CLK0
clock0 => ram_block1a485.CLK0
clock0 => ram_block1a486.CLK0
clock0 => ram_block1a487.CLK0
clock0 => ram_block1a488.CLK0
clock0 => ram_block1a489.CLK0
clock0 => ram_block1a490.CLK0
clock0 => ram_block1a491.CLK0
clock0 => ram_block1a492.CLK0
clock0 => ram_block1a493.CLK0
clock0 => ram_block1a494.CLK0
clock0 => ram_block1a495.CLK0
clock0 => ram_block1a496.CLK0
clock0 => ram_block1a497.CLK0
clock0 => ram_block1a498.CLK0
clock0 => ram_block1a499.CLK0
clock0 => ram_block1a500.CLK0
clock0 => ram_block1a501.CLK0
clock0 => ram_block1a502.CLK0
clock0 => ram_block1a503.CLK0
clock0 => ram_block1a504.CLK0
clock0 => ram_block1a505.CLK0
clock0 => ram_block1a506.CLK0
clock0 => ram_block1a507.CLK0
clock0 => ram_block1a508.CLK0
clock0 => ram_block1a509.CLK0
clock0 => ram_block1a510.CLK0
clock0 => ram_block1a511.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
clocken0 => ram_block1a32.ENA0
clocken0 => ram_block1a33.ENA0
clocken0 => ram_block1a34.ENA0
clocken0 => ram_block1a35.ENA0
clocken0 => ram_block1a36.ENA0
clocken0 => ram_block1a37.ENA0
clocken0 => ram_block1a38.ENA0
clocken0 => ram_block1a39.ENA0
clocken0 => ram_block1a40.ENA0
clocken0 => ram_block1a41.ENA0
clocken0 => ram_block1a42.ENA0
clocken0 => ram_block1a43.ENA0
clocken0 => ram_block1a44.ENA0
clocken0 => ram_block1a45.ENA0
clocken0 => ram_block1a46.ENA0
clocken0 => ram_block1a47.ENA0
clocken0 => ram_block1a48.ENA0
clocken0 => ram_block1a49.ENA0
clocken0 => ram_block1a50.ENA0
clocken0 => ram_block1a51.ENA0
clocken0 => ram_block1a52.ENA0
clocken0 => ram_block1a53.ENA0
clocken0 => ram_block1a54.ENA0
clocken0 => ram_block1a55.ENA0
clocken0 => ram_block1a56.ENA0
clocken0 => ram_block1a57.ENA0
clocken0 => ram_block1a58.ENA0
clocken0 => ram_block1a59.ENA0
clocken0 => ram_block1a60.ENA0
clocken0 => ram_block1a61.ENA0
clocken0 => ram_block1a62.ENA0
clocken0 => ram_block1a63.ENA0
clocken0 => ram_block1a64.ENA0
clocken0 => ram_block1a65.ENA0
clocken0 => ram_block1a66.ENA0
clocken0 => ram_block1a67.ENA0
clocken0 => ram_block1a68.ENA0
clocken0 => ram_block1a69.ENA0
clocken0 => ram_block1a70.ENA0
clocken0 => ram_block1a71.ENA0
clocken0 => ram_block1a72.ENA0
clocken0 => ram_block1a73.ENA0
clocken0 => ram_block1a74.ENA0
clocken0 => ram_block1a75.ENA0
clocken0 => ram_block1a76.ENA0
clocken0 => ram_block1a77.ENA0
clocken0 => ram_block1a78.ENA0
clocken0 => ram_block1a79.ENA0
clocken0 => ram_block1a80.ENA0
clocken0 => ram_block1a81.ENA0
clocken0 => ram_block1a82.ENA0
clocken0 => ram_block1a83.ENA0
clocken0 => ram_block1a84.ENA0
clocken0 => ram_block1a85.ENA0
clocken0 => ram_block1a86.ENA0
clocken0 => ram_block1a87.ENA0
clocken0 => ram_block1a88.ENA0
clocken0 => ram_block1a89.ENA0
clocken0 => ram_block1a90.ENA0
clocken0 => ram_block1a91.ENA0
clocken0 => ram_block1a92.ENA0
clocken0 => ram_block1a93.ENA0
clocken0 => ram_block1a94.ENA0
clocken0 => ram_block1a95.ENA0
clocken0 => ram_block1a96.ENA0
clocken0 => ram_block1a97.ENA0
clocken0 => ram_block1a98.ENA0
clocken0 => ram_block1a99.ENA0
clocken0 => ram_block1a100.ENA0
clocken0 => ram_block1a101.ENA0
clocken0 => ram_block1a102.ENA0
clocken0 => ram_block1a103.ENA0
clocken0 => ram_block1a104.ENA0
clocken0 => ram_block1a105.ENA0
clocken0 => ram_block1a106.ENA0
clocken0 => ram_block1a107.ENA0
clocken0 => ram_block1a108.ENA0
clocken0 => ram_block1a109.ENA0
clocken0 => ram_block1a110.ENA0
clocken0 => ram_block1a111.ENA0
clocken0 => ram_block1a112.ENA0
clocken0 => ram_block1a113.ENA0
clocken0 => ram_block1a114.ENA0
clocken0 => ram_block1a115.ENA0
clocken0 => ram_block1a116.ENA0
clocken0 => ram_block1a117.ENA0
clocken0 => ram_block1a118.ENA0
clocken0 => ram_block1a119.ENA0
clocken0 => ram_block1a120.ENA0
clocken0 => ram_block1a121.ENA0
clocken0 => ram_block1a122.ENA0
clocken0 => ram_block1a123.ENA0
clocken0 => ram_block1a124.ENA0
clocken0 => ram_block1a125.ENA0
clocken0 => ram_block1a126.ENA0
clocken0 => ram_block1a127.ENA0
clocken0 => ram_block1a128.ENA0
clocken0 => ram_block1a129.ENA0
clocken0 => ram_block1a130.ENA0
clocken0 => ram_block1a131.ENA0
clocken0 => ram_block1a132.ENA0
clocken0 => ram_block1a133.ENA0
clocken0 => ram_block1a134.ENA0
clocken0 => ram_block1a135.ENA0
clocken0 => ram_block1a136.ENA0
clocken0 => ram_block1a137.ENA0
clocken0 => ram_block1a138.ENA0
clocken0 => ram_block1a139.ENA0
clocken0 => ram_block1a140.ENA0
clocken0 => ram_block1a141.ENA0
clocken0 => ram_block1a142.ENA0
clocken0 => ram_block1a143.ENA0
clocken0 => ram_block1a144.ENA0
clocken0 => ram_block1a145.ENA0
clocken0 => ram_block1a146.ENA0
clocken0 => ram_block1a147.ENA0
clocken0 => ram_block1a148.ENA0
clocken0 => ram_block1a149.ENA0
clocken0 => ram_block1a150.ENA0
clocken0 => ram_block1a151.ENA0
clocken0 => ram_block1a152.ENA0
clocken0 => ram_block1a153.ENA0
clocken0 => ram_block1a154.ENA0
clocken0 => ram_block1a155.ENA0
clocken0 => ram_block1a156.ENA0
clocken0 => ram_block1a157.ENA0
clocken0 => ram_block1a158.ENA0
clocken0 => ram_block1a159.ENA0
clocken0 => ram_block1a160.ENA0
clocken0 => ram_block1a161.ENA0
clocken0 => ram_block1a162.ENA0
clocken0 => ram_block1a163.ENA0
clocken0 => ram_block1a164.ENA0
clocken0 => ram_block1a165.ENA0
clocken0 => ram_block1a166.ENA0
clocken0 => ram_block1a167.ENA0
clocken0 => ram_block1a168.ENA0
clocken0 => ram_block1a169.ENA0
clocken0 => ram_block1a170.ENA0
clocken0 => ram_block1a171.ENA0
clocken0 => ram_block1a172.ENA0
clocken0 => ram_block1a173.ENA0
clocken0 => ram_block1a174.ENA0
clocken0 => ram_block1a175.ENA0
clocken0 => ram_block1a176.ENA0
clocken0 => ram_block1a177.ENA0
clocken0 => ram_block1a178.ENA0
clocken0 => ram_block1a179.ENA0
clocken0 => ram_block1a180.ENA0
clocken0 => ram_block1a181.ENA0
clocken0 => ram_block1a182.ENA0
clocken0 => ram_block1a183.ENA0
clocken0 => ram_block1a184.ENA0
clocken0 => ram_block1a185.ENA0
clocken0 => ram_block1a186.ENA0
clocken0 => ram_block1a187.ENA0
clocken0 => ram_block1a188.ENA0
clocken0 => ram_block1a189.ENA0
clocken0 => ram_block1a190.ENA0
clocken0 => ram_block1a191.ENA0
clocken0 => ram_block1a192.ENA0
clocken0 => ram_block1a193.ENA0
clocken0 => ram_block1a194.ENA0
clocken0 => ram_block1a195.ENA0
clocken0 => ram_block1a196.ENA0
clocken0 => ram_block1a197.ENA0
clocken0 => ram_block1a198.ENA0
clocken0 => ram_block1a199.ENA0
clocken0 => ram_block1a200.ENA0
clocken0 => ram_block1a201.ENA0
clocken0 => ram_block1a202.ENA0
clocken0 => ram_block1a203.ENA0
clocken0 => ram_block1a204.ENA0
clocken0 => ram_block1a205.ENA0
clocken0 => ram_block1a206.ENA0
clocken0 => ram_block1a207.ENA0
clocken0 => ram_block1a208.ENA0
clocken0 => ram_block1a209.ENA0
clocken0 => ram_block1a210.ENA0
clocken0 => ram_block1a211.ENA0
clocken0 => ram_block1a212.ENA0
clocken0 => ram_block1a213.ENA0
clocken0 => ram_block1a214.ENA0
clocken0 => ram_block1a215.ENA0
clocken0 => ram_block1a216.ENA0
clocken0 => ram_block1a217.ENA0
clocken0 => ram_block1a218.ENA0
clocken0 => ram_block1a219.ENA0
clocken0 => ram_block1a220.ENA0
clocken0 => ram_block1a221.ENA0
clocken0 => ram_block1a222.ENA0
clocken0 => ram_block1a223.ENA0
clocken0 => ram_block1a224.ENA0
clocken0 => ram_block1a225.ENA0
clocken0 => ram_block1a226.ENA0
clocken0 => ram_block1a227.ENA0
clocken0 => ram_block1a228.ENA0
clocken0 => ram_block1a229.ENA0
clocken0 => ram_block1a230.ENA0
clocken0 => ram_block1a231.ENA0
clocken0 => ram_block1a232.ENA0
clocken0 => ram_block1a233.ENA0
clocken0 => ram_block1a234.ENA0
clocken0 => ram_block1a235.ENA0
clocken0 => ram_block1a236.ENA0
clocken0 => ram_block1a237.ENA0
clocken0 => ram_block1a238.ENA0
clocken0 => ram_block1a239.ENA0
clocken0 => ram_block1a240.ENA0
clocken0 => ram_block1a241.ENA0
clocken0 => ram_block1a242.ENA0
clocken0 => ram_block1a243.ENA0
clocken0 => ram_block1a244.ENA0
clocken0 => ram_block1a245.ENA0
clocken0 => ram_block1a246.ENA0
clocken0 => ram_block1a247.ENA0
clocken0 => ram_block1a248.ENA0
clocken0 => ram_block1a249.ENA0
clocken0 => ram_block1a250.ENA0
clocken0 => ram_block1a251.ENA0
clocken0 => ram_block1a252.ENA0
clocken0 => ram_block1a253.ENA0
clocken0 => ram_block1a254.ENA0
clocken0 => ram_block1a255.ENA0
clocken0 => ram_block1a256.ENA0
clocken0 => ram_block1a257.ENA0
clocken0 => ram_block1a258.ENA0
clocken0 => ram_block1a259.ENA0
clocken0 => ram_block1a260.ENA0
clocken0 => ram_block1a261.ENA0
clocken0 => ram_block1a262.ENA0
clocken0 => ram_block1a263.ENA0
clocken0 => ram_block1a264.ENA0
clocken0 => ram_block1a265.ENA0
clocken0 => ram_block1a266.ENA0
clocken0 => ram_block1a267.ENA0
clocken0 => ram_block1a268.ENA0
clocken0 => ram_block1a269.ENA0
clocken0 => ram_block1a270.ENA0
clocken0 => ram_block1a271.ENA0
clocken0 => ram_block1a272.ENA0
clocken0 => ram_block1a273.ENA0
clocken0 => ram_block1a274.ENA0
clocken0 => ram_block1a275.ENA0
clocken0 => ram_block1a276.ENA0
clocken0 => ram_block1a277.ENA0
clocken0 => ram_block1a278.ENA0
clocken0 => ram_block1a279.ENA0
clocken0 => ram_block1a280.ENA0
clocken0 => ram_block1a281.ENA0
clocken0 => ram_block1a282.ENA0
clocken0 => ram_block1a283.ENA0
clocken0 => ram_block1a284.ENA0
clocken0 => ram_block1a285.ENA0
clocken0 => ram_block1a286.ENA0
clocken0 => ram_block1a287.ENA0
clocken0 => ram_block1a288.ENA0
clocken0 => ram_block1a289.ENA0
clocken0 => ram_block1a290.ENA0
clocken0 => ram_block1a291.ENA0
clocken0 => ram_block1a292.ENA0
clocken0 => ram_block1a293.ENA0
clocken0 => ram_block1a294.ENA0
clocken0 => ram_block1a295.ENA0
clocken0 => ram_block1a296.ENA0
clocken0 => ram_block1a297.ENA0
clocken0 => ram_block1a298.ENA0
clocken0 => ram_block1a299.ENA0
clocken0 => ram_block1a300.ENA0
clocken0 => ram_block1a301.ENA0
clocken0 => ram_block1a302.ENA0
clocken0 => ram_block1a303.ENA0
clocken0 => ram_block1a304.ENA0
clocken0 => ram_block1a305.ENA0
clocken0 => ram_block1a306.ENA0
clocken0 => ram_block1a307.ENA0
clocken0 => ram_block1a308.ENA0
clocken0 => ram_block1a309.ENA0
clocken0 => ram_block1a310.ENA0
clocken0 => ram_block1a311.ENA0
clocken0 => ram_block1a312.ENA0
clocken0 => ram_block1a313.ENA0
clocken0 => ram_block1a314.ENA0
clocken0 => ram_block1a315.ENA0
clocken0 => ram_block1a316.ENA0
clocken0 => ram_block1a317.ENA0
clocken0 => ram_block1a318.ENA0
clocken0 => ram_block1a319.ENA0
clocken0 => ram_block1a320.ENA0
clocken0 => ram_block1a321.ENA0
clocken0 => ram_block1a322.ENA0
clocken0 => ram_block1a323.ENA0
clocken0 => ram_block1a324.ENA0
clocken0 => ram_block1a325.ENA0
clocken0 => ram_block1a326.ENA0
clocken0 => ram_block1a327.ENA0
clocken0 => ram_block1a328.ENA0
clocken0 => ram_block1a329.ENA0
clocken0 => ram_block1a330.ENA0
clocken0 => ram_block1a331.ENA0
clocken0 => ram_block1a332.ENA0
clocken0 => ram_block1a333.ENA0
clocken0 => ram_block1a334.ENA0
clocken0 => ram_block1a335.ENA0
clocken0 => ram_block1a336.ENA0
clocken0 => ram_block1a337.ENA0
clocken0 => ram_block1a338.ENA0
clocken0 => ram_block1a339.ENA0
clocken0 => ram_block1a340.ENA0
clocken0 => ram_block1a341.ENA0
clocken0 => ram_block1a342.ENA0
clocken0 => ram_block1a343.ENA0
clocken0 => ram_block1a344.ENA0
clocken0 => ram_block1a345.ENA0
clocken0 => ram_block1a346.ENA0
clocken0 => ram_block1a347.ENA0
clocken0 => ram_block1a348.ENA0
clocken0 => ram_block1a349.ENA0
clocken0 => ram_block1a350.ENA0
clocken0 => ram_block1a351.ENA0
clocken0 => ram_block1a352.ENA0
clocken0 => ram_block1a353.ENA0
clocken0 => ram_block1a354.ENA0
clocken0 => ram_block1a355.ENA0
clocken0 => ram_block1a356.ENA0
clocken0 => ram_block1a357.ENA0
clocken0 => ram_block1a358.ENA0
clocken0 => ram_block1a359.ENA0
clocken0 => ram_block1a360.ENA0
clocken0 => ram_block1a361.ENA0
clocken0 => ram_block1a362.ENA0
clocken0 => ram_block1a363.ENA0
clocken0 => ram_block1a364.ENA0
clocken0 => ram_block1a365.ENA0
clocken0 => ram_block1a366.ENA0
clocken0 => ram_block1a367.ENA0
clocken0 => ram_block1a368.ENA0
clocken0 => ram_block1a369.ENA0
clocken0 => ram_block1a370.ENA0
clocken0 => ram_block1a371.ENA0
clocken0 => ram_block1a372.ENA0
clocken0 => ram_block1a373.ENA0
clocken0 => ram_block1a374.ENA0
clocken0 => ram_block1a375.ENA0
clocken0 => ram_block1a376.ENA0
clocken0 => ram_block1a377.ENA0
clocken0 => ram_block1a378.ENA0
clocken0 => ram_block1a379.ENA0
clocken0 => ram_block1a380.ENA0
clocken0 => ram_block1a381.ENA0
clocken0 => ram_block1a382.ENA0
clocken0 => ram_block1a383.ENA0
clocken0 => ram_block1a384.ENA0
clocken0 => ram_block1a385.ENA0
clocken0 => ram_block1a386.ENA0
clocken0 => ram_block1a387.ENA0
clocken0 => ram_block1a388.ENA0
clocken0 => ram_block1a389.ENA0
clocken0 => ram_block1a390.ENA0
clocken0 => ram_block1a391.ENA0
clocken0 => ram_block1a392.ENA0
clocken0 => ram_block1a393.ENA0
clocken0 => ram_block1a394.ENA0
clocken0 => ram_block1a395.ENA0
clocken0 => ram_block1a396.ENA0
clocken0 => ram_block1a397.ENA0
clocken0 => ram_block1a398.ENA0
clocken0 => ram_block1a399.ENA0
clocken0 => ram_block1a400.ENA0
clocken0 => ram_block1a401.ENA0
clocken0 => ram_block1a402.ENA0
clocken0 => ram_block1a403.ENA0
clocken0 => ram_block1a404.ENA0
clocken0 => ram_block1a405.ENA0
clocken0 => ram_block1a406.ENA0
clocken0 => ram_block1a407.ENA0
clocken0 => ram_block1a408.ENA0
clocken0 => ram_block1a409.ENA0
clocken0 => ram_block1a410.ENA0
clocken0 => ram_block1a411.ENA0
clocken0 => ram_block1a412.ENA0
clocken0 => ram_block1a413.ENA0
clocken0 => ram_block1a414.ENA0
clocken0 => ram_block1a415.ENA0
clocken0 => ram_block1a416.ENA0
clocken0 => ram_block1a417.ENA0
clocken0 => ram_block1a418.ENA0
clocken0 => ram_block1a419.ENA0
clocken0 => ram_block1a420.ENA0
clocken0 => ram_block1a421.ENA0
clocken0 => ram_block1a422.ENA0
clocken0 => ram_block1a423.ENA0
clocken0 => ram_block1a424.ENA0
clocken0 => ram_block1a425.ENA0
clocken0 => ram_block1a426.ENA0
clocken0 => ram_block1a427.ENA0
clocken0 => ram_block1a428.ENA0
clocken0 => ram_block1a429.ENA0
clocken0 => ram_block1a430.ENA0
clocken0 => ram_block1a431.ENA0
clocken0 => ram_block1a432.ENA0
clocken0 => ram_block1a433.ENA0
clocken0 => ram_block1a434.ENA0
clocken0 => ram_block1a435.ENA0
clocken0 => ram_block1a436.ENA0
clocken0 => ram_block1a437.ENA0
clocken0 => ram_block1a438.ENA0
clocken0 => ram_block1a439.ENA0
clocken0 => ram_block1a440.ENA0
clocken0 => ram_block1a441.ENA0
clocken0 => ram_block1a442.ENA0
clocken0 => ram_block1a443.ENA0
clocken0 => ram_block1a444.ENA0
clocken0 => ram_block1a445.ENA0
clocken0 => ram_block1a446.ENA0
clocken0 => ram_block1a447.ENA0
clocken0 => ram_block1a448.ENA0
clocken0 => ram_block1a449.ENA0
clocken0 => ram_block1a450.ENA0
clocken0 => ram_block1a451.ENA0
clocken0 => ram_block1a452.ENA0
clocken0 => ram_block1a453.ENA0
clocken0 => ram_block1a454.ENA0
clocken0 => ram_block1a455.ENA0
clocken0 => ram_block1a456.ENA0
clocken0 => ram_block1a457.ENA0
clocken0 => ram_block1a458.ENA0
clocken0 => ram_block1a459.ENA0
clocken0 => ram_block1a460.ENA0
clocken0 => ram_block1a461.ENA0
clocken0 => ram_block1a462.ENA0
clocken0 => ram_block1a463.ENA0
clocken0 => ram_block1a464.ENA0
clocken0 => ram_block1a465.ENA0
clocken0 => ram_block1a466.ENA0
clocken0 => ram_block1a467.ENA0
clocken0 => ram_block1a468.ENA0
clocken0 => ram_block1a469.ENA0
clocken0 => ram_block1a470.ENA0
clocken0 => ram_block1a471.ENA0
clocken0 => ram_block1a472.ENA0
clocken0 => ram_block1a473.ENA0
clocken0 => ram_block1a474.ENA0
clocken0 => ram_block1a475.ENA0
clocken0 => ram_block1a476.ENA0
clocken0 => ram_block1a477.ENA0
clocken0 => ram_block1a478.ENA0
clocken0 => ram_block1a479.ENA0
clocken0 => ram_block1a480.ENA0
clocken0 => ram_block1a481.ENA0
clocken0 => ram_block1a482.ENA0
clocken0 => ram_block1a483.ENA0
clocken0 => ram_block1a484.ENA0
clocken0 => ram_block1a485.ENA0
clocken0 => ram_block1a486.ENA0
clocken0 => ram_block1a487.ENA0
clocken0 => ram_block1a488.ENA0
clocken0 => ram_block1a489.ENA0
clocken0 => ram_block1a490.ENA0
clocken0 => ram_block1a491.ENA0
clocken0 => ram_block1a492.ENA0
clocken0 => ram_block1a493.ENA0
clocken0 => ram_block1a494.ENA0
clocken0 => ram_block1a495.ENA0
clocken0 => ram_block1a496.ENA0
clocken0 => ram_block1a497.ENA0
clocken0 => ram_block1a498.ENA0
clocken0 => ram_block1a499.ENA0
clocken0 => ram_block1a500.ENA0
clocken0 => ram_block1a501.ENA0
clocken0 => ram_block1a502.ENA0
clocken0 => ram_block1a503.ENA0
clocken0 => ram_block1a504.ENA0
clocken0 => ram_block1a505.ENA0
clocken0 => ram_block1a506.ENA0
clocken0 => ram_block1a507.ENA0
clocken0 => ram_block1a508.ENA0
clocken0 => ram_block1a509.ENA0
clocken0 => ram_block1a510.ENA0
clocken0 => ram_block1a511.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
data_a[64] => ram_block1a64.PORTADATAIN
data_a[65] => ram_block1a65.PORTADATAIN
data_a[66] => ram_block1a66.PORTADATAIN
data_a[67] => ram_block1a67.PORTADATAIN
data_a[68] => ram_block1a68.PORTADATAIN
data_a[69] => ram_block1a69.PORTADATAIN
data_a[70] => ram_block1a70.PORTADATAIN
data_a[71] => ram_block1a71.PORTADATAIN
data_a[72] => ram_block1a72.PORTADATAIN
data_a[73] => ram_block1a73.PORTADATAIN
data_a[74] => ram_block1a74.PORTADATAIN
data_a[75] => ram_block1a75.PORTADATAIN
data_a[76] => ram_block1a76.PORTADATAIN
data_a[77] => ram_block1a77.PORTADATAIN
data_a[78] => ram_block1a78.PORTADATAIN
data_a[79] => ram_block1a79.PORTADATAIN
data_a[80] => ram_block1a80.PORTADATAIN
data_a[81] => ram_block1a81.PORTADATAIN
data_a[82] => ram_block1a82.PORTADATAIN
data_a[83] => ram_block1a83.PORTADATAIN
data_a[84] => ram_block1a84.PORTADATAIN
data_a[85] => ram_block1a85.PORTADATAIN
data_a[86] => ram_block1a86.PORTADATAIN
data_a[87] => ram_block1a87.PORTADATAIN
data_a[88] => ram_block1a88.PORTADATAIN
data_a[89] => ram_block1a89.PORTADATAIN
data_a[90] => ram_block1a90.PORTADATAIN
data_a[91] => ram_block1a91.PORTADATAIN
data_a[92] => ram_block1a92.PORTADATAIN
data_a[93] => ram_block1a93.PORTADATAIN
data_a[94] => ram_block1a94.PORTADATAIN
data_a[95] => ram_block1a95.PORTADATAIN
data_a[96] => ram_block1a96.PORTADATAIN
data_a[97] => ram_block1a97.PORTADATAIN
data_a[98] => ram_block1a98.PORTADATAIN
data_a[99] => ram_block1a99.PORTADATAIN
data_a[100] => ram_block1a100.PORTADATAIN
data_a[101] => ram_block1a101.PORTADATAIN
data_a[102] => ram_block1a102.PORTADATAIN
data_a[103] => ram_block1a103.PORTADATAIN
data_a[104] => ram_block1a104.PORTADATAIN
data_a[105] => ram_block1a105.PORTADATAIN
data_a[106] => ram_block1a106.PORTADATAIN
data_a[107] => ram_block1a107.PORTADATAIN
data_a[108] => ram_block1a108.PORTADATAIN
data_a[109] => ram_block1a109.PORTADATAIN
data_a[110] => ram_block1a110.PORTADATAIN
data_a[111] => ram_block1a111.PORTADATAIN
data_a[112] => ram_block1a112.PORTADATAIN
data_a[113] => ram_block1a113.PORTADATAIN
data_a[114] => ram_block1a114.PORTADATAIN
data_a[115] => ram_block1a115.PORTADATAIN
data_a[116] => ram_block1a116.PORTADATAIN
data_a[117] => ram_block1a117.PORTADATAIN
data_a[118] => ram_block1a118.PORTADATAIN
data_a[119] => ram_block1a119.PORTADATAIN
data_a[120] => ram_block1a120.PORTADATAIN
data_a[121] => ram_block1a121.PORTADATAIN
data_a[122] => ram_block1a122.PORTADATAIN
data_a[123] => ram_block1a123.PORTADATAIN
data_a[124] => ram_block1a124.PORTADATAIN
data_a[125] => ram_block1a125.PORTADATAIN
data_a[126] => ram_block1a126.PORTADATAIN
data_a[127] => ram_block1a127.PORTADATAIN
data_a[128] => ram_block1a128.PORTADATAIN
data_a[129] => ram_block1a129.PORTADATAIN
data_a[130] => ram_block1a130.PORTADATAIN
data_a[131] => ram_block1a131.PORTADATAIN
data_a[132] => ram_block1a132.PORTADATAIN
data_a[133] => ram_block1a133.PORTADATAIN
data_a[134] => ram_block1a134.PORTADATAIN
data_a[135] => ram_block1a135.PORTADATAIN
data_a[136] => ram_block1a136.PORTADATAIN
data_a[137] => ram_block1a137.PORTADATAIN
data_a[138] => ram_block1a138.PORTADATAIN
data_a[139] => ram_block1a139.PORTADATAIN
data_a[140] => ram_block1a140.PORTADATAIN
data_a[141] => ram_block1a141.PORTADATAIN
data_a[142] => ram_block1a142.PORTADATAIN
data_a[143] => ram_block1a143.PORTADATAIN
data_a[144] => ram_block1a144.PORTADATAIN
data_a[145] => ram_block1a145.PORTADATAIN
data_a[146] => ram_block1a146.PORTADATAIN
data_a[147] => ram_block1a147.PORTADATAIN
data_a[148] => ram_block1a148.PORTADATAIN
data_a[149] => ram_block1a149.PORTADATAIN
data_a[150] => ram_block1a150.PORTADATAIN
data_a[151] => ram_block1a151.PORTADATAIN
data_a[152] => ram_block1a152.PORTADATAIN
data_a[153] => ram_block1a153.PORTADATAIN
data_a[154] => ram_block1a154.PORTADATAIN
data_a[155] => ram_block1a155.PORTADATAIN
data_a[156] => ram_block1a156.PORTADATAIN
data_a[157] => ram_block1a157.PORTADATAIN
data_a[158] => ram_block1a158.PORTADATAIN
data_a[159] => ram_block1a159.PORTADATAIN
data_a[160] => ram_block1a160.PORTADATAIN
data_a[161] => ram_block1a161.PORTADATAIN
data_a[162] => ram_block1a162.PORTADATAIN
data_a[163] => ram_block1a163.PORTADATAIN
data_a[164] => ram_block1a164.PORTADATAIN
data_a[165] => ram_block1a165.PORTADATAIN
data_a[166] => ram_block1a166.PORTADATAIN
data_a[167] => ram_block1a167.PORTADATAIN
data_a[168] => ram_block1a168.PORTADATAIN
data_a[169] => ram_block1a169.PORTADATAIN
data_a[170] => ram_block1a170.PORTADATAIN
data_a[171] => ram_block1a171.PORTADATAIN
data_a[172] => ram_block1a172.PORTADATAIN
data_a[173] => ram_block1a173.PORTADATAIN
data_a[174] => ram_block1a174.PORTADATAIN
data_a[175] => ram_block1a175.PORTADATAIN
data_a[176] => ram_block1a176.PORTADATAIN
data_a[177] => ram_block1a177.PORTADATAIN
data_a[178] => ram_block1a178.PORTADATAIN
data_a[179] => ram_block1a179.PORTADATAIN
data_a[180] => ram_block1a180.PORTADATAIN
data_a[181] => ram_block1a181.PORTADATAIN
data_a[182] => ram_block1a182.PORTADATAIN
data_a[183] => ram_block1a183.PORTADATAIN
data_a[184] => ram_block1a184.PORTADATAIN
data_a[185] => ram_block1a185.PORTADATAIN
data_a[186] => ram_block1a186.PORTADATAIN
data_a[187] => ram_block1a187.PORTADATAIN
data_a[188] => ram_block1a188.PORTADATAIN
data_a[189] => ram_block1a189.PORTADATAIN
data_a[190] => ram_block1a190.PORTADATAIN
data_a[191] => ram_block1a191.PORTADATAIN
data_a[192] => ram_block1a192.PORTADATAIN
data_a[193] => ram_block1a193.PORTADATAIN
data_a[194] => ram_block1a194.PORTADATAIN
data_a[195] => ram_block1a195.PORTADATAIN
data_a[196] => ram_block1a196.PORTADATAIN
data_a[197] => ram_block1a197.PORTADATAIN
data_a[198] => ram_block1a198.PORTADATAIN
data_a[199] => ram_block1a199.PORTADATAIN
data_a[200] => ram_block1a200.PORTADATAIN
data_a[201] => ram_block1a201.PORTADATAIN
data_a[202] => ram_block1a202.PORTADATAIN
data_a[203] => ram_block1a203.PORTADATAIN
data_a[204] => ram_block1a204.PORTADATAIN
data_a[205] => ram_block1a205.PORTADATAIN
data_a[206] => ram_block1a206.PORTADATAIN
data_a[207] => ram_block1a207.PORTADATAIN
data_a[208] => ram_block1a208.PORTADATAIN
data_a[209] => ram_block1a209.PORTADATAIN
data_a[210] => ram_block1a210.PORTADATAIN
data_a[211] => ram_block1a211.PORTADATAIN
data_a[212] => ram_block1a212.PORTADATAIN
data_a[213] => ram_block1a213.PORTADATAIN
data_a[214] => ram_block1a214.PORTADATAIN
data_a[215] => ram_block1a215.PORTADATAIN
data_a[216] => ram_block1a216.PORTADATAIN
data_a[217] => ram_block1a217.PORTADATAIN
data_a[218] => ram_block1a218.PORTADATAIN
data_a[219] => ram_block1a219.PORTADATAIN
data_a[220] => ram_block1a220.PORTADATAIN
data_a[221] => ram_block1a221.PORTADATAIN
data_a[222] => ram_block1a222.PORTADATAIN
data_a[223] => ram_block1a223.PORTADATAIN
data_a[224] => ram_block1a224.PORTADATAIN
data_a[225] => ram_block1a225.PORTADATAIN
data_a[226] => ram_block1a226.PORTADATAIN
data_a[227] => ram_block1a227.PORTADATAIN
data_a[228] => ram_block1a228.PORTADATAIN
data_a[229] => ram_block1a229.PORTADATAIN
data_a[230] => ram_block1a230.PORTADATAIN
data_a[231] => ram_block1a231.PORTADATAIN
data_a[232] => ram_block1a232.PORTADATAIN
data_a[233] => ram_block1a233.PORTADATAIN
data_a[234] => ram_block1a234.PORTADATAIN
data_a[235] => ram_block1a235.PORTADATAIN
data_a[236] => ram_block1a236.PORTADATAIN
data_a[237] => ram_block1a237.PORTADATAIN
data_a[238] => ram_block1a238.PORTADATAIN
data_a[239] => ram_block1a239.PORTADATAIN
data_a[240] => ram_block1a240.PORTADATAIN
data_a[241] => ram_block1a241.PORTADATAIN
data_a[242] => ram_block1a242.PORTADATAIN
data_a[243] => ram_block1a243.PORTADATAIN
data_a[244] => ram_block1a244.PORTADATAIN
data_a[245] => ram_block1a245.PORTADATAIN
data_a[246] => ram_block1a246.PORTADATAIN
data_a[247] => ram_block1a247.PORTADATAIN
data_a[248] => ram_block1a248.PORTADATAIN
data_a[249] => ram_block1a249.PORTADATAIN
data_a[250] => ram_block1a250.PORTADATAIN
data_a[251] => ram_block1a251.PORTADATAIN
data_a[252] => ram_block1a252.PORTADATAIN
data_a[253] => ram_block1a253.PORTADATAIN
data_a[254] => ram_block1a254.PORTADATAIN
data_a[255] => ram_block1a255.PORTADATAIN
data_a[256] => ram_block1a256.PORTADATAIN
data_a[257] => ram_block1a257.PORTADATAIN
data_a[258] => ram_block1a258.PORTADATAIN
data_a[259] => ram_block1a259.PORTADATAIN
data_a[260] => ram_block1a260.PORTADATAIN
data_a[261] => ram_block1a261.PORTADATAIN
data_a[262] => ram_block1a262.PORTADATAIN
data_a[263] => ram_block1a263.PORTADATAIN
data_a[264] => ram_block1a264.PORTADATAIN
data_a[265] => ram_block1a265.PORTADATAIN
data_a[266] => ram_block1a266.PORTADATAIN
data_a[267] => ram_block1a267.PORTADATAIN
data_a[268] => ram_block1a268.PORTADATAIN
data_a[269] => ram_block1a269.PORTADATAIN
data_a[270] => ram_block1a270.PORTADATAIN
data_a[271] => ram_block1a271.PORTADATAIN
data_a[272] => ram_block1a272.PORTADATAIN
data_a[273] => ram_block1a273.PORTADATAIN
data_a[274] => ram_block1a274.PORTADATAIN
data_a[275] => ram_block1a275.PORTADATAIN
data_a[276] => ram_block1a276.PORTADATAIN
data_a[277] => ram_block1a277.PORTADATAIN
data_a[278] => ram_block1a278.PORTADATAIN
data_a[279] => ram_block1a279.PORTADATAIN
data_a[280] => ram_block1a280.PORTADATAIN
data_a[281] => ram_block1a281.PORTADATAIN
data_a[282] => ram_block1a282.PORTADATAIN
data_a[283] => ram_block1a283.PORTADATAIN
data_a[284] => ram_block1a284.PORTADATAIN
data_a[285] => ram_block1a285.PORTADATAIN
data_a[286] => ram_block1a286.PORTADATAIN
data_a[287] => ram_block1a287.PORTADATAIN
data_a[288] => ram_block1a288.PORTADATAIN
data_a[289] => ram_block1a289.PORTADATAIN
data_a[290] => ram_block1a290.PORTADATAIN
data_a[291] => ram_block1a291.PORTADATAIN
data_a[292] => ram_block1a292.PORTADATAIN
data_a[293] => ram_block1a293.PORTADATAIN
data_a[294] => ram_block1a294.PORTADATAIN
data_a[295] => ram_block1a295.PORTADATAIN
data_a[296] => ram_block1a296.PORTADATAIN
data_a[297] => ram_block1a297.PORTADATAIN
data_a[298] => ram_block1a298.PORTADATAIN
data_a[299] => ram_block1a299.PORTADATAIN
data_a[300] => ram_block1a300.PORTADATAIN
data_a[301] => ram_block1a301.PORTADATAIN
data_a[302] => ram_block1a302.PORTADATAIN
data_a[303] => ram_block1a303.PORTADATAIN
data_a[304] => ram_block1a304.PORTADATAIN
data_a[305] => ram_block1a305.PORTADATAIN
data_a[306] => ram_block1a306.PORTADATAIN
data_a[307] => ram_block1a307.PORTADATAIN
data_a[308] => ram_block1a308.PORTADATAIN
data_a[309] => ram_block1a309.PORTADATAIN
data_a[310] => ram_block1a310.PORTADATAIN
data_a[311] => ram_block1a311.PORTADATAIN
data_a[312] => ram_block1a312.PORTADATAIN
data_a[313] => ram_block1a313.PORTADATAIN
data_a[314] => ram_block1a314.PORTADATAIN
data_a[315] => ram_block1a315.PORTADATAIN
data_a[316] => ram_block1a316.PORTADATAIN
data_a[317] => ram_block1a317.PORTADATAIN
data_a[318] => ram_block1a318.PORTADATAIN
data_a[319] => ram_block1a319.PORTADATAIN
data_a[320] => ram_block1a320.PORTADATAIN
data_a[321] => ram_block1a321.PORTADATAIN
data_a[322] => ram_block1a322.PORTADATAIN
data_a[323] => ram_block1a323.PORTADATAIN
data_a[324] => ram_block1a324.PORTADATAIN
data_a[325] => ram_block1a325.PORTADATAIN
data_a[326] => ram_block1a326.PORTADATAIN
data_a[327] => ram_block1a327.PORTADATAIN
data_a[328] => ram_block1a328.PORTADATAIN
data_a[329] => ram_block1a329.PORTADATAIN
data_a[330] => ram_block1a330.PORTADATAIN
data_a[331] => ram_block1a331.PORTADATAIN
data_a[332] => ram_block1a332.PORTADATAIN
data_a[333] => ram_block1a333.PORTADATAIN
data_a[334] => ram_block1a334.PORTADATAIN
data_a[335] => ram_block1a335.PORTADATAIN
data_a[336] => ram_block1a336.PORTADATAIN
data_a[337] => ram_block1a337.PORTADATAIN
data_a[338] => ram_block1a338.PORTADATAIN
data_a[339] => ram_block1a339.PORTADATAIN
data_a[340] => ram_block1a340.PORTADATAIN
data_a[341] => ram_block1a341.PORTADATAIN
data_a[342] => ram_block1a342.PORTADATAIN
data_a[343] => ram_block1a343.PORTADATAIN
data_a[344] => ram_block1a344.PORTADATAIN
data_a[345] => ram_block1a345.PORTADATAIN
data_a[346] => ram_block1a346.PORTADATAIN
data_a[347] => ram_block1a347.PORTADATAIN
data_a[348] => ram_block1a348.PORTADATAIN
data_a[349] => ram_block1a349.PORTADATAIN
data_a[350] => ram_block1a350.PORTADATAIN
data_a[351] => ram_block1a351.PORTADATAIN
data_a[352] => ram_block1a352.PORTADATAIN
data_a[353] => ram_block1a353.PORTADATAIN
data_a[354] => ram_block1a354.PORTADATAIN
data_a[355] => ram_block1a355.PORTADATAIN
data_a[356] => ram_block1a356.PORTADATAIN
data_a[357] => ram_block1a357.PORTADATAIN
data_a[358] => ram_block1a358.PORTADATAIN
data_a[359] => ram_block1a359.PORTADATAIN
data_a[360] => ram_block1a360.PORTADATAIN
data_a[361] => ram_block1a361.PORTADATAIN
data_a[362] => ram_block1a362.PORTADATAIN
data_a[363] => ram_block1a363.PORTADATAIN
data_a[364] => ram_block1a364.PORTADATAIN
data_a[365] => ram_block1a365.PORTADATAIN
data_a[366] => ram_block1a366.PORTADATAIN
data_a[367] => ram_block1a367.PORTADATAIN
data_a[368] => ram_block1a368.PORTADATAIN
data_a[369] => ram_block1a369.PORTADATAIN
data_a[370] => ram_block1a370.PORTADATAIN
data_a[371] => ram_block1a371.PORTADATAIN
data_a[372] => ram_block1a372.PORTADATAIN
data_a[373] => ram_block1a373.PORTADATAIN
data_a[374] => ram_block1a374.PORTADATAIN
data_a[375] => ram_block1a375.PORTADATAIN
data_a[376] => ram_block1a376.PORTADATAIN
data_a[377] => ram_block1a377.PORTADATAIN
data_a[378] => ram_block1a378.PORTADATAIN
data_a[379] => ram_block1a379.PORTADATAIN
data_a[380] => ram_block1a380.PORTADATAIN
data_a[381] => ram_block1a381.PORTADATAIN
data_a[382] => ram_block1a382.PORTADATAIN
data_a[383] => ram_block1a383.PORTADATAIN
data_a[384] => ram_block1a384.PORTADATAIN
data_a[385] => ram_block1a385.PORTADATAIN
data_a[386] => ram_block1a386.PORTADATAIN
data_a[387] => ram_block1a387.PORTADATAIN
data_a[388] => ram_block1a388.PORTADATAIN
data_a[389] => ram_block1a389.PORTADATAIN
data_a[390] => ram_block1a390.PORTADATAIN
data_a[391] => ram_block1a391.PORTADATAIN
data_a[392] => ram_block1a392.PORTADATAIN
data_a[393] => ram_block1a393.PORTADATAIN
data_a[394] => ram_block1a394.PORTADATAIN
data_a[395] => ram_block1a395.PORTADATAIN
data_a[396] => ram_block1a396.PORTADATAIN
data_a[397] => ram_block1a397.PORTADATAIN
data_a[398] => ram_block1a398.PORTADATAIN
data_a[399] => ram_block1a399.PORTADATAIN
data_a[400] => ram_block1a400.PORTADATAIN
data_a[401] => ram_block1a401.PORTADATAIN
data_a[402] => ram_block1a402.PORTADATAIN
data_a[403] => ram_block1a403.PORTADATAIN
data_a[404] => ram_block1a404.PORTADATAIN
data_a[405] => ram_block1a405.PORTADATAIN
data_a[406] => ram_block1a406.PORTADATAIN
data_a[407] => ram_block1a407.PORTADATAIN
data_a[408] => ram_block1a408.PORTADATAIN
data_a[409] => ram_block1a409.PORTADATAIN
data_a[410] => ram_block1a410.PORTADATAIN
data_a[411] => ram_block1a411.PORTADATAIN
data_a[412] => ram_block1a412.PORTADATAIN
data_a[413] => ram_block1a413.PORTADATAIN
data_a[414] => ram_block1a414.PORTADATAIN
data_a[415] => ram_block1a415.PORTADATAIN
data_a[416] => ram_block1a416.PORTADATAIN
data_a[417] => ram_block1a417.PORTADATAIN
data_a[418] => ram_block1a418.PORTADATAIN
data_a[419] => ram_block1a419.PORTADATAIN
data_a[420] => ram_block1a420.PORTADATAIN
data_a[421] => ram_block1a421.PORTADATAIN
data_a[422] => ram_block1a422.PORTADATAIN
data_a[423] => ram_block1a423.PORTADATAIN
data_a[424] => ram_block1a424.PORTADATAIN
data_a[425] => ram_block1a425.PORTADATAIN
data_a[426] => ram_block1a426.PORTADATAIN
data_a[427] => ram_block1a427.PORTADATAIN
data_a[428] => ram_block1a428.PORTADATAIN
data_a[429] => ram_block1a429.PORTADATAIN
data_a[430] => ram_block1a430.PORTADATAIN
data_a[431] => ram_block1a431.PORTADATAIN
data_a[432] => ram_block1a432.PORTADATAIN
data_a[433] => ram_block1a433.PORTADATAIN
data_a[434] => ram_block1a434.PORTADATAIN
data_a[435] => ram_block1a435.PORTADATAIN
data_a[436] => ram_block1a436.PORTADATAIN
data_a[437] => ram_block1a437.PORTADATAIN
data_a[438] => ram_block1a438.PORTADATAIN
data_a[439] => ram_block1a439.PORTADATAIN
data_a[440] => ram_block1a440.PORTADATAIN
data_a[441] => ram_block1a441.PORTADATAIN
data_a[442] => ram_block1a442.PORTADATAIN
data_a[443] => ram_block1a443.PORTADATAIN
data_a[444] => ram_block1a444.PORTADATAIN
data_a[445] => ram_block1a445.PORTADATAIN
data_a[446] => ram_block1a446.PORTADATAIN
data_a[447] => ram_block1a447.PORTADATAIN
data_a[448] => ram_block1a448.PORTADATAIN
data_a[449] => ram_block1a449.PORTADATAIN
data_a[450] => ram_block1a450.PORTADATAIN
data_a[451] => ram_block1a451.PORTADATAIN
data_a[452] => ram_block1a452.PORTADATAIN
data_a[453] => ram_block1a453.PORTADATAIN
data_a[454] => ram_block1a454.PORTADATAIN
data_a[455] => ram_block1a455.PORTADATAIN
data_a[456] => ram_block1a456.PORTADATAIN
data_a[457] => ram_block1a457.PORTADATAIN
data_a[458] => ram_block1a458.PORTADATAIN
data_a[459] => ram_block1a459.PORTADATAIN
data_a[460] => ram_block1a460.PORTADATAIN
data_a[461] => ram_block1a461.PORTADATAIN
data_a[462] => ram_block1a462.PORTADATAIN
data_a[463] => ram_block1a463.PORTADATAIN
data_a[464] => ram_block1a464.PORTADATAIN
data_a[465] => ram_block1a465.PORTADATAIN
data_a[466] => ram_block1a466.PORTADATAIN
data_a[467] => ram_block1a467.PORTADATAIN
data_a[468] => ram_block1a468.PORTADATAIN
data_a[469] => ram_block1a469.PORTADATAIN
data_a[470] => ram_block1a470.PORTADATAIN
data_a[471] => ram_block1a471.PORTADATAIN
data_a[472] => ram_block1a472.PORTADATAIN
data_a[473] => ram_block1a473.PORTADATAIN
data_a[474] => ram_block1a474.PORTADATAIN
data_a[475] => ram_block1a475.PORTADATAIN
data_a[476] => ram_block1a476.PORTADATAIN
data_a[477] => ram_block1a477.PORTADATAIN
data_a[478] => ram_block1a478.PORTADATAIN
data_a[479] => ram_block1a479.PORTADATAIN
data_a[480] => ram_block1a480.PORTADATAIN
data_a[481] => ram_block1a481.PORTADATAIN
data_a[482] => ram_block1a482.PORTADATAIN
data_a[483] => ram_block1a483.PORTADATAIN
data_a[484] => ram_block1a484.PORTADATAIN
data_a[485] => ram_block1a485.PORTADATAIN
data_a[486] => ram_block1a486.PORTADATAIN
data_a[487] => ram_block1a487.PORTADATAIN
data_a[488] => ram_block1a488.PORTADATAIN
data_a[489] => ram_block1a489.PORTADATAIN
data_a[490] => ram_block1a490.PORTADATAIN
data_a[491] => ram_block1a491.PORTADATAIN
data_a[492] => ram_block1a492.PORTADATAIN
data_a[493] => ram_block1a493.PORTADATAIN
data_a[494] => ram_block1a494.PORTADATAIN
data_a[495] => ram_block1a495.PORTADATAIN
data_a[496] => ram_block1a496.PORTADATAIN
data_a[497] => ram_block1a497.PORTADATAIN
data_a[498] => ram_block1a498.PORTADATAIN
data_a[499] => ram_block1a499.PORTADATAIN
data_a[500] => ram_block1a500.PORTADATAIN
data_a[501] => ram_block1a501.PORTADATAIN
data_a[502] => ram_block1a502.PORTADATAIN
data_a[503] => ram_block1a503.PORTADATAIN
data_a[504] => ram_block1a504.PORTADATAIN
data_a[505] => ram_block1a505.PORTADATAIN
data_a[506] => ram_block1a506.PORTADATAIN
data_a[507] => ram_block1a507.PORTADATAIN
data_a[508] => ram_block1a508.PORTADATAIN
data_a[509] => ram_block1a509.PORTADATAIN
data_a[510] => ram_block1a510.PORTADATAIN
data_a[511] => ram_block1a511.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
q_a[128] <= ram_block1a128.PORTADATAOUT
q_a[129] <= ram_block1a129.PORTADATAOUT
q_a[130] <= ram_block1a130.PORTADATAOUT
q_a[131] <= ram_block1a131.PORTADATAOUT
q_a[132] <= ram_block1a132.PORTADATAOUT
q_a[133] <= ram_block1a133.PORTADATAOUT
q_a[134] <= ram_block1a134.PORTADATAOUT
q_a[135] <= ram_block1a135.PORTADATAOUT
q_a[136] <= ram_block1a136.PORTADATAOUT
q_a[137] <= ram_block1a137.PORTADATAOUT
q_a[138] <= ram_block1a138.PORTADATAOUT
q_a[139] <= ram_block1a139.PORTADATAOUT
q_a[140] <= ram_block1a140.PORTADATAOUT
q_a[141] <= ram_block1a141.PORTADATAOUT
q_a[142] <= ram_block1a142.PORTADATAOUT
q_a[143] <= ram_block1a143.PORTADATAOUT
q_a[144] <= ram_block1a144.PORTADATAOUT
q_a[145] <= ram_block1a145.PORTADATAOUT
q_a[146] <= ram_block1a146.PORTADATAOUT
q_a[147] <= ram_block1a147.PORTADATAOUT
q_a[148] <= ram_block1a148.PORTADATAOUT
q_a[149] <= ram_block1a149.PORTADATAOUT
q_a[150] <= ram_block1a150.PORTADATAOUT
q_a[151] <= ram_block1a151.PORTADATAOUT
q_a[152] <= ram_block1a152.PORTADATAOUT
q_a[153] <= ram_block1a153.PORTADATAOUT
q_a[154] <= ram_block1a154.PORTADATAOUT
q_a[155] <= ram_block1a155.PORTADATAOUT
q_a[156] <= ram_block1a156.PORTADATAOUT
q_a[157] <= ram_block1a157.PORTADATAOUT
q_a[158] <= ram_block1a158.PORTADATAOUT
q_a[159] <= ram_block1a159.PORTADATAOUT
q_a[160] <= ram_block1a160.PORTADATAOUT
q_a[161] <= ram_block1a161.PORTADATAOUT
q_a[162] <= ram_block1a162.PORTADATAOUT
q_a[163] <= ram_block1a163.PORTADATAOUT
q_a[164] <= ram_block1a164.PORTADATAOUT
q_a[165] <= ram_block1a165.PORTADATAOUT
q_a[166] <= ram_block1a166.PORTADATAOUT
q_a[167] <= ram_block1a167.PORTADATAOUT
q_a[168] <= ram_block1a168.PORTADATAOUT
q_a[169] <= ram_block1a169.PORTADATAOUT
q_a[170] <= ram_block1a170.PORTADATAOUT
q_a[171] <= ram_block1a171.PORTADATAOUT
q_a[172] <= ram_block1a172.PORTADATAOUT
q_a[173] <= ram_block1a173.PORTADATAOUT
q_a[174] <= ram_block1a174.PORTADATAOUT
q_a[175] <= ram_block1a175.PORTADATAOUT
q_a[176] <= ram_block1a176.PORTADATAOUT
q_a[177] <= ram_block1a177.PORTADATAOUT
q_a[178] <= ram_block1a178.PORTADATAOUT
q_a[179] <= ram_block1a179.PORTADATAOUT
q_a[180] <= ram_block1a180.PORTADATAOUT
q_a[181] <= ram_block1a181.PORTADATAOUT
q_a[182] <= ram_block1a182.PORTADATAOUT
q_a[183] <= ram_block1a183.PORTADATAOUT
q_a[184] <= ram_block1a184.PORTADATAOUT
q_a[185] <= ram_block1a185.PORTADATAOUT
q_a[186] <= ram_block1a186.PORTADATAOUT
q_a[187] <= ram_block1a187.PORTADATAOUT
q_a[188] <= ram_block1a188.PORTADATAOUT
q_a[189] <= ram_block1a189.PORTADATAOUT
q_a[190] <= ram_block1a190.PORTADATAOUT
q_a[191] <= ram_block1a191.PORTADATAOUT
q_a[192] <= ram_block1a192.PORTADATAOUT
q_a[193] <= ram_block1a193.PORTADATAOUT
q_a[194] <= ram_block1a194.PORTADATAOUT
q_a[195] <= ram_block1a195.PORTADATAOUT
q_a[196] <= ram_block1a196.PORTADATAOUT
q_a[197] <= ram_block1a197.PORTADATAOUT
q_a[198] <= ram_block1a198.PORTADATAOUT
q_a[199] <= ram_block1a199.PORTADATAOUT
q_a[200] <= ram_block1a200.PORTADATAOUT
q_a[201] <= ram_block1a201.PORTADATAOUT
q_a[202] <= ram_block1a202.PORTADATAOUT
q_a[203] <= ram_block1a203.PORTADATAOUT
q_a[204] <= ram_block1a204.PORTADATAOUT
q_a[205] <= ram_block1a205.PORTADATAOUT
q_a[206] <= ram_block1a206.PORTADATAOUT
q_a[207] <= ram_block1a207.PORTADATAOUT
q_a[208] <= ram_block1a208.PORTADATAOUT
q_a[209] <= ram_block1a209.PORTADATAOUT
q_a[210] <= ram_block1a210.PORTADATAOUT
q_a[211] <= ram_block1a211.PORTADATAOUT
q_a[212] <= ram_block1a212.PORTADATAOUT
q_a[213] <= ram_block1a213.PORTADATAOUT
q_a[214] <= ram_block1a214.PORTADATAOUT
q_a[215] <= ram_block1a215.PORTADATAOUT
q_a[216] <= ram_block1a216.PORTADATAOUT
q_a[217] <= ram_block1a217.PORTADATAOUT
q_a[218] <= ram_block1a218.PORTADATAOUT
q_a[219] <= ram_block1a219.PORTADATAOUT
q_a[220] <= ram_block1a220.PORTADATAOUT
q_a[221] <= ram_block1a221.PORTADATAOUT
q_a[222] <= ram_block1a222.PORTADATAOUT
q_a[223] <= ram_block1a223.PORTADATAOUT
q_a[224] <= ram_block1a224.PORTADATAOUT
q_a[225] <= ram_block1a225.PORTADATAOUT
q_a[226] <= ram_block1a226.PORTADATAOUT
q_a[227] <= ram_block1a227.PORTADATAOUT
q_a[228] <= ram_block1a228.PORTADATAOUT
q_a[229] <= ram_block1a229.PORTADATAOUT
q_a[230] <= ram_block1a230.PORTADATAOUT
q_a[231] <= ram_block1a231.PORTADATAOUT
q_a[232] <= ram_block1a232.PORTADATAOUT
q_a[233] <= ram_block1a233.PORTADATAOUT
q_a[234] <= ram_block1a234.PORTADATAOUT
q_a[235] <= ram_block1a235.PORTADATAOUT
q_a[236] <= ram_block1a236.PORTADATAOUT
q_a[237] <= ram_block1a237.PORTADATAOUT
q_a[238] <= ram_block1a238.PORTADATAOUT
q_a[239] <= ram_block1a239.PORTADATAOUT
q_a[240] <= ram_block1a240.PORTADATAOUT
q_a[241] <= ram_block1a241.PORTADATAOUT
q_a[242] <= ram_block1a242.PORTADATAOUT
q_a[243] <= ram_block1a243.PORTADATAOUT
q_a[244] <= ram_block1a244.PORTADATAOUT
q_a[245] <= ram_block1a245.PORTADATAOUT
q_a[246] <= ram_block1a246.PORTADATAOUT
q_a[247] <= ram_block1a247.PORTADATAOUT
q_a[248] <= ram_block1a248.PORTADATAOUT
q_a[249] <= ram_block1a249.PORTADATAOUT
q_a[250] <= ram_block1a250.PORTADATAOUT
q_a[251] <= ram_block1a251.PORTADATAOUT
q_a[252] <= ram_block1a252.PORTADATAOUT
q_a[253] <= ram_block1a253.PORTADATAOUT
q_a[254] <= ram_block1a254.PORTADATAOUT
q_a[255] <= ram_block1a255.PORTADATAOUT
q_a[256] <= ram_block1a256.PORTADATAOUT
q_a[257] <= ram_block1a257.PORTADATAOUT
q_a[258] <= ram_block1a258.PORTADATAOUT
q_a[259] <= ram_block1a259.PORTADATAOUT
q_a[260] <= ram_block1a260.PORTADATAOUT
q_a[261] <= ram_block1a261.PORTADATAOUT
q_a[262] <= ram_block1a262.PORTADATAOUT
q_a[263] <= ram_block1a263.PORTADATAOUT
q_a[264] <= ram_block1a264.PORTADATAOUT
q_a[265] <= ram_block1a265.PORTADATAOUT
q_a[266] <= ram_block1a266.PORTADATAOUT
q_a[267] <= ram_block1a267.PORTADATAOUT
q_a[268] <= ram_block1a268.PORTADATAOUT
q_a[269] <= ram_block1a269.PORTADATAOUT
q_a[270] <= ram_block1a270.PORTADATAOUT
q_a[271] <= ram_block1a271.PORTADATAOUT
q_a[272] <= ram_block1a272.PORTADATAOUT
q_a[273] <= ram_block1a273.PORTADATAOUT
q_a[274] <= ram_block1a274.PORTADATAOUT
q_a[275] <= ram_block1a275.PORTADATAOUT
q_a[276] <= ram_block1a276.PORTADATAOUT
q_a[277] <= ram_block1a277.PORTADATAOUT
q_a[278] <= ram_block1a278.PORTADATAOUT
q_a[279] <= ram_block1a279.PORTADATAOUT
q_a[280] <= ram_block1a280.PORTADATAOUT
q_a[281] <= ram_block1a281.PORTADATAOUT
q_a[282] <= ram_block1a282.PORTADATAOUT
q_a[283] <= ram_block1a283.PORTADATAOUT
q_a[284] <= ram_block1a284.PORTADATAOUT
q_a[285] <= ram_block1a285.PORTADATAOUT
q_a[286] <= ram_block1a286.PORTADATAOUT
q_a[287] <= ram_block1a287.PORTADATAOUT
q_a[288] <= ram_block1a288.PORTADATAOUT
q_a[289] <= ram_block1a289.PORTADATAOUT
q_a[290] <= ram_block1a290.PORTADATAOUT
q_a[291] <= ram_block1a291.PORTADATAOUT
q_a[292] <= ram_block1a292.PORTADATAOUT
q_a[293] <= ram_block1a293.PORTADATAOUT
q_a[294] <= ram_block1a294.PORTADATAOUT
q_a[295] <= ram_block1a295.PORTADATAOUT
q_a[296] <= ram_block1a296.PORTADATAOUT
q_a[297] <= ram_block1a297.PORTADATAOUT
q_a[298] <= ram_block1a298.PORTADATAOUT
q_a[299] <= ram_block1a299.PORTADATAOUT
q_a[300] <= ram_block1a300.PORTADATAOUT
q_a[301] <= ram_block1a301.PORTADATAOUT
q_a[302] <= ram_block1a302.PORTADATAOUT
q_a[303] <= ram_block1a303.PORTADATAOUT
q_a[304] <= ram_block1a304.PORTADATAOUT
q_a[305] <= ram_block1a305.PORTADATAOUT
q_a[306] <= ram_block1a306.PORTADATAOUT
q_a[307] <= ram_block1a307.PORTADATAOUT
q_a[308] <= ram_block1a308.PORTADATAOUT
q_a[309] <= ram_block1a309.PORTADATAOUT
q_a[310] <= ram_block1a310.PORTADATAOUT
q_a[311] <= ram_block1a311.PORTADATAOUT
q_a[312] <= ram_block1a312.PORTADATAOUT
q_a[313] <= ram_block1a313.PORTADATAOUT
q_a[314] <= ram_block1a314.PORTADATAOUT
q_a[315] <= ram_block1a315.PORTADATAOUT
q_a[316] <= ram_block1a316.PORTADATAOUT
q_a[317] <= ram_block1a317.PORTADATAOUT
q_a[318] <= ram_block1a318.PORTADATAOUT
q_a[319] <= ram_block1a319.PORTADATAOUT
q_a[320] <= ram_block1a320.PORTADATAOUT
q_a[321] <= ram_block1a321.PORTADATAOUT
q_a[322] <= ram_block1a322.PORTADATAOUT
q_a[323] <= ram_block1a323.PORTADATAOUT
q_a[324] <= ram_block1a324.PORTADATAOUT
q_a[325] <= ram_block1a325.PORTADATAOUT
q_a[326] <= ram_block1a326.PORTADATAOUT
q_a[327] <= ram_block1a327.PORTADATAOUT
q_a[328] <= ram_block1a328.PORTADATAOUT
q_a[329] <= ram_block1a329.PORTADATAOUT
q_a[330] <= ram_block1a330.PORTADATAOUT
q_a[331] <= ram_block1a331.PORTADATAOUT
q_a[332] <= ram_block1a332.PORTADATAOUT
q_a[333] <= ram_block1a333.PORTADATAOUT
q_a[334] <= ram_block1a334.PORTADATAOUT
q_a[335] <= ram_block1a335.PORTADATAOUT
q_a[336] <= ram_block1a336.PORTADATAOUT
q_a[337] <= ram_block1a337.PORTADATAOUT
q_a[338] <= ram_block1a338.PORTADATAOUT
q_a[339] <= ram_block1a339.PORTADATAOUT
q_a[340] <= ram_block1a340.PORTADATAOUT
q_a[341] <= ram_block1a341.PORTADATAOUT
q_a[342] <= ram_block1a342.PORTADATAOUT
q_a[343] <= ram_block1a343.PORTADATAOUT
q_a[344] <= ram_block1a344.PORTADATAOUT
q_a[345] <= ram_block1a345.PORTADATAOUT
q_a[346] <= ram_block1a346.PORTADATAOUT
q_a[347] <= ram_block1a347.PORTADATAOUT
q_a[348] <= ram_block1a348.PORTADATAOUT
q_a[349] <= ram_block1a349.PORTADATAOUT
q_a[350] <= ram_block1a350.PORTADATAOUT
q_a[351] <= ram_block1a351.PORTADATAOUT
q_a[352] <= ram_block1a352.PORTADATAOUT
q_a[353] <= ram_block1a353.PORTADATAOUT
q_a[354] <= ram_block1a354.PORTADATAOUT
q_a[355] <= ram_block1a355.PORTADATAOUT
q_a[356] <= ram_block1a356.PORTADATAOUT
q_a[357] <= ram_block1a357.PORTADATAOUT
q_a[358] <= ram_block1a358.PORTADATAOUT
q_a[359] <= ram_block1a359.PORTADATAOUT
q_a[360] <= ram_block1a360.PORTADATAOUT
q_a[361] <= ram_block1a361.PORTADATAOUT
q_a[362] <= ram_block1a362.PORTADATAOUT
q_a[363] <= ram_block1a363.PORTADATAOUT
q_a[364] <= ram_block1a364.PORTADATAOUT
q_a[365] <= ram_block1a365.PORTADATAOUT
q_a[366] <= ram_block1a366.PORTADATAOUT
q_a[367] <= ram_block1a367.PORTADATAOUT
q_a[368] <= ram_block1a368.PORTADATAOUT
q_a[369] <= ram_block1a369.PORTADATAOUT
q_a[370] <= ram_block1a370.PORTADATAOUT
q_a[371] <= ram_block1a371.PORTADATAOUT
q_a[372] <= ram_block1a372.PORTADATAOUT
q_a[373] <= ram_block1a373.PORTADATAOUT
q_a[374] <= ram_block1a374.PORTADATAOUT
q_a[375] <= ram_block1a375.PORTADATAOUT
q_a[376] <= ram_block1a376.PORTADATAOUT
q_a[377] <= ram_block1a377.PORTADATAOUT
q_a[378] <= ram_block1a378.PORTADATAOUT
q_a[379] <= ram_block1a379.PORTADATAOUT
q_a[380] <= ram_block1a380.PORTADATAOUT
q_a[381] <= ram_block1a381.PORTADATAOUT
q_a[382] <= ram_block1a382.PORTADATAOUT
q_a[383] <= ram_block1a383.PORTADATAOUT
q_a[384] <= ram_block1a384.PORTADATAOUT
q_a[385] <= ram_block1a385.PORTADATAOUT
q_a[386] <= ram_block1a386.PORTADATAOUT
q_a[387] <= ram_block1a387.PORTADATAOUT
q_a[388] <= ram_block1a388.PORTADATAOUT
q_a[389] <= ram_block1a389.PORTADATAOUT
q_a[390] <= ram_block1a390.PORTADATAOUT
q_a[391] <= ram_block1a391.PORTADATAOUT
q_a[392] <= ram_block1a392.PORTADATAOUT
q_a[393] <= ram_block1a393.PORTADATAOUT
q_a[394] <= ram_block1a394.PORTADATAOUT
q_a[395] <= ram_block1a395.PORTADATAOUT
q_a[396] <= ram_block1a396.PORTADATAOUT
q_a[397] <= ram_block1a397.PORTADATAOUT
q_a[398] <= ram_block1a398.PORTADATAOUT
q_a[399] <= ram_block1a399.PORTADATAOUT
q_a[400] <= ram_block1a400.PORTADATAOUT
q_a[401] <= ram_block1a401.PORTADATAOUT
q_a[402] <= ram_block1a402.PORTADATAOUT
q_a[403] <= ram_block1a403.PORTADATAOUT
q_a[404] <= ram_block1a404.PORTADATAOUT
q_a[405] <= ram_block1a405.PORTADATAOUT
q_a[406] <= ram_block1a406.PORTADATAOUT
q_a[407] <= ram_block1a407.PORTADATAOUT
q_a[408] <= ram_block1a408.PORTADATAOUT
q_a[409] <= ram_block1a409.PORTADATAOUT
q_a[410] <= ram_block1a410.PORTADATAOUT
q_a[411] <= ram_block1a411.PORTADATAOUT
q_a[412] <= ram_block1a412.PORTADATAOUT
q_a[413] <= ram_block1a413.PORTADATAOUT
q_a[414] <= ram_block1a414.PORTADATAOUT
q_a[415] <= ram_block1a415.PORTADATAOUT
q_a[416] <= ram_block1a416.PORTADATAOUT
q_a[417] <= ram_block1a417.PORTADATAOUT
q_a[418] <= ram_block1a418.PORTADATAOUT
q_a[419] <= ram_block1a419.PORTADATAOUT
q_a[420] <= ram_block1a420.PORTADATAOUT
q_a[421] <= ram_block1a421.PORTADATAOUT
q_a[422] <= ram_block1a422.PORTADATAOUT
q_a[423] <= ram_block1a423.PORTADATAOUT
q_a[424] <= ram_block1a424.PORTADATAOUT
q_a[425] <= ram_block1a425.PORTADATAOUT
q_a[426] <= ram_block1a426.PORTADATAOUT
q_a[427] <= ram_block1a427.PORTADATAOUT
q_a[428] <= ram_block1a428.PORTADATAOUT
q_a[429] <= ram_block1a429.PORTADATAOUT
q_a[430] <= ram_block1a430.PORTADATAOUT
q_a[431] <= ram_block1a431.PORTADATAOUT
q_a[432] <= ram_block1a432.PORTADATAOUT
q_a[433] <= ram_block1a433.PORTADATAOUT
q_a[434] <= ram_block1a434.PORTADATAOUT
q_a[435] <= ram_block1a435.PORTADATAOUT
q_a[436] <= ram_block1a436.PORTADATAOUT
q_a[437] <= ram_block1a437.PORTADATAOUT
q_a[438] <= ram_block1a438.PORTADATAOUT
q_a[439] <= ram_block1a439.PORTADATAOUT
q_a[440] <= ram_block1a440.PORTADATAOUT
q_a[441] <= ram_block1a441.PORTADATAOUT
q_a[442] <= ram_block1a442.PORTADATAOUT
q_a[443] <= ram_block1a443.PORTADATAOUT
q_a[444] <= ram_block1a444.PORTADATAOUT
q_a[445] <= ram_block1a445.PORTADATAOUT
q_a[446] <= ram_block1a446.PORTADATAOUT
q_a[447] <= ram_block1a447.PORTADATAOUT
q_a[448] <= ram_block1a448.PORTADATAOUT
q_a[449] <= ram_block1a449.PORTADATAOUT
q_a[450] <= ram_block1a450.PORTADATAOUT
q_a[451] <= ram_block1a451.PORTADATAOUT
q_a[452] <= ram_block1a452.PORTADATAOUT
q_a[453] <= ram_block1a453.PORTADATAOUT
q_a[454] <= ram_block1a454.PORTADATAOUT
q_a[455] <= ram_block1a455.PORTADATAOUT
q_a[456] <= ram_block1a456.PORTADATAOUT
q_a[457] <= ram_block1a457.PORTADATAOUT
q_a[458] <= ram_block1a458.PORTADATAOUT
q_a[459] <= ram_block1a459.PORTADATAOUT
q_a[460] <= ram_block1a460.PORTADATAOUT
q_a[461] <= ram_block1a461.PORTADATAOUT
q_a[462] <= ram_block1a462.PORTADATAOUT
q_a[463] <= ram_block1a463.PORTADATAOUT
q_a[464] <= ram_block1a464.PORTADATAOUT
q_a[465] <= ram_block1a465.PORTADATAOUT
q_a[466] <= ram_block1a466.PORTADATAOUT
q_a[467] <= ram_block1a467.PORTADATAOUT
q_a[468] <= ram_block1a468.PORTADATAOUT
q_a[469] <= ram_block1a469.PORTADATAOUT
q_a[470] <= ram_block1a470.PORTADATAOUT
q_a[471] <= ram_block1a471.PORTADATAOUT
q_a[472] <= ram_block1a472.PORTADATAOUT
q_a[473] <= ram_block1a473.PORTADATAOUT
q_a[474] <= ram_block1a474.PORTADATAOUT
q_a[475] <= ram_block1a475.PORTADATAOUT
q_a[476] <= ram_block1a476.PORTADATAOUT
q_a[477] <= ram_block1a477.PORTADATAOUT
q_a[478] <= ram_block1a478.PORTADATAOUT
q_a[479] <= ram_block1a479.PORTADATAOUT
q_a[480] <= ram_block1a480.PORTADATAOUT
q_a[481] <= ram_block1a481.PORTADATAOUT
q_a[482] <= ram_block1a482.PORTADATAOUT
q_a[483] <= ram_block1a483.PORTADATAOUT
q_a[484] <= ram_block1a484.PORTADATAOUT
q_a[485] <= ram_block1a485.PORTADATAOUT
q_a[486] <= ram_block1a486.PORTADATAOUT
q_a[487] <= ram_block1a487.PORTADATAOUT
q_a[488] <= ram_block1a488.PORTADATAOUT
q_a[489] <= ram_block1a489.PORTADATAOUT
q_a[490] <= ram_block1a490.PORTADATAOUT
q_a[491] <= ram_block1a491.PORTADATAOUT
q_a[492] <= ram_block1a492.PORTADATAOUT
q_a[493] <= ram_block1a493.PORTADATAOUT
q_a[494] <= ram_block1a494.PORTADATAOUT
q_a[495] <= ram_block1a495.PORTADATAOUT
q_a[496] <= ram_block1a496.PORTADATAOUT
q_a[497] <= ram_block1a497.PORTADATAOUT
q_a[498] <= ram_block1a498.PORTADATAOUT
q_a[499] <= ram_block1a499.PORTADATAOUT
q_a[500] <= ram_block1a500.PORTADATAOUT
q_a[501] <= ram_block1a501.PORTADATAOUT
q_a[502] <= ram_block1a502.PORTADATAOUT
q_a[503] <= ram_block1a503.PORTADATAOUT
q_a[504] <= ram_block1a504.PORTADATAOUT
q_a[505] <= ram_block1a505.PORTADATAOUT
q_a[506] <= ram_block1a506.PORTADATAOUT
q_a[507] <= ram_block1a507.PORTADATAOUT
q_a[508] <= ram_block1a508.PORTADATAOUT
q_a[509] <= ram_block1a509.PORTADATAOUT
q_a[510] <= ram_block1a510.PORTADATAOUT
q_a[511] <= ram_block1a511.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a64.PORTAWE
wren_a => ram_block1a65.PORTAWE
wren_a => ram_block1a66.PORTAWE
wren_a => ram_block1a67.PORTAWE
wren_a => ram_block1a68.PORTAWE
wren_a => ram_block1a69.PORTAWE
wren_a => ram_block1a70.PORTAWE
wren_a => ram_block1a71.PORTAWE
wren_a => ram_block1a72.PORTAWE
wren_a => ram_block1a73.PORTAWE
wren_a => ram_block1a74.PORTAWE
wren_a => ram_block1a75.PORTAWE
wren_a => ram_block1a76.PORTAWE
wren_a => ram_block1a77.PORTAWE
wren_a => ram_block1a78.PORTAWE
wren_a => ram_block1a79.PORTAWE
wren_a => ram_block1a80.PORTAWE
wren_a => ram_block1a81.PORTAWE
wren_a => ram_block1a82.PORTAWE
wren_a => ram_block1a83.PORTAWE
wren_a => ram_block1a84.PORTAWE
wren_a => ram_block1a85.PORTAWE
wren_a => ram_block1a86.PORTAWE
wren_a => ram_block1a87.PORTAWE
wren_a => ram_block1a88.PORTAWE
wren_a => ram_block1a89.PORTAWE
wren_a => ram_block1a90.PORTAWE
wren_a => ram_block1a91.PORTAWE
wren_a => ram_block1a92.PORTAWE
wren_a => ram_block1a93.PORTAWE
wren_a => ram_block1a94.PORTAWE
wren_a => ram_block1a95.PORTAWE
wren_a => ram_block1a96.PORTAWE
wren_a => ram_block1a97.PORTAWE
wren_a => ram_block1a98.PORTAWE
wren_a => ram_block1a99.PORTAWE
wren_a => ram_block1a100.PORTAWE
wren_a => ram_block1a101.PORTAWE
wren_a => ram_block1a102.PORTAWE
wren_a => ram_block1a103.PORTAWE
wren_a => ram_block1a104.PORTAWE
wren_a => ram_block1a105.PORTAWE
wren_a => ram_block1a106.PORTAWE
wren_a => ram_block1a107.PORTAWE
wren_a => ram_block1a108.PORTAWE
wren_a => ram_block1a109.PORTAWE
wren_a => ram_block1a110.PORTAWE
wren_a => ram_block1a111.PORTAWE
wren_a => ram_block1a112.PORTAWE
wren_a => ram_block1a113.PORTAWE
wren_a => ram_block1a114.PORTAWE
wren_a => ram_block1a115.PORTAWE
wren_a => ram_block1a116.PORTAWE
wren_a => ram_block1a117.PORTAWE
wren_a => ram_block1a118.PORTAWE
wren_a => ram_block1a119.PORTAWE
wren_a => ram_block1a120.PORTAWE
wren_a => ram_block1a121.PORTAWE
wren_a => ram_block1a122.PORTAWE
wren_a => ram_block1a123.PORTAWE
wren_a => ram_block1a124.PORTAWE
wren_a => ram_block1a125.PORTAWE
wren_a => ram_block1a126.PORTAWE
wren_a => ram_block1a127.PORTAWE
wren_a => ram_block1a128.PORTAWE
wren_a => ram_block1a129.PORTAWE
wren_a => ram_block1a130.PORTAWE
wren_a => ram_block1a131.PORTAWE
wren_a => ram_block1a132.PORTAWE
wren_a => ram_block1a133.PORTAWE
wren_a => ram_block1a134.PORTAWE
wren_a => ram_block1a135.PORTAWE
wren_a => ram_block1a136.PORTAWE
wren_a => ram_block1a137.PORTAWE
wren_a => ram_block1a138.PORTAWE
wren_a => ram_block1a139.PORTAWE
wren_a => ram_block1a140.PORTAWE
wren_a => ram_block1a141.PORTAWE
wren_a => ram_block1a142.PORTAWE
wren_a => ram_block1a143.PORTAWE
wren_a => ram_block1a144.PORTAWE
wren_a => ram_block1a145.PORTAWE
wren_a => ram_block1a146.PORTAWE
wren_a => ram_block1a147.PORTAWE
wren_a => ram_block1a148.PORTAWE
wren_a => ram_block1a149.PORTAWE
wren_a => ram_block1a150.PORTAWE
wren_a => ram_block1a151.PORTAWE
wren_a => ram_block1a152.PORTAWE
wren_a => ram_block1a153.PORTAWE
wren_a => ram_block1a154.PORTAWE
wren_a => ram_block1a155.PORTAWE
wren_a => ram_block1a156.PORTAWE
wren_a => ram_block1a157.PORTAWE
wren_a => ram_block1a158.PORTAWE
wren_a => ram_block1a159.PORTAWE
wren_a => ram_block1a160.PORTAWE
wren_a => ram_block1a161.PORTAWE
wren_a => ram_block1a162.PORTAWE
wren_a => ram_block1a163.PORTAWE
wren_a => ram_block1a164.PORTAWE
wren_a => ram_block1a165.PORTAWE
wren_a => ram_block1a166.PORTAWE
wren_a => ram_block1a167.PORTAWE
wren_a => ram_block1a168.PORTAWE
wren_a => ram_block1a169.PORTAWE
wren_a => ram_block1a170.PORTAWE
wren_a => ram_block1a171.PORTAWE
wren_a => ram_block1a172.PORTAWE
wren_a => ram_block1a173.PORTAWE
wren_a => ram_block1a174.PORTAWE
wren_a => ram_block1a175.PORTAWE
wren_a => ram_block1a176.PORTAWE
wren_a => ram_block1a177.PORTAWE
wren_a => ram_block1a178.PORTAWE
wren_a => ram_block1a179.PORTAWE
wren_a => ram_block1a180.PORTAWE
wren_a => ram_block1a181.PORTAWE
wren_a => ram_block1a182.PORTAWE
wren_a => ram_block1a183.PORTAWE
wren_a => ram_block1a184.PORTAWE
wren_a => ram_block1a185.PORTAWE
wren_a => ram_block1a186.PORTAWE
wren_a => ram_block1a187.PORTAWE
wren_a => ram_block1a188.PORTAWE
wren_a => ram_block1a189.PORTAWE
wren_a => ram_block1a190.PORTAWE
wren_a => ram_block1a191.PORTAWE
wren_a => ram_block1a192.PORTAWE
wren_a => ram_block1a193.PORTAWE
wren_a => ram_block1a194.PORTAWE
wren_a => ram_block1a195.PORTAWE
wren_a => ram_block1a196.PORTAWE
wren_a => ram_block1a197.PORTAWE
wren_a => ram_block1a198.PORTAWE
wren_a => ram_block1a199.PORTAWE
wren_a => ram_block1a200.PORTAWE
wren_a => ram_block1a201.PORTAWE
wren_a => ram_block1a202.PORTAWE
wren_a => ram_block1a203.PORTAWE
wren_a => ram_block1a204.PORTAWE
wren_a => ram_block1a205.PORTAWE
wren_a => ram_block1a206.PORTAWE
wren_a => ram_block1a207.PORTAWE
wren_a => ram_block1a208.PORTAWE
wren_a => ram_block1a209.PORTAWE
wren_a => ram_block1a210.PORTAWE
wren_a => ram_block1a211.PORTAWE
wren_a => ram_block1a212.PORTAWE
wren_a => ram_block1a213.PORTAWE
wren_a => ram_block1a214.PORTAWE
wren_a => ram_block1a215.PORTAWE
wren_a => ram_block1a216.PORTAWE
wren_a => ram_block1a217.PORTAWE
wren_a => ram_block1a218.PORTAWE
wren_a => ram_block1a219.PORTAWE
wren_a => ram_block1a220.PORTAWE
wren_a => ram_block1a221.PORTAWE
wren_a => ram_block1a222.PORTAWE
wren_a => ram_block1a223.PORTAWE
wren_a => ram_block1a224.PORTAWE
wren_a => ram_block1a225.PORTAWE
wren_a => ram_block1a226.PORTAWE
wren_a => ram_block1a227.PORTAWE
wren_a => ram_block1a228.PORTAWE
wren_a => ram_block1a229.PORTAWE
wren_a => ram_block1a230.PORTAWE
wren_a => ram_block1a231.PORTAWE
wren_a => ram_block1a232.PORTAWE
wren_a => ram_block1a233.PORTAWE
wren_a => ram_block1a234.PORTAWE
wren_a => ram_block1a235.PORTAWE
wren_a => ram_block1a236.PORTAWE
wren_a => ram_block1a237.PORTAWE
wren_a => ram_block1a238.PORTAWE
wren_a => ram_block1a239.PORTAWE
wren_a => ram_block1a240.PORTAWE
wren_a => ram_block1a241.PORTAWE
wren_a => ram_block1a242.PORTAWE
wren_a => ram_block1a243.PORTAWE
wren_a => ram_block1a244.PORTAWE
wren_a => ram_block1a245.PORTAWE
wren_a => ram_block1a246.PORTAWE
wren_a => ram_block1a247.PORTAWE
wren_a => ram_block1a248.PORTAWE
wren_a => ram_block1a249.PORTAWE
wren_a => ram_block1a250.PORTAWE
wren_a => ram_block1a251.PORTAWE
wren_a => ram_block1a252.PORTAWE
wren_a => ram_block1a253.PORTAWE
wren_a => ram_block1a254.PORTAWE
wren_a => ram_block1a255.PORTAWE
wren_a => ram_block1a256.PORTAWE
wren_a => ram_block1a257.PORTAWE
wren_a => ram_block1a258.PORTAWE
wren_a => ram_block1a259.PORTAWE
wren_a => ram_block1a260.PORTAWE
wren_a => ram_block1a261.PORTAWE
wren_a => ram_block1a262.PORTAWE
wren_a => ram_block1a263.PORTAWE
wren_a => ram_block1a264.PORTAWE
wren_a => ram_block1a265.PORTAWE
wren_a => ram_block1a266.PORTAWE
wren_a => ram_block1a267.PORTAWE
wren_a => ram_block1a268.PORTAWE
wren_a => ram_block1a269.PORTAWE
wren_a => ram_block1a270.PORTAWE
wren_a => ram_block1a271.PORTAWE
wren_a => ram_block1a272.PORTAWE
wren_a => ram_block1a273.PORTAWE
wren_a => ram_block1a274.PORTAWE
wren_a => ram_block1a275.PORTAWE
wren_a => ram_block1a276.PORTAWE
wren_a => ram_block1a277.PORTAWE
wren_a => ram_block1a278.PORTAWE
wren_a => ram_block1a279.PORTAWE
wren_a => ram_block1a280.PORTAWE
wren_a => ram_block1a281.PORTAWE
wren_a => ram_block1a282.PORTAWE
wren_a => ram_block1a283.PORTAWE
wren_a => ram_block1a284.PORTAWE
wren_a => ram_block1a285.PORTAWE
wren_a => ram_block1a286.PORTAWE
wren_a => ram_block1a287.PORTAWE
wren_a => ram_block1a288.PORTAWE
wren_a => ram_block1a289.PORTAWE
wren_a => ram_block1a290.PORTAWE
wren_a => ram_block1a291.PORTAWE
wren_a => ram_block1a292.PORTAWE
wren_a => ram_block1a293.PORTAWE
wren_a => ram_block1a294.PORTAWE
wren_a => ram_block1a295.PORTAWE
wren_a => ram_block1a296.PORTAWE
wren_a => ram_block1a297.PORTAWE
wren_a => ram_block1a298.PORTAWE
wren_a => ram_block1a299.PORTAWE
wren_a => ram_block1a300.PORTAWE
wren_a => ram_block1a301.PORTAWE
wren_a => ram_block1a302.PORTAWE
wren_a => ram_block1a303.PORTAWE
wren_a => ram_block1a304.PORTAWE
wren_a => ram_block1a305.PORTAWE
wren_a => ram_block1a306.PORTAWE
wren_a => ram_block1a307.PORTAWE
wren_a => ram_block1a308.PORTAWE
wren_a => ram_block1a309.PORTAWE
wren_a => ram_block1a310.PORTAWE
wren_a => ram_block1a311.PORTAWE
wren_a => ram_block1a312.PORTAWE
wren_a => ram_block1a313.PORTAWE
wren_a => ram_block1a314.PORTAWE
wren_a => ram_block1a315.PORTAWE
wren_a => ram_block1a316.PORTAWE
wren_a => ram_block1a317.PORTAWE
wren_a => ram_block1a318.PORTAWE
wren_a => ram_block1a319.PORTAWE
wren_a => ram_block1a320.PORTAWE
wren_a => ram_block1a321.PORTAWE
wren_a => ram_block1a322.PORTAWE
wren_a => ram_block1a323.PORTAWE
wren_a => ram_block1a324.PORTAWE
wren_a => ram_block1a325.PORTAWE
wren_a => ram_block1a326.PORTAWE
wren_a => ram_block1a327.PORTAWE
wren_a => ram_block1a328.PORTAWE
wren_a => ram_block1a329.PORTAWE
wren_a => ram_block1a330.PORTAWE
wren_a => ram_block1a331.PORTAWE
wren_a => ram_block1a332.PORTAWE
wren_a => ram_block1a333.PORTAWE
wren_a => ram_block1a334.PORTAWE
wren_a => ram_block1a335.PORTAWE
wren_a => ram_block1a336.PORTAWE
wren_a => ram_block1a337.PORTAWE
wren_a => ram_block1a338.PORTAWE
wren_a => ram_block1a339.PORTAWE
wren_a => ram_block1a340.PORTAWE
wren_a => ram_block1a341.PORTAWE
wren_a => ram_block1a342.PORTAWE
wren_a => ram_block1a343.PORTAWE
wren_a => ram_block1a344.PORTAWE
wren_a => ram_block1a345.PORTAWE
wren_a => ram_block1a346.PORTAWE
wren_a => ram_block1a347.PORTAWE
wren_a => ram_block1a348.PORTAWE
wren_a => ram_block1a349.PORTAWE
wren_a => ram_block1a350.PORTAWE
wren_a => ram_block1a351.PORTAWE
wren_a => ram_block1a352.PORTAWE
wren_a => ram_block1a353.PORTAWE
wren_a => ram_block1a354.PORTAWE
wren_a => ram_block1a355.PORTAWE
wren_a => ram_block1a356.PORTAWE
wren_a => ram_block1a357.PORTAWE
wren_a => ram_block1a358.PORTAWE
wren_a => ram_block1a359.PORTAWE
wren_a => ram_block1a360.PORTAWE
wren_a => ram_block1a361.PORTAWE
wren_a => ram_block1a362.PORTAWE
wren_a => ram_block1a363.PORTAWE
wren_a => ram_block1a364.PORTAWE
wren_a => ram_block1a365.PORTAWE
wren_a => ram_block1a366.PORTAWE
wren_a => ram_block1a367.PORTAWE
wren_a => ram_block1a368.PORTAWE
wren_a => ram_block1a369.PORTAWE
wren_a => ram_block1a370.PORTAWE
wren_a => ram_block1a371.PORTAWE
wren_a => ram_block1a372.PORTAWE
wren_a => ram_block1a373.PORTAWE
wren_a => ram_block1a374.PORTAWE
wren_a => ram_block1a375.PORTAWE
wren_a => ram_block1a376.PORTAWE
wren_a => ram_block1a377.PORTAWE
wren_a => ram_block1a378.PORTAWE
wren_a => ram_block1a379.PORTAWE
wren_a => ram_block1a380.PORTAWE
wren_a => ram_block1a381.PORTAWE
wren_a => ram_block1a382.PORTAWE
wren_a => ram_block1a383.PORTAWE
wren_a => ram_block1a384.PORTAWE
wren_a => ram_block1a385.PORTAWE
wren_a => ram_block1a386.PORTAWE
wren_a => ram_block1a387.PORTAWE
wren_a => ram_block1a388.PORTAWE
wren_a => ram_block1a389.PORTAWE
wren_a => ram_block1a390.PORTAWE
wren_a => ram_block1a391.PORTAWE
wren_a => ram_block1a392.PORTAWE
wren_a => ram_block1a393.PORTAWE
wren_a => ram_block1a394.PORTAWE
wren_a => ram_block1a395.PORTAWE
wren_a => ram_block1a396.PORTAWE
wren_a => ram_block1a397.PORTAWE
wren_a => ram_block1a398.PORTAWE
wren_a => ram_block1a399.PORTAWE
wren_a => ram_block1a400.PORTAWE
wren_a => ram_block1a401.PORTAWE
wren_a => ram_block1a402.PORTAWE
wren_a => ram_block1a403.PORTAWE
wren_a => ram_block1a404.PORTAWE
wren_a => ram_block1a405.PORTAWE
wren_a => ram_block1a406.PORTAWE
wren_a => ram_block1a407.PORTAWE
wren_a => ram_block1a408.PORTAWE
wren_a => ram_block1a409.PORTAWE
wren_a => ram_block1a410.PORTAWE
wren_a => ram_block1a411.PORTAWE
wren_a => ram_block1a412.PORTAWE
wren_a => ram_block1a413.PORTAWE
wren_a => ram_block1a414.PORTAWE
wren_a => ram_block1a415.PORTAWE
wren_a => ram_block1a416.PORTAWE
wren_a => ram_block1a417.PORTAWE
wren_a => ram_block1a418.PORTAWE
wren_a => ram_block1a419.PORTAWE
wren_a => ram_block1a420.PORTAWE
wren_a => ram_block1a421.PORTAWE
wren_a => ram_block1a422.PORTAWE
wren_a => ram_block1a423.PORTAWE
wren_a => ram_block1a424.PORTAWE
wren_a => ram_block1a425.PORTAWE
wren_a => ram_block1a426.PORTAWE
wren_a => ram_block1a427.PORTAWE
wren_a => ram_block1a428.PORTAWE
wren_a => ram_block1a429.PORTAWE
wren_a => ram_block1a430.PORTAWE
wren_a => ram_block1a431.PORTAWE
wren_a => ram_block1a432.PORTAWE
wren_a => ram_block1a433.PORTAWE
wren_a => ram_block1a434.PORTAWE
wren_a => ram_block1a435.PORTAWE
wren_a => ram_block1a436.PORTAWE
wren_a => ram_block1a437.PORTAWE
wren_a => ram_block1a438.PORTAWE
wren_a => ram_block1a439.PORTAWE
wren_a => ram_block1a440.PORTAWE
wren_a => ram_block1a441.PORTAWE
wren_a => ram_block1a442.PORTAWE
wren_a => ram_block1a443.PORTAWE
wren_a => ram_block1a444.PORTAWE
wren_a => ram_block1a445.PORTAWE
wren_a => ram_block1a446.PORTAWE
wren_a => ram_block1a447.PORTAWE
wren_a => ram_block1a448.PORTAWE
wren_a => ram_block1a449.PORTAWE
wren_a => ram_block1a450.PORTAWE
wren_a => ram_block1a451.PORTAWE
wren_a => ram_block1a452.PORTAWE
wren_a => ram_block1a453.PORTAWE
wren_a => ram_block1a454.PORTAWE
wren_a => ram_block1a455.PORTAWE
wren_a => ram_block1a456.PORTAWE
wren_a => ram_block1a457.PORTAWE
wren_a => ram_block1a458.PORTAWE
wren_a => ram_block1a459.PORTAWE
wren_a => ram_block1a460.PORTAWE
wren_a => ram_block1a461.PORTAWE
wren_a => ram_block1a462.PORTAWE
wren_a => ram_block1a463.PORTAWE
wren_a => ram_block1a464.PORTAWE
wren_a => ram_block1a465.PORTAWE
wren_a => ram_block1a466.PORTAWE
wren_a => ram_block1a467.PORTAWE
wren_a => ram_block1a468.PORTAWE
wren_a => ram_block1a469.PORTAWE
wren_a => ram_block1a470.PORTAWE
wren_a => ram_block1a471.PORTAWE
wren_a => ram_block1a472.PORTAWE
wren_a => ram_block1a473.PORTAWE
wren_a => ram_block1a474.PORTAWE
wren_a => ram_block1a475.PORTAWE
wren_a => ram_block1a476.PORTAWE
wren_a => ram_block1a477.PORTAWE
wren_a => ram_block1a478.PORTAWE
wren_a => ram_block1a479.PORTAWE
wren_a => ram_block1a480.PORTAWE
wren_a => ram_block1a481.PORTAWE
wren_a => ram_block1a482.PORTAWE
wren_a => ram_block1a483.PORTAWE
wren_a => ram_block1a484.PORTAWE
wren_a => ram_block1a485.PORTAWE
wren_a => ram_block1a486.PORTAWE
wren_a => ram_block1a487.PORTAWE
wren_a => ram_block1a488.PORTAWE
wren_a => ram_block1a489.PORTAWE
wren_a => ram_block1a490.PORTAWE
wren_a => ram_block1a491.PORTAWE
wren_a => ram_block1a492.PORTAWE
wren_a => ram_block1a493.PORTAWE
wren_a => ram_block1a494.PORTAWE
wren_a => ram_block1a495.PORTAWE
wren_a => ram_block1a496.PORTAWE
wren_a => ram_block1a497.PORTAWE
wren_a => ram_block1a498.PORTAWE
wren_a => ram_block1a499.PORTAWE
wren_a => ram_block1a500.PORTAWE
wren_a => ram_block1a501.PORTAWE
wren_a => ram_block1a502.PORTAWE
wren_a => ram_block1a503.PORTAWE
wren_a => ram_block1a504.PORTAWE
wren_a => ram_block1a505.PORTAWE
wren_a => ram_block1a506.PORTAWE
wren_a => ram_block1a507.PORTAWE
wren_a => ram_block1a508.PORTAWE
wren_a => ram_block1a509.PORTAWE
wren_a => ram_block1a510.PORTAWE
wren_a => ram_block1a511.PORTAWE


|Txt_Renderer|core_sys:core|core_sys_from_hps:from_hps
address[0] => Equal0.IN31
address[1] => Equal0.IN30
chipselect => always0.IN0
clk => data_out[0].CLK
clk => data_out[1].CLK
clk => data_out[2].CLK
clk => data_out[3].CLK
clk => data_out[4].CLK
clk => data_out[5].CLK
clk => data_out[6].CLK
clk => data_out[7].CLK
clk => data_out[8].CLK
clk => data_out[9].CLK
clk => data_out[10].CLK
clk => data_out[11].CLK
clk => data_out[12].CLK
clk => data_out[13].CLK
clk => data_out[14].CLK
clk => data_out[15].CLK
clk => data_out[16].CLK
clk => data_out[17].CLK
clk => data_out[18].CLK
clk => data_out[19].CLK
clk => data_out[20].CLK
clk => data_out[21].CLK
clk => data_out[22].CLK
clk => data_out[23].CLK
clk => data_out[24].CLK
clk => data_out[25].CLK
clk => data_out[26].CLK
clk => data_out[27].CLK
clk => data_out[28].CLK
clk => data_out[29].CLK
clk => data_out[30].CLK
clk => data_out[31].CLK
reset_n => data_out[0].ACLR
reset_n => data_out[1].ACLR
reset_n => data_out[2].ACLR
reset_n => data_out[3].ACLR
reset_n => data_out[4].ACLR
reset_n => data_out[5].ACLR
reset_n => data_out[6].ACLR
reset_n => data_out[7].ACLR
reset_n => data_out[8].ACLR
reset_n => data_out[9].ACLR
reset_n => data_out[10].ACLR
reset_n => data_out[11].ACLR
reset_n => data_out[12].ACLR
reset_n => data_out[13].ACLR
reset_n => data_out[14].ACLR
reset_n => data_out[15].ACLR
reset_n => data_out[16].ACLR
reset_n => data_out[17].ACLR
reset_n => data_out[18].ACLR
reset_n => data_out[19].ACLR
reset_n => data_out[20].ACLR
reset_n => data_out[21].ACLR
reset_n => data_out[22].ACLR
reset_n => data_out[23].ACLR
reset_n => data_out[24].ACLR
reset_n => data_out[25].ACLR
reset_n => data_out[26].ACLR
reset_n => data_out[27].ACLR
reset_n => data_out[28].ACLR
reset_n => data_out[29].ACLR
reset_n => data_out[30].ACLR
reset_n => data_out[31].ACLR
write_n => always0.IN1
writedata[0] => data_out[0].DATAIN
writedata[1] => data_out[1].DATAIN
writedata[2] => data_out[2].DATAIN
writedata[3] => data_out[3].DATAIN
writedata[4] => data_out[4].DATAIN
writedata[5] => data_out[5].DATAIN
writedata[6] => data_out[6].DATAIN
writedata[7] => data_out[7].DATAIN
writedata[8] => data_out[8].DATAIN
writedata[9] => data_out[9].DATAIN
writedata[10] => data_out[10].DATAIN
writedata[11] => data_out[11].DATAIN
writedata[12] => data_out[12].DATAIN
writedata[13] => data_out[13].DATAIN
writedata[14] => data_out[14].DATAIN
writedata[15] => data_out[15].DATAIN
writedata[16] => data_out[16].DATAIN
writedata[17] => data_out[17].DATAIN
writedata[18] => data_out[18].DATAIN
writedata[19] => data_out[19].DATAIN
writedata[20] => data_out[20].DATAIN
writedata[21] => data_out[21].DATAIN
writedata[22] => data_out[22].DATAIN
writedata[23] => data_out[23].DATAIN
writedata[24] => data_out[24].DATAIN
writedata[25] => data_out[25].DATAIN
writedata[26] => data_out[26].DATAIN
writedata[27] => data_out[27].DATAIN
writedata[28] => data_out[28].DATAIN
writedata[29] => data_out[29].DATAIN
writedata[30] => data_out[30].DATAIN
writedata[31] => data_out[31].DATAIN
out_port[0] <= data_out[0].DB_MAX_OUTPUT_PORT_TYPE
out_port[1] <= data_out[1].DB_MAX_OUTPUT_PORT_TYPE
out_port[2] <= data_out[2].DB_MAX_OUTPUT_PORT_TYPE
out_port[3] <= data_out[3].DB_MAX_OUTPUT_PORT_TYPE
out_port[4] <= data_out[4].DB_MAX_OUTPUT_PORT_TYPE
out_port[5] <= data_out[5].DB_MAX_OUTPUT_PORT_TYPE
out_port[6] <= data_out[6].DB_MAX_OUTPUT_PORT_TYPE
out_port[7] <= data_out[7].DB_MAX_OUTPUT_PORT_TYPE
out_port[8] <= data_out[8].DB_MAX_OUTPUT_PORT_TYPE
out_port[9] <= data_out[9].DB_MAX_OUTPUT_PORT_TYPE
out_port[10] <= data_out[10].DB_MAX_OUTPUT_PORT_TYPE
out_port[11] <= data_out[11].DB_MAX_OUTPUT_PORT_TYPE
out_port[12] <= data_out[12].DB_MAX_OUTPUT_PORT_TYPE
out_port[13] <= data_out[13].DB_MAX_OUTPUT_PORT_TYPE
out_port[14] <= data_out[14].DB_MAX_OUTPUT_PORT_TYPE
out_port[15] <= data_out[15].DB_MAX_OUTPUT_PORT_TYPE
out_port[16] <= data_out[16].DB_MAX_OUTPUT_PORT_TYPE
out_port[17] <= data_out[17].DB_MAX_OUTPUT_PORT_TYPE
out_port[18] <= data_out[18].DB_MAX_OUTPUT_PORT_TYPE
out_port[19] <= data_out[19].DB_MAX_OUTPUT_PORT_TYPE
out_port[20] <= data_out[20].DB_MAX_OUTPUT_PORT_TYPE
out_port[21] <= data_out[21].DB_MAX_OUTPUT_PORT_TYPE
out_port[22] <= data_out[22].DB_MAX_OUTPUT_PORT_TYPE
out_port[23] <= data_out[23].DB_MAX_OUTPUT_PORT_TYPE
out_port[24] <= data_out[24].DB_MAX_OUTPUT_PORT_TYPE
out_port[25] <= data_out[25].DB_MAX_OUTPUT_PORT_TYPE
out_port[26] <= data_out[26].DB_MAX_OUTPUT_PORT_TYPE
out_port[27] <= data_out[27].DB_MAX_OUTPUT_PORT_TYPE
out_port[28] <= data_out[28].DB_MAX_OUTPUT_PORT_TYPE
out_port[29] <= data_out[29].DB_MAX_OUTPUT_PORT_TYPE
out_port[30] <= data_out[30].DB_MAX_OUTPUT_PORT_TYPE
out_port[31] <= data_out[31].DB_MAX_OUTPUT_PORT_TYPE
readdata[0] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= read_mux_out.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0
h2f_rst_n <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_rst_n
f2h_axi_clk => f2h_axi_clk.IN1
f2h_AWID[0] => f2h_AWID[0].IN1
f2h_AWID[1] => f2h_AWID[1].IN1
f2h_AWID[2] => f2h_AWID[2].IN1
f2h_AWID[3] => f2h_AWID[3].IN1
f2h_AWID[4] => f2h_AWID[4].IN1
f2h_AWID[5] => f2h_AWID[5].IN1
f2h_AWID[6] => f2h_AWID[6].IN1
f2h_AWID[7] => f2h_AWID[7].IN1
f2h_AWADDR[0] => f2h_AWADDR[0].IN1
f2h_AWADDR[1] => f2h_AWADDR[1].IN1
f2h_AWADDR[2] => f2h_AWADDR[2].IN1
f2h_AWADDR[3] => f2h_AWADDR[3].IN1
f2h_AWADDR[4] => f2h_AWADDR[4].IN1
f2h_AWADDR[5] => f2h_AWADDR[5].IN1
f2h_AWADDR[6] => f2h_AWADDR[6].IN1
f2h_AWADDR[7] => f2h_AWADDR[7].IN1
f2h_AWADDR[8] => f2h_AWADDR[8].IN1
f2h_AWADDR[9] => f2h_AWADDR[9].IN1
f2h_AWADDR[10] => f2h_AWADDR[10].IN1
f2h_AWADDR[11] => f2h_AWADDR[11].IN1
f2h_AWADDR[12] => f2h_AWADDR[12].IN1
f2h_AWADDR[13] => f2h_AWADDR[13].IN1
f2h_AWADDR[14] => f2h_AWADDR[14].IN1
f2h_AWADDR[15] => f2h_AWADDR[15].IN1
f2h_AWADDR[16] => f2h_AWADDR[16].IN1
f2h_AWADDR[17] => f2h_AWADDR[17].IN1
f2h_AWADDR[18] => f2h_AWADDR[18].IN1
f2h_AWADDR[19] => f2h_AWADDR[19].IN1
f2h_AWADDR[20] => f2h_AWADDR[20].IN1
f2h_AWADDR[21] => f2h_AWADDR[21].IN1
f2h_AWADDR[22] => f2h_AWADDR[22].IN1
f2h_AWADDR[23] => f2h_AWADDR[23].IN1
f2h_AWADDR[24] => f2h_AWADDR[24].IN1
f2h_AWADDR[25] => f2h_AWADDR[25].IN1
f2h_AWADDR[26] => f2h_AWADDR[26].IN1
f2h_AWADDR[27] => f2h_AWADDR[27].IN1
f2h_AWADDR[28] => f2h_AWADDR[28].IN1
f2h_AWADDR[29] => f2h_AWADDR[29].IN1
f2h_AWADDR[30] => f2h_AWADDR[30].IN1
f2h_AWADDR[31] => f2h_AWADDR[31].IN1
f2h_AWLEN[0] => f2h_AWLEN[0].IN1
f2h_AWLEN[1] => f2h_AWLEN[1].IN1
f2h_AWLEN[2] => f2h_AWLEN[2].IN1
f2h_AWLEN[3] => f2h_AWLEN[3].IN1
f2h_AWSIZE[0] => f2h_AWSIZE[0].IN1
f2h_AWSIZE[1] => f2h_AWSIZE[1].IN1
f2h_AWSIZE[2] => f2h_AWSIZE[2].IN1
f2h_AWBURST[0] => f2h_AWBURST[0].IN1
f2h_AWBURST[1] => f2h_AWBURST[1].IN1
f2h_AWLOCK[0] => f2h_AWLOCK[0].IN1
f2h_AWLOCK[1] => f2h_AWLOCK[1].IN1
f2h_AWCACHE[0] => f2h_AWCACHE[0].IN1
f2h_AWCACHE[1] => f2h_AWCACHE[1].IN1
f2h_AWCACHE[2] => f2h_AWCACHE[2].IN1
f2h_AWCACHE[3] => f2h_AWCACHE[3].IN1
f2h_AWPROT[0] => f2h_AWPROT[0].IN1
f2h_AWPROT[1] => f2h_AWPROT[1].IN1
f2h_AWPROT[2] => f2h_AWPROT[2].IN1
f2h_AWVALID => f2h_AWVALID.IN1
f2h_AWREADY <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_AWREADY
f2h_AWUSER[0] => f2h_AWUSER[0].IN1
f2h_AWUSER[1] => f2h_AWUSER[1].IN1
f2h_AWUSER[2] => f2h_AWUSER[2].IN1
f2h_AWUSER[3] => f2h_AWUSER[3].IN1
f2h_AWUSER[4] => f2h_AWUSER[4].IN1
f2h_WID[0] => f2h_WID[0].IN1
f2h_WID[1] => f2h_WID[1].IN1
f2h_WID[2] => f2h_WID[2].IN1
f2h_WID[3] => f2h_WID[3].IN1
f2h_WID[4] => f2h_WID[4].IN1
f2h_WID[5] => f2h_WID[5].IN1
f2h_WID[6] => f2h_WID[6].IN1
f2h_WID[7] => f2h_WID[7].IN1
f2h_WDATA[0] => f2h_WDATA[0].IN1
f2h_WDATA[1] => f2h_WDATA[1].IN1
f2h_WDATA[2] => f2h_WDATA[2].IN1
f2h_WDATA[3] => f2h_WDATA[3].IN1
f2h_WDATA[4] => f2h_WDATA[4].IN1
f2h_WDATA[5] => f2h_WDATA[5].IN1
f2h_WDATA[6] => f2h_WDATA[6].IN1
f2h_WDATA[7] => f2h_WDATA[7].IN1
f2h_WDATA[8] => f2h_WDATA[8].IN1
f2h_WDATA[9] => f2h_WDATA[9].IN1
f2h_WDATA[10] => f2h_WDATA[10].IN1
f2h_WDATA[11] => f2h_WDATA[11].IN1
f2h_WDATA[12] => f2h_WDATA[12].IN1
f2h_WDATA[13] => f2h_WDATA[13].IN1
f2h_WDATA[14] => f2h_WDATA[14].IN1
f2h_WDATA[15] => f2h_WDATA[15].IN1
f2h_WDATA[16] => f2h_WDATA[16].IN1
f2h_WDATA[17] => f2h_WDATA[17].IN1
f2h_WDATA[18] => f2h_WDATA[18].IN1
f2h_WDATA[19] => f2h_WDATA[19].IN1
f2h_WDATA[20] => f2h_WDATA[20].IN1
f2h_WDATA[21] => f2h_WDATA[21].IN1
f2h_WDATA[22] => f2h_WDATA[22].IN1
f2h_WDATA[23] => f2h_WDATA[23].IN1
f2h_WDATA[24] => f2h_WDATA[24].IN1
f2h_WDATA[25] => f2h_WDATA[25].IN1
f2h_WDATA[26] => f2h_WDATA[26].IN1
f2h_WDATA[27] => f2h_WDATA[27].IN1
f2h_WDATA[28] => f2h_WDATA[28].IN1
f2h_WDATA[29] => f2h_WDATA[29].IN1
f2h_WDATA[30] => f2h_WDATA[30].IN1
f2h_WDATA[31] => f2h_WDATA[31].IN1
f2h_WDATA[32] => f2h_WDATA[32].IN1
f2h_WDATA[33] => f2h_WDATA[33].IN1
f2h_WDATA[34] => f2h_WDATA[34].IN1
f2h_WDATA[35] => f2h_WDATA[35].IN1
f2h_WDATA[36] => f2h_WDATA[36].IN1
f2h_WDATA[37] => f2h_WDATA[37].IN1
f2h_WDATA[38] => f2h_WDATA[38].IN1
f2h_WDATA[39] => f2h_WDATA[39].IN1
f2h_WDATA[40] => f2h_WDATA[40].IN1
f2h_WDATA[41] => f2h_WDATA[41].IN1
f2h_WDATA[42] => f2h_WDATA[42].IN1
f2h_WDATA[43] => f2h_WDATA[43].IN1
f2h_WDATA[44] => f2h_WDATA[44].IN1
f2h_WDATA[45] => f2h_WDATA[45].IN1
f2h_WDATA[46] => f2h_WDATA[46].IN1
f2h_WDATA[47] => f2h_WDATA[47].IN1
f2h_WDATA[48] => f2h_WDATA[48].IN1
f2h_WDATA[49] => f2h_WDATA[49].IN1
f2h_WDATA[50] => f2h_WDATA[50].IN1
f2h_WDATA[51] => f2h_WDATA[51].IN1
f2h_WDATA[52] => f2h_WDATA[52].IN1
f2h_WDATA[53] => f2h_WDATA[53].IN1
f2h_WDATA[54] => f2h_WDATA[54].IN1
f2h_WDATA[55] => f2h_WDATA[55].IN1
f2h_WDATA[56] => f2h_WDATA[56].IN1
f2h_WDATA[57] => f2h_WDATA[57].IN1
f2h_WDATA[58] => f2h_WDATA[58].IN1
f2h_WDATA[59] => f2h_WDATA[59].IN1
f2h_WDATA[60] => f2h_WDATA[60].IN1
f2h_WDATA[61] => f2h_WDATA[61].IN1
f2h_WDATA[62] => f2h_WDATA[62].IN1
f2h_WDATA[63] => f2h_WDATA[63].IN1
f2h_WSTRB[0] => f2h_WSTRB[0].IN1
f2h_WSTRB[1] => f2h_WSTRB[1].IN1
f2h_WSTRB[2] => f2h_WSTRB[2].IN1
f2h_WSTRB[3] => f2h_WSTRB[3].IN1
f2h_WSTRB[4] => f2h_WSTRB[4].IN1
f2h_WSTRB[5] => f2h_WSTRB[5].IN1
f2h_WSTRB[6] => f2h_WSTRB[6].IN1
f2h_WSTRB[7] => f2h_WSTRB[7].IN1
f2h_WLAST => f2h_WLAST.IN1
f2h_WVALID => f2h_WVALID.IN1
f2h_WREADY <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_WREADY
f2h_BID[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BID[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_BID
f2h_BRESP[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_BRESP
f2h_BRESP[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_BRESP
f2h_BVALID <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_BVALID
f2h_BREADY => f2h_BREADY.IN1
f2h_ARID[0] => f2h_ARID[0].IN1
f2h_ARID[1] => f2h_ARID[1].IN1
f2h_ARID[2] => f2h_ARID[2].IN1
f2h_ARID[3] => f2h_ARID[3].IN1
f2h_ARID[4] => f2h_ARID[4].IN1
f2h_ARID[5] => f2h_ARID[5].IN1
f2h_ARID[6] => f2h_ARID[6].IN1
f2h_ARID[7] => f2h_ARID[7].IN1
f2h_ARADDR[0] => f2h_ARADDR[0].IN1
f2h_ARADDR[1] => f2h_ARADDR[1].IN1
f2h_ARADDR[2] => f2h_ARADDR[2].IN1
f2h_ARADDR[3] => f2h_ARADDR[3].IN1
f2h_ARADDR[4] => f2h_ARADDR[4].IN1
f2h_ARADDR[5] => f2h_ARADDR[5].IN1
f2h_ARADDR[6] => f2h_ARADDR[6].IN1
f2h_ARADDR[7] => f2h_ARADDR[7].IN1
f2h_ARADDR[8] => f2h_ARADDR[8].IN1
f2h_ARADDR[9] => f2h_ARADDR[9].IN1
f2h_ARADDR[10] => f2h_ARADDR[10].IN1
f2h_ARADDR[11] => f2h_ARADDR[11].IN1
f2h_ARADDR[12] => f2h_ARADDR[12].IN1
f2h_ARADDR[13] => f2h_ARADDR[13].IN1
f2h_ARADDR[14] => f2h_ARADDR[14].IN1
f2h_ARADDR[15] => f2h_ARADDR[15].IN1
f2h_ARADDR[16] => f2h_ARADDR[16].IN1
f2h_ARADDR[17] => f2h_ARADDR[17].IN1
f2h_ARADDR[18] => f2h_ARADDR[18].IN1
f2h_ARADDR[19] => f2h_ARADDR[19].IN1
f2h_ARADDR[20] => f2h_ARADDR[20].IN1
f2h_ARADDR[21] => f2h_ARADDR[21].IN1
f2h_ARADDR[22] => f2h_ARADDR[22].IN1
f2h_ARADDR[23] => f2h_ARADDR[23].IN1
f2h_ARADDR[24] => f2h_ARADDR[24].IN1
f2h_ARADDR[25] => f2h_ARADDR[25].IN1
f2h_ARADDR[26] => f2h_ARADDR[26].IN1
f2h_ARADDR[27] => f2h_ARADDR[27].IN1
f2h_ARADDR[28] => f2h_ARADDR[28].IN1
f2h_ARADDR[29] => f2h_ARADDR[29].IN1
f2h_ARADDR[30] => f2h_ARADDR[30].IN1
f2h_ARADDR[31] => f2h_ARADDR[31].IN1
f2h_ARLEN[0] => f2h_ARLEN[0].IN1
f2h_ARLEN[1] => f2h_ARLEN[1].IN1
f2h_ARLEN[2] => f2h_ARLEN[2].IN1
f2h_ARLEN[3] => f2h_ARLEN[3].IN1
f2h_ARSIZE[0] => f2h_ARSIZE[0].IN1
f2h_ARSIZE[1] => f2h_ARSIZE[1].IN1
f2h_ARSIZE[2] => f2h_ARSIZE[2].IN1
f2h_ARBURST[0] => f2h_ARBURST[0].IN1
f2h_ARBURST[1] => f2h_ARBURST[1].IN1
f2h_ARLOCK[0] => f2h_ARLOCK[0].IN1
f2h_ARLOCK[1] => f2h_ARLOCK[1].IN1
f2h_ARCACHE[0] => f2h_ARCACHE[0].IN1
f2h_ARCACHE[1] => f2h_ARCACHE[1].IN1
f2h_ARCACHE[2] => f2h_ARCACHE[2].IN1
f2h_ARCACHE[3] => f2h_ARCACHE[3].IN1
f2h_ARPROT[0] => f2h_ARPROT[0].IN1
f2h_ARPROT[1] => f2h_ARPROT[1].IN1
f2h_ARPROT[2] => f2h_ARPROT[2].IN1
f2h_ARVALID => f2h_ARVALID.IN1
f2h_ARREADY <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_ARREADY
f2h_ARUSER[0] => f2h_ARUSER[0].IN1
f2h_ARUSER[1] => f2h_ARUSER[1].IN1
f2h_ARUSER[2] => f2h_ARUSER[2].IN1
f2h_ARUSER[3] => f2h_ARUSER[3].IN1
f2h_ARUSER[4] => f2h_ARUSER[4].IN1
f2h_RID[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RID[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RID
f2h_RDATA[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[12] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[13] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[14] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[15] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[16] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[17] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[18] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[19] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[20] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[21] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[22] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[23] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[24] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[25] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[26] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[27] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[28] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[29] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[30] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[31] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[32] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[33] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[34] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[35] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[36] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[37] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[38] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[39] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[40] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[41] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[42] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[43] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[44] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[45] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[46] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[47] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[48] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[49] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[50] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[51] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[52] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[53] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[54] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[55] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[56] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[57] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[58] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[59] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[60] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[61] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[62] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RDATA[63] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RDATA
f2h_RRESP[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RRESP
f2h_RRESP[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RRESP
f2h_RLAST <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RLAST
f2h_RVALID <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.f2h_RVALID
f2h_RREADY => f2h_RREADY.IN1
h2f_lw_axi_clk => h2f_lw_axi_clk.IN1
h2f_lw_AWID[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWID[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWID
h2f_lw_AWADDR[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[12] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[13] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[14] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[15] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[16] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[17] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[18] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[19] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWADDR[20] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWADDR
h2f_lw_AWLEN[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWLEN[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLEN
h2f_lw_AWSIZE[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWSIZE[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWSIZE[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWSIZE
h2f_lw_AWBURST[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWBURST
h2f_lw_AWBURST[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWBURST
h2f_lw_AWLOCK[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLOCK
h2f_lw_AWLOCK[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWLOCK
h2f_lw_AWCACHE[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWCACHE[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWCACHE
h2f_lw_AWPROT[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWPROT[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWPROT[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWPROT
h2f_lw_AWVALID <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_AWVALID
h2f_lw_AWREADY => h2f_lw_AWREADY.IN1
h2f_lw_WID[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WID[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WID
h2f_lw_WDATA[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[12] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[13] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[14] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[15] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[16] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[17] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[18] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[19] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[20] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[21] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[22] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[23] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[24] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[25] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[26] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[27] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[28] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[29] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[30] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WDATA[31] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WDATA
h2f_lw_WSTRB[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WSTRB[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WSTRB
h2f_lw_WLAST <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WLAST
h2f_lw_WVALID <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_WVALID
h2f_lw_WREADY => h2f_lw_WREADY.IN1
h2f_lw_BID[0] => h2f_lw_BID[0].IN1
h2f_lw_BID[1] => h2f_lw_BID[1].IN1
h2f_lw_BID[2] => h2f_lw_BID[2].IN1
h2f_lw_BID[3] => h2f_lw_BID[3].IN1
h2f_lw_BID[4] => h2f_lw_BID[4].IN1
h2f_lw_BID[5] => h2f_lw_BID[5].IN1
h2f_lw_BID[6] => h2f_lw_BID[6].IN1
h2f_lw_BID[7] => h2f_lw_BID[7].IN1
h2f_lw_BID[8] => h2f_lw_BID[8].IN1
h2f_lw_BID[9] => h2f_lw_BID[9].IN1
h2f_lw_BID[10] => h2f_lw_BID[10].IN1
h2f_lw_BID[11] => h2f_lw_BID[11].IN1
h2f_lw_BRESP[0] => h2f_lw_BRESP[0].IN1
h2f_lw_BRESP[1] => h2f_lw_BRESP[1].IN1
h2f_lw_BVALID => h2f_lw_BVALID.IN1
h2f_lw_BREADY <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_BREADY
h2f_lw_ARID[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARID[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARID
h2f_lw_ARADDR[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[12] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[13] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[14] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[15] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[16] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[17] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[18] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[19] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARADDR[20] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARADDR
h2f_lw_ARLEN[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARLEN[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLEN
h2f_lw_ARSIZE[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARSIZE[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARSIZE[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARSIZE
h2f_lw_ARBURST[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARBURST
h2f_lw_ARBURST[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARBURST
h2f_lw_ARLOCK[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLOCK
h2f_lw_ARLOCK[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARLOCK
h2f_lw_ARCACHE[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARCACHE[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARCACHE
h2f_lw_ARPROT[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARPROT[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARPROT[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARPROT
h2f_lw_ARVALID <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_ARVALID
h2f_lw_ARREADY => h2f_lw_ARREADY.IN1
h2f_lw_RID[0] => h2f_lw_RID[0].IN1
h2f_lw_RID[1] => h2f_lw_RID[1].IN1
h2f_lw_RID[2] => h2f_lw_RID[2].IN1
h2f_lw_RID[3] => h2f_lw_RID[3].IN1
h2f_lw_RID[4] => h2f_lw_RID[4].IN1
h2f_lw_RID[5] => h2f_lw_RID[5].IN1
h2f_lw_RID[6] => h2f_lw_RID[6].IN1
h2f_lw_RID[7] => h2f_lw_RID[7].IN1
h2f_lw_RID[8] => h2f_lw_RID[8].IN1
h2f_lw_RID[9] => h2f_lw_RID[9].IN1
h2f_lw_RID[10] => h2f_lw_RID[10].IN1
h2f_lw_RID[11] => h2f_lw_RID[11].IN1
h2f_lw_RDATA[0] => h2f_lw_RDATA[0].IN1
h2f_lw_RDATA[1] => h2f_lw_RDATA[1].IN1
h2f_lw_RDATA[2] => h2f_lw_RDATA[2].IN1
h2f_lw_RDATA[3] => h2f_lw_RDATA[3].IN1
h2f_lw_RDATA[4] => h2f_lw_RDATA[4].IN1
h2f_lw_RDATA[5] => h2f_lw_RDATA[5].IN1
h2f_lw_RDATA[6] => h2f_lw_RDATA[6].IN1
h2f_lw_RDATA[7] => h2f_lw_RDATA[7].IN1
h2f_lw_RDATA[8] => h2f_lw_RDATA[8].IN1
h2f_lw_RDATA[9] => h2f_lw_RDATA[9].IN1
h2f_lw_RDATA[10] => h2f_lw_RDATA[10].IN1
h2f_lw_RDATA[11] => h2f_lw_RDATA[11].IN1
h2f_lw_RDATA[12] => h2f_lw_RDATA[12].IN1
h2f_lw_RDATA[13] => h2f_lw_RDATA[13].IN1
h2f_lw_RDATA[14] => h2f_lw_RDATA[14].IN1
h2f_lw_RDATA[15] => h2f_lw_RDATA[15].IN1
h2f_lw_RDATA[16] => h2f_lw_RDATA[16].IN1
h2f_lw_RDATA[17] => h2f_lw_RDATA[17].IN1
h2f_lw_RDATA[18] => h2f_lw_RDATA[18].IN1
h2f_lw_RDATA[19] => h2f_lw_RDATA[19].IN1
h2f_lw_RDATA[20] => h2f_lw_RDATA[20].IN1
h2f_lw_RDATA[21] => h2f_lw_RDATA[21].IN1
h2f_lw_RDATA[22] => h2f_lw_RDATA[22].IN1
h2f_lw_RDATA[23] => h2f_lw_RDATA[23].IN1
h2f_lw_RDATA[24] => h2f_lw_RDATA[24].IN1
h2f_lw_RDATA[25] => h2f_lw_RDATA[25].IN1
h2f_lw_RDATA[26] => h2f_lw_RDATA[26].IN1
h2f_lw_RDATA[27] => h2f_lw_RDATA[27].IN1
h2f_lw_RDATA[28] => h2f_lw_RDATA[28].IN1
h2f_lw_RDATA[29] => h2f_lw_RDATA[29].IN1
h2f_lw_RDATA[30] => h2f_lw_RDATA[30].IN1
h2f_lw_RDATA[31] => h2f_lw_RDATA[31].IN1
h2f_lw_RRESP[0] => h2f_lw_RRESP[0].IN1
h2f_lw_RRESP[1] => h2f_lw_RRESP[1].IN1
h2f_lw_RLAST => h2f_lw_RLAST.IN1
h2f_lw_RVALID => h2f_lw_RVALID.IN1
h2f_lw_RREADY <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_lw_RREADY
h2f_axi_clk => h2f_axi_clk.IN1
h2f_AWID[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWID[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWID
h2f_AWADDR[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[12] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[13] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[14] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[15] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[16] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[17] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[18] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[19] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[20] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[21] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[22] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[23] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[24] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[25] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[26] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[27] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[28] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWADDR[29] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWADDR
h2f_AWLEN[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWLEN[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWLEN[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWLEN[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLEN
h2f_AWSIZE[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWSIZE
h2f_AWSIZE[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWSIZE
h2f_AWSIZE[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWSIZE
h2f_AWBURST[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWBURST
h2f_AWBURST[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWBURST
h2f_AWLOCK[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLOCK
h2f_AWLOCK[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWLOCK
h2f_AWCACHE[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWCACHE[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWCACHE[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWCACHE[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWCACHE
h2f_AWPROT[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWPROT
h2f_AWPROT[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWPROT
h2f_AWPROT[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWPROT
h2f_AWVALID <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_AWVALID
h2f_AWREADY => h2f_AWREADY.IN1
h2f_WID[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WID[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WID
h2f_WDATA[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[12] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[13] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[14] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[15] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[16] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[17] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[18] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[19] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[20] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[21] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[22] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[23] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[24] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[25] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[26] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[27] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[28] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[29] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[30] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[31] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[32] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[33] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[34] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[35] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[36] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[37] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[38] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[39] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[40] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[41] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[42] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[43] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[44] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[45] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[46] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[47] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[48] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[49] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[50] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[51] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[52] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[53] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[54] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[55] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[56] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[57] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[58] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[59] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[60] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[61] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[62] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WDATA[63] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WDATA
h2f_WSTRB[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WSTRB[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WSTRB
h2f_WLAST <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WLAST
h2f_WVALID <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_WVALID
h2f_WREADY => h2f_WREADY.IN1
h2f_BID[0] => h2f_BID[0].IN1
h2f_BID[1] => h2f_BID[1].IN1
h2f_BID[2] => h2f_BID[2].IN1
h2f_BID[3] => h2f_BID[3].IN1
h2f_BID[4] => h2f_BID[4].IN1
h2f_BID[5] => h2f_BID[5].IN1
h2f_BID[6] => h2f_BID[6].IN1
h2f_BID[7] => h2f_BID[7].IN1
h2f_BID[8] => h2f_BID[8].IN1
h2f_BID[9] => h2f_BID[9].IN1
h2f_BID[10] => h2f_BID[10].IN1
h2f_BID[11] => h2f_BID[11].IN1
h2f_BRESP[0] => h2f_BRESP[0].IN1
h2f_BRESP[1] => h2f_BRESP[1].IN1
h2f_BVALID => h2f_BVALID.IN1
h2f_BREADY <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_BREADY
h2f_ARID[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARID[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARID
h2f_ARADDR[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[4] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[5] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[6] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[7] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[8] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[9] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[10] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[11] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[12] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[13] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[14] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[15] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[16] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[17] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[18] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[19] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[20] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[21] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[22] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[23] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[24] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[25] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[26] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[27] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[28] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARADDR[29] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARADDR
h2f_ARLEN[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARLEN[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARLEN[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARLEN[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLEN
h2f_ARSIZE[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARSIZE
h2f_ARSIZE[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARSIZE
h2f_ARSIZE[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARSIZE
h2f_ARBURST[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARBURST
h2f_ARBURST[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARBURST
h2f_ARLOCK[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLOCK
h2f_ARLOCK[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARLOCK
h2f_ARCACHE[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARCACHE[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARCACHE[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARCACHE[3] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARCACHE
h2f_ARPROT[0] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARPROT
h2f_ARPROT[1] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARPROT
h2f_ARPROT[2] <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARPROT
h2f_ARVALID <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_ARVALID
h2f_ARREADY => h2f_ARREADY.IN1
h2f_RID[0] => h2f_RID[0].IN1
h2f_RID[1] => h2f_RID[1].IN1
h2f_RID[2] => h2f_RID[2].IN1
h2f_RID[3] => h2f_RID[3].IN1
h2f_RID[4] => h2f_RID[4].IN1
h2f_RID[5] => h2f_RID[5].IN1
h2f_RID[6] => h2f_RID[6].IN1
h2f_RID[7] => h2f_RID[7].IN1
h2f_RID[8] => h2f_RID[8].IN1
h2f_RID[9] => h2f_RID[9].IN1
h2f_RID[10] => h2f_RID[10].IN1
h2f_RID[11] => h2f_RID[11].IN1
h2f_RDATA[0] => h2f_RDATA[0].IN1
h2f_RDATA[1] => h2f_RDATA[1].IN1
h2f_RDATA[2] => h2f_RDATA[2].IN1
h2f_RDATA[3] => h2f_RDATA[3].IN1
h2f_RDATA[4] => h2f_RDATA[4].IN1
h2f_RDATA[5] => h2f_RDATA[5].IN1
h2f_RDATA[6] => h2f_RDATA[6].IN1
h2f_RDATA[7] => h2f_RDATA[7].IN1
h2f_RDATA[8] => h2f_RDATA[8].IN1
h2f_RDATA[9] => h2f_RDATA[9].IN1
h2f_RDATA[10] => h2f_RDATA[10].IN1
h2f_RDATA[11] => h2f_RDATA[11].IN1
h2f_RDATA[12] => h2f_RDATA[12].IN1
h2f_RDATA[13] => h2f_RDATA[13].IN1
h2f_RDATA[14] => h2f_RDATA[14].IN1
h2f_RDATA[15] => h2f_RDATA[15].IN1
h2f_RDATA[16] => h2f_RDATA[16].IN1
h2f_RDATA[17] => h2f_RDATA[17].IN1
h2f_RDATA[18] => h2f_RDATA[18].IN1
h2f_RDATA[19] => h2f_RDATA[19].IN1
h2f_RDATA[20] => h2f_RDATA[20].IN1
h2f_RDATA[21] => h2f_RDATA[21].IN1
h2f_RDATA[22] => h2f_RDATA[22].IN1
h2f_RDATA[23] => h2f_RDATA[23].IN1
h2f_RDATA[24] => h2f_RDATA[24].IN1
h2f_RDATA[25] => h2f_RDATA[25].IN1
h2f_RDATA[26] => h2f_RDATA[26].IN1
h2f_RDATA[27] => h2f_RDATA[27].IN1
h2f_RDATA[28] => h2f_RDATA[28].IN1
h2f_RDATA[29] => h2f_RDATA[29].IN1
h2f_RDATA[30] => h2f_RDATA[30].IN1
h2f_RDATA[31] => h2f_RDATA[31].IN1
h2f_RDATA[32] => h2f_RDATA[32].IN1
h2f_RDATA[33] => h2f_RDATA[33].IN1
h2f_RDATA[34] => h2f_RDATA[34].IN1
h2f_RDATA[35] => h2f_RDATA[35].IN1
h2f_RDATA[36] => h2f_RDATA[36].IN1
h2f_RDATA[37] => h2f_RDATA[37].IN1
h2f_RDATA[38] => h2f_RDATA[38].IN1
h2f_RDATA[39] => h2f_RDATA[39].IN1
h2f_RDATA[40] => h2f_RDATA[40].IN1
h2f_RDATA[41] => h2f_RDATA[41].IN1
h2f_RDATA[42] => h2f_RDATA[42].IN1
h2f_RDATA[43] => h2f_RDATA[43].IN1
h2f_RDATA[44] => h2f_RDATA[44].IN1
h2f_RDATA[45] => h2f_RDATA[45].IN1
h2f_RDATA[46] => h2f_RDATA[46].IN1
h2f_RDATA[47] => h2f_RDATA[47].IN1
h2f_RDATA[48] => h2f_RDATA[48].IN1
h2f_RDATA[49] => h2f_RDATA[49].IN1
h2f_RDATA[50] => h2f_RDATA[50].IN1
h2f_RDATA[51] => h2f_RDATA[51].IN1
h2f_RDATA[52] => h2f_RDATA[52].IN1
h2f_RDATA[53] => h2f_RDATA[53].IN1
h2f_RDATA[54] => h2f_RDATA[54].IN1
h2f_RDATA[55] => h2f_RDATA[55].IN1
h2f_RDATA[56] => h2f_RDATA[56].IN1
h2f_RDATA[57] => h2f_RDATA[57].IN1
h2f_RDATA[58] => h2f_RDATA[58].IN1
h2f_RDATA[59] => h2f_RDATA[59].IN1
h2f_RDATA[60] => h2f_RDATA[60].IN1
h2f_RDATA[61] => h2f_RDATA[61].IN1
h2f_RDATA[62] => h2f_RDATA[62].IN1
h2f_RDATA[63] => h2f_RDATA[63].IN1
h2f_RRESP[0] => h2f_RRESP[0].IN1
h2f_RRESP[1] => h2f_RRESP[1].IN1
h2f_RLAST => h2f_RLAST.IN1
h2f_RVALID => h2f_RVALID.IN1
h2f_RREADY <= core_sys_hps_0_fpga_interfaces:fpga_interfaces.h2f_RREADY
mem_a[0] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[1] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[2] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[3] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[4] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[5] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[6] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[7] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[8] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[9] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[10] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[11] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[12] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[13] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_a[14] <= core_sys_hps_0_hps_io:hps_io.mem_a
mem_ba[0] <= core_sys_hps_0_hps_io:hps_io.mem_ba
mem_ba[1] <= core_sys_hps_0_hps_io:hps_io.mem_ba
mem_ba[2] <= core_sys_hps_0_hps_io:hps_io.mem_ba
mem_ck <= core_sys_hps_0_hps_io:hps_io.mem_ck
mem_ck_n <= core_sys_hps_0_hps_io:hps_io.mem_ck_n
mem_cke <= core_sys_hps_0_hps_io:hps_io.mem_cke
mem_cs_n <= core_sys_hps_0_hps_io:hps_io.mem_cs_n
mem_ras_n <= core_sys_hps_0_hps_io:hps_io.mem_ras_n
mem_cas_n <= core_sys_hps_0_hps_io:hps_io.mem_cas_n
mem_we_n <= core_sys_hps_0_hps_io:hps_io.mem_we_n
mem_reset_n <= core_sys_hps_0_hps_io:hps_io.mem_reset_n
mem_dq[0] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[1] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[2] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[3] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[4] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[5] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[6] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[7] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[8] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[9] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[10] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[11] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[12] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[13] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[14] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[15] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[16] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[17] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[18] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[19] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[20] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[21] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[22] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[23] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[24] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[25] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[26] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[27] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[28] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[29] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[30] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dq[31] <> core_sys_hps_0_hps_io:hps_io.mem_dq
mem_dqs[0] <> core_sys_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[1] <> core_sys_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[2] <> core_sys_hps_0_hps_io:hps_io.mem_dqs
mem_dqs[3] <> core_sys_hps_0_hps_io:hps_io.mem_dqs
mem_dqs_n[0] <> core_sys_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[1] <> core_sys_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[2] <> core_sys_hps_0_hps_io:hps_io.mem_dqs_n
mem_dqs_n[3] <> core_sys_hps_0_hps_io:hps_io.mem_dqs_n
mem_odt <= core_sys_hps_0_hps_io:hps_io.mem_odt
mem_dm[0] <= core_sys_hps_0_hps_io:hps_io.mem_dm
mem_dm[1] <= core_sys_hps_0_hps_io:hps_io.mem_dm
mem_dm[2] <= core_sys_hps_0_hps_io:hps_io.mem_dm
mem_dm[3] <= core_sys_hps_0_hps_io:hps_io.mem_dm
oct_rzqin => oct_rzqin.IN1
hps_io_emac1_inst_TX_CLK <= core_sys_hps_0_hps_io:hps_io.hps_io_emac1_inst_TX_CLK
hps_io_emac1_inst_TXD0 <= core_sys_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD0
hps_io_emac1_inst_TXD1 <= core_sys_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD1
hps_io_emac1_inst_TXD2 <= core_sys_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD2
hps_io_emac1_inst_TXD3 <= core_sys_hps_0_hps_io:hps_io.hps_io_emac1_inst_TXD3
hps_io_emac1_inst_RXD0 => hps_io_emac1_inst_RXD0.IN1
hps_io_emac1_inst_MDIO <> core_sys_hps_0_hps_io:hps_io.hps_io_emac1_inst_MDIO
hps_io_emac1_inst_MDC <= core_sys_hps_0_hps_io:hps_io.hps_io_emac1_inst_MDC
hps_io_emac1_inst_RX_CTL => hps_io_emac1_inst_RX_CTL.IN1
hps_io_emac1_inst_TX_CTL <= core_sys_hps_0_hps_io:hps_io.hps_io_emac1_inst_TX_CTL
hps_io_emac1_inst_RX_CLK => hps_io_emac1_inst_RX_CLK.IN1
hps_io_emac1_inst_RXD1 => hps_io_emac1_inst_RXD1.IN1
hps_io_emac1_inst_RXD2 => hps_io_emac1_inst_RXD2.IN1
hps_io_emac1_inst_RXD3 => hps_io_emac1_inst_RXD3.IN1
hps_io_sdio_inst_CMD <> core_sys_hps_0_hps_io:hps_io.hps_io_sdio_inst_CMD
hps_io_sdio_inst_D0 <> core_sys_hps_0_hps_io:hps_io.hps_io_sdio_inst_D0
hps_io_sdio_inst_D1 <> core_sys_hps_0_hps_io:hps_io.hps_io_sdio_inst_D1
hps_io_sdio_inst_CLK <= core_sys_hps_0_hps_io:hps_io.hps_io_sdio_inst_CLK
hps_io_sdio_inst_D2 <> core_sys_hps_0_hps_io:hps_io.hps_io_sdio_inst_D2
hps_io_sdio_inst_D3 <> core_sys_hps_0_hps_io:hps_io.hps_io_sdio_inst_D3
hps_io_usb1_inst_D0 <> core_sys_hps_0_hps_io:hps_io.hps_io_usb1_inst_D0
hps_io_usb1_inst_D1 <> core_sys_hps_0_hps_io:hps_io.hps_io_usb1_inst_D1
hps_io_usb1_inst_D2 <> core_sys_hps_0_hps_io:hps_io.hps_io_usb1_inst_D2
hps_io_usb1_inst_D3 <> core_sys_hps_0_hps_io:hps_io.hps_io_usb1_inst_D3
hps_io_usb1_inst_D4 <> core_sys_hps_0_hps_io:hps_io.hps_io_usb1_inst_D4
hps_io_usb1_inst_D5 <> core_sys_hps_0_hps_io:hps_io.hps_io_usb1_inst_D5
hps_io_usb1_inst_D6 <> core_sys_hps_0_hps_io:hps_io.hps_io_usb1_inst_D6
hps_io_usb1_inst_D7 <> core_sys_hps_0_hps_io:hps_io.hps_io_usb1_inst_D7
hps_io_usb1_inst_CLK => hps_io_usb1_inst_CLK.IN1
hps_io_usb1_inst_STP <= core_sys_hps_0_hps_io:hps_io.hps_io_usb1_inst_STP
hps_io_usb1_inst_DIR => hps_io_usb1_inst_DIR.IN1
hps_io_usb1_inst_NXT => hps_io_usb1_inst_NXT.IN1
hps_io_uart0_inst_RX => hps_io_uart0_inst_RX.IN1
hps_io_uart0_inst_TX <= core_sys_hps_0_hps_io:hps_io.hps_io_uart0_inst_TX


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_fpga_interfaces:fpga_interfaces
h2f_rst_n[0] <= clocks_resets.O_H2F_RST_N
f2h_axi_clk[0] => fpga2hps.I_CLK
f2h_AWID[0] => fpga2hps.I_AWID
f2h_AWID[1] => fpga2hps.I_AWID1
f2h_AWID[2] => fpga2hps.I_AWID2
f2h_AWID[3] => fpga2hps.I_AWID3
f2h_AWID[4] => fpga2hps.I_AWID4
f2h_AWID[5] => fpga2hps.I_AWID5
f2h_AWID[6] => fpga2hps.I_AWID6
f2h_AWID[7] => fpga2hps.I_AWID7
f2h_AWADDR[0] => fpga2hps.I_AWADDR
f2h_AWADDR[1] => fpga2hps.I_AWADDR1
f2h_AWADDR[2] => fpga2hps.I_AWADDR2
f2h_AWADDR[3] => fpga2hps.I_AWADDR3
f2h_AWADDR[4] => fpga2hps.I_AWADDR4
f2h_AWADDR[5] => fpga2hps.I_AWADDR5
f2h_AWADDR[6] => fpga2hps.I_AWADDR6
f2h_AWADDR[7] => fpga2hps.I_AWADDR7
f2h_AWADDR[8] => fpga2hps.I_AWADDR8
f2h_AWADDR[9] => fpga2hps.I_AWADDR9
f2h_AWADDR[10] => fpga2hps.I_AWADDR10
f2h_AWADDR[11] => fpga2hps.I_AWADDR11
f2h_AWADDR[12] => fpga2hps.I_AWADDR12
f2h_AWADDR[13] => fpga2hps.I_AWADDR13
f2h_AWADDR[14] => fpga2hps.I_AWADDR14
f2h_AWADDR[15] => fpga2hps.I_AWADDR15
f2h_AWADDR[16] => fpga2hps.I_AWADDR16
f2h_AWADDR[17] => fpga2hps.I_AWADDR17
f2h_AWADDR[18] => fpga2hps.I_AWADDR18
f2h_AWADDR[19] => fpga2hps.I_AWADDR19
f2h_AWADDR[20] => fpga2hps.I_AWADDR20
f2h_AWADDR[21] => fpga2hps.I_AWADDR21
f2h_AWADDR[22] => fpga2hps.I_AWADDR22
f2h_AWADDR[23] => fpga2hps.I_AWADDR23
f2h_AWADDR[24] => fpga2hps.I_AWADDR24
f2h_AWADDR[25] => fpga2hps.I_AWADDR25
f2h_AWADDR[26] => fpga2hps.I_AWADDR26
f2h_AWADDR[27] => fpga2hps.I_AWADDR27
f2h_AWADDR[28] => fpga2hps.I_AWADDR28
f2h_AWADDR[29] => fpga2hps.I_AWADDR29
f2h_AWADDR[30] => fpga2hps.I_AWADDR30
f2h_AWADDR[31] => fpga2hps.I_AWADDR31
f2h_AWLEN[0] => fpga2hps.I_AWLEN
f2h_AWLEN[1] => fpga2hps.I_AWLEN1
f2h_AWLEN[2] => fpga2hps.I_AWLEN2
f2h_AWLEN[3] => fpga2hps.I_AWLEN3
f2h_AWSIZE[0] => fpga2hps.I_AWSIZE
f2h_AWSIZE[1] => fpga2hps.I_AWSIZE1
f2h_AWSIZE[2] => fpga2hps.I_AWSIZE2
f2h_AWBURST[0] => fpga2hps.I_AWBURST
f2h_AWBURST[1] => fpga2hps.I_AWBURST1
f2h_AWLOCK[0] => fpga2hps.I_AWLOCK
f2h_AWLOCK[1] => fpga2hps.I_AWLOCK1
f2h_AWCACHE[0] => fpga2hps.I_AWCACHE
f2h_AWCACHE[1] => fpga2hps.I_AWCACHE1
f2h_AWCACHE[2] => fpga2hps.I_AWCACHE2
f2h_AWCACHE[3] => fpga2hps.I_AWCACHE3
f2h_AWPROT[0] => fpga2hps.I_AWPROT
f2h_AWPROT[1] => fpga2hps.I_AWPROT1
f2h_AWPROT[2] => fpga2hps.I_AWPROT2
f2h_AWVALID[0] => fpga2hps.I_AWVALID
f2h_AWREADY[0] <= fpga2hps.O_AWREADY
f2h_AWUSER[0] => fpga2hps.I_AWUSER
f2h_AWUSER[1] => fpga2hps.I_AWUSER1
f2h_AWUSER[2] => fpga2hps.I_AWUSER2
f2h_AWUSER[3] => fpga2hps.I_AWUSER3
f2h_AWUSER[4] => fpga2hps.I_AWUSER4
f2h_WID[0] => fpga2hps.I_WID
f2h_WID[1] => fpga2hps.I_WID1
f2h_WID[2] => fpga2hps.I_WID2
f2h_WID[3] => fpga2hps.I_WID3
f2h_WID[4] => fpga2hps.I_WID4
f2h_WID[5] => fpga2hps.I_WID5
f2h_WID[6] => fpga2hps.I_WID6
f2h_WID[7] => fpga2hps.I_WID7
f2h_WDATA[0] => fpga2hps.I_WDATA
f2h_WDATA[1] => fpga2hps.I_WDATA1
f2h_WDATA[2] => fpga2hps.I_WDATA2
f2h_WDATA[3] => fpga2hps.I_WDATA3
f2h_WDATA[4] => fpga2hps.I_WDATA4
f2h_WDATA[5] => fpga2hps.I_WDATA5
f2h_WDATA[6] => fpga2hps.I_WDATA6
f2h_WDATA[7] => fpga2hps.I_WDATA7
f2h_WDATA[8] => fpga2hps.I_WDATA8
f2h_WDATA[9] => fpga2hps.I_WDATA9
f2h_WDATA[10] => fpga2hps.I_WDATA10
f2h_WDATA[11] => fpga2hps.I_WDATA11
f2h_WDATA[12] => fpga2hps.I_WDATA12
f2h_WDATA[13] => fpga2hps.I_WDATA13
f2h_WDATA[14] => fpga2hps.I_WDATA14
f2h_WDATA[15] => fpga2hps.I_WDATA15
f2h_WDATA[16] => fpga2hps.I_WDATA16
f2h_WDATA[17] => fpga2hps.I_WDATA17
f2h_WDATA[18] => fpga2hps.I_WDATA18
f2h_WDATA[19] => fpga2hps.I_WDATA19
f2h_WDATA[20] => fpga2hps.I_WDATA20
f2h_WDATA[21] => fpga2hps.I_WDATA21
f2h_WDATA[22] => fpga2hps.I_WDATA22
f2h_WDATA[23] => fpga2hps.I_WDATA23
f2h_WDATA[24] => fpga2hps.I_WDATA24
f2h_WDATA[25] => fpga2hps.I_WDATA25
f2h_WDATA[26] => fpga2hps.I_WDATA26
f2h_WDATA[27] => fpga2hps.I_WDATA27
f2h_WDATA[28] => fpga2hps.I_WDATA28
f2h_WDATA[29] => fpga2hps.I_WDATA29
f2h_WDATA[30] => fpga2hps.I_WDATA30
f2h_WDATA[31] => fpga2hps.I_WDATA31
f2h_WDATA[32] => fpga2hps.I_WDATA32
f2h_WDATA[33] => fpga2hps.I_WDATA33
f2h_WDATA[34] => fpga2hps.I_WDATA34
f2h_WDATA[35] => fpga2hps.I_WDATA35
f2h_WDATA[36] => fpga2hps.I_WDATA36
f2h_WDATA[37] => fpga2hps.I_WDATA37
f2h_WDATA[38] => fpga2hps.I_WDATA38
f2h_WDATA[39] => fpga2hps.I_WDATA39
f2h_WDATA[40] => fpga2hps.I_WDATA40
f2h_WDATA[41] => fpga2hps.I_WDATA41
f2h_WDATA[42] => fpga2hps.I_WDATA42
f2h_WDATA[43] => fpga2hps.I_WDATA43
f2h_WDATA[44] => fpga2hps.I_WDATA44
f2h_WDATA[45] => fpga2hps.I_WDATA45
f2h_WDATA[46] => fpga2hps.I_WDATA46
f2h_WDATA[47] => fpga2hps.I_WDATA47
f2h_WDATA[48] => fpga2hps.I_WDATA48
f2h_WDATA[49] => fpga2hps.I_WDATA49
f2h_WDATA[50] => fpga2hps.I_WDATA50
f2h_WDATA[51] => fpga2hps.I_WDATA51
f2h_WDATA[52] => fpga2hps.I_WDATA52
f2h_WDATA[53] => fpga2hps.I_WDATA53
f2h_WDATA[54] => fpga2hps.I_WDATA54
f2h_WDATA[55] => fpga2hps.I_WDATA55
f2h_WDATA[56] => fpga2hps.I_WDATA56
f2h_WDATA[57] => fpga2hps.I_WDATA57
f2h_WDATA[58] => fpga2hps.I_WDATA58
f2h_WDATA[59] => fpga2hps.I_WDATA59
f2h_WDATA[60] => fpga2hps.I_WDATA60
f2h_WDATA[61] => fpga2hps.I_WDATA61
f2h_WDATA[62] => fpga2hps.I_WDATA62
f2h_WDATA[63] => fpga2hps.I_WDATA63
f2h_WSTRB[0] => fpga2hps.I_WSTRB
f2h_WSTRB[1] => fpga2hps.I_WSTRB1
f2h_WSTRB[2] => fpga2hps.I_WSTRB2
f2h_WSTRB[3] => fpga2hps.I_WSTRB3
f2h_WSTRB[4] => fpga2hps.I_WSTRB4
f2h_WSTRB[5] => fpga2hps.I_WSTRB5
f2h_WSTRB[6] => fpga2hps.I_WSTRB6
f2h_WSTRB[7] => fpga2hps.I_WSTRB7
f2h_WLAST[0] => fpga2hps.I_WLAST
f2h_WVALID[0] => fpga2hps.I_WVALID
f2h_WREADY[0] <= fpga2hps.O_WREADY
f2h_BID[0] <= fpga2hps.O_BID
f2h_BID[1] <= fpga2hps.O_BID1
f2h_BID[2] <= fpga2hps.O_BID2
f2h_BID[3] <= fpga2hps.O_BID3
f2h_BID[4] <= fpga2hps.O_BID4
f2h_BID[5] <= fpga2hps.O_BID5
f2h_BID[6] <= fpga2hps.O_BID6
f2h_BID[7] <= fpga2hps.O_BID7
f2h_BRESP[0] <= fpga2hps.O_BRESP
f2h_BRESP[1] <= fpga2hps.O_BRESP1
f2h_BVALID[0] <= fpga2hps.O_BVALID
f2h_BREADY[0] => fpga2hps.I_BREADY
f2h_ARID[0] => fpga2hps.I_ARID
f2h_ARID[1] => fpga2hps.I_ARID1
f2h_ARID[2] => fpga2hps.I_ARID2
f2h_ARID[3] => fpga2hps.I_ARID3
f2h_ARID[4] => fpga2hps.I_ARID4
f2h_ARID[5] => fpga2hps.I_ARID5
f2h_ARID[6] => fpga2hps.I_ARID6
f2h_ARID[7] => fpga2hps.I_ARID7
f2h_ARADDR[0] => fpga2hps.I_ARADDR
f2h_ARADDR[1] => fpga2hps.I_ARADDR1
f2h_ARADDR[2] => fpga2hps.I_ARADDR2
f2h_ARADDR[3] => fpga2hps.I_ARADDR3
f2h_ARADDR[4] => fpga2hps.I_ARADDR4
f2h_ARADDR[5] => fpga2hps.I_ARADDR5
f2h_ARADDR[6] => fpga2hps.I_ARADDR6
f2h_ARADDR[7] => fpga2hps.I_ARADDR7
f2h_ARADDR[8] => fpga2hps.I_ARADDR8
f2h_ARADDR[9] => fpga2hps.I_ARADDR9
f2h_ARADDR[10] => fpga2hps.I_ARADDR10
f2h_ARADDR[11] => fpga2hps.I_ARADDR11
f2h_ARADDR[12] => fpga2hps.I_ARADDR12
f2h_ARADDR[13] => fpga2hps.I_ARADDR13
f2h_ARADDR[14] => fpga2hps.I_ARADDR14
f2h_ARADDR[15] => fpga2hps.I_ARADDR15
f2h_ARADDR[16] => fpga2hps.I_ARADDR16
f2h_ARADDR[17] => fpga2hps.I_ARADDR17
f2h_ARADDR[18] => fpga2hps.I_ARADDR18
f2h_ARADDR[19] => fpga2hps.I_ARADDR19
f2h_ARADDR[20] => fpga2hps.I_ARADDR20
f2h_ARADDR[21] => fpga2hps.I_ARADDR21
f2h_ARADDR[22] => fpga2hps.I_ARADDR22
f2h_ARADDR[23] => fpga2hps.I_ARADDR23
f2h_ARADDR[24] => fpga2hps.I_ARADDR24
f2h_ARADDR[25] => fpga2hps.I_ARADDR25
f2h_ARADDR[26] => fpga2hps.I_ARADDR26
f2h_ARADDR[27] => fpga2hps.I_ARADDR27
f2h_ARADDR[28] => fpga2hps.I_ARADDR28
f2h_ARADDR[29] => fpga2hps.I_ARADDR29
f2h_ARADDR[30] => fpga2hps.I_ARADDR30
f2h_ARADDR[31] => fpga2hps.I_ARADDR31
f2h_ARLEN[0] => fpga2hps.I_ARLEN
f2h_ARLEN[1] => fpga2hps.I_ARLEN1
f2h_ARLEN[2] => fpga2hps.I_ARLEN2
f2h_ARLEN[3] => fpga2hps.I_ARLEN3
f2h_ARSIZE[0] => fpga2hps.I_ARSIZE
f2h_ARSIZE[1] => fpga2hps.I_ARSIZE1
f2h_ARSIZE[2] => fpga2hps.I_ARSIZE2
f2h_ARBURST[0] => fpga2hps.I_ARBURST
f2h_ARBURST[1] => fpga2hps.I_ARBURST1
f2h_ARLOCK[0] => fpga2hps.I_ARLOCK
f2h_ARLOCK[1] => fpga2hps.I_ARLOCK1
f2h_ARCACHE[0] => fpga2hps.I_ARCACHE
f2h_ARCACHE[1] => fpga2hps.I_ARCACHE1
f2h_ARCACHE[2] => fpga2hps.I_ARCACHE2
f2h_ARCACHE[3] => fpga2hps.I_ARCACHE3
f2h_ARPROT[0] => fpga2hps.I_ARPROT
f2h_ARPROT[1] => fpga2hps.I_ARPROT1
f2h_ARPROT[2] => fpga2hps.I_ARPROT2
f2h_ARVALID[0] => fpga2hps.I_ARVALID
f2h_ARREADY[0] <= fpga2hps.O_ARREADY
f2h_ARUSER[0] => fpga2hps.I_ARUSER
f2h_ARUSER[1] => fpga2hps.I_ARUSER1
f2h_ARUSER[2] => fpga2hps.I_ARUSER2
f2h_ARUSER[3] => fpga2hps.I_ARUSER3
f2h_ARUSER[4] => fpga2hps.I_ARUSER4
f2h_RID[0] <= fpga2hps.O_RID
f2h_RID[1] <= fpga2hps.O_RID1
f2h_RID[2] <= fpga2hps.O_RID2
f2h_RID[3] <= fpga2hps.O_RID3
f2h_RID[4] <= fpga2hps.O_RID4
f2h_RID[5] <= fpga2hps.O_RID5
f2h_RID[6] <= fpga2hps.O_RID6
f2h_RID[7] <= fpga2hps.O_RID7
f2h_RDATA[0] <= fpga2hps.O_RDATA
f2h_RDATA[1] <= fpga2hps.O_RDATA1
f2h_RDATA[2] <= fpga2hps.O_RDATA2
f2h_RDATA[3] <= fpga2hps.O_RDATA3
f2h_RDATA[4] <= fpga2hps.O_RDATA4
f2h_RDATA[5] <= fpga2hps.O_RDATA5
f2h_RDATA[6] <= fpga2hps.O_RDATA6
f2h_RDATA[7] <= fpga2hps.O_RDATA7
f2h_RDATA[8] <= fpga2hps.O_RDATA8
f2h_RDATA[9] <= fpga2hps.O_RDATA9
f2h_RDATA[10] <= fpga2hps.O_RDATA10
f2h_RDATA[11] <= fpga2hps.O_RDATA11
f2h_RDATA[12] <= fpga2hps.O_RDATA12
f2h_RDATA[13] <= fpga2hps.O_RDATA13
f2h_RDATA[14] <= fpga2hps.O_RDATA14
f2h_RDATA[15] <= fpga2hps.O_RDATA15
f2h_RDATA[16] <= fpga2hps.O_RDATA16
f2h_RDATA[17] <= fpga2hps.O_RDATA17
f2h_RDATA[18] <= fpga2hps.O_RDATA18
f2h_RDATA[19] <= fpga2hps.O_RDATA19
f2h_RDATA[20] <= fpga2hps.O_RDATA20
f2h_RDATA[21] <= fpga2hps.O_RDATA21
f2h_RDATA[22] <= fpga2hps.O_RDATA22
f2h_RDATA[23] <= fpga2hps.O_RDATA23
f2h_RDATA[24] <= fpga2hps.O_RDATA24
f2h_RDATA[25] <= fpga2hps.O_RDATA25
f2h_RDATA[26] <= fpga2hps.O_RDATA26
f2h_RDATA[27] <= fpga2hps.O_RDATA27
f2h_RDATA[28] <= fpga2hps.O_RDATA28
f2h_RDATA[29] <= fpga2hps.O_RDATA29
f2h_RDATA[30] <= fpga2hps.O_RDATA30
f2h_RDATA[31] <= fpga2hps.O_RDATA31
f2h_RDATA[32] <= fpga2hps.O_RDATA32
f2h_RDATA[33] <= fpga2hps.O_RDATA33
f2h_RDATA[34] <= fpga2hps.O_RDATA34
f2h_RDATA[35] <= fpga2hps.O_RDATA35
f2h_RDATA[36] <= fpga2hps.O_RDATA36
f2h_RDATA[37] <= fpga2hps.O_RDATA37
f2h_RDATA[38] <= fpga2hps.O_RDATA38
f2h_RDATA[39] <= fpga2hps.O_RDATA39
f2h_RDATA[40] <= fpga2hps.O_RDATA40
f2h_RDATA[41] <= fpga2hps.O_RDATA41
f2h_RDATA[42] <= fpga2hps.O_RDATA42
f2h_RDATA[43] <= fpga2hps.O_RDATA43
f2h_RDATA[44] <= fpga2hps.O_RDATA44
f2h_RDATA[45] <= fpga2hps.O_RDATA45
f2h_RDATA[46] <= fpga2hps.O_RDATA46
f2h_RDATA[47] <= fpga2hps.O_RDATA47
f2h_RDATA[48] <= fpga2hps.O_RDATA48
f2h_RDATA[49] <= fpga2hps.O_RDATA49
f2h_RDATA[50] <= fpga2hps.O_RDATA50
f2h_RDATA[51] <= fpga2hps.O_RDATA51
f2h_RDATA[52] <= fpga2hps.O_RDATA52
f2h_RDATA[53] <= fpga2hps.O_RDATA53
f2h_RDATA[54] <= fpga2hps.O_RDATA54
f2h_RDATA[55] <= fpga2hps.O_RDATA55
f2h_RDATA[56] <= fpga2hps.O_RDATA56
f2h_RDATA[57] <= fpga2hps.O_RDATA57
f2h_RDATA[58] <= fpga2hps.O_RDATA58
f2h_RDATA[59] <= fpga2hps.O_RDATA59
f2h_RDATA[60] <= fpga2hps.O_RDATA60
f2h_RDATA[61] <= fpga2hps.O_RDATA61
f2h_RDATA[62] <= fpga2hps.O_RDATA62
f2h_RDATA[63] <= fpga2hps.O_RDATA63
f2h_RRESP[0] <= fpga2hps.O_RRESP
f2h_RRESP[1] <= fpga2hps.O_RRESP1
f2h_RLAST[0] <= fpga2hps.O_RLAST
f2h_RVALID[0] <= fpga2hps.O_RVALID
f2h_RREADY[0] => fpga2hps.I_RREADY
h2f_lw_axi_clk[0] => hps2fpga_light_weight.I_CLK
h2f_lw_AWID[0] <= hps2fpga_light_weight.O_AWID
h2f_lw_AWID[1] <= hps2fpga_light_weight.O_AWID1
h2f_lw_AWID[2] <= hps2fpga_light_weight.O_AWID2
h2f_lw_AWID[3] <= hps2fpga_light_weight.O_AWID3
h2f_lw_AWID[4] <= hps2fpga_light_weight.O_AWID4
h2f_lw_AWID[5] <= hps2fpga_light_weight.O_AWID5
h2f_lw_AWID[6] <= hps2fpga_light_weight.O_AWID6
h2f_lw_AWID[7] <= hps2fpga_light_weight.O_AWID7
h2f_lw_AWID[8] <= hps2fpga_light_weight.O_AWID8
h2f_lw_AWID[9] <= hps2fpga_light_weight.O_AWID9
h2f_lw_AWID[10] <= hps2fpga_light_weight.O_AWID10
h2f_lw_AWID[11] <= hps2fpga_light_weight.O_AWID11
h2f_lw_AWADDR[0] <= hps2fpga_light_weight.O_AWADDR
h2f_lw_AWADDR[1] <= hps2fpga_light_weight.O_AWADDR1
h2f_lw_AWADDR[2] <= hps2fpga_light_weight.O_AWADDR2
h2f_lw_AWADDR[3] <= hps2fpga_light_weight.O_AWADDR3
h2f_lw_AWADDR[4] <= hps2fpga_light_weight.O_AWADDR4
h2f_lw_AWADDR[5] <= hps2fpga_light_weight.O_AWADDR5
h2f_lw_AWADDR[6] <= hps2fpga_light_weight.O_AWADDR6
h2f_lw_AWADDR[7] <= hps2fpga_light_weight.O_AWADDR7
h2f_lw_AWADDR[8] <= hps2fpga_light_weight.O_AWADDR8
h2f_lw_AWADDR[9] <= hps2fpga_light_weight.O_AWADDR9
h2f_lw_AWADDR[10] <= hps2fpga_light_weight.O_AWADDR10
h2f_lw_AWADDR[11] <= hps2fpga_light_weight.O_AWADDR11
h2f_lw_AWADDR[12] <= hps2fpga_light_weight.O_AWADDR12
h2f_lw_AWADDR[13] <= hps2fpga_light_weight.O_AWADDR13
h2f_lw_AWADDR[14] <= hps2fpga_light_weight.O_AWADDR14
h2f_lw_AWADDR[15] <= hps2fpga_light_weight.O_AWADDR15
h2f_lw_AWADDR[16] <= hps2fpga_light_weight.O_AWADDR16
h2f_lw_AWADDR[17] <= hps2fpga_light_weight.O_AWADDR17
h2f_lw_AWADDR[18] <= hps2fpga_light_weight.O_AWADDR18
h2f_lw_AWADDR[19] <= hps2fpga_light_weight.O_AWADDR19
h2f_lw_AWADDR[20] <= hps2fpga_light_weight.O_AWADDR20
h2f_lw_AWLEN[0] <= hps2fpga_light_weight.O_AWLEN
h2f_lw_AWLEN[1] <= hps2fpga_light_weight.O_AWLEN1
h2f_lw_AWLEN[2] <= hps2fpga_light_weight.O_AWLEN2
h2f_lw_AWLEN[3] <= hps2fpga_light_weight.O_AWLEN3
h2f_lw_AWSIZE[0] <= hps2fpga_light_weight.O_AWSIZE
h2f_lw_AWSIZE[1] <= hps2fpga_light_weight.O_AWSIZE1
h2f_lw_AWSIZE[2] <= hps2fpga_light_weight.O_AWSIZE2
h2f_lw_AWBURST[0] <= hps2fpga_light_weight.O_AWBURST
h2f_lw_AWBURST[1] <= hps2fpga_light_weight.O_AWBURST1
h2f_lw_AWLOCK[0] <= hps2fpga_light_weight.O_AWLOCK
h2f_lw_AWLOCK[1] <= hps2fpga_light_weight.O_AWLOCK1
h2f_lw_AWCACHE[0] <= hps2fpga_light_weight.O_AWCACHE
h2f_lw_AWCACHE[1] <= hps2fpga_light_weight.O_AWCACHE1
h2f_lw_AWCACHE[2] <= hps2fpga_light_weight.O_AWCACHE2
h2f_lw_AWCACHE[3] <= hps2fpga_light_weight.O_AWCACHE3
h2f_lw_AWPROT[0] <= hps2fpga_light_weight.O_AWPROT
h2f_lw_AWPROT[1] <= hps2fpga_light_weight.O_AWPROT1
h2f_lw_AWPROT[2] <= hps2fpga_light_weight.O_AWPROT2
h2f_lw_AWVALID[0] <= hps2fpga_light_weight.O_AWVALID
h2f_lw_AWREADY[0] => hps2fpga_light_weight.I_AWREADY
h2f_lw_WID[0] <= hps2fpga_light_weight.O_WID
h2f_lw_WID[1] <= hps2fpga_light_weight.O_WID1
h2f_lw_WID[2] <= hps2fpga_light_weight.O_WID2
h2f_lw_WID[3] <= hps2fpga_light_weight.O_WID3
h2f_lw_WID[4] <= hps2fpga_light_weight.O_WID4
h2f_lw_WID[5] <= hps2fpga_light_weight.O_WID5
h2f_lw_WID[6] <= hps2fpga_light_weight.O_WID6
h2f_lw_WID[7] <= hps2fpga_light_weight.O_WID7
h2f_lw_WID[8] <= hps2fpga_light_weight.O_WID8
h2f_lw_WID[9] <= hps2fpga_light_weight.O_WID9
h2f_lw_WID[10] <= hps2fpga_light_weight.O_WID10
h2f_lw_WID[11] <= hps2fpga_light_weight.O_WID11
h2f_lw_WDATA[0] <= hps2fpga_light_weight.O_WDATA
h2f_lw_WDATA[1] <= hps2fpga_light_weight.O_WDATA1
h2f_lw_WDATA[2] <= hps2fpga_light_weight.O_WDATA2
h2f_lw_WDATA[3] <= hps2fpga_light_weight.O_WDATA3
h2f_lw_WDATA[4] <= hps2fpga_light_weight.O_WDATA4
h2f_lw_WDATA[5] <= hps2fpga_light_weight.O_WDATA5
h2f_lw_WDATA[6] <= hps2fpga_light_weight.O_WDATA6
h2f_lw_WDATA[7] <= hps2fpga_light_weight.O_WDATA7
h2f_lw_WDATA[8] <= hps2fpga_light_weight.O_WDATA8
h2f_lw_WDATA[9] <= hps2fpga_light_weight.O_WDATA9
h2f_lw_WDATA[10] <= hps2fpga_light_weight.O_WDATA10
h2f_lw_WDATA[11] <= hps2fpga_light_weight.O_WDATA11
h2f_lw_WDATA[12] <= hps2fpga_light_weight.O_WDATA12
h2f_lw_WDATA[13] <= hps2fpga_light_weight.O_WDATA13
h2f_lw_WDATA[14] <= hps2fpga_light_weight.O_WDATA14
h2f_lw_WDATA[15] <= hps2fpga_light_weight.O_WDATA15
h2f_lw_WDATA[16] <= hps2fpga_light_weight.O_WDATA16
h2f_lw_WDATA[17] <= hps2fpga_light_weight.O_WDATA17
h2f_lw_WDATA[18] <= hps2fpga_light_weight.O_WDATA18
h2f_lw_WDATA[19] <= hps2fpga_light_weight.O_WDATA19
h2f_lw_WDATA[20] <= hps2fpga_light_weight.O_WDATA20
h2f_lw_WDATA[21] <= hps2fpga_light_weight.O_WDATA21
h2f_lw_WDATA[22] <= hps2fpga_light_weight.O_WDATA22
h2f_lw_WDATA[23] <= hps2fpga_light_weight.O_WDATA23
h2f_lw_WDATA[24] <= hps2fpga_light_weight.O_WDATA24
h2f_lw_WDATA[25] <= hps2fpga_light_weight.O_WDATA25
h2f_lw_WDATA[26] <= hps2fpga_light_weight.O_WDATA26
h2f_lw_WDATA[27] <= hps2fpga_light_weight.O_WDATA27
h2f_lw_WDATA[28] <= hps2fpga_light_weight.O_WDATA28
h2f_lw_WDATA[29] <= hps2fpga_light_weight.O_WDATA29
h2f_lw_WDATA[30] <= hps2fpga_light_weight.O_WDATA30
h2f_lw_WDATA[31] <= hps2fpga_light_weight.O_WDATA31
h2f_lw_WSTRB[0] <= hps2fpga_light_weight.O_WSTRB
h2f_lw_WSTRB[1] <= hps2fpga_light_weight.O_WSTRB1
h2f_lw_WSTRB[2] <= hps2fpga_light_weight.O_WSTRB2
h2f_lw_WSTRB[3] <= hps2fpga_light_weight.O_WSTRB3
h2f_lw_WLAST[0] <= hps2fpga_light_weight.O_WLAST
h2f_lw_WVALID[0] <= hps2fpga_light_weight.O_WVALID
h2f_lw_WREADY[0] => hps2fpga_light_weight.I_WREADY
h2f_lw_BID[0] => hps2fpga_light_weight.I_BID
h2f_lw_BID[1] => hps2fpga_light_weight.I_BID1
h2f_lw_BID[2] => hps2fpga_light_weight.I_BID2
h2f_lw_BID[3] => hps2fpga_light_weight.I_BID3
h2f_lw_BID[4] => hps2fpga_light_weight.I_BID4
h2f_lw_BID[5] => hps2fpga_light_weight.I_BID5
h2f_lw_BID[6] => hps2fpga_light_weight.I_BID6
h2f_lw_BID[7] => hps2fpga_light_weight.I_BID7
h2f_lw_BID[8] => hps2fpga_light_weight.I_BID8
h2f_lw_BID[9] => hps2fpga_light_weight.I_BID9
h2f_lw_BID[10] => hps2fpga_light_weight.I_BID10
h2f_lw_BID[11] => hps2fpga_light_weight.I_BID11
h2f_lw_BRESP[0] => hps2fpga_light_weight.I_BRESP
h2f_lw_BRESP[1] => hps2fpga_light_weight.I_BRESP1
h2f_lw_BVALID[0] => hps2fpga_light_weight.I_BVALID
h2f_lw_BREADY[0] <= hps2fpga_light_weight.O_BREADY
h2f_lw_ARID[0] <= hps2fpga_light_weight.O_ARID
h2f_lw_ARID[1] <= hps2fpga_light_weight.O_ARID1
h2f_lw_ARID[2] <= hps2fpga_light_weight.O_ARID2
h2f_lw_ARID[3] <= hps2fpga_light_weight.O_ARID3
h2f_lw_ARID[4] <= hps2fpga_light_weight.O_ARID4
h2f_lw_ARID[5] <= hps2fpga_light_weight.O_ARID5
h2f_lw_ARID[6] <= hps2fpga_light_weight.O_ARID6
h2f_lw_ARID[7] <= hps2fpga_light_weight.O_ARID7
h2f_lw_ARID[8] <= hps2fpga_light_weight.O_ARID8
h2f_lw_ARID[9] <= hps2fpga_light_weight.O_ARID9
h2f_lw_ARID[10] <= hps2fpga_light_weight.O_ARID10
h2f_lw_ARID[11] <= hps2fpga_light_weight.O_ARID11
h2f_lw_ARADDR[0] <= hps2fpga_light_weight.O_ARADDR
h2f_lw_ARADDR[1] <= hps2fpga_light_weight.O_ARADDR1
h2f_lw_ARADDR[2] <= hps2fpga_light_weight.O_ARADDR2
h2f_lw_ARADDR[3] <= hps2fpga_light_weight.O_ARADDR3
h2f_lw_ARADDR[4] <= hps2fpga_light_weight.O_ARADDR4
h2f_lw_ARADDR[5] <= hps2fpga_light_weight.O_ARADDR5
h2f_lw_ARADDR[6] <= hps2fpga_light_weight.O_ARADDR6
h2f_lw_ARADDR[7] <= hps2fpga_light_weight.O_ARADDR7
h2f_lw_ARADDR[8] <= hps2fpga_light_weight.O_ARADDR8
h2f_lw_ARADDR[9] <= hps2fpga_light_weight.O_ARADDR9
h2f_lw_ARADDR[10] <= hps2fpga_light_weight.O_ARADDR10
h2f_lw_ARADDR[11] <= hps2fpga_light_weight.O_ARADDR11
h2f_lw_ARADDR[12] <= hps2fpga_light_weight.O_ARADDR12
h2f_lw_ARADDR[13] <= hps2fpga_light_weight.O_ARADDR13
h2f_lw_ARADDR[14] <= hps2fpga_light_weight.O_ARADDR14
h2f_lw_ARADDR[15] <= hps2fpga_light_weight.O_ARADDR15
h2f_lw_ARADDR[16] <= hps2fpga_light_weight.O_ARADDR16
h2f_lw_ARADDR[17] <= hps2fpga_light_weight.O_ARADDR17
h2f_lw_ARADDR[18] <= hps2fpga_light_weight.O_ARADDR18
h2f_lw_ARADDR[19] <= hps2fpga_light_weight.O_ARADDR19
h2f_lw_ARADDR[20] <= hps2fpga_light_weight.O_ARADDR20
h2f_lw_ARLEN[0] <= hps2fpga_light_weight.O_ARLEN
h2f_lw_ARLEN[1] <= hps2fpga_light_weight.O_ARLEN1
h2f_lw_ARLEN[2] <= hps2fpga_light_weight.O_ARLEN2
h2f_lw_ARLEN[3] <= hps2fpga_light_weight.O_ARLEN3
h2f_lw_ARSIZE[0] <= hps2fpga_light_weight.O_ARSIZE
h2f_lw_ARSIZE[1] <= hps2fpga_light_weight.O_ARSIZE1
h2f_lw_ARSIZE[2] <= hps2fpga_light_weight.O_ARSIZE2
h2f_lw_ARBURST[0] <= hps2fpga_light_weight.O_ARBURST
h2f_lw_ARBURST[1] <= hps2fpga_light_weight.O_ARBURST1
h2f_lw_ARLOCK[0] <= hps2fpga_light_weight.O_ARLOCK
h2f_lw_ARLOCK[1] <= hps2fpga_light_weight.O_ARLOCK1
h2f_lw_ARCACHE[0] <= hps2fpga_light_weight.O_ARCACHE
h2f_lw_ARCACHE[1] <= hps2fpga_light_weight.O_ARCACHE1
h2f_lw_ARCACHE[2] <= hps2fpga_light_weight.O_ARCACHE2
h2f_lw_ARCACHE[3] <= hps2fpga_light_weight.O_ARCACHE3
h2f_lw_ARPROT[0] <= hps2fpga_light_weight.O_ARPROT
h2f_lw_ARPROT[1] <= hps2fpga_light_weight.O_ARPROT1
h2f_lw_ARPROT[2] <= hps2fpga_light_weight.O_ARPROT2
h2f_lw_ARVALID[0] <= hps2fpga_light_weight.O_ARVALID
h2f_lw_ARREADY[0] => hps2fpga_light_weight.I_ARREADY
h2f_lw_RID[0] => hps2fpga_light_weight.I_RID
h2f_lw_RID[1] => hps2fpga_light_weight.I_RID1
h2f_lw_RID[2] => hps2fpga_light_weight.I_RID2
h2f_lw_RID[3] => hps2fpga_light_weight.I_RID3
h2f_lw_RID[4] => hps2fpga_light_weight.I_RID4
h2f_lw_RID[5] => hps2fpga_light_weight.I_RID5
h2f_lw_RID[6] => hps2fpga_light_weight.I_RID6
h2f_lw_RID[7] => hps2fpga_light_weight.I_RID7
h2f_lw_RID[8] => hps2fpga_light_weight.I_RID8
h2f_lw_RID[9] => hps2fpga_light_weight.I_RID9
h2f_lw_RID[10] => hps2fpga_light_weight.I_RID10
h2f_lw_RID[11] => hps2fpga_light_weight.I_RID11
h2f_lw_RDATA[0] => hps2fpga_light_weight.I_RDATA
h2f_lw_RDATA[1] => hps2fpga_light_weight.I_RDATA1
h2f_lw_RDATA[2] => hps2fpga_light_weight.I_RDATA2
h2f_lw_RDATA[3] => hps2fpga_light_weight.I_RDATA3
h2f_lw_RDATA[4] => hps2fpga_light_weight.I_RDATA4
h2f_lw_RDATA[5] => hps2fpga_light_weight.I_RDATA5
h2f_lw_RDATA[6] => hps2fpga_light_weight.I_RDATA6
h2f_lw_RDATA[7] => hps2fpga_light_weight.I_RDATA7
h2f_lw_RDATA[8] => hps2fpga_light_weight.I_RDATA8
h2f_lw_RDATA[9] => hps2fpga_light_weight.I_RDATA9
h2f_lw_RDATA[10] => hps2fpga_light_weight.I_RDATA10
h2f_lw_RDATA[11] => hps2fpga_light_weight.I_RDATA11
h2f_lw_RDATA[12] => hps2fpga_light_weight.I_RDATA12
h2f_lw_RDATA[13] => hps2fpga_light_weight.I_RDATA13
h2f_lw_RDATA[14] => hps2fpga_light_weight.I_RDATA14
h2f_lw_RDATA[15] => hps2fpga_light_weight.I_RDATA15
h2f_lw_RDATA[16] => hps2fpga_light_weight.I_RDATA16
h2f_lw_RDATA[17] => hps2fpga_light_weight.I_RDATA17
h2f_lw_RDATA[18] => hps2fpga_light_weight.I_RDATA18
h2f_lw_RDATA[19] => hps2fpga_light_weight.I_RDATA19
h2f_lw_RDATA[20] => hps2fpga_light_weight.I_RDATA20
h2f_lw_RDATA[21] => hps2fpga_light_weight.I_RDATA21
h2f_lw_RDATA[22] => hps2fpga_light_weight.I_RDATA22
h2f_lw_RDATA[23] => hps2fpga_light_weight.I_RDATA23
h2f_lw_RDATA[24] => hps2fpga_light_weight.I_RDATA24
h2f_lw_RDATA[25] => hps2fpga_light_weight.I_RDATA25
h2f_lw_RDATA[26] => hps2fpga_light_weight.I_RDATA26
h2f_lw_RDATA[27] => hps2fpga_light_weight.I_RDATA27
h2f_lw_RDATA[28] => hps2fpga_light_weight.I_RDATA28
h2f_lw_RDATA[29] => hps2fpga_light_weight.I_RDATA29
h2f_lw_RDATA[30] => hps2fpga_light_weight.I_RDATA30
h2f_lw_RDATA[31] => hps2fpga_light_weight.I_RDATA31
h2f_lw_RRESP[0] => hps2fpga_light_weight.I_RRESP
h2f_lw_RRESP[1] => hps2fpga_light_weight.I_RRESP1
h2f_lw_RLAST[0] => hps2fpga_light_weight.I_RLAST
h2f_lw_RVALID[0] => hps2fpga_light_weight.I_RVALID
h2f_lw_RREADY[0] <= hps2fpga_light_weight.O_RREADY
h2f_axi_clk[0] => hps2fpga.I_CLK
h2f_AWID[0] <= hps2fpga.O_AWID
h2f_AWID[1] <= hps2fpga.O_AWID1
h2f_AWID[2] <= hps2fpga.O_AWID2
h2f_AWID[3] <= hps2fpga.O_AWID3
h2f_AWID[4] <= hps2fpga.O_AWID4
h2f_AWID[5] <= hps2fpga.O_AWID5
h2f_AWID[6] <= hps2fpga.O_AWID6
h2f_AWID[7] <= hps2fpga.O_AWID7
h2f_AWID[8] <= hps2fpga.O_AWID8
h2f_AWID[9] <= hps2fpga.O_AWID9
h2f_AWID[10] <= hps2fpga.O_AWID10
h2f_AWID[11] <= hps2fpga.O_AWID11
h2f_AWADDR[0] <= hps2fpga.O_AWADDR
h2f_AWADDR[1] <= hps2fpga.O_AWADDR1
h2f_AWADDR[2] <= hps2fpga.O_AWADDR2
h2f_AWADDR[3] <= hps2fpga.O_AWADDR3
h2f_AWADDR[4] <= hps2fpga.O_AWADDR4
h2f_AWADDR[5] <= hps2fpga.O_AWADDR5
h2f_AWADDR[6] <= hps2fpga.O_AWADDR6
h2f_AWADDR[7] <= hps2fpga.O_AWADDR7
h2f_AWADDR[8] <= hps2fpga.O_AWADDR8
h2f_AWADDR[9] <= hps2fpga.O_AWADDR9
h2f_AWADDR[10] <= hps2fpga.O_AWADDR10
h2f_AWADDR[11] <= hps2fpga.O_AWADDR11
h2f_AWADDR[12] <= hps2fpga.O_AWADDR12
h2f_AWADDR[13] <= hps2fpga.O_AWADDR13
h2f_AWADDR[14] <= hps2fpga.O_AWADDR14
h2f_AWADDR[15] <= hps2fpga.O_AWADDR15
h2f_AWADDR[16] <= hps2fpga.O_AWADDR16
h2f_AWADDR[17] <= hps2fpga.O_AWADDR17
h2f_AWADDR[18] <= hps2fpga.O_AWADDR18
h2f_AWADDR[19] <= hps2fpga.O_AWADDR19
h2f_AWADDR[20] <= hps2fpga.O_AWADDR20
h2f_AWADDR[21] <= hps2fpga.O_AWADDR21
h2f_AWADDR[22] <= hps2fpga.O_AWADDR22
h2f_AWADDR[23] <= hps2fpga.O_AWADDR23
h2f_AWADDR[24] <= hps2fpga.O_AWADDR24
h2f_AWADDR[25] <= hps2fpga.O_AWADDR25
h2f_AWADDR[26] <= hps2fpga.O_AWADDR26
h2f_AWADDR[27] <= hps2fpga.O_AWADDR27
h2f_AWADDR[28] <= hps2fpga.O_AWADDR28
h2f_AWADDR[29] <= hps2fpga.O_AWADDR29
h2f_AWLEN[0] <= hps2fpga.O_AWLEN
h2f_AWLEN[1] <= hps2fpga.O_AWLEN1
h2f_AWLEN[2] <= hps2fpga.O_AWLEN2
h2f_AWLEN[3] <= hps2fpga.O_AWLEN3
h2f_AWSIZE[0] <= hps2fpga.O_AWSIZE
h2f_AWSIZE[1] <= hps2fpga.O_AWSIZE1
h2f_AWSIZE[2] <= hps2fpga.O_AWSIZE2
h2f_AWBURST[0] <= hps2fpga.O_AWBURST
h2f_AWBURST[1] <= hps2fpga.O_AWBURST1
h2f_AWLOCK[0] <= hps2fpga.O_AWLOCK
h2f_AWLOCK[1] <= hps2fpga.O_AWLOCK1
h2f_AWCACHE[0] <= hps2fpga.O_AWCACHE
h2f_AWCACHE[1] <= hps2fpga.O_AWCACHE1
h2f_AWCACHE[2] <= hps2fpga.O_AWCACHE2
h2f_AWCACHE[3] <= hps2fpga.O_AWCACHE3
h2f_AWPROT[0] <= hps2fpga.O_AWPROT
h2f_AWPROT[1] <= hps2fpga.O_AWPROT1
h2f_AWPROT[2] <= hps2fpga.O_AWPROT2
h2f_AWVALID[0] <= hps2fpga.O_AWVALID
h2f_AWREADY[0] => hps2fpga.I_AWREADY
h2f_WID[0] <= hps2fpga.O_WID
h2f_WID[1] <= hps2fpga.O_WID1
h2f_WID[2] <= hps2fpga.O_WID2
h2f_WID[3] <= hps2fpga.O_WID3
h2f_WID[4] <= hps2fpga.O_WID4
h2f_WID[5] <= hps2fpga.O_WID5
h2f_WID[6] <= hps2fpga.O_WID6
h2f_WID[7] <= hps2fpga.O_WID7
h2f_WID[8] <= hps2fpga.O_WID8
h2f_WID[9] <= hps2fpga.O_WID9
h2f_WID[10] <= hps2fpga.O_WID10
h2f_WID[11] <= hps2fpga.O_WID11
h2f_WDATA[0] <= hps2fpga.O_WDATA
h2f_WDATA[1] <= hps2fpga.O_WDATA1
h2f_WDATA[2] <= hps2fpga.O_WDATA2
h2f_WDATA[3] <= hps2fpga.O_WDATA3
h2f_WDATA[4] <= hps2fpga.O_WDATA4
h2f_WDATA[5] <= hps2fpga.O_WDATA5
h2f_WDATA[6] <= hps2fpga.O_WDATA6
h2f_WDATA[7] <= hps2fpga.O_WDATA7
h2f_WDATA[8] <= hps2fpga.O_WDATA8
h2f_WDATA[9] <= hps2fpga.O_WDATA9
h2f_WDATA[10] <= hps2fpga.O_WDATA10
h2f_WDATA[11] <= hps2fpga.O_WDATA11
h2f_WDATA[12] <= hps2fpga.O_WDATA12
h2f_WDATA[13] <= hps2fpga.O_WDATA13
h2f_WDATA[14] <= hps2fpga.O_WDATA14
h2f_WDATA[15] <= hps2fpga.O_WDATA15
h2f_WDATA[16] <= hps2fpga.O_WDATA16
h2f_WDATA[17] <= hps2fpga.O_WDATA17
h2f_WDATA[18] <= hps2fpga.O_WDATA18
h2f_WDATA[19] <= hps2fpga.O_WDATA19
h2f_WDATA[20] <= hps2fpga.O_WDATA20
h2f_WDATA[21] <= hps2fpga.O_WDATA21
h2f_WDATA[22] <= hps2fpga.O_WDATA22
h2f_WDATA[23] <= hps2fpga.O_WDATA23
h2f_WDATA[24] <= hps2fpga.O_WDATA24
h2f_WDATA[25] <= hps2fpga.O_WDATA25
h2f_WDATA[26] <= hps2fpga.O_WDATA26
h2f_WDATA[27] <= hps2fpga.O_WDATA27
h2f_WDATA[28] <= hps2fpga.O_WDATA28
h2f_WDATA[29] <= hps2fpga.O_WDATA29
h2f_WDATA[30] <= hps2fpga.O_WDATA30
h2f_WDATA[31] <= hps2fpga.O_WDATA31
h2f_WDATA[32] <= hps2fpga.O_WDATA32
h2f_WDATA[33] <= hps2fpga.O_WDATA33
h2f_WDATA[34] <= hps2fpga.O_WDATA34
h2f_WDATA[35] <= hps2fpga.O_WDATA35
h2f_WDATA[36] <= hps2fpga.O_WDATA36
h2f_WDATA[37] <= hps2fpga.O_WDATA37
h2f_WDATA[38] <= hps2fpga.O_WDATA38
h2f_WDATA[39] <= hps2fpga.O_WDATA39
h2f_WDATA[40] <= hps2fpga.O_WDATA40
h2f_WDATA[41] <= hps2fpga.O_WDATA41
h2f_WDATA[42] <= hps2fpga.O_WDATA42
h2f_WDATA[43] <= hps2fpga.O_WDATA43
h2f_WDATA[44] <= hps2fpga.O_WDATA44
h2f_WDATA[45] <= hps2fpga.O_WDATA45
h2f_WDATA[46] <= hps2fpga.O_WDATA46
h2f_WDATA[47] <= hps2fpga.O_WDATA47
h2f_WDATA[48] <= hps2fpga.O_WDATA48
h2f_WDATA[49] <= hps2fpga.O_WDATA49
h2f_WDATA[50] <= hps2fpga.O_WDATA50
h2f_WDATA[51] <= hps2fpga.O_WDATA51
h2f_WDATA[52] <= hps2fpga.O_WDATA52
h2f_WDATA[53] <= hps2fpga.O_WDATA53
h2f_WDATA[54] <= hps2fpga.O_WDATA54
h2f_WDATA[55] <= hps2fpga.O_WDATA55
h2f_WDATA[56] <= hps2fpga.O_WDATA56
h2f_WDATA[57] <= hps2fpga.O_WDATA57
h2f_WDATA[58] <= hps2fpga.O_WDATA58
h2f_WDATA[59] <= hps2fpga.O_WDATA59
h2f_WDATA[60] <= hps2fpga.O_WDATA60
h2f_WDATA[61] <= hps2fpga.O_WDATA61
h2f_WDATA[62] <= hps2fpga.O_WDATA62
h2f_WDATA[63] <= hps2fpga.O_WDATA63
h2f_WSTRB[0] <= hps2fpga.O_WSTRB
h2f_WSTRB[1] <= hps2fpga.O_WSTRB1
h2f_WSTRB[2] <= hps2fpga.O_WSTRB2
h2f_WSTRB[3] <= hps2fpga.O_WSTRB3
h2f_WSTRB[4] <= hps2fpga.O_WSTRB4
h2f_WSTRB[5] <= hps2fpga.O_WSTRB5
h2f_WSTRB[6] <= hps2fpga.O_WSTRB6
h2f_WSTRB[7] <= hps2fpga.O_WSTRB7
h2f_WLAST[0] <= hps2fpga.O_WLAST
h2f_WVALID[0] <= hps2fpga.O_WVALID
h2f_WREADY[0] => hps2fpga.I_WREADY
h2f_BID[0] => hps2fpga.I_BID
h2f_BID[1] => hps2fpga.I_BID1
h2f_BID[2] => hps2fpga.I_BID2
h2f_BID[3] => hps2fpga.I_BID3
h2f_BID[4] => hps2fpga.I_BID4
h2f_BID[5] => hps2fpga.I_BID5
h2f_BID[6] => hps2fpga.I_BID6
h2f_BID[7] => hps2fpga.I_BID7
h2f_BID[8] => hps2fpga.I_BID8
h2f_BID[9] => hps2fpga.I_BID9
h2f_BID[10] => hps2fpga.I_BID10
h2f_BID[11] => hps2fpga.I_BID11
h2f_BRESP[0] => hps2fpga.I_BRESP
h2f_BRESP[1] => hps2fpga.I_BRESP1
h2f_BVALID[0] => hps2fpga.I_BVALID
h2f_BREADY[0] <= hps2fpga.O_BREADY
h2f_ARID[0] <= hps2fpga.O_ARID
h2f_ARID[1] <= hps2fpga.O_ARID1
h2f_ARID[2] <= hps2fpga.O_ARID2
h2f_ARID[3] <= hps2fpga.O_ARID3
h2f_ARID[4] <= hps2fpga.O_ARID4
h2f_ARID[5] <= hps2fpga.O_ARID5
h2f_ARID[6] <= hps2fpga.O_ARID6
h2f_ARID[7] <= hps2fpga.O_ARID7
h2f_ARID[8] <= hps2fpga.O_ARID8
h2f_ARID[9] <= hps2fpga.O_ARID9
h2f_ARID[10] <= hps2fpga.O_ARID10
h2f_ARID[11] <= hps2fpga.O_ARID11
h2f_ARADDR[0] <= hps2fpga.O_ARADDR
h2f_ARADDR[1] <= hps2fpga.O_ARADDR1
h2f_ARADDR[2] <= hps2fpga.O_ARADDR2
h2f_ARADDR[3] <= hps2fpga.O_ARADDR3
h2f_ARADDR[4] <= hps2fpga.O_ARADDR4
h2f_ARADDR[5] <= hps2fpga.O_ARADDR5
h2f_ARADDR[6] <= hps2fpga.O_ARADDR6
h2f_ARADDR[7] <= hps2fpga.O_ARADDR7
h2f_ARADDR[8] <= hps2fpga.O_ARADDR8
h2f_ARADDR[9] <= hps2fpga.O_ARADDR9
h2f_ARADDR[10] <= hps2fpga.O_ARADDR10
h2f_ARADDR[11] <= hps2fpga.O_ARADDR11
h2f_ARADDR[12] <= hps2fpga.O_ARADDR12
h2f_ARADDR[13] <= hps2fpga.O_ARADDR13
h2f_ARADDR[14] <= hps2fpga.O_ARADDR14
h2f_ARADDR[15] <= hps2fpga.O_ARADDR15
h2f_ARADDR[16] <= hps2fpga.O_ARADDR16
h2f_ARADDR[17] <= hps2fpga.O_ARADDR17
h2f_ARADDR[18] <= hps2fpga.O_ARADDR18
h2f_ARADDR[19] <= hps2fpga.O_ARADDR19
h2f_ARADDR[20] <= hps2fpga.O_ARADDR20
h2f_ARADDR[21] <= hps2fpga.O_ARADDR21
h2f_ARADDR[22] <= hps2fpga.O_ARADDR22
h2f_ARADDR[23] <= hps2fpga.O_ARADDR23
h2f_ARADDR[24] <= hps2fpga.O_ARADDR24
h2f_ARADDR[25] <= hps2fpga.O_ARADDR25
h2f_ARADDR[26] <= hps2fpga.O_ARADDR26
h2f_ARADDR[27] <= hps2fpga.O_ARADDR27
h2f_ARADDR[28] <= hps2fpga.O_ARADDR28
h2f_ARADDR[29] <= hps2fpga.O_ARADDR29
h2f_ARLEN[0] <= hps2fpga.O_ARLEN
h2f_ARLEN[1] <= hps2fpga.O_ARLEN1
h2f_ARLEN[2] <= hps2fpga.O_ARLEN2
h2f_ARLEN[3] <= hps2fpga.O_ARLEN3
h2f_ARSIZE[0] <= hps2fpga.O_ARSIZE
h2f_ARSIZE[1] <= hps2fpga.O_ARSIZE1
h2f_ARSIZE[2] <= hps2fpga.O_ARSIZE2
h2f_ARBURST[0] <= hps2fpga.O_ARBURST
h2f_ARBURST[1] <= hps2fpga.O_ARBURST1
h2f_ARLOCK[0] <= hps2fpga.O_ARLOCK
h2f_ARLOCK[1] <= hps2fpga.O_ARLOCK1
h2f_ARCACHE[0] <= hps2fpga.O_ARCACHE
h2f_ARCACHE[1] <= hps2fpga.O_ARCACHE1
h2f_ARCACHE[2] <= hps2fpga.O_ARCACHE2
h2f_ARCACHE[3] <= hps2fpga.O_ARCACHE3
h2f_ARPROT[0] <= hps2fpga.O_ARPROT
h2f_ARPROT[1] <= hps2fpga.O_ARPROT1
h2f_ARPROT[2] <= hps2fpga.O_ARPROT2
h2f_ARVALID[0] <= hps2fpga.O_ARVALID
h2f_ARREADY[0] => hps2fpga.I_ARREADY
h2f_RID[0] => hps2fpga.I_RID
h2f_RID[1] => hps2fpga.I_RID1
h2f_RID[2] => hps2fpga.I_RID2
h2f_RID[3] => hps2fpga.I_RID3
h2f_RID[4] => hps2fpga.I_RID4
h2f_RID[5] => hps2fpga.I_RID5
h2f_RID[6] => hps2fpga.I_RID6
h2f_RID[7] => hps2fpga.I_RID7
h2f_RID[8] => hps2fpga.I_RID8
h2f_RID[9] => hps2fpga.I_RID9
h2f_RID[10] => hps2fpga.I_RID10
h2f_RID[11] => hps2fpga.I_RID11
h2f_RDATA[0] => hps2fpga.I_RDATA
h2f_RDATA[1] => hps2fpga.I_RDATA1
h2f_RDATA[2] => hps2fpga.I_RDATA2
h2f_RDATA[3] => hps2fpga.I_RDATA3
h2f_RDATA[4] => hps2fpga.I_RDATA4
h2f_RDATA[5] => hps2fpga.I_RDATA5
h2f_RDATA[6] => hps2fpga.I_RDATA6
h2f_RDATA[7] => hps2fpga.I_RDATA7
h2f_RDATA[8] => hps2fpga.I_RDATA8
h2f_RDATA[9] => hps2fpga.I_RDATA9
h2f_RDATA[10] => hps2fpga.I_RDATA10
h2f_RDATA[11] => hps2fpga.I_RDATA11
h2f_RDATA[12] => hps2fpga.I_RDATA12
h2f_RDATA[13] => hps2fpga.I_RDATA13
h2f_RDATA[14] => hps2fpga.I_RDATA14
h2f_RDATA[15] => hps2fpga.I_RDATA15
h2f_RDATA[16] => hps2fpga.I_RDATA16
h2f_RDATA[17] => hps2fpga.I_RDATA17
h2f_RDATA[18] => hps2fpga.I_RDATA18
h2f_RDATA[19] => hps2fpga.I_RDATA19
h2f_RDATA[20] => hps2fpga.I_RDATA20
h2f_RDATA[21] => hps2fpga.I_RDATA21
h2f_RDATA[22] => hps2fpga.I_RDATA22
h2f_RDATA[23] => hps2fpga.I_RDATA23
h2f_RDATA[24] => hps2fpga.I_RDATA24
h2f_RDATA[25] => hps2fpga.I_RDATA25
h2f_RDATA[26] => hps2fpga.I_RDATA26
h2f_RDATA[27] => hps2fpga.I_RDATA27
h2f_RDATA[28] => hps2fpga.I_RDATA28
h2f_RDATA[29] => hps2fpga.I_RDATA29
h2f_RDATA[30] => hps2fpga.I_RDATA30
h2f_RDATA[31] => hps2fpga.I_RDATA31
h2f_RDATA[32] => hps2fpga.I_RDATA32
h2f_RDATA[33] => hps2fpga.I_RDATA33
h2f_RDATA[34] => hps2fpga.I_RDATA34
h2f_RDATA[35] => hps2fpga.I_RDATA35
h2f_RDATA[36] => hps2fpga.I_RDATA36
h2f_RDATA[37] => hps2fpga.I_RDATA37
h2f_RDATA[38] => hps2fpga.I_RDATA38
h2f_RDATA[39] => hps2fpga.I_RDATA39
h2f_RDATA[40] => hps2fpga.I_RDATA40
h2f_RDATA[41] => hps2fpga.I_RDATA41
h2f_RDATA[42] => hps2fpga.I_RDATA42
h2f_RDATA[43] => hps2fpga.I_RDATA43
h2f_RDATA[44] => hps2fpga.I_RDATA44
h2f_RDATA[45] => hps2fpga.I_RDATA45
h2f_RDATA[46] => hps2fpga.I_RDATA46
h2f_RDATA[47] => hps2fpga.I_RDATA47
h2f_RDATA[48] => hps2fpga.I_RDATA48
h2f_RDATA[49] => hps2fpga.I_RDATA49
h2f_RDATA[50] => hps2fpga.I_RDATA50
h2f_RDATA[51] => hps2fpga.I_RDATA51
h2f_RDATA[52] => hps2fpga.I_RDATA52
h2f_RDATA[53] => hps2fpga.I_RDATA53
h2f_RDATA[54] => hps2fpga.I_RDATA54
h2f_RDATA[55] => hps2fpga.I_RDATA55
h2f_RDATA[56] => hps2fpga.I_RDATA56
h2f_RDATA[57] => hps2fpga.I_RDATA57
h2f_RDATA[58] => hps2fpga.I_RDATA58
h2f_RDATA[59] => hps2fpga.I_RDATA59
h2f_RDATA[60] => hps2fpga.I_RDATA60
h2f_RDATA[61] => hps2fpga.I_RDATA61
h2f_RDATA[62] => hps2fpga.I_RDATA62
h2f_RDATA[63] => hps2fpga.I_RDATA63
h2f_RRESP[0] => hps2fpga.I_RRESP
h2f_RRESP[1] => hps2fpga.I_RRESP1
h2f_RLAST[0] => hps2fpga.I_RLAST
h2f_RVALID[0] => hps2fpga.I_RVALID
h2f_RREADY[0] <= hps2fpga.O_RREADY


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io
mem_a[0] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[1] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[2] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[3] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[4] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[5] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[6] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[7] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[8] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[9] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[10] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[11] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[12] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[13] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_a[14] <= core_sys_hps_0_hps_io_border:border.mem_a
mem_ba[0] <= core_sys_hps_0_hps_io_border:border.mem_ba
mem_ba[1] <= core_sys_hps_0_hps_io_border:border.mem_ba
mem_ba[2] <= core_sys_hps_0_hps_io_border:border.mem_ba
mem_ck <= core_sys_hps_0_hps_io_border:border.mem_ck
mem_ck_n <= core_sys_hps_0_hps_io_border:border.mem_ck_n
mem_cke <= core_sys_hps_0_hps_io_border:border.mem_cke
mem_cs_n <= core_sys_hps_0_hps_io_border:border.mem_cs_n
mem_ras_n <= core_sys_hps_0_hps_io_border:border.mem_ras_n
mem_cas_n <= core_sys_hps_0_hps_io_border:border.mem_cas_n
mem_we_n <= core_sys_hps_0_hps_io_border:border.mem_we_n
mem_reset_n <= core_sys_hps_0_hps_io_border:border.mem_reset_n
mem_dq[0] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[1] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[2] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[3] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[4] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[5] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[6] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[7] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[8] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[9] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[10] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[11] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[12] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[13] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[14] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[15] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[16] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[17] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[18] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[19] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[20] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[21] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[22] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[23] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[24] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[25] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[26] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[27] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[28] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[29] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[30] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dq[31] <> core_sys_hps_0_hps_io_border:border.mem_dq
mem_dqs[0] <> core_sys_hps_0_hps_io_border:border.mem_dqs
mem_dqs[1] <> core_sys_hps_0_hps_io_border:border.mem_dqs
mem_dqs[2] <> core_sys_hps_0_hps_io_border:border.mem_dqs
mem_dqs[3] <> core_sys_hps_0_hps_io_border:border.mem_dqs
mem_dqs_n[0] <> core_sys_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[1] <> core_sys_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[2] <> core_sys_hps_0_hps_io_border:border.mem_dqs_n
mem_dqs_n[3] <> core_sys_hps_0_hps_io_border:border.mem_dqs_n
mem_odt <= core_sys_hps_0_hps_io_border:border.mem_odt
mem_dm[0] <= core_sys_hps_0_hps_io_border:border.mem_dm
mem_dm[1] <= core_sys_hps_0_hps_io_border:border.mem_dm
mem_dm[2] <= core_sys_hps_0_hps_io_border:border.mem_dm
mem_dm[3] <= core_sys_hps_0_hps_io_border:border.mem_dm
oct_rzqin => oct_rzqin.IN1
hps_io_emac1_inst_TX_CLK <= core_sys_hps_0_hps_io_border:border.hps_io_emac1_inst_TX_CLK
hps_io_emac1_inst_TXD0 <= core_sys_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD0
hps_io_emac1_inst_TXD1 <= core_sys_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD1
hps_io_emac1_inst_TXD2 <= core_sys_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD2
hps_io_emac1_inst_TXD3 <= core_sys_hps_0_hps_io_border:border.hps_io_emac1_inst_TXD3
hps_io_emac1_inst_RXD0 => hps_io_emac1_inst_RXD0.IN1
hps_io_emac1_inst_MDIO <> core_sys_hps_0_hps_io_border:border.hps_io_emac1_inst_MDIO
hps_io_emac1_inst_MDC <= core_sys_hps_0_hps_io_border:border.hps_io_emac1_inst_MDC
hps_io_emac1_inst_RX_CTL => hps_io_emac1_inst_RX_CTL.IN1
hps_io_emac1_inst_TX_CTL <= core_sys_hps_0_hps_io_border:border.hps_io_emac1_inst_TX_CTL
hps_io_emac1_inst_RX_CLK => hps_io_emac1_inst_RX_CLK.IN1
hps_io_emac1_inst_RXD1 => hps_io_emac1_inst_RXD1.IN1
hps_io_emac1_inst_RXD2 => hps_io_emac1_inst_RXD2.IN1
hps_io_emac1_inst_RXD3 => hps_io_emac1_inst_RXD3.IN1
hps_io_sdio_inst_CMD <> core_sys_hps_0_hps_io_border:border.hps_io_sdio_inst_CMD
hps_io_sdio_inst_D0 <> core_sys_hps_0_hps_io_border:border.hps_io_sdio_inst_D0
hps_io_sdio_inst_D1 <> core_sys_hps_0_hps_io_border:border.hps_io_sdio_inst_D1
hps_io_sdio_inst_CLK <= core_sys_hps_0_hps_io_border:border.hps_io_sdio_inst_CLK
hps_io_sdio_inst_D2 <> core_sys_hps_0_hps_io_border:border.hps_io_sdio_inst_D2
hps_io_sdio_inst_D3 <> core_sys_hps_0_hps_io_border:border.hps_io_sdio_inst_D3
hps_io_usb1_inst_D0 <> core_sys_hps_0_hps_io_border:border.hps_io_usb1_inst_D0
hps_io_usb1_inst_D1 <> core_sys_hps_0_hps_io_border:border.hps_io_usb1_inst_D1
hps_io_usb1_inst_D2 <> core_sys_hps_0_hps_io_border:border.hps_io_usb1_inst_D2
hps_io_usb1_inst_D3 <> core_sys_hps_0_hps_io_border:border.hps_io_usb1_inst_D3
hps_io_usb1_inst_D4 <> core_sys_hps_0_hps_io_border:border.hps_io_usb1_inst_D4
hps_io_usb1_inst_D5 <> core_sys_hps_0_hps_io_border:border.hps_io_usb1_inst_D5
hps_io_usb1_inst_D6 <> core_sys_hps_0_hps_io_border:border.hps_io_usb1_inst_D6
hps_io_usb1_inst_D7 <> core_sys_hps_0_hps_io_border:border.hps_io_usb1_inst_D7
hps_io_usb1_inst_CLK => hps_io_usb1_inst_CLK.IN1
hps_io_usb1_inst_STP <= core_sys_hps_0_hps_io_border:border.hps_io_usb1_inst_STP
hps_io_usb1_inst_DIR => hps_io_usb1_inst_DIR.IN1
hps_io_usb1_inst_NXT => hps_io_usb1_inst_NXT.IN1
hps_io_uart0_inst_RX => hps_io_uart0_inst_RX.IN1
hps_io_uart0_inst_TX <= core_sys_hps_0_hps_io_border:border.hps_io_uart0_inst_TX


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border
mem_a[0] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[1] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[2] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[3] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[4] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[5] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[6] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[7] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[8] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[9] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[10] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[11] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[12] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[13] <= hps_sdram:hps_sdram_inst.mem_a
mem_a[14] <= hps_sdram:hps_sdram_inst.mem_a
mem_ba[0] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ba[1] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ba[2] <= hps_sdram:hps_sdram_inst.mem_ba
mem_ck[0] <= hps_sdram:hps_sdram_inst.mem_ck
mem_ck_n[0] <= hps_sdram:hps_sdram_inst.mem_ck_n
mem_cke[0] <= hps_sdram:hps_sdram_inst.mem_cke
mem_cs_n[0] <= hps_sdram:hps_sdram_inst.mem_cs_n
mem_ras_n[0] <= hps_sdram:hps_sdram_inst.mem_ras_n
mem_cas_n[0] <= hps_sdram:hps_sdram_inst.mem_cas_n
mem_we_n[0] <= hps_sdram:hps_sdram_inst.mem_we_n
mem_reset_n[0] <= hps_sdram:hps_sdram_inst.mem_reset_n
mem_dq[0] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[1] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[2] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[3] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[4] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[5] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[6] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[7] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[8] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[9] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[10] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[11] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[12] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[13] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[14] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[15] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[16] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[17] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[18] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[19] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[20] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[21] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[22] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[23] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[24] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[25] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[26] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[27] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[28] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[29] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[30] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dq[31] <> hps_sdram:hps_sdram_inst.mem_dq
mem_dqs[0] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[1] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[2] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs[3] <> hps_sdram:hps_sdram_inst.mem_dqs
mem_dqs_n[0] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[1] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[2] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_dqs_n[3] <> hps_sdram:hps_sdram_inst.mem_dqs_n
mem_odt[0] <= hps_sdram:hps_sdram_inst.mem_odt
mem_dm[0] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[1] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[2] <= hps_sdram:hps_sdram_inst.mem_dm
mem_dm[3] <= hps_sdram:hps_sdram_inst.mem_dm
oct_rzqin[0] => oct_rzqin[0].IN1
hps_io_emac1_inst_TX_CLK[0] <= emac1_inst.O_EMAC_CLK_TX
hps_io_emac1_inst_TXD0[0] <= emac1_inst.O_EMAC_PHY_TXD
hps_io_emac1_inst_TXD1[0] <= emac1_inst.O_EMAC_PHY_TXD1
hps_io_emac1_inst_TXD2[0] <= emac1_inst.O_EMAC_PHY_TXD2
hps_io_emac1_inst_TXD3[0] <= emac1_inst.O_EMAC_PHY_TXD3
hps_io_emac1_inst_RXD0[0] => emac1_inst.I_EMAC_PHY_RXD
hps_io_emac1_inst_MDIO[0] <> hps_io_emac1_inst_MDIO[0]
hps_io_emac1_inst_MDC[0] <= emac1_inst.O_EMAC_GMII_MDC
hps_io_emac1_inst_RX_CTL[0] => emac1_inst.I_EMAC_PHY_RXDV
hps_io_emac1_inst_TX_CTL[0] <= emac1_inst.O_EMAC_PHY_TX_OE
hps_io_emac1_inst_RX_CLK[0] => emac1_inst.I_EMAC_CLK_RX
hps_io_emac1_inst_RXD1[0] => emac1_inst.I_EMAC_PHY_RXD1
hps_io_emac1_inst_RXD2[0] => emac1_inst.I_EMAC_PHY_RXD2
hps_io_emac1_inst_RXD3[0] => emac1_inst.I_EMAC_PHY_RXD3
hps_io_sdio_inst_CMD[0] <> hps_io_sdio_inst_CMD[0]
hps_io_sdio_inst_D0[0] <> hps_io_sdio_inst_D0[0]
hps_io_sdio_inst_D1[0] <> hps_io_sdio_inst_D1[0]
hps_io_sdio_inst_CLK[0] <= sdio_inst.O_SDMMC_CCLK
hps_io_sdio_inst_D2[0] <> hps_io_sdio_inst_D2[0]
hps_io_sdio_inst_D3[0] <> hps_io_sdio_inst_D3[0]
hps_io_usb1_inst_D0[0] <> hps_io_usb1_inst_D0[0]
hps_io_usb1_inst_D1[0] <> hps_io_usb1_inst_D1[0]
hps_io_usb1_inst_D2[0] <> hps_io_usb1_inst_D2[0]
hps_io_usb1_inst_D3[0] <> hps_io_usb1_inst_D3[0]
hps_io_usb1_inst_D4[0] <> hps_io_usb1_inst_D4[0]
hps_io_usb1_inst_D5[0] <> hps_io_usb1_inst_D5[0]
hps_io_usb1_inst_D6[0] <> hps_io_usb1_inst_D6[0]
hps_io_usb1_inst_D7[0] <> hps_io_usb1_inst_D7[0]
hps_io_usb1_inst_CLK[0] => usb1_inst.I_USB_ULPI_CLK
hps_io_usb1_inst_STP[0] <= usb1_inst.O_USB_ULPI_STP
hps_io_usb1_inst_DIR[0] => usb1_inst.I_USB_ULPI_DIR
hps_io_usb1_inst_NXT[0] => usb1_inst.I_USB_ULPI_NXT
hps_io_uart0_inst_RX[0] => uart0_inst.UARTRXD
hps_io_uart0_inst_TX[0] <= uart0_inst.UARTTXD


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst
pll_ref_clk => pll_ref_clk.IN1
global_reset_n => global_reset_n.IN2
soft_reset_n => soft_reset_n.IN1
mem_a[0] <= hps_sdram_p0:p0.mem_a
mem_a[1] <= hps_sdram_p0:p0.mem_a
mem_a[2] <= hps_sdram_p0:p0.mem_a
mem_a[3] <= hps_sdram_p0:p0.mem_a
mem_a[4] <= hps_sdram_p0:p0.mem_a
mem_a[5] <= hps_sdram_p0:p0.mem_a
mem_a[6] <= hps_sdram_p0:p0.mem_a
mem_a[7] <= hps_sdram_p0:p0.mem_a
mem_a[8] <= hps_sdram_p0:p0.mem_a
mem_a[9] <= hps_sdram_p0:p0.mem_a
mem_a[10] <= hps_sdram_p0:p0.mem_a
mem_a[11] <= hps_sdram_p0:p0.mem_a
mem_a[12] <= hps_sdram_p0:p0.mem_a
mem_a[13] <= hps_sdram_p0:p0.mem_a
mem_a[14] <= hps_sdram_p0:p0.mem_a
mem_ba[0] <= hps_sdram_p0:p0.mem_ba
mem_ba[1] <= hps_sdram_p0:p0.mem_ba
mem_ba[2] <= hps_sdram_p0:p0.mem_ba
mem_ck[0] <= hps_sdram_p0:p0.mem_ck
mem_ck_n[0] <= hps_sdram_p0:p0.mem_ck_n
mem_cke[0] <= hps_sdram_p0:p0.mem_cke
mem_cs_n[0] <= hps_sdram_p0:p0.mem_cs_n
mem_dm[0] <= hps_sdram_p0:p0.mem_dm
mem_dm[1] <= hps_sdram_p0:p0.mem_dm
mem_dm[2] <= hps_sdram_p0:p0.mem_dm
mem_dm[3] <= hps_sdram_p0:p0.mem_dm
mem_ras_n[0] <= hps_sdram_p0:p0.mem_ras_n
mem_cas_n[0] <= hps_sdram_p0:p0.mem_cas_n
mem_we_n[0] <= hps_sdram_p0:p0.mem_we_n
mem_reset_n <= hps_sdram_p0:p0.mem_reset_n
mem_dq[0] <> hps_sdram_p0:p0.mem_dq
mem_dq[1] <> hps_sdram_p0:p0.mem_dq
mem_dq[2] <> hps_sdram_p0:p0.mem_dq
mem_dq[3] <> hps_sdram_p0:p0.mem_dq
mem_dq[4] <> hps_sdram_p0:p0.mem_dq
mem_dq[5] <> hps_sdram_p0:p0.mem_dq
mem_dq[6] <> hps_sdram_p0:p0.mem_dq
mem_dq[7] <> hps_sdram_p0:p0.mem_dq
mem_dq[8] <> hps_sdram_p0:p0.mem_dq
mem_dq[9] <> hps_sdram_p0:p0.mem_dq
mem_dq[10] <> hps_sdram_p0:p0.mem_dq
mem_dq[11] <> hps_sdram_p0:p0.mem_dq
mem_dq[12] <> hps_sdram_p0:p0.mem_dq
mem_dq[13] <> hps_sdram_p0:p0.mem_dq
mem_dq[14] <> hps_sdram_p0:p0.mem_dq
mem_dq[15] <> hps_sdram_p0:p0.mem_dq
mem_dq[16] <> hps_sdram_p0:p0.mem_dq
mem_dq[17] <> hps_sdram_p0:p0.mem_dq
mem_dq[18] <> hps_sdram_p0:p0.mem_dq
mem_dq[19] <> hps_sdram_p0:p0.mem_dq
mem_dq[20] <> hps_sdram_p0:p0.mem_dq
mem_dq[21] <> hps_sdram_p0:p0.mem_dq
mem_dq[22] <> hps_sdram_p0:p0.mem_dq
mem_dq[23] <> hps_sdram_p0:p0.mem_dq
mem_dq[24] <> hps_sdram_p0:p0.mem_dq
mem_dq[25] <> hps_sdram_p0:p0.mem_dq
mem_dq[26] <> hps_sdram_p0:p0.mem_dq
mem_dq[27] <> hps_sdram_p0:p0.mem_dq
mem_dq[28] <> hps_sdram_p0:p0.mem_dq
mem_dq[29] <> hps_sdram_p0:p0.mem_dq
mem_dq[30] <> hps_sdram_p0:p0.mem_dq
mem_dq[31] <> hps_sdram_p0:p0.mem_dq
mem_dqs[0] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[1] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[2] <> hps_sdram_p0:p0.mem_dqs
mem_dqs[3] <> hps_sdram_p0:p0.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[1] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[2] <> hps_sdram_p0:p0.mem_dqs_n
mem_dqs_n[3] <> hps_sdram_p0:p0.mem_dqs_n
mem_odt[0] <= hps_sdram_p0:p0.mem_odt
oct_rzqin => oct_rzqin.IN1


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
global_reset_n => ~NO_FANOUT~
pll_ref_clk => ~NO_FANOUT~
pll_mem_clk <= pll.CLK
pll_write_clk <= pll.CLK1
pll_write_clk_pre_phy_clk <= pll.CLK1
pll_addr_cmd_clk <= pll.CLK
pll_avl_clk <= pll.CLK
pll_config_clk <= pll.CLK
pll_locked <= <GND>
afi_clk <= pll.CLK
pll_mem_phy_clk <= pll.CLK
afi_phy_clk <= pll.CLK
pll_avl_phy_clk <= pll.CLK
afi_half_clk <= pll.CLK


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
global_reset_n => global_reset_n.IN1
soft_reset_n => comb.IN0
csr_soft_reset_req => comb.IN1
parallelterminationcontrol[0] => parallelterminationcontrol[0].IN1
parallelterminationcontrol[1] => parallelterminationcontrol[1].IN1
parallelterminationcontrol[2] => parallelterminationcontrol[2].IN1
parallelterminationcontrol[3] => parallelterminationcontrol[3].IN1
parallelterminationcontrol[4] => parallelterminationcontrol[4].IN1
parallelterminationcontrol[5] => parallelterminationcontrol[5].IN1
parallelterminationcontrol[6] => parallelterminationcontrol[6].IN1
parallelterminationcontrol[7] => parallelterminationcontrol[7].IN1
parallelterminationcontrol[8] => parallelterminationcontrol[8].IN1
parallelterminationcontrol[9] => parallelterminationcontrol[9].IN1
parallelterminationcontrol[10] => parallelterminationcontrol[10].IN1
parallelterminationcontrol[11] => parallelterminationcontrol[11].IN1
parallelterminationcontrol[12] => parallelterminationcontrol[12].IN1
parallelterminationcontrol[13] => parallelterminationcontrol[13].IN1
parallelterminationcontrol[14] => parallelterminationcontrol[14].IN1
parallelterminationcontrol[15] => parallelterminationcontrol[15].IN1
seriesterminationcontrol[0] => seriesterminationcontrol[0].IN1
seriesterminationcontrol[1] => seriesterminationcontrol[1].IN1
seriesterminationcontrol[2] => seriesterminationcontrol[2].IN1
seriesterminationcontrol[3] => seriesterminationcontrol[3].IN1
seriesterminationcontrol[4] => seriesterminationcontrol[4].IN1
seriesterminationcontrol[5] => seriesterminationcontrol[5].IN1
seriesterminationcontrol[6] => seriesterminationcontrol[6].IN1
seriesterminationcontrol[7] => seriesterminationcontrol[7].IN1
seriesterminationcontrol[8] => seriesterminationcontrol[8].IN1
seriesterminationcontrol[9] => seriesterminationcontrol[9].IN1
seriesterminationcontrol[10] => seriesterminationcontrol[10].IN1
seriesterminationcontrol[11] => seriesterminationcontrol[11].IN1
seriesterminationcontrol[12] => seriesterminationcontrol[12].IN1
seriesterminationcontrol[13] => seriesterminationcontrol[13].IN1
seriesterminationcontrol[14] => seriesterminationcontrol[14].IN1
seriesterminationcontrol[15] => seriesterminationcontrol[15].IN1
pll_mem_clk => pll_mem_clk.IN1
pll_write_clk => pll_dqs_ena_clk.IN2
pll_write_clk_pre_phy_clk => pll_write_clk_pre_phy_clk.IN1
pll_addr_cmd_clk => pll_addr_cmd_clk.IN1
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN1
afi_phy_clk => afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN1
pll_locked => pll_locked.IN1
dll_pll_locked <= hps_sdram_p0_acv_hard_memphy:umemphy.dll_pll_locked
dll_delayctrl[0] => dll_delayctrl[0].IN1
dll_delayctrl[1] => dll_delayctrl[1].IN1
dll_delayctrl[2] => dll_delayctrl[2].IN1
dll_delayctrl[3] => dll_delayctrl[3].IN1
dll_delayctrl[4] => dll_delayctrl[4].IN1
dll_delayctrl[5] => dll_delayctrl[5].IN1
dll_delayctrl[6] => dll_delayctrl[6].IN1
dll_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.dll_clk
ctl_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_reset_n
afi_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_reset_n
afi_reset_export_n <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_reset_export_n
afi_clk => afi_clk.IN2
afi_half_clk => afi_half_clk.IN1
afi_addr[0] => afi_addr[0].IN1
afi_addr[1] => afi_addr[1].IN1
afi_addr[2] => afi_addr[2].IN1
afi_addr[3] => afi_addr[3].IN1
afi_addr[4] => afi_addr[4].IN1
afi_addr[5] => afi_addr[5].IN1
afi_addr[6] => afi_addr[6].IN1
afi_addr[7] => afi_addr[7].IN1
afi_addr[8] => afi_addr[8].IN1
afi_addr[9] => afi_addr[9].IN1
afi_addr[10] => afi_addr[10].IN1
afi_addr[11] => afi_addr[11].IN1
afi_addr[12] => afi_addr[12].IN1
afi_addr[13] => afi_addr[13].IN1
afi_addr[14] => afi_addr[14].IN1
afi_addr[15] => afi_addr[15].IN1
afi_addr[16] => afi_addr[16].IN1
afi_addr[17] => afi_addr[17].IN1
afi_addr[18] => afi_addr[18].IN1
afi_addr[19] => afi_addr[19].IN1
afi_ba[0] => afi_ba[0].IN1
afi_ba[1] => afi_ba[1].IN1
afi_ba[2] => afi_ba[2].IN1
afi_cke[0] => afi_cke[0].IN1
afi_cke[1] => afi_cke[1].IN1
afi_cs_n[0] => afi_cs_n[0].IN1
afi_cs_n[1] => afi_cs_n[1].IN1
afi_ras_n[0] => afi_ras_n[0].IN1
afi_we_n[0] => afi_we_n[0].IN1
afi_cas_n[0] => afi_cas_n[0].IN1
afi_rst_n[0] => afi_rst_n[0].IN1
afi_odt[0] => afi_odt[0].IN1
afi_odt[1] => afi_odt[1].IN1
afi_mem_clk_disable[0] => afi_mem_clk_disable[0].IN1
afi_dqs_burst[0] => afi_dqs_burst[0].IN1
afi_dqs_burst[1] => afi_dqs_burst[1].IN1
afi_dqs_burst[2] => afi_dqs_burst[2].IN1
afi_dqs_burst[3] => afi_dqs_burst[3].IN1
afi_dqs_burst[4] => afi_dqs_burst[4].IN1
afi_wdata[0] => afi_wdata[0].IN1
afi_wdata[1] => afi_wdata[1].IN1
afi_wdata[2] => afi_wdata[2].IN1
afi_wdata[3] => afi_wdata[3].IN1
afi_wdata[4] => afi_wdata[4].IN1
afi_wdata[5] => afi_wdata[5].IN1
afi_wdata[6] => afi_wdata[6].IN1
afi_wdata[7] => afi_wdata[7].IN1
afi_wdata[8] => afi_wdata[8].IN1
afi_wdata[9] => afi_wdata[9].IN1
afi_wdata[10] => afi_wdata[10].IN1
afi_wdata[11] => afi_wdata[11].IN1
afi_wdata[12] => afi_wdata[12].IN1
afi_wdata[13] => afi_wdata[13].IN1
afi_wdata[14] => afi_wdata[14].IN1
afi_wdata[15] => afi_wdata[15].IN1
afi_wdata[16] => afi_wdata[16].IN1
afi_wdata[17] => afi_wdata[17].IN1
afi_wdata[18] => afi_wdata[18].IN1
afi_wdata[19] => afi_wdata[19].IN1
afi_wdata[20] => afi_wdata[20].IN1
afi_wdata[21] => afi_wdata[21].IN1
afi_wdata[22] => afi_wdata[22].IN1
afi_wdata[23] => afi_wdata[23].IN1
afi_wdata[24] => afi_wdata[24].IN1
afi_wdata[25] => afi_wdata[25].IN1
afi_wdata[26] => afi_wdata[26].IN1
afi_wdata[27] => afi_wdata[27].IN1
afi_wdata[28] => afi_wdata[28].IN1
afi_wdata[29] => afi_wdata[29].IN1
afi_wdata[30] => afi_wdata[30].IN1
afi_wdata[31] => afi_wdata[31].IN1
afi_wdata[32] => afi_wdata[32].IN1
afi_wdata[33] => afi_wdata[33].IN1
afi_wdata[34] => afi_wdata[34].IN1
afi_wdata[35] => afi_wdata[35].IN1
afi_wdata[36] => afi_wdata[36].IN1
afi_wdata[37] => afi_wdata[37].IN1
afi_wdata[38] => afi_wdata[38].IN1
afi_wdata[39] => afi_wdata[39].IN1
afi_wdata[40] => afi_wdata[40].IN1
afi_wdata[41] => afi_wdata[41].IN1
afi_wdata[42] => afi_wdata[42].IN1
afi_wdata[43] => afi_wdata[43].IN1
afi_wdata[44] => afi_wdata[44].IN1
afi_wdata[45] => afi_wdata[45].IN1
afi_wdata[46] => afi_wdata[46].IN1
afi_wdata[47] => afi_wdata[47].IN1
afi_wdata[48] => afi_wdata[48].IN1
afi_wdata[49] => afi_wdata[49].IN1
afi_wdata[50] => afi_wdata[50].IN1
afi_wdata[51] => afi_wdata[51].IN1
afi_wdata[52] => afi_wdata[52].IN1
afi_wdata[53] => afi_wdata[53].IN1
afi_wdata[54] => afi_wdata[54].IN1
afi_wdata[55] => afi_wdata[55].IN1
afi_wdata[56] => afi_wdata[56].IN1
afi_wdata[57] => afi_wdata[57].IN1
afi_wdata[58] => afi_wdata[58].IN1
afi_wdata[59] => afi_wdata[59].IN1
afi_wdata[60] => afi_wdata[60].IN1
afi_wdata[61] => afi_wdata[61].IN1
afi_wdata[62] => afi_wdata[62].IN1
afi_wdata[63] => afi_wdata[63].IN1
afi_wdata[64] => afi_wdata[64].IN1
afi_wdata[65] => afi_wdata[65].IN1
afi_wdata[66] => afi_wdata[66].IN1
afi_wdata[67] => afi_wdata[67].IN1
afi_wdata[68] => afi_wdata[68].IN1
afi_wdata[69] => afi_wdata[69].IN1
afi_wdata[70] => afi_wdata[70].IN1
afi_wdata[71] => afi_wdata[71].IN1
afi_wdata[72] => afi_wdata[72].IN1
afi_wdata[73] => afi_wdata[73].IN1
afi_wdata[74] => afi_wdata[74].IN1
afi_wdata[75] => afi_wdata[75].IN1
afi_wdata[76] => afi_wdata[76].IN1
afi_wdata[77] => afi_wdata[77].IN1
afi_wdata[78] => afi_wdata[78].IN1
afi_wdata[79] => afi_wdata[79].IN1
afi_wdata_valid[0] => afi_wdata_valid[0].IN1
afi_wdata_valid[1] => afi_wdata_valid[1].IN1
afi_wdata_valid[2] => afi_wdata_valid[2].IN1
afi_wdata_valid[3] => afi_wdata_valid[3].IN1
afi_wdata_valid[4] => afi_wdata_valid[4].IN1
afi_dm[0] => afi_dm[0].IN1
afi_dm[1] => afi_dm[1].IN1
afi_dm[2] => afi_dm[2].IN1
afi_dm[3] => afi_dm[3].IN1
afi_dm[4] => afi_dm[4].IN1
afi_dm[5] => afi_dm[5].IN1
afi_dm[6] => afi_dm[6].IN1
afi_dm[7] => afi_dm[7].IN1
afi_dm[8] => afi_dm[8].IN1
afi_dm[9] => afi_dm[9].IN1
afi_rdata[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[32] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[33] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[34] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[35] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[36] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[37] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[38] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[39] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[40] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[41] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[42] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[43] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[44] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[45] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[46] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[47] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[48] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[49] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[50] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[51] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[52] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[53] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[54] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[55] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[56] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[57] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[58] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[59] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[60] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[61] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[62] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[63] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[64] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[65] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[66] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[67] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[68] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[69] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[70] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[71] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[72] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[73] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[74] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[75] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[76] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[77] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[78] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata[79] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata
afi_rdata_en[0] => afi_rdata_en[0].IN1
afi_rdata_en[1] => afi_rdata_en[1].IN1
afi_rdata_en[2] => afi_rdata_en[2].IN1
afi_rdata_en[3] => afi_rdata_en[3].IN1
afi_rdata_en[4] => afi_rdata_en[4].IN1
afi_rdata_en_full[0] => afi_rdata_en_full[0].IN1
afi_rdata_en_full[1] => afi_rdata_en_full[1].IN1
afi_rdata_en_full[2] => afi_rdata_en_full[2].IN1
afi_rdata_en_full[3] => afi_rdata_en_full[3].IN1
afi_rdata_en_full[4] => afi_rdata_en_full[4].IN1
afi_rdata_valid[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rdata_valid
afi_cal_success <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_cal_success
afi_cal_fail <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_cal_fail
afi_wlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_wlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_wlat
afi_rlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
afi_rlat[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.afi_rlat
avl_read => avl_read.IN1
avl_write => avl_write.IN1
avl_address[0] => avl_address[0].IN1
avl_address[1] => avl_address[1].IN1
avl_address[2] => avl_address[2].IN1
avl_address[3] => avl_address[3].IN1
avl_address[4] => avl_address[4].IN1
avl_address[5] => avl_address[5].IN1
avl_address[6] => avl_address[6].IN1
avl_address[7] => avl_address[7].IN1
avl_address[8] => avl_address[8].IN1
avl_address[9] => avl_address[9].IN1
avl_address[10] => avl_address[10].IN1
avl_address[11] => avl_address[11].IN1
avl_address[12] => avl_address[12].IN1
avl_address[13] => avl_address[13].IN1
avl_address[14] => avl_address[14].IN1
avl_address[15] => avl_address[15].IN1
avl_writedata[0] => avl_writedata[0].IN1
avl_writedata[1] => avl_writedata[1].IN1
avl_writedata[2] => avl_writedata[2].IN1
avl_writedata[3] => avl_writedata[3].IN1
avl_writedata[4] => avl_writedata[4].IN1
avl_writedata[5] => avl_writedata[5].IN1
avl_writedata[6] => avl_writedata[6].IN1
avl_writedata[7] => avl_writedata[7].IN1
avl_writedata[8] => avl_writedata[8].IN1
avl_writedata[9] => avl_writedata[9].IN1
avl_writedata[10] => avl_writedata[10].IN1
avl_writedata[11] => avl_writedata[11].IN1
avl_writedata[12] => avl_writedata[12].IN1
avl_writedata[13] => avl_writedata[13].IN1
avl_writedata[14] => avl_writedata[14].IN1
avl_writedata[15] => avl_writedata[15].IN1
avl_writedata[16] => avl_writedata[16].IN1
avl_writedata[17] => avl_writedata[17].IN1
avl_writedata[18] => avl_writedata[18].IN1
avl_writedata[19] => avl_writedata[19].IN1
avl_writedata[20] => avl_writedata[20].IN1
avl_writedata[21] => avl_writedata[21].IN1
avl_writedata[22] => avl_writedata[22].IN1
avl_writedata[23] => avl_writedata[23].IN1
avl_writedata[24] => avl_writedata[24].IN1
avl_writedata[25] => avl_writedata[25].IN1
avl_writedata[26] => avl_writedata[26].IN1
avl_writedata[27] => avl_writedata[27].IN1
avl_writedata[28] => avl_writedata[28].IN1
avl_writedata[29] => avl_writedata[29].IN1
avl_writedata[30] => avl_writedata[30].IN1
avl_writedata[31] => avl_writedata[31].IN1
avl_waitrequest <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_waitrequest
avl_readdata[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
avl_readdata[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.avl_readdata
cfg_addlat[0] => cfg_addlat[0].IN1
cfg_addlat[1] => cfg_addlat[1].IN1
cfg_addlat[2] => cfg_addlat[2].IN1
cfg_addlat[3] => cfg_addlat[3].IN1
cfg_addlat[4] => cfg_addlat[4].IN1
cfg_addlat[5] => cfg_addlat[5].IN1
cfg_addlat[6] => cfg_addlat[6].IN1
cfg_addlat[7] => cfg_addlat[7].IN1
cfg_bankaddrwidth[0] => cfg_bankaddrwidth[0].IN1
cfg_bankaddrwidth[1] => cfg_bankaddrwidth[1].IN1
cfg_bankaddrwidth[2] => cfg_bankaddrwidth[2].IN1
cfg_bankaddrwidth[3] => cfg_bankaddrwidth[3].IN1
cfg_bankaddrwidth[4] => cfg_bankaddrwidth[4].IN1
cfg_bankaddrwidth[5] => cfg_bankaddrwidth[5].IN1
cfg_bankaddrwidth[6] => cfg_bankaddrwidth[6].IN1
cfg_bankaddrwidth[7] => cfg_bankaddrwidth[7].IN1
cfg_caswrlat[0] => cfg_caswrlat[0].IN1
cfg_caswrlat[1] => cfg_caswrlat[1].IN1
cfg_caswrlat[2] => cfg_caswrlat[2].IN1
cfg_caswrlat[3] => cfg_caswrlat[3].IN1
cfg_caswrlat[4] => cfg_caswrlat[4].IN1
cfg_caswrlat[5] => cfg_caswrlat[5].IN1
cfg_caswrlat[6] => cfg_caswrlat[6].IN1
cfg_caswrlat[7] => cfg_caswrlat[7].IN1
cfg_coladdrwidth[0] => cfg_coladdrwidth[0].IN1
cfg_coladdrwidth[1] => cfg_coladdrwidth[1].IN1
cfg_coladdrwidth[2] => cfg_coladdrwidth[2].IN1
cfg_coladdrwidth[3] => cfg_coladdrwidth[3].IN1
cfg_coladdrwidth[4] => cfg_coladdrwidth[4].IN1
cfg_coladdrwidth[5] => cfg_coladdrwidth[5].IN1
cfg_coladdrwidth[6] => cfg_coladdrwidth[6].IN1
cfg_coladdrwidth[7] => cfg_coladdrwidth[7].IN1
cfg_csaddrwidth[0] => cfg_csaddrwidth[0].IN1
cfg_csaddrwidth[1] => cfg_csaddrwidth[1].IN1
cfg_csaddrwidth[2] => cfg_csaddrwidth[2].IN1
cfg_csaddrwidth[3] => cfg_csaddrwidth[3].IN1
cfg_csaddrwidth[4] => cfg_csaddrwidth[4].IN1
cfg_csaddrwidth[5] => cfg_csaddrwidth[5].IN1
cfg_csaddrwidth[6] => cfg_csaddrwidth[6].IN1
cfg_csaddrwidth[7] => cfg_csaddrwidth[7].IN1
cfg_devicewidth[0] => cfg_devicewidth[0].IN1
cfg_devicewidth[1] => cfg_devicewidth[1].IN1
cfg_devicewidth[2] => cfg_devicewidth[2].IN1
cfg_devicewidth[3] => cfg_devicewidth[3].IN1
cfg_devicewidth[4] => cfg_devicewidth[4].IN1
cfg_devicewidth[5] => cfg_devicewidth[5].IN1
cfg_devicewidth[6] => cfg_devicewidth[6].IN1
cfg_devicewidth[7] => cfg_devicewidth[7].IN1
cfg_dramconfig[0] => cfg_dramconfig[0].IN1
cfg_dramconfig[1] => cfg_dramconfig[1].IN1
cfg_dramconfig[2] => cfg_dramconfig[2].IN1
cfg_dramconfig[3] => cfg_dramconfig[3].IN1
cfg_dramconfig[4] => cfg_dramconfig[4].IN1
cfg_dramconfig[5] => cfg_dramconfig[5].IN1
cfg_dramconfig[6] => cfg_dramconfig[6].IN1
cfg_dramconfig[7] => cfg_dramconfig[7].IN1
cfg_dramconfig[8] => cfg_dramconfig[8].IN1
cfg_dramconfig[9] => cfg_dramconfig[9].IN1
cfg_dramconfig[10] => cfg_dramconfig[10].IN1
cfg_dramconfig[11] => cfg_dramconfig[11].IN1
cfg_dramconfig[12] => cfg_dramconfig[12].IN1
cfg_dramconfig[13] => cfg_dramconfig[13].IN1
cfg_dramconfig[14] => cfg_dramconfig[14].IN1
cfg_dramconfig[15] => cfg_dramconfig[15].IN1
cfg_dramconfig[16] => cfg_dramconfig[16].IN1
cfg_dramconfig[17] => cfg_dramconfig[17].IN1
cfg_dramconfig[18] => cfg_dramconfig[18].IN1
cfg_dramconfig[19] => cfg_dramconfig[19].IN1
cfg_dramconfig[20] => cfg_dramconfig[20].IN1
cfg_dramconfig[21] => cfg_dramconfig[21].IN1
cfg_dramconfig[22] => cfg_dramconfig[22].IN1
cfg_dramconfig[23] => cfg_dramconfig[23].IN1
cfg_interfacewidth[0] => cfg_interfacewidth[0].IN1
cfg_interfacewidth[1] => cfg_interfacewidth[1].IN1
cfg_interfacewidth[2] => cfg_interfacewidth[2].IN1
cfg_interfacewidth[3] => cfg_interfacewidth[3].IN1
cfg_interfacewidth[4] => cfg_interfacewidth[4].IN1
cfg_interfacewidth[5] => cfg_interfacewidth[5].IN1
cfg_interfacewidth[6] => cfg_interfacewidth[6].IN1
cfg_interfacewidth[7] => cfg_interfacewidth[7].IN1
cfg_rowaddrwidth[0] => cfg_rowaddrwidth[0].IN1
cfg_rowaddrwidth[1] => cfg_rowaddrwidth[1].IN1
cfg_rowaddrwidth[2] => cfg_rowaddrwidth[2].IN1
cfg_rowaddrwidth[3] => cfg_rowaddrwidth[3].IN1
cfg_rowaddrwidth[4] => cfg_rowaddrwidth[4].IN1
cfg_rowaddrwidth[5] => cfg_rowaddrwidth[5].IN1
cfg_rowaddrwidth[6] => cfg_rowaddrwidth[6].IN1
cfg_rowaddrwidth[7] => cfg_rowaddrwidth[7].IN1
cfg_tcl[0] => cfg_tcl[0].IN1
cfg_tcl[1] => cfg_tcl[1].IN1
cfg_tcl[2] => cfg_tcl[2].IN1
cfg_tcl[3] => cfg_tcl[3].IN1
cfg_tcl[4] => cfg_tcl[4].IN1
cfg_tcl[5] => cfg_tcl[5].IN1
cfg_tcl[6] => cfg_tcl[6].IN1
cfg_tcl[7] => cfg_tcl[7].IN1
cfg_tmrd[0] => cfg_tmrd[0].IN1
cfg_tmrd[1] => cfg_tmrd[1].IN1
cfg_tmrd[2] => cfg_tmrd[2].IN1
cfg_tmrd[3] => cfg_tmrd[3].IN1
cfg_tmrd[4] => cfg_tmrd[4].IN1
cfg_tmrd[5] => cfg_tmrd[5].IN1
cfg_tmrd[6] => cfg_tmrd[6].IN1
cfg_tmrd[7] => cfg_tmrd[7].IN1
cfg_trefi[0] => cfg_trefi[0].IN1
cfg_trefi[1] => cfg_trefi[1].IN1
cfg_trefi[2] => cfg_trefi[2].IN1
cfg_trefi[3] => cfg_trefi[3].IN1
cfg_trefi[4] => cfg_trefi[4].IN1
cfg_trefi[5] => cfg_trefi[5].IN1
cfg_trefi[6] => cfg_trefi[6].IN1
cfg_trefi[7] => cfg_trefi[7].IN1
cfg_trefi[8] => cfg_trefi[8].IN1
cfg_trefi[9] => cfg_trefi[9].IN1
cfg_trefi[10] => cfg_trefi[10].IN1
cfg_trefi[11] => cfg_trefi[11].IN1
cfg_trefi[12] => cfg_trefi[12].IN1
cfg_trefi[13] => cfg_trefi[13].IN1
cfg_trefi[14] => cfg_trefi[14].IN1
cfg_trefi[15] => cfg_trefi[15].IN1
cfg_trfc[0] => cfg_trfc[0].IN1
cfg_trfc[1] => cfg_trfc[1].IN1
cfg_trfc[2] => cfg_trfc[2].IN1
cfg_trfc[3] => cfg_trfc[3].IN1
cfg_trfc[4] => cfg_trfc[4].IN1
cfg_trfc[5] => cfg_trfc[5].IN1
cfg_trfc[6] => cfg_trfc[6].IN1
cfg_trfc[7] => cfg_trfc[7].IN1
cfg_twr[0] => cfg_twr[0].IN1
cfg_twr[1] => cfg_twr[1].IN1
cfg_twr[2] => cfg_twr[2].IN1
cfg_twr[3] => cfg_twr[3].IN1
cfg_twr[4] => cfg_twr[4].IN1
cfg_twr[5] => cfg_twr[5].IN1
cfg_twr[6] => cfg_twr[6].IN1
cfg_twr[7] => cfg_twr[7].IN1
io_intaddrdout[0] => io_intaddrdout[0].IN1
io_intaddrdout[1] => io_intaddrdout[1].IN1
io_intaddrdout[2] => io_intaddrdout[2].IN1
io_intaddrdout[3] => io_intaddrdout[3].IN1
io_intaddrdout[4] => io_intaddrdout[4].IN1
io_intaddrdout[5] => io_intaddrdout[5].IN1
io_intaddrdout[6] => io_intaddrdout[6].IN1
io_intaddrdout[7] => io_intaddrdout[7].IN1
io_intaddrdout[8] => io_intaddrdout[8].IN1
io_intaddrdout[9] => io_intaddrdout[9].IN1
io_intaddrdout[10] => io_intaddrdout[10].IN1
io_intaddrdout[11] => io_intaddrdout[11].IN1
io_intaddrdout[12] => io_intaddrdout[12].IN1
io_intaddrdout[13] => io_intaddrdout[13].IN1
io_intaddrdout[14] => io_intaddrdout[14].IN1
io_intaddrdout[15] => io_intaddrdout[15].IN1
io_intaddrdout[16] => io_intaddrdout[16].IN1
io_intaddrdout[17] => io_intaddrdout[17].IN1
io_intaddrdout[18] => io_intaddrdout[18].IN1
io_intaddrdout[19] => io_intaddrdout[19].IN1
io_intaddrdout[20] => io_intaddrdout[20].IN1
io_intaddrdout[21] => io_intaddrdout[21].IN1
io_intaddrdout[22] => io_intaddrdout[22].IN1
io_intaddrdout[23] => io_intaddrdout[23].IN1
io_intaddrdout[24] => io_intaddrdout[24].IN1
io_intaddrdout[25] => io_intaddrdout[25].IN1
io_intaddrdout[26] => io_intaddrdout[26].IN1
io_intaddrdout[27] => io_intaddrdout[27].IN1
io_intaddrdout[28] => io_intaddrdout[28].IN1
io_intaddrdout[29] => io_intaddrdout[29].IN1
io_intaddrdout[30] => io_intaddrdout[30].IN1
io_intaddrdout[31] => io_intaddrdout[31].IN1
io_intaddrdout[32] => io_intaddrdout[32].IN1
io_intaddrdout[33] => io_intaddrdout[33].IN1
io_intaddrdout[34] => io_intaddrdout[34].IN1
io_intaddrdout[35] => io_intaddrdout[35].IN1
io_intaddrdout[36] => io_intaddrdout[36].IN1
io_intaddrdout[37] => io_intaddrdout[37].IN1
io_intaddrdout[38] => io_intaddrdout[38].IN1
io_intaddrdout[39] => io_intaddrdout[39].IN1
io_intaddrdout[40] => io_intaddrdout[40].IN1
io_intaddrdout[41] => io_intaddrdout[41].IN1
io_intaddrdout[42] => io_intaddrdout[42].IN1
io_intaddrdout[43] => io_intaddrdout[43].IN1
io_intaddrdout[44] => io_intaddrdout[44].IN1
io_intaddrdout[45] => io_intaddrdout[45].IN1
io_intaddrdout[46] => io_intaddrdout[46].IN1
io_intaddrdout[47] => io_intaddrdout[47].IN1
io_intaddrdout[48] => io_intaddrdout[48].IN1
io_intaddrdout[49] => io_intaddrdout[49].IN1
io_intaddrdout[50] => io_intaddrdout[50].IN1
io_intaddrdout[51] => io_intaddrdout[51].IN1
io_intaddrdout[52] => io_intaddrdout[52].IN1
io_intaddrdout[53] => io_intaddrdout[53].IN1
io_intaddrdout[54] => io_intaddrdout[54].IN1
io_intaddrdout[55] => io_intaddrdout[55].IN1
io_intaddrdout[56] => io_intaddrdout[56].IN1
io_intaddrdout[57] => io_intaddrdout[57].IN1
io_intaddrdout[58] => io_intaddrdout[58].IN1
io_intaddrdout[59] => io_intaddrdout[59].IN1
io_intaddrdout[60] => io_intaddrdout[60].IN1
io_intaddrdout[61] => io_intaddrdout[61].IN1
io_intaddrdout[62] => io_intaddrdout[62].IN1
io_intaddrdout[63] => io_intaddrdout[63].IN1
io_intbadout[0] => io_intbadout[0].IN1
io_intbadout[1] => io_intbadout[1].IN1
io_intbadout[2] => io_intbadout[2].IN1
io_intbadout[3] => io_intbadout[3].IN1
io_intbadout[4] => io_intbadout[4].IN1
io_intbadout[5] => io_intbadout[5].IN1
io_intbadout[6] => io_intbadout[6].IN1
io_intbadout[7] => io_intbadout[7].IN1
io_intbadout[8] => io_intbadout[8].IN1
io_intbadout[9] => io_intbadout[9].IN1
io_intbadout[10] => io_intbadout[10].IN1
io_intbadout[11] => io_intbadout[11].IN1
io_intcasndout[0] => io_intcasndout[0].IN1
io_intcasndout[1] => io_intcasndout[1].IN1
io_intcasndout[2] => io_intcasndout[2].IN1
io_intcasndout[3] => io_intcasndout[3].IN1
io_intckdout[0] => io_intckdout[0].IN1
io_intckdout[1] => io_intckdout[1].IN1
io_intckdout[2] => io_intckdout[2].IN1
io_intckdout[3] => io_intckdout[3].IN1
io_intckedout[0] => io_intckedout[0].IN1
io_intckedout[1] => io_intckedout[1].IN1
io_intckedout[2] => io_intckedout[2].IN1
io_intckedout[3] => io_intckedout[3].IN1
io_intckedout[4] => io_intckedout[4].IN1
io_intckedout[5] => io_intckedout[5].IN1
io_intckedout[6] => io_intckedout[6].IN1
io_intckedout[7] => io_intckedout[7].IN1
io_intckndout[0] => io_intckndout[0].IN1
io_intckndout[1] => io_intckndout[1].IN1
io_intckndout[2] => io_intckndout[2].IN1
io_intckndout[3] => io_intckndout[3].IN1
io_intcsndout[0] => io_intcsndout[0].IN1
io_intcsndout[1] => io_intcsndout[1].IN1
io_intcsndout[2] => io_intcsndout[2].IN1
io_intcsndout[3] => io_intcsndout[3].IN1
io_intcsndout[4] => io_intcsndout[4].IN1
io_intcsndout[5] => io_intcsndout[5].IN1
io_intcsndout[6] => io_intcsndout[6].IN1
io_intcsndout[7] => io_intcsndout[7].IN1
io_intdmdout[0] => io_intdmdout[0].IN1
io_intdmdout[1] => io_intdmdout[1].IN1
io_intdmdout[2] => io_intdmdout[2].IN1
io_intdmdout[3] => io_intdmdout[3].IN1
io_intdmdout[4] => io_intdmdout[4].IN1
io_intdmdout[5] => io_intdmdout[5].IN1
io_intdmdout[6] => io_intdmdout[6].IN1
io_intdmdout[7] => io_intdmdout[7].IN1
io_intdmdout[8] => io_intdmdout[8].IN1
io_intdmdout[9] => io_intdmdout[9].IN1
io_intdmdout[10] => io_intdmdout[10].IN1
io_intdmdout[11] => io_intdmdout[11].IN1
io_intdmdout[12] => io_intdmdout[12].IN1
io_intdmdout[13] => io_intdmdout[13].IN1
io_intdmdout[14] => io_intdmdout[14].IN1
io_intdmdout[15] => io_intdmdout[15].IN1
io_intdmdout[16] => io_intdmdout[16].IN1
io_intdmdout[17] => io_intdmdout[17].IN1
io_intdmdout[18] => io_intdmdout[18].IN1
io_intdmdout[19] => io_intdmdout[19].IN1
io_intdqdin[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[15] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[16] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[17] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[18] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[19] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[20] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[21] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[22] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[23] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[24] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[25] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[26] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[27] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[28] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[29] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[30] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[31] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[32] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[33] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[34] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[35] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[36] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[37] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[38] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[39] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[40] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[41] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[42] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[43] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[44] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[45] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[46] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[47] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[48] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[49] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[50] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[51] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[52] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[53] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[54] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[55] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[56] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[57] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[58] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[59] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[60] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[61] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[62] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[63] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[64] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[65] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[66] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[67] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[68] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[69] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[70] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[71] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[72] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[73] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[74] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[75] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[76] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[77] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[78] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[79] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[80] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[81] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[82] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[83] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[84] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[85] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[86] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[87] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[88] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[89] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[90] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[91] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[92] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[93] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[94] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[95] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[96] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[97] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[98] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[99] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[100] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[101] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[102] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[103] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[104] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[105] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[106] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[107] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[108] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[109] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[110] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[111] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[112] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[113] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[114] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[115] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[116] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[117] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[118] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[119] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[120] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[121] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[122] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[123] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[124] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[125] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[126] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[127] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[128] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[129] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[130] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[131] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[132] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[133] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[134] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[135] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[136] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[137] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[138] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[139] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[140] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[141] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[142] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[143] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[144] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[145] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[146] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[147] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[148] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[149] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[150] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[151] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[152] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[153] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[154] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[155] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[156] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[157] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[158] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[159] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[160] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[161] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[162] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[163] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[164] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[165] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[166] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[167] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[168] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[169] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[170] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[171] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[172] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[173] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[174] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[175] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[176] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[177] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[178] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdin[179] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqdin
io_intdqdout[0] => io_intdqdout[0].IN1
io_intdqdout[1] => io_intdqdout[1].IN1
io_intdqdout[2] => io_intdqdout[2].IN1
io_intdqdout[3] => io_intdqdout[3].IN1
io_intdqdout[4] => io_intdqdout[4].IN1
io_intdqdout[5] => io_intdqdout[5].IN1
io_intdqdout[6] => io_intdqdout[6].IN1
io_intdqdout[7] => io_intdqdout[7].IN1
io_intdqdout[8] => io_intdqdout[8].IN1
io_intdqdout[9] => io_intdqdout[9].IN1
io_intdqdout[10] => io_intdqdout[10].IN1
io_intdqdout[11] => io_intdqdout[11].IN1
io_intdqdout[12] => io_intdqdout[12].IN1
io_intdqdout[13] => io_intdqdout[13].IN1
io_intdqdout[14] => io_intdqdout[14].IN1
io_intdqdout[15] => io_intdqdout[15].IN1
io_intdqdout[16] => io_intdqdout[16].IN1
io_intdqdout[17] => io_intdqdout[17].IN1
io_intdqdout[18] => io_intdqdout[18].IN1
io_intdqdout[19] => io_intdqdout[19].IN1
io_intdqdout[20] => io_intdqdout[20].IN1
io_intdqdout[21] => io_intdqdout[21].IN1
io_intdqdout[22] => io_intdqdout[22].IN1
io_intdqdout[23] => io_intdqdout[23].IN1
io_intdqdout[24] => io_intdqdout[24].IN1
io_intdqdout[25] => io_intdqdout[25].IN1
io_intdqdout[26] => io_intdqdout[26].IN1
io_intdqdout[27] => io_intdqdout[27].IN1
io_intdqdout[28] => io_intdqdout[28].IN1
io_intdqdout[29] => io_intdqdout[29].IN1
io_intdqdout[30] => io_intdqdout[30].IN1
io_intdqdout[31] => io_intdqdout[31].IN1
io_intdqdout[32] => io_intdqdout[32].IN1
io_intdqdout[33] => io_intdqdout[33].IN1
io_intdqdout[34] => io_intdqdout[34].IN1
io_intdqdout[35] => io_intdqdout[35].IN1
io_intdqdout[36] => io_intdqdout[36].IN1
io_intdqdout[37] => io_intdqdout[37].IN1
io_intdqdout[38] => io_intdqdout[38].IN1
io_intdqdout[39] => io_intdqdout[39].IN1
io_intdqdout[40] => io_intdqdout[40].IN1
io_intdqdout[41] => io_intdqdout[41].IN1
io_intdqdout[42] => io_intdqdout[42].IN1
io_intdqdout[43] => io_intdqdout[43].IN1
io_intdqdout[44] => io_intdqdout[44].IN1
io_intdqdout[45] => io_intdqdout[45].IN1
io_intdqdout[46] => io_intdqdout[46].IN1
io_intdqdout[47] => io_intdqdout[47].IN1
io_intdqdout[48] => io_intdqdout[48].IN1
io_intdqdout[49] => io_intdqdout[49].IN1
io_intdqdout[50] => io_intdqdout[50].IN1
io_intdqdout[51] => io_intdqdout[51].IN1
io_intdqdout[52] => io_intdqdout[52].IN1
io_intdqdout[53] => io_intdqdout[53].IN1
io_intdqdout[54] => io_intdqdout[54].IN1
io_intdqdout[55] => io_intdqdout[55].IN1
io_intdqdout[56] => io_intdqdout[56].IN1
io_intdqdout[57] => io_intdqdout[57].IN1
io_intdqdout[58] => io_intdqdout[58].IN1
io_intdqdout[59] => io_intdqdout[59].IN1
io_intdqdout[60] => io_intdqdout[60].IN1
io_intdqdout[61] => io_intdqdout[61].IN1
io_intdqdout[62] => io_intdqdout[62].IN1
io_intdqdout[63] => io_intdqdout[63].IN1
io_intdqdout[64] => io_intdqdout[64].IN1
io_intdqdout[65] => io_intdqdout[65].IN1
io_intdqdout[66] => io_intdqdout[66].IN1
io_intdqdout[67] => io_intdqdout[67].IN1
io_intdqdout[68] => io_intdqdout[68].IN1
io_intdqdout[69] => io_intdqdout[69].IN1
io_intdqdout[70] => io_intdqdout[70].IN1
io_intdqdout[71] => io_intdqdout[71].IN1
io_intdqdout[72] => io_intdqdout[72].IN1
io_intdqdout[73] => io_intdqdout[73].IN1
io_intdqdout[74] => io_intdqdout[74].IN1
io_intdqdout[75] => io_intdqdout[75].IN1
io_intdqdout[76] => io_intdqdout[76].IN1
io_intdqdout[77] => io_intdqdout[77].IN1
io_intdqdout[78] => io_intdqdout[78].IN1
io_intdqdout[79] => io_intdqdout[79].IN1
io_intdqdout[80] => io_intdqdout[80].IN1
io_intdqdout[81] => io_intdqdout[81].IN1
io_intdqdout[82] => io_intdqdout[82].IN1
io_intdqdout[83] => io_intdqdout[83].IN1
io_intdqdout[84] => io_intdqdout[84].IN1
io_intdqdout[85] => io_intdqdout[85].IN1
io_intdqdout[86] => io_intdqdout[86].IN1
io_intdqdout[87] => io_intdqdout[87].IN1
io_intdqdout[88] => io_intdqdout[88].IN1
io_intdqdout[89] => io_intdqdout[89].IN1
io_intdqdout[90] => io_intdqdout[90].IN1
io_intdqdout[91] => io_intdqdout[91].IN1
io_intdqdout[92] => io_intdqdout[92].IN1
io_intdqdout[93] => io_intdqdout[93].IN1
io_intdqdout[94] => io_intdqdout[94].IN1
io_intdqdout[95] => io_intdqdout[95].IN1
io_intdqdout[96] => io_intdqdout[96].IN1
io_intdqdout[97] => io_intdqdout[97].IN1
io_intdqdout[98] => io_intdqdout[98].IN1
io_intdqdout[99] => io_intdqdout[99].IN1
io_intdqdout[100] => io_intdqdout[100].IN1
io_intdqdout[101] => io_intdqdout[101].IN1
io_intdqdout[102] => io_intdqdout[102].IN1
io_intdqdout[103] => io_intdqdout[103].IN1
io_intdqdout[104] => io_intdqdout[104].IN1
io_intdqdout[105] => io_intdqdout[105].IN1
io_intdqdout[106] => io_intdqdout[106].IN1
io_intdqdout[107] => io_intdqdout[107].IN1
io_intdqdout[108] => io_intdqdout[108].IN1
io_intdqdout[109] => io_intdqdout[109].IN1
io_intdqdout[110] => io_intdqdout[110].IN1
io_intdqdout[111] => io_intdqdout[111].IN1
io_intdqdout[112] => io_intdqdout[112].IN1
io_intdqdout[113] => io_intdqdout[113].IN1
io_intdqdout[114] => io_intdqdout[114].IN1
io_intdqdout[115] => io_intdqdout[115].IN1
io_intdqdout[116] => io_intdqdout[116].IN1
io_intdqdout[117] => io_intdqdout[117].IN1
io_intdqdout[118] => io_intdqdout[118].IN1
io_intdqdout[119] => io_intdqdout[119].IN1
io_intdqdout[120] => io_intdqdout[120].IN1
io_intdqdout[121] => io_intdqdout[121].IN1
io_intdqdout[122] => io_intdqdout[122].IN1
io_intdqdout[123] => io_intdqdout[123].IN1
io_intdqdout[124] => io_intdqdout[124].IN1
io_intdqdout[125] => io_intdqdout[125].IN1
io_intdqdout[126] => io_intdqdout[126].IN1
io_intdqdout[127] => io_intdqdout[127].IN1
io_intdqdout[128] => io_intdqdout[128].IN1
io_intdqdout[129] => io_intdqdout[129].IN1
io_intdqdout[130] => io_intdqdout[130].IN1
io_intdqdout[131] => io_intdqdout[131].IN1
io_intdqdout[132] => io_intdqdout[132].IN1
io_intdqdout[133] => io_intdqdout[133].IN1
io_intdqdout[134] => io_intdqdout[134].IN1
io_intdqdout[135] => io_intdqdout[135].IN1
io_intdqdout[136] => io_intdqdout[136].IN1
io_intdqdout[137] => io_intdqdout[137].IN1
io_intdqdout[138] => io_intdqdout[138].IN1
io_intdqdout[139] => io_intdqdout[139].IN1
io_intdqdout[140] => io_intdqdout[140].IN1
io_intdqdout[141] => io_intdqdout[141].IN1
io_intdqdout[142] => io_intdqdout[142].IN1
io_intdqdout[143] => io_intdqdout[143].IN1
io_intdqdout[144] => io_intdqdout[144].IN1
io_intdqdout[145] => io_intdqdout[145].IN1
io_intdqdout[146] => io_intdqdout[146].IN1
io_intdqdout[147] => io_intdqdout[147].IN1
io_intdqdout[148] => io_intdqdout[148].IN1
io_intdqdout[149] => io_intdqdout[149].IN1
io_intdqdout[150] => io_intdqdout[150].IN1
io_intdqdout[151] => io_intdqdout[151].IN1
io_intdqdout[152] => io_intdqdout[152].IN1
io_intdqdout[153] => io_intdqdout[153].IN1
io_intdqdout[154] => io_intdqdout[154].IN1
io_intdqdout[155] => io_intdqdout[155].IN1
io_intdqdout[156] => io_intdqdout[156].IN1
io_intdqdout[157] => io_intdqdout[157].IN1
io_intdqdout[158] => io_intdqdout[158].IN1
io_intdqdout[159] => io_intdqdout[159].IN1
io_intdqdout[160] => io_intdqdout[160].IN1
io_intdqdout[161] => io_intdqdout[161].IN1
io_intdqdout[162] => io_intdqdout[162].IN1
io_intdqdout[163] => io_intdqdout[163].IN1
io_intdqdout[164] => io_intdqdout[164].IN1
io_intdqdout[165] => io_intdqdout[165].IN1
io_intdqdout[166] => io_intdqdout[166].IN1
io_intdqdout[167] => io_intdqdout[167].IN1
io_intdqdout[168] => io_intdqdout[168].IN1
io_intdqdout[169] => io_intdqdout[169].IN1
io_intdqdout[170] => io_intdqdout[170].IN1
io_intdqdout[171] => io_intdqdout[171].IN1
io_intdqdout[172] => io_intdqdout[172].IN1
io_intdqdout[173] => io_intdqdout[173].IN1
io_intdqdout[174] => io_intdqdout[174].IN1
io_intdqdout[175] => io_intdqdout[175].IN1
io_intdqdout[176] => io_intdqdout[176].IN1
io_intdqdout[177] => io_intdqdout[177].IN1
io_intdqdout[178] => io_intdqdout[178].IN1
io_intdqdout[179] => io_intdqdout[179].IN1
io_intdqoe[0] => io_intdqoe[0].IN1
io_intdqoe[1] => io_intdqoe[1].IN1
io_intdqoe[2] => io_intdqoe[2].IN1
io_intdqoe[3] => io_intdqoe[3].IN1
io_intdqoe[4] => io_intdqoe[4].IN1
io_intdqoe[5] => io_intdqoe[5].IN1
io_intdqoe[6] => io_intdqoe[6].IN1
io_intdqoe[7] => io_intdqoe[7].IN1
io_intdqoe[8] => io_intdqoe[8].IN1
io_intdqoe[9] => io_intdqoe[9].IN1
io_intdqoe[10] => io_intdqoe[10].IN1
io_intdqoe[11] => io_intdqoe[11].IN1
io_intdqoe[12] => io_intdqoe[12].IN1
io_intdqoe[13] => io_intdqoe[13].IN1
io_intdqoe[14] => io_intdqoe[14].IN1
io_intdqoe[15] => io_intdqoe[15].IN1
io_intdqoe[16] => io_intdqoe[16].IN1
io_intdqoe[17] => io_intdqoe[17].IN1
io_intdqoe[18] => io_intdqoe[18].IN1
io_intdqoe[19] => io_intdqoe[19].IN1
io_intdqoe[20] => io_intdqoe[20].IN1
io_intdqoe[21] => io_intdqoe[21].IN1
io_intdqoe[22] => io_intdqoe[22].IN1
io_intdqoe[23] => io_intdqoe[23].IN1
io_intdqoe[24] => io_intdqoe[24].IN1
io_intdqoe[25] => io_intdqoe[25].IN1
io_intdqoe[26] => io_intdqoe[26].IN1
io_intdqoe[27] => io_intdqoe[27].IN1
io_intdqoe[28] => io_intdqoe[28].IN1
io_intdqoe[29] => io_intdqoe[29].IN1
io_intdqoe[30] => io_intdqoe[30].IN1
io_intdqoe[31] => io_intdqoe[31].IN1
io_intdqoe[32] => io_intdqoe[32].IN1
io_intdqoe[33] => io_intdqoe[33].IN1
io_intdqoe[34] => io_intdqoe[34].IN1
io_intdqoe[35] => io_intdqoe[35].IN1
io_intdqoe[36] => io_intdqoe[36].IN1
io_intdqoe[37] => io_intdqoe[37].IN1
io_intdqoe[38] => io_intdqoe[38].IN1
io_intdqoe[39] => io_intdqoe[39].IN1
io_intdqoe[40] => io_intdqoe[40].IN1
io_intdqoe[41] => io_intdqoe[41].IN1
io_intdqoe[42] => io_intdqoe[42].IN1
io_intdqoe[43] => io_intdqoe[43].IN1
io_intdqoe[44] => io_intdqoe[44].IN1
io_intdqoe[45] => io_intdqoe[45].IN1
io_intdqoe[46] => io_intdqoe[46].IN1
io_intdqoe[47] => io_intdqoe[47].IN1
io_intdqoe[48] => io_intdqoe[48].IN1
io_intdqoe[49] => io_intdqoe[49].IN1
io_intdqoe[50] => io_intdqoe[50].IN1
io_intdqoe[51] => io_intdqoe[51].IN1
io_intdqoe[52] => io_intdqoe[52].IN1
io_intdqoe[53] => io_intdqoe[53].IN1
io_intdqoe[54] => io_intdqoe[54].IN1
io_intdqoe[55] => io_intdqoe[55].IN1
io_intdqoe[56] => io_intdqoe[56].IN1
io_intdqoe[57] => io_intdqoe[57].IN1
io_intdqoe[58] => io_intdqoe[58].IN1
io_intdqoe[59] => io_intdqoe[59].IN1
io_intdqoe[60] => io_intdqoe[60].IN1
io_intdqoe[61] => io_intdqoe[61].IN1
io_intdqoe[62] => io_intdqoe[62].IN1
io_intdqoe[63] => io_intdqoe[63].IN1
io_intdqoe[64] => io_intdqoe[64].IN1
io_intdqoe[65] => io_intdqoe[65].IN1
io_intdqoe[66] => io_intdqoe[66].IN1
io_intdqoe[67] => io_intdqoe[67].IN1
io_intdqoe[68] => io_intdqoe[68].IN1
io_intdqoe[69] => io_intdqoe[69].IN1
io_intdqoe[70] => io_intdqoe[70].IN1
io_intdqoe[71] => io_intdqoe[71].IN1
io_intdqoe[72] => io_intdqoe[72].IN1
io_intdqoe[73] => io_intdqoe[73].IN1
io_intdqoe[74] => io_intdqoe[74].IN1
io_intdqoe[75] => io_intdqoe[75].IN1
io_intdqoe[76] => io_intdqoe[76].IN1
io_intdqoe[77] => io_intdqoe[77].IN1
io_intdqoe[78] => io_intdqoe[78].IN1
io_intdqoe[79] => io_intdqoe[79].IN1
io_intdqoe[80] => io_intdqoe[80].IN1
io_intdqoe[81] => io_intdqoe[81].IN1
io_intdqoe[82] => io_intdqoe[82].IN1
io_intdqoe[83] => io_intdqoe[83].IN1
io_intdqoe[84] => io_intdqoe[84].IN1
io_intdqoe[85] => io_intdqoe[85].IN1
io_intdqoe[86] => io_intdqoe[86].IN1
io_intdqoe[87] => io_intdqoe[87].IN1
io_intdqoe[88] => io_intdqoe[88].IN1
io_intdqoe[89] => io_intdqoe[89].IN1
io_intdqsbdout[0] => io_intdqsbdout[0].IN1
io_intdqsbdout[1] => io_intdqsbdout[1].IN1
io_intdqsbdout[2] => io_intdqsbdout[2].IN1
io_intdqsbdout[3] => io_intdqsbdout[3].IN1
io_intdqsbdout[4] => io_intdqsbdout[4].IN1
io_intdqsbdout[5] => io_intdqsbdout[5].IN1
io_intdqsbdout[6] => io_intdqsbdout[6].IN1
io_intdqsbdout[7] => io_intdqsbdout[7].IN1
io_intdqsbdout[8] => io_intdqsbdout[8].IN1
io_intdqsbdout[9] => io_intdqsbdout[9].IN1
io_intdqsbdout[10] => io_intdqsbdout[10].IN1
io_intdqsbdout[11] => io_intdqsbdout[11].IN1
io_intdqsbdout[12] => io_intdqsbdout[12].IN1
io_intdqsbdout[13] => io_intdqsbdout[13].IN1
io_intdqsbdout[14] => io_intdqsbdout[14].IN1
io_intdqsbdout[15] => io_intdqsbdout[15].IN1
io_intdqsbdout[16] => io_intdqsbdout[16].IN1
io_intdqsbdout[17] => io_intdqsbdout[17].IN1
io_intdqsbdout[18] => io_intdqsbdout[18].IN1
io_intdqsbdout[19] => io_intdqsbdout[19].IN1
io_intdqsboe[0] => io_intdqsboe[0].IN1
io_intdqsboe[1] => io_intdqsboe[1].IN1
io_intdqsboe[2] => io_intdqsboe[2].IN1
io_intdqsboe[3] => io_intdqsboe[3].IN1
io_intdqsboe[4] => io_intdqsboe[4].IN1
io_intdqsboe[5] => io_intdqsboe[5].IN1
io_intdqsboe[6] => io_intdqsboe[6].IN1
io_intdqsboe[7] => io_intdqsboe[7].IN1
io_intdqsboe[8] => io_intdqsboe[8].IN1
io_intdqsboe[9] => io_intdqsboe[9].IN1
io_intdqsdout[0] => io_intdqsdout[0].IN1
io_intdqsdout[1] => io_intdqsdout[1].IN1
io_intdqsdout[2] => io_intdqsdout[2].IN1
io_intdqsdout[3] => io_intdqsdout[3].IN1
io_intdqsdout[4] => io_intdqsdout[4].IN1
io_intdqsdout[5] => io_intdqsdout[5].IN1
io_intdqsdout[6] => io_intdqsdout[6].IN1
io_intdqsdout[7] => io_intdqsdout[7].IN1
io_intdqsdout[8] => io_intdqsdout[8].IN1
io_intdqsdout[9] => io_intdqsdout[9].IN1
io_intdqsdout[10] => io_intdqsdout[10].IN1
io_intdqsdout[11] => io_intdqsdout[11].IN1
io_intdqsdout[12] => io_intdqsdout[12].IN1
io_intdqsdout[13] => io_intdqsdout[13].IN1
io_intdqsdout[14] => io_intdqsdout[14].IN1
io_intdqsdout[15] => io_intdqsdout[15].IN1
io_intdqsdout[16] => io_intdqsdout[16].IN1
io_intdqsdout[17] => io_intdqsdout[17].IN1
io_intdqsdout[18] => io_intdqsdout[18].IN1
io_intdqsdout[19] => io_intdqsdout[19].IN1
io_intdqslogicdqsena[0] => io_intdqslogicdqsena[0].IN1
io_intdqslogicdqsena[1] => io_intdqslogicdqsena[1].IN1
io_intdqslogicdqsena[2] => io_intdqslogicdqsena[2].IN1
io_intdqslogicdqsena[3] => io_intdqslogicdqsena[3].IN1
io_intdqslogicdqsena[4] => io_intdqslogicdqsena[4].IN1
io_intdqslogicdqsena[5] => io_intdqslogicdqsena[5].IN1
io_intdqslogicdqsena[6] => io_intdqslogicdqsena[6].IN1
io_intdqslogicdqsena[7] => io_intdqslogicdqsena[7].IN1
io_intdqslogicdqsena[8] => io_intdqslogicdqsena[8].IN1
io_intdqslogicdqsena[9] => io_intdqslogicdqsena[9].IN1
io_intdqslogicfiforeset[0] => io_intdqslogicfiforeset[0].IN1
io_intdqslogicfiforeset[1] => io_intdqslogicfiforeset[1].IN1
io_intdqslogicfiforeset[2] => io_intdqslogicfiforeset[2].IN1
io_intdqslogicfiforeset[3] => io_intdqslogicfiforeset[3].IN1
io_intdqslogicfiforeset[4] => io_intdqslogicfiforeset[4].IN1
io_intdqslogicincrdataen[0] => io_intdqslogicincrdataen[0].IN1
io_intdqslogicincrdataen[1] => io_intdqslogicincrdataen[1].IN1
io_intdqslogicincrdataen[2] => io_intdqslogicincrdataen[2].IN1
io_intdqslogicincrdataen[3] => io_intdqslogicincrdataen[3].IN1
io_intdqslogicincrdataen[4] => io_intdqslogicincrdataen[4].IN1
io_intdqslogicincrdataen[5] => io_intdqslogicincrdataen[5].IN1
io_intdqslogicincrdataen[6] => io_intdqslogicincrdataen[6].IN1
io_intdqslogicincrdataen[7] => io_intdqslogicincrdataen[7].IN1
io_intdqslogicincrdataen[8] => io_intdqslogicincrdataen[8].IN1
io_intdqslogicincrdataen[9] => io_intdqslogicincrdataen[9].IN1
io_intdqslogicincwrptr[0] => io_intdqslogicincwrptr[0].IN1
io_intdqslogicincwrptr[1] => io_intdqslogicincwrptr[1].IN1
io_intdqslogicincwrptr[2] => io_intdqslogicincwrptr[2].IN1
io_intdqslogicincwrptr[3] => io_intdqslogicincwrptr[3].IN1
io_intdqslogicincwrptr[4] => io_intdqslogicincwrptr[4].IN1
io_intdqslogicincwrptr[5] => io_intdqslogicincwrptr[5].IN1
io_intdqslogicincwrptr[6] => io_intdqslogicincwrptr[6].IN1
io_intdqslogicincwrptr[7] => io_intdqslogicincwrptr[7].IN1
io_intdqslogicincwrptr[8] => io_intdqslogicincwrptr[8].IN1
io_intdqslogicincwrptr[9] => io_intdqslogicincwrptr[9].IN1
io_intdqslogicoct[0] => io_intdqslogicoct[0].IN1
io_intdqslogicoct[1] => io_intdqslogicoct[1].IN1
io_intdqslogicoct[2] => io_intdqslogicoct[2].IN1
io_intdqslogicoct[3] => io_intdqslogicoct[3].IN1
io_intdqslogicoct[4] => io_intdqslogicoct[4].IN1
io_intdqslogicoct[5] => io_intdqslogicoct[5].IN1
io_intdqslogicoct[6] => io_intdqslogicoct[6].IN1
io_intdqslogicoct[7] => io_intdqslogicoct[7].IN1
io_intdqslogicoct[8] => io_intdqslogicoct[8].IN1
io_intdqslogicoct[9] => io_intdqslogicoct[9].IN1
io_intdqslogicrdatavalid[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicrdatavalid[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intdqslogicrdatavalid
io_intdqslogicreadlatency[0] => io_intdqslogicreadlatency[0].IN1
io_intdqslogicreadlatency[1] => io_intdqslogicreadlatency[1].IN1
io_intdqslogicreadlatency[2] => io_intdqslogicreadlatency[2].IN1
io_intdqslogicreadlatency[3] => io_intdqslogicreadlatency[3].IN1
io_intdqslogicreadlatency[4] => io_intdqslogicreadlatency[4].IN1
io_intdqslogicreadlatency[5] => io_intdqslogicreadlatency[5].IN1
io_intdqslogicreadlatency[6] => io_intdqslogicreadlatency[6].IN1
io_intdqslogicreadlatency[7] => io_intdqslogicreadlatency[7].IN1
io_intdqslogicreadlatency[8] => io_intdqslogicreadlatency[8].IN1
io_intdqslogicreadlatency[9] => io_intdqslogicreadlatency[9].IN1
io_intdqslogicreadlatency[10] => io_intdqslogicreadlatency[10].IN1
io_intdqslogicreadlatency[11] => io_intdqslogicreadlatency[11].IN1
io_intdqslogicreadlatency[12] => io_intdqslogicreadlatency[12].IN1
io_intdqslogicreadlatency[13] => io_intdqslogicreadlatency[13].IN1
io_intdqslogicreadlatency[14] => io_intdqslogicreadlatency[14].IN1
io_intdqslogicreadlatency[15] => io_intdqslogicreadlatency[15].IN1
io_intdqslogicreadlatency[16] => io_intdqslogicreadlatency[16].IN1
io_intdqslogicreadlatency[17] => io_intdqslogicreadlatency[17].IN1
io_intdqslogicreadlatency[18] => io_intdqslogicreadlatency[18].IN1
io_intdqslogicreadlatency[19] => io_intdqslogicreadlatency[19].IN1
io_intdqslogicreadlatency[20] => io_intdqslogicreadlatency[20].IN1
io_intdqslogicreadlatency[21] => io_intdqslogicreadlatency[21].IN1
io_intdqslogicreadlatency[22] => io_intdqslogicreadlatency[22].IN1
io_intdqslogicreadlatency[23] => io_intdqslogicreadlatency[23].IN1
io_intdqslogicreadlatency[24] => io_intdqslogicreadlatency[24].IN1
io_intdqsoe[0] => io_intdqsoe[0].IN1
io_intdqsoe[1] => io_intdqsoe[1].IN1
io_intdqsoe[2] => io_intdqsoe[2].IN1
io_intdqsoe[3] => io_intdqsoe[3].IN1
io_intdqsoe[4] => io_intdqsoe[4].IN1
io_intdqsoe[5] => io_intdqsoe[5].IN1
io_intdqsoe[6] => io_intdqsoe[6].IN1
io_intdqsoe[7] => io_intdqsoe[7].IN1
io_intdqsoe[8] => io_intdqsoe[8].IN1
io_intdqsoe[9] => io_intdqsoe[9].IN1
io_intodtdout[0] => io_intodtdout[0].IN1
io_intodtdout[1] => io_intodtdout[1].IN1
io_intodtdout[2] => io_intodtdout[2].IN1
io_intodtdout[3] => io_intodtdout[3].IN1
io_intodtdout[4] => io_intodtdout[4].IN1
io_intodtdout[5] => io_intodtdout[5].IN1
io_intodtdout[6] => io_intodtdout[6].IN1
io_intodtdout[7] => io_intodtdout[7].IN1
io_intrasndout[0] => io_intrasndout[0].IN1
io_intrasndout[1] => io_intrasndout[1].IN1
io_intrasndout[2] => io_intrasndout[2].IN1
io_intrasndout[3] => io_intrasndout[3].IN1
io_intresetndout[0] => io_intresetndout[0].IN1
io_intresetndout[1] => io_intresetndout[1].IN1
io_intresetndout[2] => io_intresetndout[2].IN1
io_intresetndout[3] => io_intresetndout[3].IN1
io_intwendout[0] => io_intwendout[0].IN1
io_intwendout[1] => io_intwendout[1].IN1
io_intwendout[2] => io_intwendout[2].IN1
io_intwendout[3] => io_intwendout[3].IN1
io_intafirlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafirlat[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafirlat
io_intafiwlat[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intafiwlat[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intafiwlat
io_intaficalfail <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intaficalfail
io_intaficalsuccess <= hps_sdram_p0_acv_hard_memphy:umemphy.io_intaficalsuccess
mem_a[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[4] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[5] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[6] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[7] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[8] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[9] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[10] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[11] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[12] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[13] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_a[14] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_a
mem_ba[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ba[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ba[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ba
mem_ck[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ck
mem_ck_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ck_n
mem_cke[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cke
mem_cs_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cs_n
mem_dm[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_dm[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_dm
mem_ras_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_ras_n
mem_cas_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_cas_n
mem_we_n[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_we_n
mem_dq[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[4] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[5] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[6] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[7] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[8] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[9] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[10] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[11] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[12] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[13] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[14] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[15] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[16] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[17] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[18] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[19] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[20] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[21] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[22] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[23] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[24] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[25] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[26] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[27] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[28] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[29] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[30] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dq[31] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dq
mem_dqs[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[1] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[2] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_dqs_n[3] <> hps_sdram_p0_acv_hard_memphy:umemphy.mem_dqs_n
mem_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_reset_n
mem_odt[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.mem_odt
avl_clk <= pll_avl_clk.DB_MAX_OUTPUT_PORT_TYPE
scc_clk <= pll_config_clk.DB_MAX_OUTPUT_PORT_TYPE
avl_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.reset_n_avl_clk
scc_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.reset_n_scc_clk
scc_data[0] => scc_data[0].IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[1] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[2] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
capture_strobe_tracking[3] <= hps_sdram_p0_acv_hard_memphy:umemphy.capture_strobe_tracking
phy_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.phy_clk
ctl_clk <= hps_sdram_p0_acv_hard_memphy:umemphy.ctl_clk
phy_reset_n <= hps_sdram_p0_acv_hard_memphy:umemphy.phy_reset_n


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
global_reset_n => global_reset_n.IN2
soft_reset_n => hphy_inst.I_SOFTRESETN
ctl_reset_n <= hphy_inst.O_CTLRESETN
ctl_reset_export_n <= <GND>
afi_reset_n <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_locked => dll_pll_locked.DATAIN
pll_locked => hphy_inst.I_PLLLOCKED
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN1
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN1
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN1
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN1
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN1
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN1
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN1
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN1
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN1
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN1
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN1
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN1
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN1
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN1
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN1
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN1
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN1
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN1
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN1
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN1
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN1
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN1
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN1
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN1
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN1
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN1
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN1
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN1
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN1
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN1
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN1
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN1
afi_addr[0] => hphy_inst.I_AFIADDR
afi_addr[1] => hphy_inst.I_AFIADDR1
afi_addr[2] => hphy_inst.I_AFIADDR2
afi_addr[3] => hphy_inst.I_AFIADDR3
afi_addr[4] => hphy_inst.I_AFIADDR4
afi_addr[5] => hphy_inst.I_AFIADDR5
afi_addr[6] => hphy_inst.I_AFIADDR6
afi_addr[7] => hphy_inst.I_AFIADDR7
afi_addr[8] => hphy_inst.I_AFIADDR8
afi_addr[9] => hphy_inst.I_AFIADDR9
afi_addr[10] => hphy_inst.I_AFIADDR10
afi_addr[11] => hphy_inst.I_AFIADDR11
afi_addr[12] => hphy_inst.I_AFIADDR12
afi_addr[13] => hphy_inst.I_AFIADDR13
afi_addr[14] => hphy_inst.I_AFIADDR14
afi_addr[15] => hphy_inst.I_AFIADDR15
afi_addr[16] => hphy_inst.I_AFIADDR16
afi_addr[17] => hphy_inst.I_AFIADDR17
afi_addr[18] => hphy_inst.I_AFIADDR18
afi_addr[19] => hphy_inst.I_AFIADDR19
afi_ba[0] => hphy_inst.I_AFIBA
afi_ba[1] => hphy_inst.I_AFIBA1
afi_ba[2] => hphy_inst.I_AFIBA2
afi_cke[0] => hphy_inst.I_AFICKE
afi_cke[1] => hphy_inst.I_AFICKE1
afi_cs_n[0] => hphy_inst.I_AFICSN
afi_cs_n[1] => hphy_inst.I_AFICSN1
afi_ras_n[0] => hphy_inst.I_AFIRASN
afi_we_n[0] => hphy_inst.I_AFIWEN
afi_cas_n[0] => hphy_inst.I_AFICASN
afi_rst_n[0] => hphy_inst.I_AFIRSTN
afi_odt[0] => hphy_inst.I_AFIODT
afi_odt[1] => hphy_inst.I_AFIODT1
afi_mem_clk_disable[0] => hphy_inst.I_AFIMEMCLKDISABLE
afi_dqs_burst[0] => hphy_inst.I_AFIDQSBURST
afi_dqs_burst[1] => hphy_inst.I_AFIDQSBURST1
afi_dqs_burst[2] => hphy_inst.I_AFIDQSBURST2
afi_dqs_burst[3] => hphy_inst.I_AFIDQSBURST3
afi_dqs_burst[4] => hphy_inst.I_AFIDQSBURST4
afi_wdata_valid[0] => hphy_inst.I_AFIWDATAVALID
afi_wdata_valid[1] => hphy_inst.I_AFIWDATAVALID1
afi_wdata_valid[2] => hphy_inst.I_AFIWDATAVALID2
afi_wdata_valid[3] => hphy_inst.I_AFIWDATAVALID3
afi_wdata_valid[4] => hphy_inst.I_AFIWDATAVALID4
afi_wdata[0] => hphy_inst.I_AFIWDATA
afi_wdata[1] => hphy_inst.I_AFIWDATA1
afi_wdata[2] => hphy_inst.I_AFIWDATA2
afi_wdata[3] => hphy_inst.I_AFIWDATA3
afi_wdata[4] => hphy_inst.I_AFIWDATA4
afi_wdata[5] => hphy_inst.I_AFIWDATA5
afi_wdata[6] => hphy_inst.I_AFIWDATA6
afi_wdata[7] => hphy_inst.I_AFIWDATA7
afi_wdata[8] => hphy_inst.I_AFIWDATA8
afi_wdata[9] => hphy_inst.I_AFIWDATA9
afi_wdata[10] => hphy_inst.I_AFIWDATA10
afi_wdata[11] => hphy_inst.I_AFIWDATA11
afi_wdata[12] => hphy_inst.I_AFIWDATA12
afi_wdata[13] => hphy_inst.I_AFIWDATA13
afi_wdata[14] => hphy_inst.I_AFIWDATA14
afi_wdata[15] => hphy_inst.I_AFIWDATA15
afi_wdata[16] => hphy_inst.I_AFIWDATA16
afi_wdata[17] => hphy_inst.I_AFIWDATA17
afi_wdata[18] => hphy_inst.I_AFIWDATA18
afi_wdata[19] => hphy_inst.I_AFIWDATA19
afi_wdata[20] => hphy_inst.I_AFIWDATA20
afi_wdata[21] => hphy_inst.I_AFIWDATA21
afi_wdata[22] => hphy_inst.I_AFIWDATA22
afi_wdata[23] => hphy_inst.I_AFIWDATA23
afi_wdata[24] => hphy_inst.I_AFIWDATA24
afi_wdata[25] => hphy_inst.I_AFIWDATA25
afi_wdata[26] => hphy_inst.I_AFIWDATA26
afi_wdata[27] => hphy_inst.I_AFIWDATA27
afi_wdata[28] => hphy_inst.I_AFIWDATA28
afi_wdata[29] => hphy_inst.I_AFIWDATA29
afi_wdata[30] => hphy_inst.I_AFIWDATA30
afi_wdata[31] => hphy_inst.I_AFIWDATA31
afi_wdata[32] => hphy_inst.I_AFIWDATA32
afi_wdata[33] => hphy_inst.I_AFIWDATA33
afi_wdata[34] => hphy_inst.I_AFIWDATA34
afi_wdata[35] => hphy_inst.I_AFIWDATA35
afi_wdata[36] => hphy_inst.I_AFIWDATA36
afi_wdata[37] => hphy_inst.I_AFIWDATA37
afi_wdata[38] => hphy_inst.I_AFIWDATA38
afi_wdata[39] => hphy_inst.I_AFIWDATA39
afi_wdata[40] => hphy_inst.I_AFIWDATA40
afi_wdata[41] => hphy_inst.I_AFIWDATA41
afi_wdata[42] => hphy_inst.I_AFIWDATA42
afi_wdata[43] => hphy_inst.I_AFIWDATA43
afi_wdata[44] => hphy_inst.I_AFIWDATA44
afi_wdata[45] => hphy_inst.I_AFIWDATA45
afi_wdata[46] => hphy_inst.I_AFIWDATA46
afi_wdata[47] => hphy_inst.I_AFIWDATA47
afi_wdata[48] => hphy_inst.I_AFIWDATA48
afi_wdata[49] => hphy_inst.I_AFIWDATA49
afi_wdata[50] => hphy_inst.I_AFIWDATA50
afi_wdata[51] => hphy_inst.I_AFIWDATA51
afi_wdata[52] => hphy_inst.I_AFIWDATA52
afi_wdata[53] => hphy_inst.I_AFIWDATA53
afi_wdata[54] => hphy_inst.I_AFIWDATA54
afi_wdata[55] => hphy_inst.I_AFIWDATA55
afi_wdata[56] => hphy_inst.I_AFIWDATA56
afi_wdata[57] => hphy_inst.I_AFIWDATA57
afi_wdata[58] => hphy_inst.I_AFIWDATA58
afi_wdata[59] => hphy_inst.I_AFIWDATA59
afi_wdata[60] => hphy_inst.I_AFIWDATA60
afi_wdata[61] => hphy_inst.I_AFIWDATA61
afi_wdata[62] => hphy_inst.I_AFIWDATA62
afi_wdata[63] => hphy_inst.I_AFIWDATA63
afi_wdata[64] => hphy_inst.I_AFIWDATA64
afi_wdata[65] => hphy_inst.I_AFIWDATA65
afi_wdata[66] => hphy_inst.I_AFIWDATA66
afi_wdata[67] => hphy_inst.I_AFIWDATA67
afi_wdata[68] => hphy_inst.I_AFIWDATA68
afi_wdata[69] => hphy_inst.I_AFIWDATA69
afi_wdata[70] => hphy_inst.I_AFIWDATA70
afi_wdata[71] => hphy_inst.I_AFIWDATA71
afi_wdata[72] => hphy_inst.I_AFIWDATA72
afi_wdata[73] => hphy_inst.I_AFIWDATA73
afi_wdata[74] => hphy_inst.I_AFIWDATA74
afi_wdata[75] => hphy_inst.I_AFIWDATA75
afi_wdata[76] => hphy_inst.I_AFIWDATA76
afi_wdata[77] => hphy_inst.I_AFIWDATA77
afi_wdata[78] => hphy_inst.I_AFIWDATA78
afi_wdata[79] => hphy_inst.I_AFIWDATA79
afi_dm[0] => hphy_inst.I_AFIDM
afi_dm[1] => hphy_inst.I_AFIDM1
afi_dm[2] => hphy_inst.I_AFIDM2
afi_dm[3] => hphy_inst.I_AFIDM3
afi_dm[4] => hphy_inst.I_AFIDM4
afi_dm[5] => hphy_inst.I_AFIDM5
afi_dm[6] => hphy_inst.I_AFIDM6
afi_dm[7] => hphy_inst.I_AFIDM7
afi_dm[8] => hphy_inst.I_AFIDM8
afi_dm[9] => hphy_inst.I_AFIDM9
afi_rdata[0] <= hphy_inst.O_AFIRDATA
afi_rdata[1] <= hphy_inst.O_AFIRDATA1
afi_rdata[2] <= hphy_inst.O_AFIRDATA2
afi_rdata[3] <= hphy_inst.O_AFIRDATA3
afi_rdata[4] <= hphy_inst.O_AFIRDATA4
afi_rdata[5] <= hphy_inst.O_AFIRDATA5
afi_rdata[6] <= hphy_inst.O_AFIRDATA6
afi_rdata[7] <= hphy_inst.O_AFIRDATA7
afi_rdata[8] <= hphy_inst.O_AFIRDATA8
afi_rdata[9] <= hphy_inst.O_AFIRDATA9
afi_rdata[10] <= hphy_inst.O_AFIRDATA10
afi_rdata[11] <= hphy_inst.O_AFIRDATA11
afi_rdata[12] <= hphy_inst.O_AFIRDATA12
afi_rdata[13] <= hphy_inst.O_AFIRDATA13
afi_rdata[14] <= hphy_inst.O_AFIRDATA14
afi_rdata[15] <= hphy_inst.O_AFIRDATA15
afi_rdata[16] <= hphy_inst.O_AFIRDATA16
afi_rdata[17] <= hphy_inst.O_AFIRDATA17
afi_rdata[18] <= hphy_inst.O_AFIRDATA18
afi_rdata[19] <= hphy_inst.O_AFIRDATA19
afi_rdata[20] <= hphy_inst.O_AFIRDATA20
afi_rdata[21] <= hphy_inst.O_AFIRDATA21
afi_rdata[22] <= hphy_inst.O_AFIRDATA22
afi_rdata[23] <= hphy_inst.O_AFIRDATA23
afi_rdata[24] <= hphy_inst.O_AFIRDATA24
afi_rdata[25] <= hphy_inst.O_AFIRDATA25
afi_rdata[26] <= hphy_inst.O_AFIRDATA26
afi_rdata[27] <= hphy_inst.O_AFIRDATA27
afi_rdata[28] <= hphy_inst.O_AFIRDATA28
afi_rdata[29] <= hphy_inst.O_AFIRDATA29
afi_rdata[30] <= hphy_inst.O_AFIRDATA30
afi_rdata[31] <= hphy_inst.O_AFIRDATA31
afi_rdata[32] <= hphy_inst.O_AFIRDATA32
afi_rdata[33] <= hphy_inst.O_AFIRDATA33
afi_rdata[34] <= hphy_inst.O_AFIRDATA34
afi_rdata[35] <= hphy_inst.O_AFIRDATA35
afi_rdata[36] <= hphy_inst.O_AFIRDATA36
afi_rdata[37] <= hphy_inst.O_AFIRDATA37
afi_rdata[38] <= hphy_inst.O_AFIRDATA38
afi_rdata[39] <= hphy_inst.O_AFIRDATA39
afi_rdata[40] <= hphy_inst.O_AFIRDATA40
afi_rdata[41] <= hphy_inst.O_AFIRDATA41
afi_rdata[42] <= hphy_inst.O_AFIRDATA42
afi_rdata[43] <= hphy_inst.O_AFIRDATA43
afi_rdata[44] <= hphy_inst.O_AFIRDATA44
afi_rdata[45] <= hphy_inst.O_AFIRDATA45
afi_rdata[46] <= hphy_inst.O_AFIRDATA46
afi_rdata[47] <= hphy_inst.O_AFIRDATA47
afi_rdata[48] <= hphy_inst.O_AFIRDATA48
afi_rdata[49] <= hphy_inst.O_AFIRDATA49
afi_rdata[50] <= hphy_inst.O_AFIRDATA50
afi_rdata[51] <= hphy_inst.O_AFIRDATA51
afi_rdata[52] <= hphy_inst.O_AFIRDATA52
afi_rdata[53] <= hphy_inst.O_AFIRDATA53
afi_rdata[54] <= hphy_inst.O_AFIRDATA54
afi_rdata[55] <= hphy_inst.O_AFIRDATA55
afi_rdata[56] <= hphy_inst.O_AFIRDATA56
afi_rdata[57] <= hphy_inst.O_AFIRDATA57
afi_rdata[58] <= hphy_inst.O_AFIRDATA58
afi_rdata[59] <= hphy_inst.O_AFIRDATA59
afi_rdata[60] <= hphy_inst.O_AFIRDATA60
afi_rdata[61] <= hphy_inst.O_AFIRDATA61
afi_rdata[62] <= hphy_inst.O_AFIRDATA62
afi_rdata[63] <= hphy_inst.O_AFIRDATA63
afi_rdata[64] <= hphy_inst.O_AFIRDATA64
afi_rdata[65] <= hphy_inst.O_AFIRDATA65
afi_rdata[66] <= hphy_inst.O_AFIRDATA66
afi_rdata[67] <= hphy_inst.O_AFIRDATA67
afi_rdata[68] <= hphy_inst.O_AFIRDATA68
afi_rdata[69] <= hphy_inst.O_AFIRDATA69
afi_rdata[70] <= hphy_inst.O_AFIRDATA70
afi_rdata[71] <= hphy_inst.O_AFIRDATA71
afi_rdata[72] <= hphy_inst.O_AFIRDATA72
afi_rdata[73] <= hphy_inst.O_AFIRDATA73
afi_rdata[74] <= hphy_inst.O_AFIRDATA74
afi_rdata[75] <= hphy_inst.O_AFIRDATA75
afi_rdata[76] <= hphy_inst.O_AFIRDATA76
afi_rdata[77] <= hphy_inst.O_AFIRDATA77
afi_rdata[78] <= hphy_inst.O_AFIRDATA78
afi_rdata[79] <= hphy_inst.O_AFIRDATA79
afi_rdata_en[0] => hphy_inst.I_AFIRDATAEN
afi_rdata_en[1] => hphy_inst.I_AFIRDATAEN1
afi_rdata_en[2] => hphy_inst.I_AFIRDATAEN2
afi_rdata_en[3] => hphy_inst.I_AFIRDATAEN3
afi_rdata_en[4] => hphy_inst.I_AFIRDATAEN4
afi_rdata_en_full[0] => hphy_inst.I_AFIRDATAENFULL
afi_rdata_en_full[1] => hphy_inst.I_AFIRDATAENFULL1
afi_rdata_en_full[2] => hphy_inst.I_AFIRDATAENFULL2
afi_rdata_en_full[3] => hphy_inst.I_AFIRDATAENFULL3
afi_rdata_en_full[4] => hphy_inst.I_AFIRDATAENFULL4
afi_rdata_valid[0] <= hphy_inst.O_AFIRDATAVALID
afi_wlat[0] <= hphy_inst.O_AFIWLAT
afi_wlat[1] <= hphy_inst.O_AFIWLAT1
afi_wlat[2] <= hphy_inst.O_AFIWLAT2
afi_wlat[3] <= hphy_inst.O_AFIWLAT3
afi_rlat[0] <= hphy_inst.O_AFIRLAT
afi_rlat[1] <= hphy_inst.O_AFIRLAT1
afi_rlat[2] <= hphy_inst.O_AFIRLAT2
afi_rlat[3] <= hphy_inst.O_AFIRLAT3
afi_rlat[4] <= hphy_inst.O_AFIRLAT4
afi_cal_success <= hphy_inst.O_AFICALSUCCESS
afi_cal_fail <= hphy_inst.O_AFICALFAIL
avl_read => hphy_inst.I_AVLREAD
avl_write => hphy_inst.I_AVLWRITE
avl_address[0] => hphy_inst.I_AVLADDRESS
avl_address[1] => hphy_inst.I_AVLADDRESS1
avl_address[2] => hphy_inst.I_AVLADDRESS2
avl_address[3] => hphy_inst.I_AVLADDRESS3
avl_address[4] => hphy_inst.I_AVLADDRESS4
avl_address[5] => hphy_inst.I_AVLADDRESS5
avl_address[6] => hphy_inst.I_AVLADDRESS6
avl_address[7] => hphy_inst.I_AVLADDRESS7
avl_address[8] => hphy_inst.I_AVLADDRESS8
avl_address[9] => hphy_inst.I_AVLADDRESS9
avl_address[10] => hphy_inst.I_AVLADDRESS10
avl_address[11] => hphy_inst.I_AVLADDRESS11
avl_address[12] => hphy_inst.I_AVLADDRESS12
avl_address[13] => hphy_inst.I_AVLADDRESS13
avl_address[14] => hphy_inst.I_AVLADDRESS14
avl_address[15] => hphy_inst.I_AVLADDRESS15
avl_writedata[0] => hphy_inst.I_AVLWRITEDATA
avl_writedata[1] => hphy_inst.I_AVLWRITEDATA1
avl_writedata[2] => hphy_inst.I_AVLWRITEDATA2
avl_writedata[3] => hphy_inst.I_AVLWRITEDATA3
avl_writedata[4] => hphy_inst.I_AVLWRITEDATA4
avl_writedata[5] => hphy_inst.I_AVLWRITEDATA5
avl_writedata[6] => hphy_inst.I_AVLWRITEDATA6
avl_writedata[7] => hphy_inst.I_AVLWRITEDATA7
avl_writedata[8] => hphy_inst.I_AVLWRITEDATA8
avl_writedata[9] => hphy_inst.I_AVLWRITEDATA9
avl_writedata[10] => hphy_inst.I_AVLWRITEDATA10
avl_writedata[11] => hphy_inst.I_AVLWRITEDATA11
avl_writedata[12] => hphy_inst.I_AVLWRITEDATA12
avl_writedata[13] => hphy_inst.I_AVLWRITEDATA13
avl_writedata[14] => hphy_inst.I_AVLWRITEDATA14
avl_writedata[15] => hphy_inst.I_AVLWRITEDATA15
avl_writedata[16] => hphy_inst.I_AVLWRITEDATA16
avl_writedata[17] => hphy_inst.I_AVLWRITEDATA17
avl_writedata[18] => hphy_inst.I_AVLWRITEDATA18
avl_writedata[19] => hphy_inst.I_AVLWRITEDATA19
avl_writedata[20] => hphy_inst.I_AVLWRITEDATA20
avl_writedata[21] => hphy_inst.I_AVLWRITEDATA21
avl_writedata[22] => hphy_inst.I_AVLWRITEDATA22
avl_writedata[23] => hphy_inst.I_AVLWRITEDATA23
avl_writedata[24] => hphy_inst.I_AVLWRITEDATA24
avl_writedata[25] => hphy_inst.I_AVLWRITEDATA25
avl_writedata[26] => hphy_inst.I_AVLWRITEDATA26
avl_writedata[27] => hphy_inst.I_AVLWRITEDATA27
avl_writedata[28] => hphy_inst.I_AVLWRITEDATA28
avl_writedata[29] => hphy_inst.I_AVLWRITEDATA29
avl_writedata[30] => hphy_inst.I_AVLWRITEDATA30
avl_writedata[31] => hphy_inst.I_AVLWRITEDATA31
avl_waitrequest <= hphy_inst.O_AVLWAITREQUEST
avl_readdata[0] <= hphy_inst.O_AVLREADDATA
avl_readdata[1] <= hphy_inst.O_AVLREADDATA1
avl_readdata[2] <= hphy_inst.O_AVLREADDATA2
avl_readdata[3] <= hphy_inst.O_AVLREADDATA3
avl_readdata[4] <= hphy_inst.O_AVLREADDATA4
avl_readdata[5] <= hphy_inst.O_AVLREADDATA5
avl_readdata[6] <= hphy_inst.O_AVLREADDATA6
avl_readdata[7] <= hphy_inst.O_AVLREADDATA7
avl_readdata[8] <= hphy_inst.O_AVLREADDATA8
avl_readdata[9] <= hphy_inst.O_AVLREADDATA9
avl_readdata[10] <= hphy_inst.O_AVLREADDATA10
avl_readdata[11] <= hphy_inst.O_AVLREADDATA11
avl_readdata[12] <= hphy_inst.O_AVLREADDATA12
avl_readdata[13] <= hphy_inst.O_AVLREADDATA13
avl_readdata[14] <= hphy_inst.O_AVLREADDATA14
avl_readdata[15] <= hphy_inst.O_AVLREADDATA15
avl_readdata[16] <= hphy_inst.O_AVLREADDATA16
avl_readdata[17] <= hphy_inst.O_AVLREADDATA17
avl_readdata[18] <= hphy_inst.O_AVLREADDATA18
avl_readdata[19] <= hphy_inst.O_AVLREADDATA19
avl_readdata[20] <= hphy_inst.O_AVLREADDATA20
avl_readdata[21] <= hphy_inst.O_AVLREADDATA21
avl_readdata[22] <= hphy_inst.O_AVLREADDATA22
avl_readdata[23] <= hphy_inst.O_AVLREADDATA23
avl_readdata[24] <= hphy_inst.O_AVLREADDATA24
avl_readdata[25] <= hphy_inst.O_AVLREADDATA25
avl_readdata[26] <= hphy_inst.O_AVLREADDATA26
avl_readdata[27] <= hphy_inst.O_AVLREADDATA27
avl_readdata[28] <= hphy_inst.O_AVLREADDATA28
avl_readdata[29] <= hphy_inst.O_AVLREADDATA29
avl_readdata[30] <= hphy_inst.O_AVLREADDATA30
avl_readdata[31] <= hphy_inst.O_AVLREADDATA31
cfg_addlat[0] => hphy_inst.I_CFGADDLAT
cfg_addlat[1] => hphy_inst.I_CFGADDLAT1
cfg_addlat[2] => hphy_inst.I_CFGADDLAT2
cfg_addlat[3] => hphy_inst.I_CFGADDLAT3
cfg_addlat[4] => hphy_inst.I_CFGADDLAT4
cfg_addlat[5] => hphy_inst.I_CFGADDLAT5
cfg_addlat[6] => hphy_inst.I_CFGADDLAT6
cfg_addlat[7] => hphy_inst.I_CFGADDLAT7
cfg_bankaddrwidth[0] => hphy_inst.I_CFGBANKADDRWIDTH
cfg_bankaddrwidth[1] => hphy_inst.I_CFGBANKADDRWIDTH1
cfg_bankaddrwidth[2] => hphy_inst.I_CFGBANKADDRWIDTH2
cfg_bankaddrwidth[3] => hphy_inst.I_CFGBANKADDRWIDTH3
cfg_bankaddrwidth[4] => hphy_inst.I_CFGBANKADDRWIDTH4
cfg_bankaddrwidth[5] => hphy_inst.I_CFGBANKADDRWIDTH5
cfg_bankaddrwidth[6] => hphy_inst.I_CFGBANKADDRWIDTH6
cfg_bankaddrwidth[7] => hphy_inst.I_CFGBANKADDRWIDTH7
cfg_caswrlat[0] => hphy_inst.I_CFGCASWRLAT
cfg_caswrlat[1] => hphy_inst.I_CFGCASWRLAT1
cfg_caswrlat[2] => hphy_inst.I_CFGCASWRLAT2
cfg_caswrlat[3] => hphy_inst.I_CFGCASWRLAT3
cfg_caswrlat[4] => hphy_inst.I_CFGCASWRLAT4
cfg_caswrlat[5] => hphy_inst.I_CFGCASWRLAT5
cfg_caswrlat[6] => hphy_inst.I_CFGCASWRLAT6
cfg_caswrlat[7] => hphy_inst.I_CFGCASWRLAT7
cfg_coladdrwidth[0] => hphy_inst.I_CFGCOLADDRWIDTH
cfg_coladdrwidth[1] => hphy_inst.I_CFGCOLADDRWIDTH1
cfg_coladdrwidth[2] => hphy_inst.I_CFGCOLADDRWIDTH2
cfg_coladdrwidth[3] => hphy_inst.I_CFGCOLADDRWIDTH3
cfg_coladdrwidth[4] => hphy_inst.I_CFGCOLADDRWIDTH4
cfg_coladdrwidth[5] => hphy_inst.I_CFGCOLADDRWIDTH5
cfg_coladdrwidth[6] => hphy_inst.I_CFGCOLADDRWIDTH6
cfg_coladdrwidth[7] => hphy_inst.I_CFGCOLADDRWIDTH7
cfg_csaddrwidth[0] => hphy_inst.I_CFGCSADDRWIDTH
cfg_csaddrwidth[1] => hphy_inst.I_CFGCSADDRWIDTH1
cfg_csaddrwidth[2] => hphy_inst.I_CFGCSADDRWIDTH2
cfg_csaddrwidth[3] => hphy_inst.I_CFGCSADDRWIDTH3
cfg_csaddrwidth[4] => hphy_inst.I_CFGCSADDRWIDTH4
cfg_csaddrwidth[5] => hphy_inst.I_CFGCSADDRWIDTH5
cfg_csaddrwidth[6] => hphy_inst.I_CFGCSADDRWIDTH6
cfg_csaddrwidth[7] => hphy_inst.I_CFGCSADDRWIDTH7
cfg_devicewidth[0] => hphy_inst.I_CFGDEVICEWIDTH
cfg_devicewidth[1] => hphy_inst.I_CFGDEVICEWIDTH1
cfg_devicewidth[2] => hphy_inst.I_CFGDEVICEWIDTH2
cfg_devicewidth[3] => hphy_inst.I_CFGDEVICEWIDTH3
cfg_devicewidth[4] => hphy_inst.I_CFGDEVICEWIDTH4
cfg_devicewidth[5] => hphy_inst.I_CFGDEVICEWIDTH5
cfg_devicewidth[6] => hphy_inst.I_CFGDEVICEWIDTH6
cfg_devicewidth[7] => hphy_inst.I_CFGDEVICEWIDTH7
cfg_dramconfig[0] => hphy_inst.I_CFGDRAMCONFIG
cfg_dramconfig[1] => hphy_inst.I_CFGDRAMCONFIG1
cfg_dramconfig[2] => hphy_inst.I_CFGDRAMCONFIG2
cfg_dramconfig[3] => hphy_inst.I_CFGDRAMCONFIG3
cfg_dramconfig[4] => hphy_inst.I_CFGDRAMCONFIG4
cfg_dramconfig[5] => hphy_inst.I_CFGDRAMCONFIG5
cfg_dramconfig[6] => hphy_inst.I_CFGDRAMCONFIG6
cfg_dramconfig[7] => hphy_inst.I_CFGDRAMCONFIG7
cfg_dramconfig[8] => hphy_inst.I_CFGDRAMCONFIG8
cfg_dramconfig[9] => hphy_inst.I_CFGDRAMCONFIG9
cfg_dramconfig[10] => hphy_inst.I_CFGDRAMCONFIG10
cfg_dramconfig[11] => hphy_inst.I_CFGDRAMCONFIG11
cfg_dramconfig[12] => hphy_inst.I_CFGDRAMCONFIG12
cfg_dramconfig[13] => hphy_inst.I_CFGDRAMCONFIG13
cfg_dramconfig[14] => hphy_inst.I_CFGDRAMCONFIG14
cfg_dramconfig[15] => hphy_inst.I_CFGDRAMCONFIG15
cfg_dramconfig[16] => hphy_inst.I_CFGDRAMCONFIG16
cfg_dramconfig[17] => hphy_inst.I_CFGDRAMCONFIG17
cfg_dramconfig[18] => hphy_inst.I_CFGDRAMCONFIG18
cfg_dramconfig[19] => hphy_inst.I_CFGDRAMCONFIG19
cfg_dramconfig[20] => hphy_inst.I_CFGDRAMCONFIG20
cfg_dramconfig[21] => hphy_inst.I_CFGDRAMCONFIG21
cfg_dramconfig[22] => hphy_inst.I_CFGDRAMCONFIG22
cfg_dramconfig[23] => hphy_inst.I_CFGDRAMCONFIG23
cfg_interfacewidth[0] => hphy_inst.I_CFGINTERFACEWIDTH
cfg_interfacewidth[1] => hphy_inst.I_CFGINTERFACEWIDTH1
cfg_interfacewidth[2] => hphy_inst.I_CFGINTERFACEWIDTH2
cfg_interfacewidth[3] => hphy_inst.I_CFGINTERFACEWIDTH3
cfg_interfacewidth[4] => hphy_inst.I_CFGINTERFACEWIDTH4
cfg_interfacewidth[5] => hphy_inst.I_CFGINTERFACEWIDTH5
cfg_interfacewidth[6] => hphy_inst.I_CFGINTERFACEWIDTH6
cfg_interfacewidth[7] => hphy_inst.I_CFGINTERFACEWIDTH7
cfg_rowaddrwidth[0] => hphy_inst.I_CFGROWADDRWIDTH
cfg_rowaddrwidth[1] => hphy_inst.I_CFGROWADDRWIDTH1
cfg_rowaddrwidth[2] => hphy_inst.I_CFGROWADDRWIDTH2
cfg_rowaddrwidth[3] => hphy_inst.I_CFGROWADDRWIDTH3
cfg_rowaddrwidth[4] => hphy_inst.I_CFGROWADDRWIDTH4
cfg_rowaddrwidth[5] => hphy_inst.I_CFGROWADDRWIDTH5
cfg_rowaddrwidth[6] => hphy_inst.I_CFGROWADDRWIDTH6
cfg_rowaddrwidth[7] => hphy_inst.I_CFGROWADDRWIDTH7
cfg_tcl[0] => hphy_inst.I_CFGTCL
cfg_tcl[1] => hphy_inst.I_CFGTCL1
cfg_tcl[2] => hphy_inst.I_CFGTCL2
cfg_tcl[3] => hphy_inst.I_CFGTCL3
cfg_tcl[4] => hphy_inst.I_CFGTCL4
cfg_tcl[5] => hphy_inst.I_CFGTCL5
cfg_tcl[6] => hphy_inst.I_CFGTCL6
cfg_tcl[7] => hphy_inst.I_CFGTCL7
cfg_tmrd[0] => hphy_inst.I_CFGTMRD
cfg_tmrd[1] => hphy_inst.I_CFGTMRD1
cfg_tmrd[2] => hphy_inst.I_CFGTMRD2
cfg_tmrd[3] => hphy_inst.I_CFGTMRD3
cfg_tmrd[4] => hphy_inst.I_CFGTMRD4
cfg_tmrd[5] => hphy_inst.I_CFGTMRD5
cfg_tmrd[6] => hphy_inst.I_CFGTMRD6
cfg_tmrd[7] => hphy_inst.I_CFGTMRD7
cfg_trefi[0] => hphy_inst.I_CFGTREFI
cfg_trefi[1] => hphy_inst.I_CFGTREFI1
cfg_trefi[2] => hphy_inst.I_CFGTREFI2
cfg_trefi[3] => hphy_inst.I_CFGTREFI3
cfg_trefi[4] => hphy_inst.I_CFGTREFI4
cfg_trefi[5] => hphy_inst.I_CFGTREFI5
cfg_trefi[6] => hphy_inst.I_CFGTREFI6
cfg_trefi[7] => hphy_inst.I_CFGTREFI7
cfg_trefi[8] => hphy_inst.I_CFGTREFI8
cfg_trefi[9] => hphy_inst.I_CFGTREFI9
cfg_trefi[10] => hphy_inst.I_CFGTREFI10
cfg_trefi[11] => hphy_inst.I_CFGTREFI11
cfg_trefi[12] => hphy_inst.I_CFGTREFI12
cfg_trefi[13] => hphy_inst.I_CFGTREFI13
cfg_trefi[14] => hphy_inst.I_CFGTREFI14
cfg_trefi[15] => hphy_inst.I_CFGTREFI15
cfg_trfc[0] => hphy_inst.I_CFGTRFC
cfg_trfc[1] => hphy_inst.I_CFGTRFC1
cfg_trfc[2] => hphy_inst.I_CFGTRFC2
cfg_trfc[3] => hphy_inst.I_CFGTRFC3
cfg_trfc[4] => hphy_inst.I_CFGTRFC4
cfg_trfc[5] => hphy_inst.I_CFGTRFC5
cfg_trfc[6] => hphy_inst.I_CFGTRFC6
cfg_trfc[7] => hphy_inst.I_CFGTRFC7
cfg_twr[0] => hphy_inst.I_CFGTWR
cfg_twr[1] => hphy_inst.I_CFGTWR1
cfg_twr[2] => hphy_inst.I_CFGTWR2
cfg_twr[3] => hphy_inst.I_CFGTWR3
cfg_twr[4] => hphy_inst.I_CFGTWR4
cfg_twr[5] => hphy_inst.I_CFGTWR5
cfg_twr[6] => hphy_inst.I_CFGTWR6
cfg_twr[7] => hphy_inst.I_CFGTWR7
io_intaddrdout[0] => hphy_inst.I_IOINTADDRDOUT
io_intaddrdout[1] => hphy_inst.I_IOINTADDRDOUT1
io_intaddrdout[2] => hphy_inst.I_IOINTADDRDOUT2
io_intaddrdout[3] => hphy_inst.I_IOINTADDRDOUT3
io_intaddrdout[4] => hphy_inst.I_IOINTADDRDOUT4
io_intaddrdout[5] => hphy_inst.I_IOINTADDRDOUT5
io_intaddrdout[6] => hphy_inst.I_IOINTADDRDOUT6
io_intaddrdout[7] => hphy_inst.I_IOINTADDRDOUT7
io_intaddrdout[8] => hphy_inst.I_IOINTADDRDOUT8
io_intaddrdout[9] => hphy_inst.I_IOINTADDRDOUT9
io_intaddrdout[10] => hphy_inst.I_IOINTADDRDOUT10
io_intaddrdout[11] => hphy_inst.I_IOINTADDRDOUT11
io_intaddrdout[12] => hphy_inst.I_IOINTADDRDOUT12
io_intaddrdout[13] => hphy_inst.I_IOINTADDRDOUT13
io_intaddrdout[14] => hphy_inst.I_IOINTADDRDOUT14
io_intaddrdout[15] => hphy_inst.I_IOINTADDRDOUT15
io_intaddrdout[16] => hphy_inst.I_IOINTADDRDOUT16
io_intaddrdout[17] => hphy_inst.I_IOINTADDRDOUT17
io_intaddrdout[18] => hphy_inst.I_IOINTADDRDOUT18
io_intaddrdout[19] => hphy_inst.I_IOINTADDRDOUT19
io_intaddrdout[20] => hphy_inst.I_IOINTADDRDOUT20
io_intaddrdout[21] => hphy_inst.I_IOINTADDRDOUT21
io_intaddrdout[22] => hphy_inst.I_IOINTADDRDOUT22
io_intaddrdout[23] => hphy_inst.I_IOINTADDRDOUT23
io_intaddrdout[24] => hphy_inst.I_IOINTADDRDOUT24
io_intaddrdout[25] => hphy_inst.I_IOINTADDRDOUT25
io_intaddrdout[26] => hphy_inst.I_IOINTADDRDOUT26
io_intaddrdout[27] => hphy_inst.I_IOINTADDRDOUT27
io_intaddrdout[28] => hphy_inst.I_IOINTADDRDOUT28
io_intaddrdout[29] => hphy_inst.I_IOINTADDRDOUT29
io_intaddrdout[30] => hphy_inst.I_IOINTADDRDOUT30
io_intaddrdout[31] => hphy_inst.I_IOINTADDRDOUT31
io_intaddrdout[32] => hphy_inst.I_IOINTADDRDOUT32
io_intaddrdout[33] => hphy_inst.I_IOINTADDRDOUT33
io_intaddrdout[34] => hphy_inst.I_IOINTADDRDOUT34
io_intaddrdout[35] => hphy_inst.I_IOINTADDRDOUT35
io_intaddrdout[36] => hphy_inst.I_IOINTADDRDOUT36
io_intaddrdout[37] => hphy_inst.I_IOINTADDRDOUT37
io_intaddrdout[38] => hphy_inst.I_IOINTADDRDOUT38
io_intaddrdout[39] => hphy_inst.I_IOINTADDRDOUT39
io_intaddrdout[40] => hphy_inst.I_IOINTADDRDOUT40
io_intaddrdout[41] => hphy_inst.I_IOINTADDRDOUT41
io_intaddrdout[42] => hphy_inst.I_IOINTADDRDOUT42
io_intaddrdout[43] => hphy_inst.I_IOINTADDRDOUT43
io_intaddrdout[44] => hphy_inst.I_IOINTADDRDOUT44
io_intaddrdout[45] => hphy_inst.I_IOINTADDRDOUT45
io_intaddrdout[46] => hphy_inst.I_IOINTADDRDOUT46
io_intaddrdout[47] => hphy_inst.I_IOINTADDRDOUT47
io_intaddrdout[48] => hphy_inst.I_IOINTADDRDOUT48
io_intaddrdout[49] => hphy_inst.I_IOINTADDRDOUT49
io_intaddrdout[50] => hphy_inst.I_IOINTADDRDOUT50
io_intaddrdout[51] => hphy_inst.I_IOINTADDRDOUT51
io_intaddrdout[52] => hphy_inst.I_IOINTADDRDOUT52
io_intaddrdout[53] => hphy_inst.I_IOINTADDRDOUT53
io_intaddrdout[54] => hphy_inst.I_IOINTADDRDOUT54
io_intaddrdout[55] => hphy_inst.I_IOINTADDRDOUT55
io_intaddrdout[56] => hphy_inst.I_IOINTADDRDOUT56
io_intaddrdout[57] => hphy_inst.I_IOINTADDRDOUT57
io_intaddrdout[58] => hphy_inst.I_IOINTADDRDOUT58
io_intaddrdout[59] => hphy_inst.I_IOINTADDRDOUT59
io_intaddrdout[60] => hphy_inst.I_IOINTADDRDOUT60
io_intaddrdout[61] => hphy_inst.I_IOINTADDRDOUT61
io_intaddrdout[62] => hphy_inst.I_IOINTADDRDOUT62
io_intaddrdout[63] => hphy_inst.I_IOINTADDRDOUT63
io_intbadout[0] => hphy_inst.I_IOINTBADOUT
io_intbadout[1] => hphy_inst.I_IOINTBADOUT1
io_intbadout[2] => hphy_inst.I_IOINTBADOUT2
io_intbadout[3] => hphy_inst.I_IOINTBADOUT3
io_intbadout[4] => hphy_inst.I_IOINTBADOUT4
io_intbadout[5] => hphy_inst.I_IOINTBADOUT5
io_intbadout[6] => hphy_inst.I_IOINTBADOUT6
io_intbadout[7] => hphy_inst.I_IOINTBADOUT7
io_intbadout[8] => hphy_inst.I_IOINTBADOUT8
io_intbadout[9] => hphy_inst.I_IOINTBADOUT9
io_intbadout[10] => hphy_inst.I_IOINTBADOUT10
io_intbadout[11] => hphy_inst.I_IOINTBADOUT11
io_intcasndout[0] => hphy_inst.I_IOINTCASNDOUT
io_intcasndout[1] => hphy_inst.I_IOINTCASNDOUT1
io_intcasndout[2] => hphy_inst.I_IOINTCASNDOUT2
io_intcasndout[3] => hphy_inst.I_IOINTCASNDOUT3
io_intckdout[0] => hphy_inst.I_IOINTCKDOUT
io_intckdout[1] => hphy_inst.I_IOINTCKDOUT1
io_intckdout[2] => hphy_inst.I_IOINTCKDOUT2
io_intckdout[3] => hphy_inst.I_IOINTCKDOUT3
io_intckedout[0] => hphy_inst.I_IOINTCKEDOUT
io_intckedout[1] => hphy_inst.I_IOINTCKEDOUT1
io_intckedout[2] => hphy_inst.I_IOINTCKEDOUT2
io_intckedout[3] => hphy_inst.I_IOINTCKEDOUT3
io_intckedout[4] => hphy_inst.I_IOINTCKEDOUT4
io_intckedout[5] => hphy_inst.I_IOINTCKEDOUT5
io_intckedout[6] => hphy_inst.I_IOINTCKEDOUT6
io_intckedout[7] => hphy_inst.I_IOINTCKEDOUT7
io_intckndout[0] => hphy_inst.I_IOINTCKNDOUT
io_intckndout[1] => hphy_inst.I_IOINTCKNDOUT1
io_intckndout[2] => hphy_inst.I_IOINTCKNDOUT2
io_intckndout[3] => hphy_inst.I_IOINTCKNDOUT3
io_intcsndout[0] => hphy_inst.I_IOINTCSNDOUT
io_intcsndout[1] => hphy_inst.I_IOINTCSNDOUT1
io_intcsndout[2] => hphy_inst.I_IOINTCSNDOUT2
io_intcsndout[3] => hphy_inst.I_IOINTCSNDOUT3
io_intcsndout[4] => hphy_inst.I_IOINTCSNDOUT4
io_intcsndout[5] => hphy_inst.I_IOINTCSNDOUT5
io_intcsndout[6] => hphy_inst.I_IOINTCSNDOUT6
io_intcsndout[7] => hphy_inst.I_IOINTCSNDOUT7
io_intdmdout[0] => hphy_inst.I_IOINTDMDOUT
io_intdmdout[1] => hphy_inst.I_IOINTDMDOUT1
io_intdmdout[2] => hphy_inst.I_IOINTDMDOUT2
io_intdmdout[3] => hphy_inst.I_IOINTDMDOUT3
io_intdmdout[4] => hphy_inst.I_IOINTDMDOUT4
io_intdmdout[5] => hphy_inst.I_IOINTDMDOUT5
io_intdmdout[6] => hphy_inst.I_IOINTDMDOUT6
io_intdmdout[7] => hphy_inst.I_IOINTDMDOUT7
io_intdmdout[8] => hphy_inst.I_IOINTDMDOUT8
io_intdmdout[9] => hphy_inst.I_IOINTDMDOUT9
io_intdmdout[10] => hphy_inst.I_IOINTDMDOUT10
io_intdmdout[11] => hphy_inst.I_IOINTDMDOUT11
io_intdmdout[12] => hphy_inst.I_IOINTDMDOUT12
io_intdmdout[13] => hphy_inst.I_IOINTDMDOUT13
io_intdmdout[14] => hphy_inst.I_IOINTDMDOUT14
io_intdmdout[15] => hphy_inst.I_IOINTDMDOUT15
io_intdmdout[16] => hphy_inst.I_IOINTDMDOUT16
io_intdmdout[17] => hphy_inst.I_IOINTDMDOUT17
io_intdmdout[18] => hphy_inst.I_IOINTDMDOUT18
io_intdmdout[19] => hphy_inst.I_IOINTDMDOUT19
io_intdqdin[0] <= hphy_inst.O_IOINTDQDIN
io_intdqdin[1] <= hphy_inst.O_IOINTDQDIN1
io_intdqdin[2] <= hphy_inst.O_IOINTDQDIN2
io_intdqdin[3] <= hphy_inst.O_IOINTDQDIN3
io_intdqdin[4] <= hphy_inst.O_IOINTDQDIN4
io_intdqdin[5] <= hphy_inst.O_IOINTDQDIN5
io_intdqdin[6] <= hphy_inst.O_IOINTDQDIN6
io_intdqdin[7] <= hphy_inst.O_IOINTDQDIN7
io_intdqdin[8] <= hphy_inst.O_IOINTDQDIN8
io_intdqdin[9] <= hphy_inst.O_IOINTDQDIN9
io_intdqdin[10] <= hphy_inst.O_IOINTDQDIN10
io_intdqdin[11] <= hphy_inst.O_IOINTDQDIN11
io_intdqdin[12] <= hphy_inst.O_IOINTDQDIN12
io_intdqdin[13] <= hphy_inst.O_IOINTDQDIN13
io_intdqdin[14] <= hphy_inst.O_IOINTDQDIN14
io_intdqdin[15] <= hphy_inst.O_IOINTDQDIN15
io_intdqdin[16] <= hphy_inst.O_IOINTDQDIN16
io_intdqdin[17] <= hphy_inst.O_IOINTDQDIN17
io_intdqdin[18] <= hphy_inst.O_IOINTDQDIN18
io_intdqdin[19] <= hphy_inst.O_IOINTDQDIN19
io_intdqdin[20] <= hphy_inst.O_IOINTDQDIN20
io_intdqdin[21] <= hphy_inst.O_IOINTDQDIN21
io_intdqdin[22] <= hphy_inst.O_IOINTDQDIN22
io_intdqdin[23] <= hphy_inst.O_IOINTDQDIN23
io_intdqdin[24] <= hphy_inst.O_IOINTDQDIN24
io_intdqdin[25] <= hphy_inst.O_IOINTDQDIN25
io_intdqdin[26] <= hphy_inst.O_IOINTDQDIN26
io_intdqdin[27] <= hphy_inst.O_IOINTDQDIN27
io_intdqdin[28] <= hphy_inst.O_IOINTDQDIN28
io_intdqdin[29] <= hphy_inst.O_IOINTDQDIN29
io_intdqdin[30] <= hphy_inst.O_IOINTDQDIN30
io_intdqdin[31] <= hphy_inst.O_IOINTDQDIN31
io_intdqdin[32] <= hphy_inst.O_IOINTDQDIN32
io_intdqdin[33] <= hphy_inst.O_IOINTDQDIN33
io_intdqdin[34] <= hphy_inst.O_IOINTDQDIN34
io_intdqdin[35] <= hphy_inst.O_IOINTDQDIN35
io_intdqdin[36] <= hphy_inst.O_IOINTDQDIN36
io_intdqdin[37] <= hphy_inst.O_IOINTDQDIN37
io_intdqdin[38] <= hphy_inst.O_IOINTDQDIN38
io_intdqdin[39] <= hphy_inst.O_IOINTDQDIN39
io_intdqdin[40] <= hphy_inst.O_IOINTDQDIN40
io_intdqdin[41] <= hphy_inst.O_IOINTDQDIN41
io_intdqdin[42] <= hphy_inst.O_IOINTDQDIN42
io_intdqdin[43] <= hphy_inst.O_IOINTDQDIN43
io_intdqdin[44] <= hphy_inst.O_IOINTDQDIN44
io_intdqdin[45] <= hphy_inst.O_IOINTDQDIN45
io_intdqdin[46] <= hphy_inst.O_IOINTDQDIN46
io_intdqdin[47] <= hphy_inst.O_IOINTDQDIN47
io_intdqdin[48] <= hphy_inst.O_IOINTDQDIN48
io_intdqdin[49] <= hphy_inst.O_IOINTDQDIN49
io_intdqdin[50] <= hphy_inst.O_IOINTDQDIN50
io_intdqdin[51] <= hphy_inst.O_IOINTDQDIN51
io_intdqdin[52] <= hphy_inst.O_IOINTDQDIN52
io_intdqdin[53] <= hphy_inst.O_IOINTDQDIN53
io_intdqdin[54] <= hphy_inst.O_IOINTDQDIN54
io_intdqdin[55] <= hphy_inst.O_IOINTDQDIN55
io_intdqdin[56] <= hphy_inst.O_IOINTDQDIN56
io_intdqdin[57] <= hphy_inst.O_IOINTDQDIN57
io_intdqdin[58] <= hphy_inst.O_IOINTDQDIN58
io_intdqdin[59] <= hphy_inst.O_IOINTDQDIN59
io_intdqdin[60] <= hphy_inst.O_IOINTDQDIN60
io_intdqdin[61] <= hphy_inst.O_IOINTDQDIN61
io_intdqdin[62] <= hphy_inst.O_IOINTDQDIN62
io_intdqdin[63] <= hphy_inst.O_IOINTDQDIN63
io_intdqdin[64] <= hphy_inst.O_IOINTDQDIN64
io_intdqdin[65] <= hphy_inst.O_IOINTDQDIN65
io_intdqdin[66] <= hphy_inst.O_IOINTDQDIN66
io_intdqdin[67] <= hphy_inst.O_IOINTDQDIN67
io_intdqdin[68] <= hphy_inst.O_IOINTDQDIN68
io_intdqdin[69] <= hphy_inst.O_IOINTDQDIN69
io_intdqdin[70] <= hphy_inst.O_IOINTDQDIN70
io_intdqdin[71] <= hphy_inst.O_IOINTDQDIN71
io_intdqdin[72] <= hphy_inst.O_IOINTDQDIN72
io_intdqdin[73] <= hphy_inst.O_IOINTDQDIN73
io_intdqdin[74] <= hphy_inst.O_IOINTDQDIN74
io_intdqdin[75] <= hphy_inst.O_IOINTDQDIN75
io_intdqdin[76] <= hphy_inst.O_IOINTDQDIN76
io_intdqdin[77] <= hphy_inst.O_IOINTDQDIN77
io_intdqdin[78] <= hphy_inst.O_IOINTDQDIN78
io_intdqdin[79] <= hphy_inst.O_IOINTDQDIN79
io_intdqdin[80] <= hphy_inst.O_IOINTDQDIN80
io_intdqdin[81] <= hphy_inst.O_IOINTDQDIN81
io_intdqdin[82] <= hphy_inst.O_IOINTDQDIN82
io_intdqdin[83] <= hphy_inst.O_IOINTDQDIN83
io_intdqdin[84] <= hphy_inst.O_IOINTDQDIN84
io_intdqdin[85] <= hphy_inst.O_IOINTDQDIN85
io_intdqdin[86] <= hphy_inst.O_IOINTDQDIN86
io_intdqdin[87] <= hphy_inst.O_IOINTDQDIN87
io_intdqdin[88] <= hphy_inst.O_IOINTDQDIN88
io_intdqdin[89] <= hphy_inst.O_IOINTDQDIN89
io_intdqdin[90] <= hphy_inst.O_IOINTDQDIN90
io_intdqdin[91] <= hphy_inst.O_IOINTDQDIN91
io_intdqdin[92] <= hphy_inst.O_IOINTDQDIN92
io_intdqdin[93] <= hphy_inst.O_IOINTDQDIN93
io_intdqdin[94] <= hphy_inst.O_IOINTDQDIN94
io_intdqdin[95] <= hphy_inst.O_IOINTDQDIN95
io_intdqdin[96] <= hphy_inst.O_IOINTDQDIN96
io_intdqdin[97] <= hphy_inst.O_IOINTDQDIN97
io_intdqdin[98] <= hphy_inst.O_IOINTDQDIN98
io_intdqdin[99] <= hphy_inst.O_IOINTDQDIN99
io_intdqdin[100] <= hphy_inst.O_IOINTDQDIN100
io_intdqdin[101] <= hphy_inst.O_IOINTDQDIN101
io_intdqdin[102] <= hphy_inst.O_IOINTDQDIN102
io_intdqdin[103] <= hphy_inst.O_IOINTDQDIN103
io_intdqdin[104] <= hphy_inst.O_IOINTDQDIN104
io_intdqdin[105] <= hphy_inst.O_IOINTDQDIN105
io_intdqdin[106] <= hphy_inst.O_IOINTDQDIN106
io_intdqdin[107] <= hphy_inst.O_IOINTDQDIN107
io_intdqdin[108] <= hphy_inst.O_IOINTDQDIN108
io_intdqdin[109] <= hphy_inst.O_IOINTDQDIN109
io_intdqdin[110] <= hphy_inst.O_IOINTDQDIN110
io_intdqdin[111] <= hphy_inst.O_IOINTDQDIN111
io_intdqdin[112] <= hphy_inst.O_IOINTDQDIN112
io_intdqdin[113] <= hphy_inst.O_IOINTDQDIN113
io_intdqdin[114] <= hphy_inst.O_IOINTDQDIN114
io_intdqdin[115] <= hphy_inst.O_IOINTDQDIN115
io_intdqdin[116] <= hphy_inst.O_IOINTDQDIN116
io_intdqdin[117] <= hphy_inst.O_IOINTDQDIN117
io_intdqdin[118] <= hphy_inst.O_IOINTDQDIN118
io_intdqdin[119] <= hphy_inst.O_IOINTDQDIN119
io_intdqdin[120] <= hphy_inst.O_IOINTDQDIN120
io_intdqdin[121] <= hphy_inst.O_IOINTDQDIN121
io_intdqdin[122] <= hphy_inst.O_IOINTDQDIN122
io_intdqdin[123] <= hphy_inst.O_IOINTDQDIN123
io_intdqdin[124] <= hphy_inst.O_IOINTDQDIN124
io_intdqdin[125] <= hphy_inst.O_IOINTDQDIN125
io_intdqdin[126] <= hphy_inst.O_IOINTDQDIN126
io_intdqdin[127] <= hphy_inst.O_IOINTDQDIN127
io_intdqdin[128] <= hphy_inst.O_IOINTDQDIN128
io_intdqdin[129] <= hphy_inst.O_IOINTDQDIN129
io_intdqdin[130] <= hphy_inst.O_IOINTDQDIN130
io_intdqdin[131] <= hphy_inst.O_IOINTDQDIN131
io_intdqdin[132] <= hphy_inst.O_IOINTDQDIN132
io_intdqdin[133] <= hphy_inst.O_IOINTDQDIN133
io_intdqdin[134] <= hphy_inst.O_IOINTDQDIN134
io_intdqdin[135] <= hphy_inst.O_IOINTDQDIN135
io_intdqdin[136] <= hphy_inst.O_IOINTDQDIN136
io_intdqdin[137] <= hphy_inst.O_IOINTDQDIN137
io_intdqdin[138] <= hphy_inst.O_IOINTDQDIN138
io_intdqdin[139] <= hphy_inst.O_IOINTDQDIN139
io_intdqdin[140] <= hphy_inst.O_IOINTDQDIN140
io_intdqdin[141] <= hphy_inst.O_IOINTDQDIN141
io_intdqdin[142] <= hphy_inst.O_IOINTDQDIN142
io_intdqdin[143] <= hphy_inst.O_IOINTDQDIN143
io_intdqdin[144] <= hphy_inst.O_IOINTDQDIN144
io_intdqdin[145] <= hphy_inst.O_IOINTDQDIN145
io_intdqdin[146] <= hphy_inst.O_IOINTDQDIN146
io_intdqdin[147] <= hphy_inst.O_IOINTDQDIN147
io_intdqdin[148] <= hphy_inst.O_IOINTDQDIN148
io_intdqdin[149] <= hphy_inst.O_IOINTDQDIN149
io_intdqdin[150] <= hphy_inst.O_IOINTDQDIN150
io_intdqdin[151] <= hphy_inst.O_IOINTDQDIN151
io_intdqdin[152] <= hphy_inst.O_IOINTDQDIN152
io_intdqdin[153] <= hphy_inst.O_IOINTDQDIN153
io_intdqdin[154] <= hphy_inst.O_IOINTDQDIN154
io_intdqdin[155] <= hphy_inst.O_IOINTDQDIN155
io_intdqdin[156] <= hphy_inst.O_IOINTDQDIN156
io_intdqdin[157] <= hphy_inst.O_IOINTDQDIN157
io_intdqdin[158] <= hphy_inst.O_IOINTDQDIN158
io_intdqdin[159] <= hphy_inst.O_IOINTDQDIN159
io_intdqdin[160] <= hphy_inst.O_IOINTDQDIN160
io_intdqdin[161] <= hphy_inst.O_IOINTDQDIN161
io_intdqdin[162] <= hphy_inst.O_IOINTDQDIN162
io_intdqdin[163] <= hphy_inst.O_IOINTDQDIN163
io_intdqdin[164] <= hphy_inst.O_IOINTDQDIN164
io_intdqdin[165] <= hphy_inst.O_IOINTDQDIN165
io_intdqdin[166] <= hphy_inst.O_IOINTDQDIN166
io_intdqdin[167] <= hphy_inst.O_IOINTDQDIN167
io_intdqdin[168] <= hphy_inst.O_IOINTDQDIN168
io_intdqdin[169] <= hphy_inst.O_IOINTDQDIN169
io_intdqdin[170] <= hphy_inst.O_IOINTDQDIN170
io_intdqdin[171] <= hphy_inst.O_IOINTDQDIN171
io_intdqdin[172] <= hphy_inst.O_IOINTDQDIN172
io_intdqdin[173] <= hphy_inst.O_IOINTDQDIN173
io_intdqdin[174] <= hphy_inst.O_IOINTDQDIN174
io_intdqdin[175] <= hphy_inst.O_IOINTDQDIN175
io_intdqdin[176] <= hphy_inst.O_IOINTDQDIN176
io_intdqdin[177] <= hphy_inst.O_IOINTDQDIN177
io_intdqdin[178] <= hphy_inst.O_IOINTDQDIN178
io_intdqdin[179] <= hphy_inst.O_IOINTDQDIN179
io_intdqdout[0] => hphy_inst.I_IOINTDQDOUT
io_intdqdout[1] => hphy_inst.I_IOINTDQDOUT1
io_intdqdout[2] => hphy_inst.I_IOINTDQDOUT2
io_intdqdout[3] => hphy_inst.I_IOINTDQDOUT3
io_intdqdout[4] => hphy_inst.I_IOINTDQDOUT4
io_intdqdout[5] => hphy_inst.I_IOINTDQDOUT5
io_intdqdout[6] => hphy_inst.I_IOINTDQDOUT6
io_intdqdout[7] => hphy_inst.I_IOINTDQDOUT7
io_intdqdout[8] => hphy_inst.I_IOINTDQDOUT8
io_intdqdout[9] => hphy_inst.I_IOINTDQDOUT9
io_intdqdout[10] => hphy_inst.I_IOINTDQDOUT10
io_intdqdout[11] => hphy_inst.I_IOINTDQDOUT11
io_intdqdout[12] => hphy_inst.I_IOINTDQDOUT12
io_intdqdout[13] => hphy_inst.I_IOINTDQDOUT13
io_intdqdout[14] => hphy_inst.I_IOINTDQDOUT14
io_intdqdout[15] => hphy_inst.I_IOINTDQDOUT15
io_intdqdout[16] => hphy_inst.I_IOINTDQDOUT16
io_intdqdout[17] => hphy_inst.I_IOINTDQDOUT17
io_intdqdout[18] => hphy_inst.I_IOINTDQDOUT18
io_intdqdout[19] => hphy_inst.I_IOINTDQDOUT19
io_intdqdout[20] => hphy_inst.I_IOINTDQDOUT20
io_intdqdout[21] => hphy_inst.I_IOINTDQDOUT21
io_intdqdout[22] => hphy_inst.I_IOINTDQDOUT22
io_intdqdout[23] => hphy_inst.I_IOINTDQDOUT23
io_intdqdout[24] => hphy_inst.I_IOINTDQDOUT24
io_intdqdout[25] => hphy_inst.I_IOINTDQDOUT25
io_intdqdout[26] => hphy_inst.I_IOINTDQDOUT26
io_intdqdout[27] => hphy_inst.I_IOINTDQDOUT27
io_intdqdout[28] => hphy_inst.I_IOINTDQDOUT28
io_intdqdout[29] => hphy_inst.I_IOINTDQDOUT29
io_intdqdout[30] => hphy_inst.I_IOINTDQDOUT30
io_intdqdout[31] => hphy_inst.I_IOINTDQDOUT31
io_intdqdout[32] => hphy_inst.I_IOINTDQDOUT32
io_intdqdout[33] => hphy_inst.I_IOINTDQDOUT33
io_intdqdout[34] => hphy_inst.I_IOINTDQDOUT34
io_intdqdout[35] => hphy_inst.I_IOINTDQDOUT35
io_intdqdout[36] => hphy_inst.I_IOINTDQDOUT36
io_intdqdout[37] => hphy_inst.I_IOINTDQDOUT37
io_intdqdout[38] => hphy_inst.I_IOINTDQDOUT38
io_intdqdout[39] => hphy_inst.I_IOINTDQDOUT39
io_intdqdout[40] => hphy_inst.I_IOINTDQDOUT40
io_intdqdout[41] => hphy_inst.I_IOINTDQDOUT41
io_intdqdout[42] => hphy_inst.I_IOINTDQDOUT42
io_intdqdout[43] => hphy_inst.I_IOINTDQDOUT43
io_intdqdout[44] => hphy_inst.I_IOINTDQDOUT44
io_intdqdout[45] => hphy_inst.I_IOINTDQDOUT45
io_intdqdout[46] => hphy_inst.I_IOINTDQDOUT46
io_intdqdout[47] => hphy_inst.I_IOINTDQDOUT47
io_intdqdout[48] => hphy_inst.I_IOINTDQDOUT48
io_intdqdout[49] => hphy_inst.I_IOINTDQDOUT49
io_intdqdout[50] => hphy_inst.I_IOINTDQDOUT50
io_intdqdout[51] => hphy_inst.I_IOINTDQDOUT51
io_intdqdout[52] => hphy_inst.I_IOINTDQDOUT52
io_intdqdout[53] => hphy_inst.I_IOINTDQDOUT53
io_intdqdout[54] => hphy_inst.I_IOINTDQDOUT54
io_intdqdout[55] => hphy_inst.I_IOINTDQDOUT55
io_intdqdout[56] => hphy_inst.I_IOINTDQDOUT56
io_intdqdout[57] => hphy_inst.I_IOINTDQDOUT57
io_intdqdout[58] => hphy_inst.I_IOINTDQDOUT58
io_intdqdout[59] => hphy_inst.I_IOINTDQDOUT59
io_intdqdout[60] => hphy_inst.I_IOINTDQDOUT60
io_intdqdout[61] => hphy_inst.I_IOINTDQDOUT61
io_intdqdout[62] => hphy_inst.I_IOINTDQDOUT62
io_intdqdout[63] => hphy_inst.I_IOINTDQDOUT63
io_intdqdout[64] => hphy_inst.I_IOINTDQDOUT64
io_intdqdout[65] => hphy_inst.I_IOINTDQDOUT65
io_intdqdout[66] => hphy_inst.I_IOINTDQDOUT66
io_intdqdout[67] => hphy_inst.I_IOINTDQDOUT67
io_intdqdout[68] => hphy_inst.I_IOINTDQDOUT68
io_intdqdout[69] => hphy_inst.I_IOINTDQDOUT69
io_intdqdout[70] => hphy_inst.I_IOINTDQDOUT70
io_intdqdout[71] => hphy_inst.I_IOINTDQDOUT71
io_intdqdout[72] => hphy_inst.I_IOINTDQDOUT72
io_intdqdout[73] => hphy_inst.I_IOINTDQDOUT73
io_intdqdout[74] => hphy_inst.I_IOINTDQDOUT74
io_intdqdout[75] => hphy_inst.I_IOINTDQDOUT75
io_intdqdout[76] => hphy_inst.I_IOINTDQDOUT76
io_intdqdout[77] => hphy_inst.I_IOINTDQDOUT77
io_intdqdout[78] => hphy_inst.I_IOINTDQDOUT78
io_intdqdout[79] => hphy_inst.I_IOINTDQDOUT79
io_intdqdout[80] => hphy_inst.I_IOINTDQDOUT80
io_intdqdout[81] => hphy_inst.I_IOINTDQDOUT81
io_intdqdout[82] => hphy_inst.I_IOINTDQDOUT82
io_intdqdout[83] => hphy_inst.I_IOINTDQDOUT83
io_intdqdout[84] => hphy_inst.I_IOINTDQDOUT84
io_intdqdout[85] => hphy_inst.I_IOINTDQDOUT85
io_intdqdout[86] => hphy_inst.I_IOINTDQDOUT86
io_intdqdout[87] => hphy_inst.I_IOINTDQDOUT87
io_intdqdout[88] => hphy_inst.I_IOINTDQDOUT88
io_intdqdout[89] => hphy_inst.I_IOINTDQDOUT89
io_intdqdout[90] => hphy_inst.I_IOINTDQDOUT90
io_intdqdout[91] => hphy_inst.I_IOINTDQDOUT91
io_intdqdout[92] => hphy_inst.I_IOINTDQDOUT92
io_intdqdout[93] => hphy_inst.I_IOINTDQDOUT93
io_intdqdout[94] => hphy_inst.I_IOINTDQDOUT94
io_intdqdout[95] => hphy_inst.I_IOINTDQDOUT95
io_intdqdout[96] => hphy_inst.I_IOINTDQDOUT96
io_intdqdout[97] => hphy_inst.I_IOINTDQDOUT97
io_intdqdout[98] => hphy_inst.I_IOINTDQDOUT98
io_intdqdout[99] => hphy_inst.I_IOINTDQDOUT99
io_intdqdout[100] => hphy_inst.I_IOINTDQDOUT100
io_intdqdout[101] => hphy_inst.I_IOINTDQDOUT101
io_intdqdout[102] => hphy_inst.I_IOINTDQDOUT102
io_intdqdout[103] => hphy_inst.I_IOINTDQDOUT103
io_intdqdout[104] => hphy_inst.I_IOINTDQDOUT104
io_intdqdout[105] => hphy_inst.I_IOINTDQDOUT105
io_intdqdout[106] => hphy_inst.I_IOINTDQDOUT106
io_intdqdout[107] => hphy_inst.I_IOINTDQDOUT107
io_intdqdout[108] => hphy_inst.I_IOINTDQDOUT108
io_intdqdout[109] => hphy_inst.I_IOINTDQDOUT109
io_intdqdout[110] => hphy_inst.I_IOINTDQDOUT110
io_intdqdout[111] => hphy_inst.I_IOINTDQDOUT111
io_intdqdout[112] => hphy_inst.I_IOINTDQDOUT112
io_intdqdout[113] => hphy_inst.I_IOINTDQDOUT113
io_intdqdout[114] => hphy_inst.I_IOINTDQDOUT114
io_intdqdout[115] => hphy_inst.I_IOINTDQDOUT115
io_intdqdout[116] => hphy_inst.I_IOINTDQDOUT116
io_intdqdout[117] => hphy_inst.I_IOINTDQDOUT117
io_intdqdout[118] => hphy_inst.I_IOINTDQDOUT118
io_intdqdout[119] => hphy_inst.I_IOINTDQDOUT119
io_intdqdout[120] => hphy_inst.I_IOINTDQDOUT120
io_intdqdout[121] => hphy_inst.I_IOINTDQDOUT121
io_intdqdout[122] => hphy_inst.I_IOINTDQDOUT122
io_intdqdout[123] => hphy_inst.I_IOINTDQDOUT123
io_intdqdout[124] => hphy_inst.I_IOINTDQDOUT124
io_intdqdout[125] => hphy_inst.I_IOINTDQDOUT125
io_intdqdout[126] => hphy_inst.I_IOINTDQDOUT126
io_intdqdout[127] => hphy_inst.I_IOINTDQDOUT127
io_intdqdout[128] => hphy_inst.I_IOINTDQDOUT128
io_intdqdout[129] => hphy_inst.I_IOINTDQDOUT129
io_intdqdout[130] => hphy_inst.I_IOINTDQDOUT130
io_intdqdout[131] => hphy_inst.I_IOINTDQDOUT131
io_intdqdout[132] => hphy_inst.I_IOINTDQDOUT132
io_intdqdout[133] => hphy_inst.I_IOINTDQDOUT133
io_intdqdout[134] => hphy_inst.I_IOINTDQDOUT134
io_intdqdout[135] => hphy_inst.I_IOINTDQDOUT135
io_intdqdout[136] => hphy_inst.I_IOINTDQDOUT136
io_intdqdout[137] => hphy_inst.I_IOINTDQDOUT137
io_intdqdout[138] => hphy_inst.I_IOINTDQDOUT138
io_intdqdout[139] => hphy_inst.I_IOINTDQDOUT139
io_intdqdout[140] => hphy_inst.I_IOINTDQDOUT140
io_intdqdout[141] => hphy_inst.I_IOINTDQDOUT141
io_intdqdout[142] => hphy_inst.I_IOINTDQDOUT142
io_intdqdout[143] => hphy_inst.I_IOINTDQDOUT143
io_intdqdout[144] => hphy_inst.I_IOINTDQDOUT144
io_intdqdout[145] => hphy_inst.I_IOINTDQDOUT145
io_intdqdout[146] => hphy_inst.I_IOINTDQDOUT146
io_intdqdout[147] => hphy_inst.I_IOINTDQDOUT147
io_intdqdout[148] => hphy_inst.I_IOINTDQDOUT148
io_intdqdout[149] => hphy_inst.I_IOINTDQDOUT149
io_intdqdout[150] => hphy_inst.I_IOINTDQDOUT150
io_intdqdout[151] => hphy_inst.I_IOINTDQDOUT151
io_intdqdout[152] => hphy_inst.I_IOINTDQDOUT152
io_intdqdout[153] => hphy_inst.I_IOINTDQDOUT153
io_intdqdout[154] => hphy_inst.I_IOINTDQDOUT154
io_intdqdout[155] => hphy_inst.I_IOINTDQDOUT155
io_intdqdout[156] => hphy_inst.I_IOINTDQDOUT156
io_intdqdout[157] => hphy_inst.I_IOINTDQDOUT157
io_intdqdout[158] => hphy_inst.I_IOINTDQDOUT158
io_intdqdout[159] => hphy_inst.I_IOINTDQDOUT159
io_intdqdout[160] => hphy_inst.I_IOINTDQDOUT160
io_intdqdout[161] => hphy_inst.I_IOINTDQDOUT161
io_intdqdout[162] => hphy_inst.I_IOINTDQDOUT162
io_intdqdout[163] => hphy_inst.I_IOINTDQDOUT163
io_intdqdout[164] => hphy_inst.I_IOINTDQDOUT164
io_intdqdout[165] => hphy_inst.I_IOINTDQDOUT165
io_intdqdout[166] => hphy_inst.I_IOINTDQDOUT166
io_intdqdout[167] => hphy_inst.I_IOINTDQDOUT167
io_intdqdout[168] => hphy_inst.I_IOINTDQDOUT168
io_intdqdout[169] => hphy_inst.I_IOINTDQDOUT169
io_intdqdout[170] => hphy_inst.I_IOINTDQDOUT170
io_intdqdout[171] => hphy_inst.I_IOINTDQDOUT171
io_intdqdout[172] => hphy_inst.I_IOINTDQDOUT172
io_intdqdout[173] => hphy_inst.I_IOINTDQDOUT173
io_intdqdout[174] => hphy_inst.I_IOINTDQDOUT174
io_intdqdout[175] => hphy_inst.I_IOINTDQDOUT175
io_intdqdout[176] => hphy_inst.I_IOINTDQDOUT176
io_intdqdout[177] => hphy_inst.I_IOINTDQDOUT177
io_intdqdout[178] => hphy_inst.I_IOINTDQDOUT178
io_intdqdout[179] => hphy_inst.I_IOINTDQDOUT179
io_intdqoe[0] => hphy_inst.I_IOINTDQOE
io_intdqoe[1] => hphy_inst.I_IOINTDQOE1
io_intdqoe[2] => hphy_inst.I_IOINTDQOE2
io_intdqoe[3] => hphy_inst.I_IOINTDQOE3
io_intdqoe[4] => hphy_inst.I_IOINTDQOE4
io_intdqoe[5] => hphy_inst.I_IOINTDQOE5
io_intdqoe[6] => hphy_inst.I_IOINTDQOE6
io_intdqoe[7] => hphy_inst.I_IOINTDQOE7
io_intdqoe[8] => hphy_inst.I_IOINTDQOE8
io_intdqoe[9] => hphy_inst.I_IOINTDQOE9
io_intdqoe[10] => hphy_inst.I_IOINTDQOE10
io_intdqoe[11] => hphy_inst.I_IOINTDQOE11
io_intdqoe[12] => hphy_inst.I_IOINTDQOE12
io_intdqoe[13] => hphy_inst.I_IOINTDQOE13
io_intdqoe[14] => hphy_inst.I_IOINTDQOE14
io_intdqoe[15] => hphy_inst.I_IOINTDQOE15
io_intdqoe[16] => hphy_inst.I_IOINTDQOE16
io_intdqoe[17] => hphy_inst.I_IOINTDQOE17
io_intdqoe[18] => hphy_inst.I_IOINTDQOE18
io_intdqoe[19] => hphy_inst.I_IOINTDQOE19
io_intdqoe[20] => hphy_inst.I_IOINTDQOE20
io_intdqoe[21] => hphy_inst.I_IOINTDQOE21
io_intdqoe[22] => hphy_inst.I_IOINTDQOE22
io_intdqoe[23] => hphy_inst.I_IOINTDQOE23
io_intdqoe[24] => hphy_inst.I_IOINTDQOE24
io_intdqoe[25] => hphy_inst.I_IOINTDQOE25
io_intdqoe[26] => hphy_inst.I_IOINTDQOE26
io_intdqoe[27] => hphy_inst.I_IOINTDQOE27
io_intdqoe[28] => hphy_inst.I_IOINTDQOE28
io_intdqoe[29] => hphy_inst.I_IOINTDQOE29
io_intdqoe[30] => hphy_inst.I_IOINTDQOE30
io_intdqoe[31] => hphy_inst.I_IOINTDQOE31
io_intdqoe[32] => hphy_inst.I_IOINTDQOE32
io_intdqoe[33] => hphy_inst.I_IOINTDQOE33
io_intdqoe[34] => hphy_inst.I_IOINTDQOE34
io_intdqoe[35] => hphy_inst.I_IOINTDQOE35
io_intdqoe[36] => hphy_inst.I_IOINTDQOE36
io_intdqoe[37] => hphy_inst.I_IOINTDQOE37
io_intdqoe[38] => hphy_inst.I_IOINTDQOE38
io_intdqoe[39] => hphy_inst.I_IOINTDQOE39
io_intdqoe[40] => hphy_inst.I_IOINTDQOE40
io_intdqoe[41] => hphy_inst.I_IOINTDQOE41
io_intdqoe[42] => hphy_inst.I_IOINTDQOE42
io_intdqoe[43] => hphy_inst.I_IOINTDQOE43
io_intdqoe[44] => hphy_inst.I_IOINTDQOE44
io_intdqoe[45] => hphy_inst.I_IOINTDQOE45
io_intdqoe[46] => hphy_inst.I_IOINTDQOE46
io_intdqoe[47] => hphy_inst.I_IOINTDQOE47
io_intdqoe[48] => hphy_inst.I_IOINTDQOE48
io_intdqoe[49] => hphy_inst.I_IOINTDQOE49
io_intdqoe[50] => hphy_inst.I_IOINTDQOE50
io_intdqoe[51] => hphy_inst.I_IOINTDQOE51
io_intdqoe[52] => hphy_inst.I_IOINTDQOE52
io_intdqoe[53] => hphy_inst.I_IOINTDQOE53
io_intdqoe[54] => hphy_inst.I_IOINTDQOE54
io_intdqoe[55] => hphy_inst.I_IOINTDQOE55
io_intdqoe[56] => hphy_inst.I_IOINTDQOE56
io_intdqoe[57] => hphy_inst.I_IOINTDQOE57
io_intdqoe[58] => hphy_inst.I_IOINTDQOE58
io_intdqoe[59] => hphy_inst.I_IOINTDQOE59
io_intdqoe[60] => hphy_inst.I_IOINTDQOE60
io_intdqoe[61] => hphy_inst.I_IOINTDQOE61
io_intdqoe[62] => hphy_inst.I_IOINTDQOE62
io_intdqoe[63] => hphy_inst.I_IOINTDQOE63
io_intdqoe[64] => hphy_inst.I_IOINTDQOE64
io_intdqoe[65] => hphy_inst.I_IOINTDQOE65
io_intdqoe[66] => hphy_inst.I_IOINTDQOE66
io_intdqoe[67] => hphy_inst.I_IOINTDQOE67
io_intdqoe[68] => hphy_inst.I_IOINTDQOE68
io_intdqoe[69] => hphy_inst.I_IOINTDQOE69
io_intdqoe[70] => hphy_inst.I_IOINTDQOE70
io_intdqoe[71] => hphy_inst.I_IOINTDQOE71
io_intdqoe[72] => hphy_inst.I_IOINTDQOE72
io_intdqoe[73] => hphy_inst.I_IOINTDQOE73
io_intdqoe[74] => hphy_inst.I_IOINTDQOE74
io_intdqoe[75] => hphy_inst.I_IOINTDQOE75
io_intdqoe[76] => hphy_inst.I_IOINTDQOE76
io_intdqoe[77] => hphy_inst.I_IOINTDQOE77
io_intdqoe[78] => hphy_inst.I_IOINTDQOE78
io_intdqoe[79] => hphy_inst.I_IOINTDQOE79
io_intdqoe[80] => hphy_inst.I_IOINTDQOE80
io_intdqoe[81] => hphy_inst.I_IOINTDQOE81
io_intdqoe[82] => hphy_inst.I_IOINTDQOE82
io_intdqoe[83] => hphy_inst.I_IOINTDQOE83
io_intdqoe[84] => hphy_inst.I_IOINTDQOE84
io_intdqoe[85] => hphy_inst.I_IOINTDQOE85
io_intdqoe[86] => hphy_inst.I_IOINTDQOE86
io_intdqoe[87] => hphy_inst.I_IOINTDQOE87
io_intdqoe[88] => hphy_inst.I_IOINTDQOE88
io_intdqoe[89] => hphy_inst.I_IOINTDQOE89
io_intdqsbdout[0] => hphy_inst.I_IOINTDQSBDOUT
io_intdqsbdout[1] => hphy_inst.I_IOINTDQSBDOUT1
io_intdqsbdout[2] => hphy_inst.I_IOINTDQSBDOUT2
io_intdqsbdout[3] => hphy_inst.I_IOINTDQSBDOUT3
io_intdqsbdout[4] => hphy_inst.I_IOINTDQSBDOUT4
io_intdqsbdout[5] => hphy_inst.I_IOINTDQSBDOUT5
io_intdqsbdout[6] => hphy_inst.I_IOINTDQSBDOUT6
io_intdqsbdout[7] => hphy_inst.I_IOINTDQSBDOUT7
io_intdqsbdout[8] => hphy_inst.I_IOINTDQSBDOUT8
io_intdqsbdout[9] => hphy_inst.I_IOINTDQSBDOUT9
io_intdqsbdout[10] => hphy_inst.I_IOINTDQSBDOUT10
io_intdqsbdout[11] => hphy_inst.I_IOINTDQSBDOUT11
io_intdqsbdout[12] => hphy_inst.I_IOINTDQSBDOUT12
io_intdqsbdout[13] => hphy_inst.I_IOINTDQSBDOUT13
io_intdqsbdout[14] => hphy_inst.I_IOINTDQSBDOUT14
io_intdqsbdout[15] => hphy_inst.I_IOINTDQSBDOUT15
io_intdqsbdout[16] => hphy_inst.I_IOINTDQSBDOUT16
io_intdqsbdout[17] => hphy_inst.I_IOINTDQSBDOUT17
io_intdqsbdout[18] => hphy_inst.I_IOINTDQSBDOUT18
io_intdqsbdout[19] => hphy_inst.I_IOINTDQSBDOUT19
io_intdqsboe[0] => hphy_inst.I_IOINTDQSBOE
io_intdqsboe[1] => hphy_inst.I_IOINTDQSBOE1
io_intdqsboe[2] => hphy_inst.I_IOINTDQSBOE2
io_intdqsboe[3] => hphy_inst.I_IOINTDQSBOE3
io_intdqsboe[4] => hphy_inst.I_IOINTDQSBOE4
io_intdqsboe[5] => hphy_inst.I_IOINTDQSBOE5
io_intdqsboe[6] => hphy_inst.I_IOINTDQSBOE6
io_intdqsboe[7] => hphy_inst.I_IOINTDQSBOE7
io_intdqsboe[8] => hphy_inst.I_IOINTDQSBOE8
io_intdqsboe[9] => hphy_inst.I_IOINTDQSBOE9
io_intdqsdout[0] => hphy_inst.I_IOINTDQSDOUT
io_intdqsdout[1] => hphy_inst.I_IOINTDQSDOUT1
io_intdqsdout[2] => hphy_inst.I_IOINTDQSDOUT2
io_intdqsdout[3] => hphy_inst.I_IOINTDQSDOUT3
io_intdqsdout[4] => hphy_inst.I_IOINTDQSDOUT4
io_intdqsdout[5] => hphy_inst.I_IOINTDQSDOUT5
io_intdqsdout[6] => hphy_inst.I_IOINTDQSDOUT6
io_intdqsdout[7] => hphy_inst.I_IOINTDQSDOUT7
io_intdqsdout[8] => hphy_inst.I_IOINTDQSDOUT8
io_intdqsdout[9] => hphy_inst.I_IOINTDQSDOUT9
io_intdqsdout[10] => hphy_inst.I_IOINTDQSDOUT10
io_intdqsdout[11] => hphy_inst.I_IOINTDQSDOUT11
io_intdqsdout[12] => hphy_inst.I_IOINTDQSDOUT12
io_intdqsdout[13] => hphy_inst.I_IOINTDQSDOUT13
io_intdqsdout[14] => hphy_inst.I_IOINTDQSDOUT14
io_intdqsdout[15] => hphy_inst.I_IOINTDQSDOUT15
io_intdqsdout[16] => hphy_inst.I_IOINTDQSDOUT16
io_intdqsdout[17] => hphy_inst.I_IOINTDQSDOUT17
io_intdqsdout[18] => hphy_inst.I_IOINTDQSDOUT18
io_intdqsdout[19] => hphy_inst.I_IOINTDQSDOUT19
io_intdqslogicdqsena[0] => hphy_inst.I_IOINTDQSLOGICDQSENA
io_intdqslogicdqsena[1] => hphy_inst.I_IOINTDQSLOGICDQSENA1
io_intdqslogicdqsena[2] => hphy_inst.I_IOINTDQSLOGICDQSENA2
io_intdqslogicdqsena[3] => hphy_inst.I_IOINTDQSLOGICDQSENA3
io_intdqslogicdqsena[4] => hphy_inst.I_IOINTDQSLOGICDQSENA4
io_intdqslogicdqsena[5] => hphy_inst.I_IOINTDQSLOGICDQSENA5
io_intdqslogicdqsena[6] => hphy_inst.I_IOINTDQSLOGICDQSENA6
io_intdqslogicdqsena[7] => hphy_inst.I_IOINTDQSLOGICDQSENA7
io_intdqslogicdqsena[8] => hphy_inst.I_IOINTDQSLOGICDQSENA8
io_intdqslogicdqsena[9] => hphy_inst.I_IOINTDQSLOGICDQSENA9
io_intdqslogicfiforeset[0] => hphy_inst.I_IOINTDQSLOGICFIFORESET
io_intdqslogicfiforeset[1] => hphy_inst.I_IOINTDQSLOGICFIFORESET1
io_intdqslogicfiforeset[2] => hphy_inst.I_IOINTDQSLOGICFIFORESET2
io_intdqslogicfiforeset[3] => hphy_inst.I_IOINTDQSLOGICFIFORESET3
io_intdqslogicfiforeset[4] => hphy_inst.I_IOINTDQSLOGICFIFORESET4
io_intdqslogicincrdataen[0] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN
io_intdqslogicincrdataen[1] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN1
io_intdqslogicincrdataen[2] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN2
io_intdqslogicincrdataen[3] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN3
io_intdqslogicincrdataen[4] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN4
io_intdqslogicincrdataen[5] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN5
io_intdqslogicincrdataen[6] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN6
io_intdqslogicincrdataen[7] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN7
io_intdqslogicincrdataen[8] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN8
io_intdqslogicincrdataen[9] => hphy_inst.I_IOINTDQSLOGICINCRDATAEN9
io_intdqslogicincwrptr[0] => hphy_inst.I_IOINTDQSLOGICINCWRPTR
io_intdqslogicincwrptr[1] => hphy_inst.I_IOINTDQSLOGICINCWRPTR1
io_intdqslogicincwrptr[2] => hphy_inst.I_IOINTDQSLOGICINCWRPTR2
io_intdqslogicincwrptr[3] => hphy_inst.I_IOINTDQSLOGICINCWRPTR3
io_intdqslogicincwrptr[4] => hphy_inst.I_IOINTDQSLOGICINCWRPTR4
io_intdqslogicincwrptr[5] => hphy_inst.I_IOINTDQSLOGICINCWRPTR5
io_intdqslogicincwrptr[6] => hphy_inst.I_IOINTDQSLOGICINCWRPTR6
io_intdqslogicincwrptr[7] => hphy_inst.I_IOINTDQSLOGICINCWRPTR7
io_intdqslogicincwrptr[8] => hphy_inst.I_IOINTDQSLOGICINCWRPTR8
io_intdqslogicincwrptr[9] => hphy_inst.I_IOINTDQSLOGICINCWRPTR9
io_intdqslogicoct[0] => hphy_inst.I_IOINTDQSLOGICOCT
io_intdqslogicoct[1] => hphy_inst.I_IOINTDQSLOGICOCT1
io_intdqslogicoct[2] => hphy_inst.I_IOINTDQSLOGICOCT2
io_intdqslogicoct[3] => hphy_inst.I_IOINTDQSLOGICOCT3
io_intdqslogicoct[4] => hphy_inst.I_IOINTDQSLOGICOCT4
io_intdqslogicoct[5] => hphy_inst.I_IOINTDQSLOGICOCT5
io_intdqslogicoct[6] => hphy_inst.I_IOINTDQSLOGICOCT6
io_intdqslogicoct[7] => hphy_inst.I_IOINTDQSLOGICOCT7
io_intdqslogicoct[8] => hphy_inst.I_IOINTDQSLOGICOCT8
io_intdqslogicoct[9] => hphy_inst.I_IOINTDQSLOGICOCT9
io_intdqslogicrdatavalid[0] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID
io_intdqslogicrdatavalid[1] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID1
io_intdqslogicrdatavalid[2] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID2
io_intdqslogicrdatavalid[3] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID3
io_intdqslogicrdatavalid[4] <= hphy_inst.O_IOINTDQSLOGICRDATAVALID4
io_intdqslogicreadlatency[0] => hphy_inst.I_IOINTDQSLOGICREADLATENCY
io_intdqslogicreadlatency[1] => hphy_inst.I_IOINTDQSLOGICREADLATENCY1
io_intdqslogicreadlatency[2] => hphy_inst.I_IOINTDQSLOGICREADLATENCY2
io_intdqslogicreadlatency[3] => hphy_inst.I_IOINTDQSLOGICREADLATENCY3
io_intdqslogicreadlatency[4] => hphy_inst.I_IOINTDQSLOGICREADLATENCY4
io_intdqslogicreadlatency[5] => hphy_inst.I_IOINTDQSLOGICREADLATENCY5
io_intdqslogicreadlatency[6] => hphy_inst.I_IOINTDQSLOGICREADLATENCY6
io_intdqslogicreadlatency[7] => hphy_inst.I_IOINTDQSLOGICREADLATENCY7
io_intdqslogicreadlatency[8] => hphy_inst.I_IOINTDQSLOGICREADLATENCY8
io_intdqslogicreadlatency[9] => hphy_inst.I_IOINTDQSLOGICREADLATENCY9
io_intdqslogicreadlatency[10] => hphy_inst.I_IOINTDQSLOGICREADLATENCY10
io_intdqslogicreadlatency[11] => hphy_inst.I_IOINTDQSLOGICREADLATENCY11
io_intdqslogicreadlatency[12] => hphy_inst.I_IOINTDQSLOGICREADLATENCY12
io_intdqslogicreadlatency[13] => hphy_inst.I_IOINTDQSLOGICREADLATENCY13
io_intdqslogicreadlatency[14] => hphy_inst.I_IOINTDQSLOGICREADLATENCY14
io_intdqslogicreadlatency[15] => hphy_inst.I_IOINTDQSLOGICREADLATENCY15
io_intdqslogicreadlatency[16] => hphy_inst.I_IOINTDQSLOGICREADLATENCY16
io_intdqslogicreadlatency[17] => hphy_inst.I_IOINTDQSLOGICREADLATENCY17
io_intdqslogicreadlatency[18] => hphy_inst.I_IOINTDQSLOGICREADLATENCY18
io_intdqslogicreadlatency[19] => hphy_inst.I_IOINTDQSLOGICREADLATENCY19
io_intdqslogicreadlatency[20] => hphy_inst.I_IOINTDQSLOGICREADLATENCY20
io_intdqslogicreadlatency[21] => hphy_inst.I_IOINTDQSLOGICREADLATENCY21
io_intdqslogicreadlatency[22] => hphy_inst.I_IOINTDQSLOGICREADLATENCY22
io_intdqslogicreadlatency[23] => hphy_inst.I_IOINTDQSLOGICREADLATENCY23
io_intdqslogicreadlatency[24] => hphy_inst.I_IOINTDQSLOGICREADLATENCY24
io_intdqsoe[0] => hphy_inst.I_IOINTDQSOE
io_intdqsoe[1] => hphy_inst.I_IOINTDQSOE1
io_intdqsoe[2] => hphy_inst.I_IOINTDQSOE2
io_intdqsoe[3] => hphy_inst.I_IOINTDQSOE3
io_intdqsoe[4] => hphy_inst.I_IOINTDQSOE4
io_intdqsoe[5] => hphy_inst.I_IOINTDQSOE5
io_intdqsoe[6] => hphy_inst.I_IOINTDQSOE6
io_intdqsoe[7] => hphy_inst.I_IOINTDQSOE7
io_intdqsoe[8] => hphy_inst.I_IOINTDQSOE8
io_intdqsoe[9] => hphy_inst.I_IOINTDQSOE9
io_intodtdout[0] => hphy_inst.I_IOINTODTDOUT
io_intodtdout[1] => hphy_inst.I_IOINTODTDOUT1
io_intodtdout[2] => hphy_inst.I_IOINTODTDOUT2
io_intodtdout[3] => hphy_inst.I_IOINTODTDOUT3
io_intodtdout[4] => hphy_inst.I_IOINTODTDOUT4
io_intodtdout[5] => hphy_inst.I_IOINTODTDOUT5
io_intodtdout[6] => hphy_inst.I_IOINTODTDOUT6
io_intodtdout[7] => hphy_inst.I_IOINTODTDOUT7
io_intrasndout[0] => hphy_inst.I_IOINTRASNDOUT
io_intrasndout[1] => hphy_inst.I_IOINTRASNDOUT1
io_intrasndout[2] => hphy_inst.I_IOINTRASNDOUT2
io_intrasndout[3] => hphy_inst.I_IOINTRASNDOUT3
io_intresetndout[0] => hphy_inst.I_IOINTRESETNDOUT
io_intresetndout[1] => hphy_inst.I_IOINTRESETNDOUT1
io_intresetndout[2] => hphy_inst.I_IOINTRESETNDOUT2
io_intresetndout[3] => hphy_inst.I_IOINTRESETNDOUT3
io_intwendout[0] => hphy_inst.I_IOINTWENDOUT
io_intwendout[1] => hphy_inst.I_IOINTWENDOUT1
io_intwendout[2] => hphy_inst.I_IOINTWENDOUT2
io_intwendout[3] => hphy_inst.I_IOINTWENDOUT3
io_intafirlat[0] <= hphy_inst.O_IOINTAFIRLAT
io_intafirlat[1] <= hphy_inst.O_IOINTAFIRLAT1
io_intafirlat[2] <= hphy_inst.O_IOINTAFIRLAT2
io_intafirlat[3] <= hphy_inst.O_IOINTAFIRLAT3
io_intafirlat[4] <= hphy_inst.O_IOINTAFIRLAT4
io_intafiwlat[0] <= hphy_inst.O_IOINTAFIWLAT
io_intafiwlat[1] <= hphy_inst.O_IOINTAFIWLAT1
io_intafiwlat[2] <= hphy_inst.O_IOINTAFIWLAT2
io_intafiwlat[3] <= hphy_inst.O_IOINTAFIWLAT3
io_intaficalfail <= hphy_inst.O_IOINTAFICALFAIL
io_intaficalsuccess <= hphy_inst.O_IOINTAFICALSUCCESS
mem_a[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[4] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[5] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[6] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[7] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[8] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[9] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[10] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[11] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[12] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[13] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_a[14] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_address
mem_ba[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_ba[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_ba[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_bank
mem_cs_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cs_n
mem_cke[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cke
mem_odt[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_odt
mem_we_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_we_n
mem_ras_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ras_n
mem_cas_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_cas_n
mem_reset_n <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_reset_n
mem_dq[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[4] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[5] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[6] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[7] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[8] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[9] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[10] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[11] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[12] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[13] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[14] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[15] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[16] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[17] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[18] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[19] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[20] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[21] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[22] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[23] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[24] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[25] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[26] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[27] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[28] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[29] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[30] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dq[31] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dq
mem_dm[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_dm[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_dm
mem_ck[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ck
mem_ck_n[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.phy_mem_ck_n
mem_dqs[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs
mem_dqs_n[0] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[1] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[2] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
mem_dqs_n[3] <> hps_sdram_p0_acv_hard_io_pads:uio_pads.mem_dqs_n
reset_n_scc_clk <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
reset_n_avl_clk <= global_reset_n.DB_MAX_OUTPUT_PORT_TYPE
scc_data => scc_data.IN1
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_upd[0] => scc_upd[0].IN1
capture_strobe_tracking[0] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[1] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[2] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
capture_strobe_tracking[3] <= hps_sdram_p0_acv_hard_io_pads:uio_pads.capture_strobe_tracking
phy_clk <= seq_clk.DB_MAX_OUTPUT_PORT_TYPE
ctl_clk <= hps_sdram_p0_acv_ldc:memphy_ldc.afi_clk
phy_reset_n <= phy_reset_n.DB_MAX_OUTPUT_PORT_TYPE
pll_afi_clk => pll_afi_clk.IN1
pll_afi_half_clk => ~NO_FANOUT~
pll_addr_cmd_clk => ~NO_FANOUT~
pll_mem_clk => pll_mem_clk.IN1
pll_mem_phy_clk => pll_mem_phy_clk.IN2
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN2
pll_write_clk => pll_write_clk.IN2
pll_write_clk_pre_phy_clk => dll_clk.DATAIN
pll_dqs_ena_clk => pll_dqs_ena_clk.IN1
seq_clk => phy_clk.DATAIN
pll_avl_clk => pll_avl_clk.IN1
pll_config_clk => pll_config_clk.IN1
dll_clk <= pll_write_clk_pre_phy_clk.DB_MAX_OUTPUT_PORT_TYPE
dll_pll_locked <= pll_locked.DB_MAX_OUTPUT_PORT_TYPE
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN2
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN2
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN2
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN2
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN2
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN2
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN2


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
reset_n_addr_cmd_clk => reset_n_addr_cmd_clk.IN1
reset_n_afi_clk => reset_n_core_clk.IN5
oct_ctl_rs_value[0] => oct_ctl_rs_value[0].IN4
oct_ctl_rs_value[1] => oct_ctl_rs_value[1].IN4
oct_ctl_rs_value[2] => oct_ctl_rs_value[2].IN4
oct_ctl_rs_value[3] => oct_ctl_rs_value[3].IN4
oct_ctl_rs_value[4] => oct_ctl_rs_value[4].IN4
oct_ctl_rs_value[5] => oct_ctl_rs_value[5].IN4
oct_ctl_rs_value[6] => oct_ctl_rs_value[6].IN4
oct_ctl_rs_value[7] => oct_ctl_rs_value[7].IN4
oct_ctl_rs_value[8] => oct_ctl_rs_value[8].IN4
oct_ctl_rs_value[9] => oct_ctl_rs_value[9].IN4
oct_ctl_rs_value[10] => oct_ctl_rs_value[10].IN4
oct_ctl_rs_value[11] => oct_ctl_rs_value[11].IN4
oct_ctl_rs_value[12] => oct_ctl_rs_value[12].IN4
oct_ctl_rs_value[13] => oct_ctl_rs_value[13].IN4
oct_ctl_rs_value[14] => oct_ctl_rs_value[14].IN4
oct_ctl_rs_value[15] => oct_ctl_rs_value[15].IN4
oct_ctl_rt_value[0] => oct_ctl_rt_value[0].IN4
oct_ctl_rt_value[1] => oct_ctl_rt_value[1].IN4
oct_ctl_rt_value[2] => oct_ctl_rt_value[2].IN4
oct_ctl_rt_value[3] => oct_ctl_rt_value[3].IN4
oct_ctl_rt_value[4] => oct_ctl_rt_value[4].IN4
oct_ctl_rt_value[5] => oct_ctl_rt_value[5].IN4
oct_ctl_rt_value[6] => oct_ctl_rt_value[6].IN4
oct_ctl_rt_value[7] => oct_ctl_rt_value[7].IN4
oct_ctl_rt_value[8] => oct_ctl_rt_value[8].IN4
oct_ctl_rt_value[9] => oct_ctl_rt_value[9].IN4
oct_ctl_rt_value[10] => oct_ctl_rt_value[10].IN4
oct_ctl_rt_value[11] => oct_ctl_rt_value[11].IN4
oct_ctl_rt_value[12] => oct_ctl_rt_value[12].IN4
oct_ctl_rt_value[13] => oct_ctl_rt_value[13].IN4
oct_ctl_rt_value[14] => oct_ctl_rt_value[14].IN4
oct_ctl_rt_value[15] => oct_ctl_rt_value[15].IN4
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_address[30] => phy_ddio_address[30].IN1
phy_ddio_address[31] => phy_ddio_address[31].IN1
phy_ddio_address[32] => phy_ddio_address[32].IN1
phy_ddio_address[33] => phy_ddio_address[33].IN1
phy_ddio_address[34] => phy_ddio_address[34].IN1
phy_ddio_address[35] => phy_ddio_address[35].IN1
phy_ddio_address[36] => phy_ddio_address[36].IN1
phy_ddio_address[37] => phy_ddio_address[37].IN1
phy_ddio_address[38] => phy_ddio_address[38].IN1
phy_ddio_address[39] => phy_ddio_address[39].IN1
phy_ddio_address[40] => phy_ddio_address[40].IN1
phy_ddio_address[41] => phy_ddio_address[41].IN1
phy_ddio_address[42] => phy_ddio_address[42].IN1
phy_ddio_address[43] => phy_ddio_address[43].IN1
phy_ddio_address[44] => phy_ddio_address[44].IN1
phy_ddio_address[45] => phy_ddio_address[45].IN1
phy_ddio_address[46] => phy_ddio_address[46].IN1
phy_ddio_address[47] => phy_ddio_address[47].IN1
phy_ddio_address[48] => phy_ddio_address[48].IN1
phy_ddio_address[49] => phy_ddio_address[49].IN1
phy_ddio_address[50] => phy_ddio_address[50].IN1
phy_ddio_address[51] => phy_ddio_address[51].IN1
phy_ddio_address[52] => phy_ddio_address[52].IN1
phy_ddio_address[53] => phy_ddio_address[53].IN1
phy_ddio_address[54] => phy_ddio_address[54].IN1
phy_ddio_address[55] => phy_ddio_address[55].IN1
phy_ddio_address[56] => phy_ddio_address[56].IN1
phy_ddio_address[57] => phy_ddio_address[57].IN1
phy_ddio_address[58] => phy_ddio_address[58].IN1
phy_ddio_address[59] => phy_ddio_address[59].IN1
phy_ddio_address[60] => phy_ddio_address[60].IN1
phy_ddio_address[61] => phy_ddio_address[61].IN1
phy_ddio_address[62] => phy_ddio_address[62].IN1
phy_ddio_address[63] => phy_ddio_address[63].IN1
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_bank[6] => phy_ddio_bank[6].IN1
phy_ddio_bank[7] => phy_ddio_bank[7].IN1
phy_ddio_bank[8] => phy_ddio_bank[8].IN1
phy_ddio_bank[9] => phy_ddio_bank[9].IN1
phy_ddio_bank[10] => phy_ddio_bank[10].IN1
phy_ddio_bank[11] => phy_ddio_bank[11].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cs_n[2] => phy_ddio_cs_n[2].IN1
phy_ddio_cs_n[3] => phy_ddio_cs_n[3].IN1
phy_ddio_cs_n[4] => phy_ddio_cs_n[4].IN1
phy_ddio_cs_n[5] => phy_ddio_cs_n[5].IN1
phy_ddio_cs_n[6] => phy_ddio_cs_n[6].IN1
phy_ddio_cs_n[7] => phy_ddio_cs_n[7].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_cke[2] => phy_ddio_cke[2].IN1
phy_ddio_cke[3] => phy_ddio_cke[3].IN1
phy_ddio_cke[4] => phy_ddio_cke[4].IN1
phy_ddio_cke[5] => phy_ddio_cke[5].IN1
phy_ddio_cke[6] => phy_ddio_cke[6].IN1
phy_ddio_cke[7] => phy_ddio_cke[7].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_odt[2] => phy_ddio_odt[2].IN1
phy_ddio_odt[3] => phy_ddio_odt[3].IN1
phy_ddio_odt[4] => phy_ddio_odt[4].IN1
phy_ddio_odt[5] => phy_ddio_odt[5].IN1
phy_ddio_odt[6] => phy_ddio_odt[6].IN1
phy_ddio_odt[7] => phy_ddio_odt[7].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_we_n[2] => phy_ddio_we_n[2].IN1
phy_ddio_we_n[3] => phy_ddio_we_n[3].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_ras_n[2] => phy_ddio_ras_n[2].IN1
phy_ddio_ras_n[3] => phy_ddio_ras_n[3].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_cas_n[2] => phy_ddio_cas_n[2].IN1
phy_ddio_cas_n[3] => phy_ddio_cas_n[3].IN1
phy_ddio_ck[0] => phy_ddio_ck[0].IN1
phy_ddio_ck[1] => phy_ddio_ck[1].IN1
phy_ddio_ck[2] => phy_ddio_ck[2].IN1
phy_ddio_ck[3] => phy_ddio_ck[3].IN1
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_ddio_reset_n[2] => phy_ddio_reset_n[2].IN1
phy_ddio_reset_n[3] => phy_ddio_reset_n[3].IN1
phy_mem_address[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[1] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[2] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[3] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[4] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[5] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[6] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[7] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[8] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[9] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[10] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[11] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[12] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[13] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_address[14] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_address
phy_mem_bank[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[1] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_bank[2] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_bank
phy_mem_cs_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cs_n
phy_mem_cke[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cke
phy_mem_odt[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_odt
phy_mem_we_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_we_n
phy_mem_ras_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ras_n
phy_mem_cas_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_cas_n
phy_mem_reset_n <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_reset_n
pll_afi_clk => core_clk.IN4
pll_afi_phy_clk => pll_afi_phy_clk.IN1
pll_avl_phy_clk => pll_avl_phy_clk.IN5
pll_avl_clk => hr_clk.IN5
avl_clk => ~NO_FANOUT~
pll_mem_clk => ~NO_FANOUT~
pll_mem_phy_clk => pll_mem_phy_clk.IN5
pll_write_clk => pll_write_clk.IN5
pll_dqs_ena_clk => ~NO_FANOUT~
pll_addr_cmd_clk => ~NO_FANOUT~
phy_mem_dq[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[1] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[2] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[3] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[4] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[5] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[6] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[7] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[8] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[9] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[10] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[11] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[12] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[13] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[14] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[15] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[16] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[17] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[18] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[19] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[20] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[21] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[22] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[23] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[24] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[25] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[26] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[27] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[28] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[29] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[30] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dq[31] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_write_data_io
phy_mem_dm[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[1] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[2] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.extra_write_data_out
phy_mem_dm[3] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.extra_write_data_out
phy_mem_ck[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck
phy_mem_ck_n[0] <= hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads.phy_mem_ck_n
mem_dqs[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_io
mem_dqs[1] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.strobe_io
mem_dqs[2] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.strobe_io
mem_dqs[3] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.strobe_io
mem_dqs_n[0] <> hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[1] <> hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[2] <> hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.strobe_n_io
mem_dqs_n[3] <> hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.strobe_n_io
dll_phy_delayctrl[0] => dll_phy_delayctrl[0].IN5
dll_phy_delayctrl[1] => dll_phy_delayctrl[1].IN5
dll_phy_delayctrl[2] => dll_phy_delayctrl[2].IN5
dll_phy_delayctrl[3] => dll_phy_delayctrl[3].IN5
dll_phy_delayctrl[4] => dll_phy_delayctrl[4].IN5
dll_phy_delayctrl[5] => dll_phy_delayctrl[5].IN5
dll_phy_delayctrl[6] => dll_phy_delayctrl[6].IN5
scc_clk => scc_clk.IN4
scc_data => scc_data.IN4
scc_dqs_ena[0] => scc_dqs_ena[0].IN1
scc_dqs_ena[1] => scc_dqs_ena[1].IN1
scc_dqs_ena[2] => scc_dqs_ena[2].IN1
scc_dqs_ena[3] => scc_dqs_ena[3].IN1
scc_dqs_io_ena[0] => scc_dqs_io_ena[0].IN1
scc_dqs_io_ena[1] => scc_dqs_io_ena[1].IN1
scc_dqs_io_ena[2] => scc_dqs_io_ena[2].IN1
scc_dqs_io_ena[3] => scc_dqs_io_ena[3].IN1
scc_dq_ena[0] => scc_dq_ena[0].IN1
scc_dq_ena[1] => scc_dq_ena[1].IN1
scc_dq_ena[2] => scc_dq_ena[2].IN1
scc_dq_ena[3] => scc_dq_ena[3].IN1
scc_dq_ena[4] => scc_dq_ena[4].IN1
scc_dq_ena[5] => scc_dq_ena[5].IN1
scc_dq_ena[6] => scc_dq_ena[6].IN1
scc_dq_ena[7] => scc_dq_ena[7].IN1
scc_dq_ena[8] => scc_dq_ena[8].IN1
scc_dq_ena[9] => scc_dq_ena[9].IN1
scc_dq_ena[10] => scc_dq_ena[10].IN1
scc_dq_ena[11] => scc_dq_ena[11].IN1
scc_dq_ena[12] => scc_dq_ena[12].IN1
scc_dq_ena[13] => scc_dq_ena[13].IN1
scc_dq_ena[14] => scc_dq_ena[14].IN1
scc_dq_ena[15] => scc_dq_ena[15].IN1
scc_dq_ena[16] => scc_dq_ena[16].IN1
scc_dq_ena[17] => scc_dq_ena[17].IN1
scc_dq_ena[18] => scc_dq_ena[18].IN1
scc_dq_ena[19] => scc_dq_ena[19].IN1
scc_dq_ena[20] => scc_dq_ena[20].IN1
scc_dq_ena[21] => scc_dq_ena[21].IN1
scc_dq_ena[22] => scc_dq_ena[22].IN1
scc_dq_ena[23] => scc_dq_ena[23].IN1
scc_dq_ena[24] => scc_dq_ena[24].IN1
scc_dq_ena[25] => scc_dq_ena[25].IN1
scc_dq_ena[26] => scc_dq_ena[26].IN1
scc_dq_ena[27] => scc_dq_ena[27].IN1
scc_dq_ena[28] => scc_dq_ena[28].IN1
scc_dq_ena[29] => scc_dq_ena[29].IN1
scc_dq_ena[30] => scc_dq_ena[30].IN1
scc_dq_ena[31] => scc_dq_ena[31].IN1
scc_dm_ena[0] => scc_dm_ena[0].IN1
scc_dm_ena[1] => scc_dm_ena[1].IN1
scc_dm_ena[2] => scc_dm_ena[2].IN1
scc_dm_ena[3] => scc_dm_ena[3].IN1
scc_upd => scc_upd.IN4
seq_read_latency_counter[0] => ~NO_FANOUT~
seq_read_latency_counter[1] => ~NO_FANOUT~
seq_read_latency_counter[2] => ~NO_FANOUT~
seq_read_latency_counter[3] => ~NO_FANOUT~
seq_read_latency_counter[4] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[1] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[2] => ~NO_FANOUT~
seq_read_increment_vfifo_fr[3] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[0] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[1] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[2] => ~NO_FANOUT~
seq_read_increment_vfifo_hr[3] => ~NO_FANOUT~
phy_ddio_dmdout[0] => phy_ddio_dmdout[0].IN1
phy_ddio_dmdout[1] => phy_ddio_dmdout[1].IN1
phy_ddio_dmdout[2] => phy_ddio_dmdout[2].IN1
phy_ddio_dmdout[3] => phy_ddio_dmdout[3].IN1
phy_ddio_dmdout[4] => phy_ddio_dmdout[4].IN1
phy_ddio_dmdout[5] => phy_ddio_dmdout[5].IN1
phy_ddio_dmdout[6] => phy_ddio_dmdout[6].IN1
phy_ddio_dmdout[7] => phy_ddio_dmdout[7].IN1
phy_ddio_dmdout[8] => phy_ddio_dmdout[8].IN1
phy_ddio_dmdout[9] => phy_ddio_dmdout[9].IN1
phy_ddio_dmdout[10] => phy_ddio_dmdout[10].IN1
phy_ddio_dmdout[11] => phy_ddio_dmdout[11].IN1
phy_ddio_dmdout[12] => phy_ddio_dmdout[12].IN1
phy_ddio_dmdout[13] => phy_ddio_dmdout[13].IN1
phy_ddio_dmdout[14] => phy_ddio_dmdout[14].IN1
phy_ddio_dmdout[15] => phy_ddio_dmdout[15].IN1
phy_ddio_dmdout[16] => ~NO_FANOUT~
phy_ddio_dmdout[17] => ~NO_FANOUT~
phy_ddio_dmdout[18] => ~NO_FANOUT~
phy_ddio_dmdout[19] => ~NO_FANOUT~
phy_ddio_dmdout[20] => ~NO_FANOUT~
phy_ddio_dmdout[21] => ~NO_FANOUT~
phy_ddio_dmdout[22] => ~NO_FANOUT~
phy_ddio_dmdout[23] => ~NO_FANOUT~
phy_ddio_dmdout[24] => ~NO_FANOUT~
phy_ddio_dqdout[0] => phy_ddio_dqdout[0].IN1
phy_ddio_dqdout[1] => phy_ddio_dqdout[1].IN1
phy_ddio_dqdout[2] => phy_ddio_dqdout[2].IN1
phy_ddio_dqdout[3] => phy_ddio_dqdout[3].IN1
phy_ddio_dqdout[4] => phy_ddio_dqdout[4].IN1
phy_ddio_dqdout[5] => phy_ddio_dqdout[5].IN1
phy_ddio_dqdout[6] => phy_ddio_dqdout[6].IN1
phy_ddio_dqdout[7] => phy_ddio_dqdout[7].IN1
phy_ddio_dqdout[8] => phy_ddio_dqdout[8].IN1
phy_ddio_dqdout[9] => phy_ddio_dqdout[9].IN1
phy_ddio_dqdout[10] => phy_ddio_dqdout[10].IN1
phy_ddio_dqdout[11] => phy_ddio_dqdout[11].IN1
phy_ddio_dqdout[12] => phy_ddio_dqdout[12].IN1
phy_ddio_dqdout[13] => phy_ddio_dqdout[13].IN1
phy_ddio_dqdout[14] => phy_ddio_dqdout[14].IN1
phy_ddio_dqdout[15] => phy_ddio_dqdout[15].IN1
phy_ddio_dqdout[16] => phy_ddio_dqdout[16].IN1
phy_ddio_dqdout[17] => phy_ddio_dqdout[17].IN1
phy_ddio_dqdout[18] => phy_ddio_dqdout[18].IN1
phy_ddio_dqdout[19] => phy_ddio_dqdout[19].IN1
phy_ddio_dqdout[20] => phy_ddio_dqdout[20].IN1
phy_ddio_dqdout[21] => phy_ddio_dqdout[21].IN1
phy_ddio_dqdout[22] => phy_ddio_dqdout[22].IN1
phy_ddio_dqdout[23] => phy_ddio_dqdout[23].IN1
phy_ddio_dqdout[24] => phy_ddio_dqdout[24].IN1
phy_ddio_dqdout[25] => phy_ddio_dqdout[25].IN1
phy_ddio_dqdout[26] => phy_ddio_dqdout[26].IN1
phy_ddio_dqdout[27] => phy_ddio_dqdout[27].IN1
phy_ddio_dqdout[28] => phy_ddio_dqdout[28].IN1
phy_ddio_dqdout[29] => phy_ddio_dqdout[29].IN1
phy_ddio_dqdout[30] => phy_ddio_dqdout[30].IN1
phy_ddio_dqdout[31] => phy_ddio_dqdout[31].IN1
phy_ddio_dqdout[32] => ~NO_FANOUT~
phy_ddio_dqdout[33] => ~NO_FANOUT~
phy_ddio_dqdout[34] => ~NO_FANOUT~
phy_ddio_dqdout[35] => ~NO_FANOUT~
phy_ddio_dqdout[36] => phy_ddio_dqdout[36].IN1
phy_ddio_dqdout[37] => phy_ddio_dqdout[37].IN1
phy_ddio_dqdout[38] => phy_ddio_dqdout[38].IN1
phy_ddio_dqdout[39] => phy_ddio_dqdout[39].IN1
phy_ddio_dqdout[40] => phy_ddio_dqdout[40].IN1
phy_ddio_dqdout[41] => phy_ddio_dqdout[41].IN1
phy_ddio_dqdout[42] => phy_ddio_dqdout[42].IN1
phy_ddio_dqdout[43] => phy_ddio_dqdout[43].IN1
phy_ddio_dqdout[44] => phy_ddio_dqdout[44].IN1
phy_ddio_dqdout[45] => phy_ddio_dqdout[45].IN1
phy_ddio_dqdout[46] => phy_ddio_dqdout[46].IN1
phy_ddio_dqdout[47] => phy_ddio_dqdout[47].IN1
phy_ddio_dqdout[48] => phy_ddio_dqdout[48].IN1
phy_ddio_dqdout[49] => phy_ddio_dqdout[49].IN1
phy_ddio_dqdout[50] => phy_ddio_dqdout[50].IN1
phy_ddio_dqdout[51] => phy_ddio_dqdout[51].IN1
phy_ddio_dqdout[52] => phy_ddio_dqdout[52].IN1
phy_ddio_dqdout[53] => phy_ddio_dqdout[53].IN1
phy_ddio_dqdout[54] => phy_ddio_dqdout[54].IN1
phy_ddio_dqdout[55] => phy_ddio_dqdout[55].IN1
phy_ddio_dqdout[56] => phy_ddio_dqdout[56].IN1
phy_ddio_dqdout[57] => phy_ddio_dqdout[57].IN1
phy_ddio_dqdout[58] => phy_ddio_dqdout[58].IN1
phy_ddio_dqdout[59] => phy_ddio_dqdout[59].IN1
phy_ddio_dqdout[60] => phy_ddio_dqdout[60].IN1
phy_ddio_dqdout[61] => phy_ddio_dqdout[61].IN1
phy_ddio_dqdout[62] => phy_ddio_dqdout[62].IN1
phy_ddio_dqdout[63] => phy_ddio_dqdout[63].IN1
phy_ddio_dqdout[64] => phy_ddio_dqdout[64].IN1
phy_ddio_dqdout[65] => phy_ddio_dqdout[65].IN1
phy_ddio_dqdout[66] => phy_ddio_dqdout[66].IN1
phy_ddio_dqdout[67] => phy_ddio_dqdout[67].IN1
phy_ddio_dqdout[68] => ~NO_FANOUT~
phy_ddio_dqdout[69] => ~NO_FANOUT~
phy_ddio_dqdout[70] => ~NO_FANOUT~
phy_ddio_dqdout[71] => ~NO_FANOUT~
phy_ddio_dqdout[72] => phy_ddio_dqdout[72].IN1
phy_ddio_dqdout[73] => phy_ddio_dqdout[73].IN1
phy_ddio_dqdout[74] => phy_ddio_dqdout[74].IN1
phy_ddio_dqdout[75] => phy_ddio_dqdout[75].IN1
phy_ddio_dqdout[76] => phy_ddio_dqdout[76].IN1
phy_ddio_dqdout[77] => phy_ddio_dqdout[77].IN1
phy_ddio_dqdout[78] => phy_ddio_dqdout[78].IN1
phy_ddio_dqdout[79] => phy_ddio_dqdout[79].IN1
phy_ddio_dqdout[80] => phy_ddio_dqdout[80].IN1
phy_ddio_dqdout[81] => phy_ddio_dqdout[81].IN1
phy_ddio_dqdout[82] => phy_ddio_dqdout[82].IN1
phy_ddio_dqdout[83] => phy_ddio_dqdout[83].IN1
phy_ddio_dqdout[84] => phy_ddio_dqdout[84].IN1
phy_ddio_dqdout[85] => phy_ddio_dqdout[85].IN1
phy_ddio_dqdout[86] => phy_ddio_dqdout[86].IN1
phy_ddio_dqdout[87] => phy_ddio_dqdout[87].IN1
phy_ddio_dqdout[88] => phy_ddio_dqdout[88].IN1
phy_ddio_dqdout[89] => phy_ddio_dqdout[89].IN1
phy_ddio_dqdout[90] => phy_ddio_dqdout[90].IN1
phy_ddio_dqdout[91] => phy_ddio_dqdout[91].IN1
phy_ddio_dqdout[92] => phy_ddio_dqdout[92].IN1
phy_ddio_dqdout[93] => phy_ddio_dqdout[93].IN1
phy_ddio_dqdout[94] => phy_ddio_dqdout[94].IN1
phy_ddio_dqdout[95] => phy_ddio_dqdout[95].IN1
phy_ddio_dqdout[96] => phy_ddio_dqdout[96].IN1
phy_ddio_dqdout[97] => phy_ddio_dqdout[97].IN1
phy_ddio_dqdout[98] => phy_ddio_dqdout[98].IN1
phy_ddio_dqdout[99] => phy_ddio_dqdout[99].IN1
phy_ddio_dqdout[100] => phy_ddio_dqdout[100].IN1
phy_ddio_dqdout[101] => phy_ddio_dqdout[101].IN1
phy_ddio_dqdout[102] => phy_ddio_dqdout[102].IN1
phy_ddio_dqdout[103] => phy_ddio_dqdout[103].IN1
phy_ddio_dqdout[104] => ~NO_FANOUT~
phy_ddio_dqdout[105] => ~NO_FANOUT~
phy_ddio_dqdout[106] => ~NO_FANOUT~
phy_ddio_dqdout[107] => ~NO_FANOUT~
phy_ddio_dqdout[108] => phy_ddio_dqdout[108].IN1
phy_ddio_dqdout[109] => phy_ddio_dqdout[109].IN1
phy_ddio_dqdout[110] => phy_ddio_dqdout[110].IN1
phy_ddio_dqdout[111] => phy_ddio_dqdout[111].IN1
phy_ddio_dqdout[112] => phy_ddio_dqdout[112].IN1
phy_ddio_dqdout[113] => phy_ddio_dqdout[113].IN1
phy_ddio_dqdout[114] => phy_ddio_dqdout[114].IN1
phy_ddio_dqdout[115] => phy_ddio_dqdout[115].IN1
phy_ddio_dqdout[116] => phy_ddio_dqdout[116].IN1
phy_ddio_dqdout[117] => phy_ddio_dqdout[117].IN1
phy_ddio_dqdout[118] => phy_ddio_dqdout[118].IN1
phy_ddio_dqdout[119] => phy_ddio_dqdout[119].IN1
phy_ddio_dqdout[120] => phy_ddio_dqdout[120].IN1
phy_ddio_dqdout[121] => phy_ddio_dqdout[121].IN1
phy_ddio_dqdout[122] => phy_ddio_dqdout[122].IN1
phy_ddio_dqdout[123] => phy_ddio_dqdout[123].IN1
phy_ddio_dqdout[124] => phy_ddio_dqdout[124].IN1
phy_ddio_dqdout[125] => phy_ddio_dqdout[125].IN1
phy_ddio_dqdout[126] => phy_ddio_dqdout[126].IN1
phy_ddio_dqdout[127] => phy_ddio_dqdout[127].IN1
phy_ddio_dqdout[128] => phy_ddio_dqdout[128].IN1
phy_ddio_dqdout[129] => phy_ddio_dqdout[129].IN1
phy_ddio_dqdout[130] => phy_ddio_dqdout[130].IN1
phy_ddio_dqdout[131] => phy_ddio_dqdout[131].IN1
phy_ddio_dqdout[132] => phy_ddio_dqdout[132].IN1
phy_ddio_dqdout[133] => phy_ddio_dqdout[133].IN1
phy_ddio_dqdout[134] => phy_ddio_dqdout[134].IN1
phy_ddio_dqdout[135] => phy_ddio_dqdout[135].IN1
phy_ddio_dqdout[136] => phy_ddio_dqdout[136].IN1
phy_ddio_dqdout[137] => phy_ddio_dqdout[137].IN1
phy_ddio_dqdout[138] => phy_ddio_dqdout[138].IN1
phy_ddio_dqdout[139] => phy_ddio_dqdout[139].IN1
phy_ddio_dqdout[140] => ~NO_FANOUT~
phy_ddio_dqdout[141] => ~NO_FANOUT~
phy_ddio_dqdout[142] => ~NO_FANOUT~
phy_ddio_dqdout[143] => ~NO_FANOUT~
phy_ddio_dqdout[144] => ~NO_FANOUT~
phy_ddio_dqdout[145] => ~NO_FANOUT~
phy_ddio_dqdout[146] => ~NO_FANOUT~
phy_ddio_dqdout[147] => ~NO_FANOUT~
phy_ddio_dqdout[148] => ~NO_FANOUT~
phy_ddio_dqdout[149] => ~NO_FANOUT~
phy_ddio_dqdout[150] => ~NO_FANOUT~
phy_ddio_dqdout[151] => ~NO_FANOUT~
phy_ddio_dqdout[152] => ~NO_FANOUT~
phy_ddio_dqdout[153] => ~NO_FANOUT~
phy_ddio_dqdout[154] => ~NO_FANOUT~
phy_ddio_dqdout[155] => ~NO_FANOUT~
phy_ddio_dqdout[156] => ~NO_FANOUT~
phy_ddio_dqdout[157] => ~NO_FANOUT~
phy_ddio_dqdout[158] => ~NO_FANOUT~
phy_ddio_dqdout[159] => ~NO_FANOUT~
phy_ddio_dqdout[160] => ~NO_FANOUT~
phy_ddio_dqdout[161] => ~NO_FANOUT~
phy_ddio_dqdout[162] => ~NO_FANOUT~
phy_ddio_dqdout[163] => ~NO_FANOUT~
phy_ddio_dqdout[164] => ~NO_FANOUT~
phy_ddio_dqdout[165] => ~NO_FANOUT~
phy_ddio_dqdout[166] => ~NO_FANOUT~
phy_ddio_dqdout[167] => ~NO_FANOUT~
phy_ddio_dqdout[168] => ~NO_FANOUT~
phy_ddio_dqdout[169] => ~NO_FANOUT~
phy_ddio_dqdout[170] => ~NO_FANOUT~
phy_ddio_dqdout[171] => ~NO_FANOUT~
phy_ddio_dqdout[172] => ~NO_FANOUT~
phy_ddio_dqdout[173] => ~NO_FANOUT~
phy_ddio_dqdout[174] => ~NO_FANOUT~
phy_ddio_dqdout[175] => ~NO_FANOUT~
phy_ddio_dqdout[176] => ~NO_FANOUT~
phy_ddio_dqdout[177] => ~NO_FANOUT~
phy_ddio_dqdout[178] => ~NO_FANOUT~
phy_ddio_dqdout[179] => ~NO_FANOUT~
phy_ddio_dqs_oe[0] => phy_ddio_dqs_oe[0].IN1
phy_ddio_dqs_oe[1] => phy_ddio_dqs_oe[1].IN1
phy_ddio_dqs_oe[2] => phy_ddio_dqs_oe[2].IN1
phy_ddio_dqs_oe[3] => phy_ddio_dqs_oe[3].IN1
phy_ddio_dqs_oe[4] => phy_ddio_dqs_oe[4].IN1
phy_ddio_dqs_oe[5] => phy_ddio_dqs_oe[5].IN1
phy_ddio_dqs_oe[6] => phy_ddio_dqs_oe[6].IN1
phy_ddio_dqs_oe[7] => phy_ddio_dqs_oe[7].IN1
phy_ddio_dqs_oe[8] => ~NO_FANOUT~
phy_ddio_dqs_oe[9] => ~NO_FANOUT~
phy_ddio_dqsdout[0] => phy_ddio_dqsdout[0].IN1
phy_ddio_dqsdout[1] => phy_ddio_dqsdout[1].IN1
phy_ddio_dqsdout[2] => phy_ddio_dqsdout[2].IN1
phy_ddio_dqsdout[3] => phy_ddio_dqsdout[3].IN1
phy_ddio_dqsdout[4] => phy_ddio_dqsdout[4].IN1
phy_ddio_dqsdout[5] => phy_ddio_dqsdout[5].IN1
phy_ddio_dqsdout[6] => phy_ddio_dqsdout[6].IN1
phy_ddio_dqsdout[7] => phy_ddio_dqsdout[7].IN1
phy_ddio_dqsdout[8] => phy_ddio_dqsdout[8].IN1
phy_ddio_dqsdout[9] => phy_ddio_dqsdout[9].IN1
phy_ddio_dqsdout[10] => phy_ddio_dqsdout[10].IN1
phy_ddio_dqsdout[11] => phy_ddio_dqsdout[11].IN1
phy_ddio_dqsdout[12] => phy_ddio_dqsdout[12].IN1
phy_ddio_dqsdout[13] => phy_ddio_dqsdout[13].IN1
phy_ddio_dqsdout[14] => phy_ddio_dqsdout[14].IN1
phy_ddio_dqsdout[15] => phy_ddio_dqsdout[15].IN1
phy_ddio_dqsdout[16] => ~NO_FANOUT~
phy_ddio_dqsdout[17] => ~NO_FANOUT~
phy_ddio_dqsdout[18] => ~NO_FANOUT~
phy_ddio_dqsdout[19] => ~NO_FANOUT~
phy_ddio_dqsb_oe[0] => ~NO_FANOUT~
phy_ddio_dqsb_oe[1] => ~NO_FANOUT~
phy_ddio_dqsb_oe[2] => ~NO_FANOUT~
phy_ddio_dqsb_oe[3] => ~NO_FANOUT~
phy_ddio_dqsb_oe[4] => ~NO_FANOUT~
phy_ddio_dqsb_oe[5] => ~NO_FANOUT~
phy_ddio_dqsb_oe[6] => ~NO_FANOUT~
phy_ddio_dqsb_oe[7] => ~NO_FANOUT~
phy_ddio_dqsb_oe[8] => ~NO_FANOUT~
phy_ddio_dqsb_oe[9] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[0] => phy_ddio_dqslogic_oct[0].IN1
phy_ddio_dqslogic_oct[1] => phy_ddio_dqslogic_oct[1].IN1
phy_ddio_dqslogic_oct[2] => phy_ddio_dqslogic_oct[2].IN1
phy_ddio_dqslogic_oct[3] => phy_ddio_dqslogic_oct[3].IN1
phy_ddio_dqslogic_oct[4] => phy_ddio_dqslogic_oct[4].IN1
phy_ddio_dqslogic_oct[5] => phy_ddio_dqslogic_oct[5].IN1
phy_ddio_dqslogic_oct[6] => phy_ddio_dqslogic_oct[6].IN1
phy_ddio_dqslogic_oct[7] => phy_ddio_dqslogic_oct[7].IN1
phy_ddio_dqslogic_oct[8] => ~NO_FANOUT~
phy_ddio_dqslogic_oct[9] => ~NO_FANOUT~
phy_ddio_dqslogic_fiforeset[0] => phy_ddio_dqslogic_fiforeset[0].IN1
phy_ddio_dqslogic_fiforeset[1] => phy_ddio_dqslogic_fiforeset[1].IN1
phy_ddio_dqslogic_fiforeset[2] => phy_ddio_dqslogic_fiforeset[2].IN1
phy_ddio_dqslogic_fiforeset[3] => phy_ddio_dqslogic_fiforeset[3].IN1
phy_ddio_dqslogic_fiforeset[4] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_pstamble[0] => phy_ddio_dqslogic_aclr_pstamble[0].IN1
phy_ddio_dqslogic_aclr_pstamble[1] => phy_ddio_dqslogic_aclr_pstamble[1].IN1
phy_ddio_dqslogic_aclr_pstamble[2] => phy_ddio_dqslogic_aclr_pstamble[2].IN1
phy_ddio_dqslogic_aclr_pstamble[3] => phy_ddio_dqslogic_aclr_pstamble[3].IN1
phy_ddio_dqslogic_aclr_pstamble[4] => ~NO_FANOUT~
phy_ddio_dqslogic_aclr_fifoctrl[0] => phy_ddio_dqslogic_aclr_fifoctrl[0].IN1
phy_ddio_dqslogic_aclr_fifoctrl[1] => phy_ddio_dqslogic_aclr_fifoctrl[1].IN1
phy_ddio_dqslogic_aclr_fifoctrl[2] => phy_ddio_dqslogic_aclr_fifoctrl[2].IN1
phy_ddio_dqslogic_aclr_fifoctrl[3] => phy_ddio_dqslogic_aclr_fifoctrl[3].IN1
phy_ddio_dqslogic_aclr_fifoctrl[4] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[0] => phy_ddio_dqslogic_incwrptr[0].IN1
phy_ddio_dqslogic_incwrptr[1] => phy_ddio_dqslogic_incwrptr[1].IN1
phy_ddio_dqslogic_incwrptr[2] => phy_ddio_dqslogic_incwrptr[2].IN1
phy_ddio_dqslogic_incwrptr[3] => phy_ddio_dqslogic_incwrptr[3].IN1
phy_ddio_dqslogic_incwrptr[4] => phy_ddio_dqslogic_incwrptr[4].IN1
phy_ddio_dqslogic_incwrptr[5] => phy_ddio_dqslogic_incwrptr[5].IN1
phy_ddio_dqslogic_incwrptr[6] => phy_ddio_dqslogic_incwrptr[6].IN1
phy_ddio_dqslogic_incwrptr[7] => phy_ddio_dqslogic_incwrptr[7].IN1
phy_ddio_dqslogic_incwrptr[8] => ~NO_FANOUT~
phy_ddio_dqslogic_incwrptr[9] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[0] => phy_ddio_dqslogic_readlatency[0].IN1
phy_ddio_dqslogic_readlatency[1] => phy_ddio_dqslogic_readlatency[1].IN1
phy_ddio_dqslogic_readlatency[2] => phy_ddio_dqslogic_readlatency[2].IN1
phy_ddio_dqslogic_readlatency[3] => phy_ddio_dqslogic_readlatency[3].IN1
phy_ddio_dqslogic_readlatency[4] => phy_ddio_dqslogic_readlatency[4].IN1
phy_ddio_dqslogic_readlatency[5] => phy_ddio_dqslogic_readlatency[5].IN1
phy_ddio_dqslogic_readlatency[6] => phy_ddio_dqslogic_readlatency[6].IN1
phy_ddio_dqslogic_readlatency[7] => phy_ddio_dqslogic_readlatency[7].IN1
phy_ddio_dqslogic_readlatency[8] => phy_ddio_dqslogic_readlatency[8].IN1
phy_ddio_dqslogic_readlatency[9] => phy_ddio_dqslogic_readlatency[9].IN1
phy_ddio_dqslogic_readlatency[10] => phy_ddio_dqslogic_readlatency[10].IN1
phy_ddio_dqslogic_readlatency[11] => phy_ddio_dqslogic_readlatency[11].IN1
phy_ddio_dqslogic_readlatency[12] => phy_ddio_dqslogic_readlatency[12].IN1
phy_ddio_dqslogic_readlatency[13] => phy_ddio_dqslogic_readlatency[13].IN1
phy_ddio_dqslogic_readlatency[14] => phy_ddio_dqslogic_readlatency[14].IN1
phy_ddio_dqslogic_readlatency[15] => phy_ddio_dqslogic_readlatency[15].IN1
phy_ddio_dqslogic_readlatency[16] => phy_ddio_dqslogic_readlatency[16].IN1
phy_ddio_dqslogic_readlatency[17] => phy_ddio_dqslogic_readlatency[17].IN1
phy_ddio_dqslogic_readlatency[18] => phy_ddio_dqslogic_readlatency[18].IN1
phy_ddio_dqslogic_readlatency[19] => phy_ddio_dqslogic_readlatency[19].IN1
phy_ddio_dqslogic_readlatency[20] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[21] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[22] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[23] => ~NO_FANOUT~
phy_ddio_dqslogic_readlatency[24] => ~NO_FANOUT~
ddio_phy_dqslogic_rdatavalid[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[1] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[2] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[3] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.lfifo_rdata_valid
ddio_phy_dqslogic_rdatavalid[4] <= <VCC>
ddio_phy_dqdin[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[1] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[2] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[3] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[4] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[5] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[6] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[7] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[8] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[9] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[10] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[11] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[12] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[13] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[14] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[15] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[16] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[17] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[18] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[19] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[20] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[21] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[22] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[23] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[24] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[25] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[26] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[27] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[28] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[29] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[30] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[31] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[32] <= <GND>
ddio_phy_dqdin[33] <= <GND>
ddio_phy_dqdin[34] <= <GND>
ddio_phy_dqdin[35] <= <GND>
ddio_phy_dqdin[36] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[37] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[38] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[39] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[40] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[41] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[42] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[43] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[44] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[45] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[46] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[47] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[48] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[49] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[50] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[51] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[52] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[53] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[54] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[55] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[56] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[57] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[58] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[59] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[60] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[61] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[62] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[63] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[64] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[65] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[66] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[67] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[68] <= <GND>
ddio_phy_dqdin[69] <= <GND>
ddio_phy_dqdin[70] <= <GND>
ddio_phy_dqdin[71] <= <GND>
ddio_phy_dqdin[72] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[73] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[74] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[75] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[76] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[77] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[78] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[79] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[80] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[81] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[82] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[83] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[84] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[85] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[86] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[87] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[88] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[89] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[90] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[91] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[92] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[93] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[94] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[95] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[96] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[97] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[98] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[99] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[100] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[101] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[102] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[103] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[104] <= <GND>
ddio_phy_dqdin[105] <= <GND>
ddio_phy_dqdin[106] <= <GND>
ddio_phy_dqdin[107] <= <GND>
ddio_phy_dqdin[108] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[109] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[110] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[111] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[112] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[113] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[114] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[115] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[116] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[117] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[118] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[119] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[120] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[121] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[122] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[123] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[124] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[125] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[126] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[127] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[128] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[129] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[130] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[131] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[132] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[133] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[134] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[135] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[136] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[137] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[138] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[139] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.read_data_out
ddio_phy_dqdin[140] <= <GND>
ddio_phy_dqdin[141] <= <GND>
ddio_phy_dqdin[142] <= <GND>
ddio_phy_dqdin[143] <= <GND>
ddio_phy_dqdin[144] <= <GND>
ddio_phy_dqdin[145] <= <GND>
ddio_phy_dqdin[146] <= <GND>
ddio_phy_dqdin[147] <= <GND>
ddio_phy_dqdin[148] <= <GND>
ddio_phy_dqdin[149] <= <GND>
ddio_phy_dqdin[150] <= <GND>
ddio_phy_dqdin[151] <= <GND>
ddio_phy_dqdin[152] <= <GND>
ddio_phy_dqdin[153] <= <GND>
ddio_phy_dqdin[154] <= <GND>
ddio_phy_dqdin[155] <= <GND>
ddio_phy_dqdin[156] <= <GND>
ddio_phy_dqdin[157] <= <GND>
ddio_phy_dqdin[158] <= <GND>
ddio_phy_dqdin[159] <= <GND>
ddio_phy_dqdin[160] <= <GND>
ddio_phy_dqdin[161] <= <GND>
ddio_phy_dqdin[162] <= <GND>
ddio_phy_dqdin[163] <= <GND>
ddio_phy_dqdin[164] <= <GND>
ddio_phy_dqdin[165] <= <GND>
ddio_phy_dqdin[166] <= <GND>
ddio_phy_dqdin[167] <= <GND>
ddio_phy_dqdin[168] <= <GND>
ddio_phy_dqdin[169] <= <GND>
ddio_phy_dqdin[170] <= <GND>
ddio_phy_dqdin[171] <= <GND>
ddio_phy_dqdin[172] <= <GND>
ddio_phy_dqdin[173] <= <GND>
ddio_phy_dqdin[174] <= <GND>
ddio_phy_dqdin[175] <= <GND>
ddio_phy_dqdin[176] <= <GND>
ddio_phy_dqdin[177] <= <GND>
ddio_phy_dqdin[178] <= <GND>
ddio_phy_dqdin[179] <= <GND>
phy_ddio_dqslogic_incrdataen[0] => phy_ddio_dqslogic_incrdataen[0].IN1
phy_ddio_dqslogic_incrdataen[1] => phy_ddio_dqslogic_incrdataen[1].IN1
phy_ddio_dqslogic_incrdataen[2] => phy_ddio_dqslogic_incrdataen[2].IN1
phy_ddio_dqslogic_incrdataen[3] => phy_ddio_dqslogic_incrdataen[3].IN1
phy_ddio_dqslogic_incrdataen[4] => phy_ddio_dqslogic_incrdataen[4].IN1
phy_ddio_dqslogic_incrdataen[5] => phy_ddio_dqslogic_incrdataen[5].IN1
phy_ddio_dqslogic_incrdataen[6] => phy_ddio_dqslogic_incrdataen[6].IN1
phy_ddio_dqslogic_incrdataen[7] => phy_ddio_dqslogic_incrdataen[7].IN1
phy_ddio_dqslogic_incrdataen[8] => ~NO_FANOUT~
phy_ddio_dqslogic_incrdataen[9] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[0] => phy_ddio_dqslogic_dqsena[0].IN2
phy_ddio_dqslogic_dqsena[1] => phy_ddio_dqslogic_dqsena[1].IN2
phy_ddio_dqslogic_dqsena[2] => phy_ddio_dqslogic_dqsena[2].IN2
phy_ddio_dqslogic_dqsena[3] => phy_ddio_dqslogic_dqsena[3].IN2
phy_ddio_dqslogic_dqsena[4] => phy_ddio_dqslogic_dqsena[4].IN2
phy_ddio_dqslogic_dqsena[5] => phy_ddio_dqslogic_dqsena[5].IN2
phy_ddio_dqslogic_dqsena[6] => phy_ddio_dqslogic_dqsena[6].IN2
phy_ddio_dqslogic_dqsena[7] => phy_ddio_dqslogic_dqsena[7].IN2
phy_ddio_dqslogic_dqsena[8] => ~NO_FANOUT~
phy_ddio_dqslogic_dqsena[9] => ~NO_FANOUT~
phy_ddio_dqoe[0] => phy_ddio_dqoe[0].IN1
phy_ddio_dqoe[1] => phy_ddio_dqoe[1].IN1
phy_ddio_dqoe[2] => phy_ddio_dqoe[2].IN1
phy_ddio_dqoe[3] => phy_ddio_dqoe[3].IN1
phy_ddio_dqoe[4] => phy_ddio_dqoe[4].IN1
phy_ddio_dqoe[5] => phy_ddio_dqoe[5].IN1
phy_ddio_dqoe[6] => phy_ddio_dqoe[6].IN1
phy_ddio_dqoe[7] => phy_ddio_dqoe[7].IN1
phy_ddio_dqoe[8] => phy_ddio_dqoe[8].IN1
phy_ddio_dqoe[9] => phy_ddio_dqoe[9].IN1
phy_ddio_dqoe[10] => phy_ddio_dqoe[10].IN1
phy_ddio_dqoe[11] => phy_ddio_dqoe[11].IN1
phy_ddio_dqoe[12] => phy_ddio_dqoe[12].IN1
phy_ddio_dqoe[13] => phy_ddio_dqoe[13].IN1
phy_ddio_dqoe[14] => phy_ddio_dqoe[14].IN1
phy_ddio_dqoe[15] => phy_ddio_dqoe[15].IN1
phy_ddio_dqoe[16] => ~NO_FANOUT~
phy_ddio_dqoe[17] => ~NO_FANOUT~
phy_ddio_dqoe[18] => phy_ddio_dqoe[18].IN1
phy_ddio_dqoe[19] => phy_ddio_dqoe[19].IN1
phy_ddio_dqoe[20] => phy_ddio_dqoe[20].IN1
phy_ddio_dqoe[21] => phy_ddio_dqoe[21].IN1
phy_ddio_dqoe[22] => phy_ddio_dqoe[22].IN1
phy_ddio_dqoe[23] => phy_ddio_dqoe[23].IN1
phy_ddio_dqoe[24] => phy_ddio_dqoe[24].IN1
phy_ddio_dqoe[25] => phy_ddio_dqoe[25].IN1
phy_ddio_dqoe[26] => phy_ddio_dqoe[26].IN1
phy_ddio_dqoe[27] => phy_ddio_dqoe[27].IN1
phy_ddio_dqoe[28] => phy_ddio_dqoe[28].IN1
phy_ddio_dqoe[29] => phy_ddio_dqoe[29].IN1
phy_ddio_dqoe[30] => phy_ddio_dqoe[30].IN1
phy_ddio_dqoe[31] => phy_ddio_dqoe[31].IN1
phy_ddio_dqoe[32] => phy_ddio_dqoe[32].IN1
phy_ddio_dqoe[33] => phy_ddio_dqoe[33].IN1
phy_ddio_dqoe[34] => ~NO_FANOUT~
phy_ddio_dqoe[35] => ~NO_FANOUT~
phy_ddio_dqoe[36] => phy_ddio_dqoe[36].IN1
phy_ddio_dqoe[37] => phy_ddio_dqoe[37].IN1
phy_ddio_dqoe[38] => phy_ddio_dqoe[38].IN1
phy_ddio_dqoe[39] => phy_ddio_dqoe[39].IN1
phy_ddio_dqoe[40] => phy_ddio_dqoe[40].IN1
phy_ddio_dqoe[41] => phy_ddio_dqoe[41].IN1
phy_ddio_dqoe[42] => phy_ddio_dqoe[42].IN1
phy_ddio_dqoe[43] => phy_ddio_dqoe[43].IN1
phy_ddio_dqoe[44] => phy_ddio_dqoe[44].IN1
phy_ddio_dqoe[45] => phy_ddio_dqoe[45].IN1
phy_ddio_dqoe[46] => phy_ddio_dqoe[46].IN1
phy_ddio_dqoe[47] => phy_ddio_dqoe[47].IN1
phy_ddio_dqoe[48] => phy_ddio_dqoe[48].IN1
phy_ddio_dqoe[49] => phy_ddio_dqoe[49].IN1
phy_ddio_dqoe[50] => phy_ddio_dqoe[50].IN1
phy_ddio_dqoe[51] => phy_ddio_dqoe[51].IN1
phy_ddio_dqoe[52] => ~NO_FANOUT~
phy_ddio_dqoe[53] => ~NO_FANOUT~
phy_ddio_dqoe[54] => phy_ddio_dqoe[54].IN1
phy_ddio_dqoe[55] => phy_ddio_dqoe[55].IN1
phy_ddio_dqoe[56] => phy_ddio_dqoe[56].IN1
phy_ddio_dqoe[57] => phy_ddio_dqoe[57].IN1
phy_ddio_dqoe[58] => phy_ddio_dqoe[58].IN1
phy_ddio_dqoe[59] => phy_ddio_dqoe[59].IN1
phy_ddio_dqoe[60] => phy_ddio_dqoe[60].IN1
phy_ddio_dqoe[61] => phy_ddio_dqoe[61].IN1
phy_ddio_dqoe[62] => phy_ddio_dqoe[62].IN1
phy_ddio_dqoe[63] => phy_ddio_dqoe[63].IN1
phy_ddio_dqoe[64] => phy_ddio_dqoe[64].IN1
phy_ddio_dqoe[65] => phy_ddio_dqoe[65].IN1
phy_ddio_dqoe[66] => phy_ddio_dqoe[66].IN1
phy_ddio_dqoe[67] => phy_ddio_dqoe[67].IN1
phy_ddio_dqoe[68] => phy_ddio_dqoe[68].IN1
phy_ddio_dqoe[69] => phy_ddio_dqoe[69].IN1
phy_ddio_dqoe[70] => ~NO_FANOUT~
phy_ddio_dqoe[71] => ~NO_FANOUT~
phy_ddio_dqoe[72] => ~NO_FANOUT~
phy_ddio_dqoe[73] => ~NO_FANOUT~
phy_ddio_dqoe[74] => ~NO_FANOUT~
phy_ddio_dqoe[75] => ~NO_FANOUT~
phy_ddio_dqoe[76] => ~NO_FANOUT~
phy_ddio_dqoe[77] => ~NO_FANOUT~
phy_ddio_dqoe[78] => ~NO_FANOUT~
phy_ddio_dqoe[79] => ~NO_FANOUT~
phy_ddio_dqoe[80] => ~NO_FANOUT~
phy_ddio_dqoe[81] => ~NO_FANOUT~
phy_ddio_dqoe[82] => ~NO_FANOUT~
phy_ddio_dqoe[83] => ~NO_FANOUT~
phy_ddio_dqoe[84] => ~NO_FANOUT~
phy_ddio_dqoe[85] => ~NO_FANOUT~
phy_ddio_dqoe[86] => ~NO_FANOUT~
phy_ddio_dqoe[87] => ~NO_FANOUT~
phy_ddio_dqoe[88] => ~NO_FANOUT~
phy_ddio_dqoe[89] => ~NO_FANOUT~
capture_strobe_tracking[0] <= hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[1] <= hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[2] <= hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs.capture_strobe_tracking
capture_strobe_tracking[3] <= hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs.capture_strobe_tracking


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
reset_n => ~NO_FANOUT~
reset_n_afi_clk => ~NO_FANOUT~
pll_hr_clk => pll_hr_clk.IN25
pll_avl_phy_clk => pll_avl_phy_clk.IN25
pll_afi_clk => ~NO_FANOUT~
pll_mem_clk => pll_mem_clk.IN25
pll_write_clk => pll_write_clk.IN25
phy_ddio_address[0] => phy_ddio_address[0].IN1
phy_ddio_address[1] => phy_ddio_address[1].IN1
phy_ddio_address[2] => phy_ddio_address[2].IN1
phy_ddio_address[3] => phy_ddio_address[3].IN1
phy_ddio_address[4] => phy_ddio_address[4].IN1
phy_ddio_address[5] => phy_ddio_address[5].IN1
phy_ddio_address[6] => phy_ddio_address[6].IN1
phy_ddio_address[7] => phy_ddio_address[7].IN1
phy_ddio_address[8] => phy_ddio_address[8].IN1
phy_ddio_address[9] => phy_ddio_address[9].IN1
phy_ddio_address[10] => phy_ddio_address[10].IN1
phy_ddio_address[11] => phy_ddio_address[11].IN1
phy_ddio_address[12] => phy_ddio_address[12].IN1
phy_ddio_address[13] => phy_ddio_address[13].IN1
phy_ddio_address[14] => phy_ddio_address[14].IN1
phy_ddio_address[15] => phy_ddio_address[15].IN1
phy_ddio_address[16] => phy_ddio_address[16].IN1
phy_ddio_address[17] => phy_ddio_address[17].IN1
phy_ddio_address[18] => phy_ddio_address[18].IN1
phy_ddio_address[19] => phy_ddio_address[19].IN1
phy_ddio_address[20] => phy_ddio_address[20].IN1
phy_ddio_address[21] => phy_ddio_address[21].IN1
phy_ddio_address[22] => phy_ddio_address[22].IN1
phy_ddio_address[23] => phy_ddio_address[23].IN1
phy_ddio_address[24] => phy_ddio_address[24].IN1
phy_ddio_address[25] => phy_ddio_address[25].IN1
phy_ddio_address[26] => phy_ddio_address[26].IN1
phy_ddio_address[27] => phy_ddio_address[27].IN1
phy_ddio_address[28] => phy_ddio_address[28].IN1
phy_ddio_address[29] => phy_ddio_address[29].IN1
phy_ddio_address[30] => phy_ddio_address[30].IN1
phy_ddio_address[31] => phy_ddio_address[31].IN1
phy_ddio_address[32] => phy_ddio_address[32].IN1
phy_ddio_address[33] => phy_ddio_address[33].IN1
phy_ddio_address[34] => phy_ddio_address[34].IN1
phy_ddio_address[35] => phy_ddio_address[35].IN1
phy_ddio_address[36] => phy_ddio_address[36].IN1
phy_ddio_address[37] => phy_ddio_address[37].IN1
phy_ddio_address[38] => phy_ddio_address[38].IN1
phy_ddio_address[39] => phy_ddio_address[39].IN1
phy_ddio_address[40] => phy_ddio_address[40].IN1
phy_ddio_address[41] => phy_ddio_address[41].IN1
phy_ddio_address[42] => phy_ddio_address[42].IN1
phy_ddio_address[43] => phy_ddio_address[43].IN1
phy_ddio_address[44] => phy_ddio_address[44].IN1
phy_ddio_address[45] => phy_ddio_address[45].IN1
phy_ddio_address[46] => phy_ddio_address[46].IN1
phy_ddio_address[47] => phy_ddio_address[47].IN1
phy_ddio_address[48] => phy_ddio_address[48].IN1
phy_ddio_address[49] => phy_ddio_address[49].IN1
phy_ddio_address[50] => phy_ddio_address[50].IN1
phy_ddio_address[51] => phy_ddio_address[51].IN1
phy_ddio_address[52] => phy_ddio_address[52].IN1
phy_ddio_address[53] => phy_ddio_address[53].IN1
phy_ddio_address[54] => phy_ddio_address[54].IN1
phy_ddio_address[55] => phy_ddio_address[55].IN1
phy_ddio_address[56] => phy_ddio_address[56].IN1
phy_ddio_address[57] => phy_ddio_address[57].IN1
phy_ddio_address[58] => phy_ddio_address[58].IN1
phy_ddio_address[59] => phy_ddio_address[59].IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN25
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN25
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN25
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN25
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN25
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN25
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN25
phy_ddio_bank[0] => phy_ddio_bank[0].IN1
phy_ddio_bank[1] => phy_ddio_bank[1].IN1
phy_ddio_bank[2] => phy_ddio_bank[2].IN1
phy_ddio_bank[3] => phy_ddio_bank[3].IN1
phy_ddio_bank[4] => phy_ddio_bank[4].IN1
phy_ddio_bank[5] => phy_ddio_bank[5].IN1
phy_ddio_bank[6] => phy_ddio_bank[6].IN1
phy_ddio_bank[7] => phy_ddio_bank[7].IN1
phy_ddio_bank[8] => phy_ddio_bank[8].IN1
phy_ddio_bank[9] => phy_ddio_bank[9].IN1
phy_ddio_bank[10] => phy_ddio_bank[10].IN1
phy_ddio_bank[11] => phy_ddio_bank[11].IN1
phy_ddio_cs_n[0] => phy_ddio_cs_n[0].IN1
phy_ddio_cs_n[1] => phy_ddio_cs_n[1].IN1
phy_ddio_cs_n[2] => phy_ddio_cs_n[2].IN1
phy_ddio_cs_n[3] => phy_ddio_cs_n[3].IN1
phy_ddio_cke[0] => phy_ddio_cke[0].IN1
phy_ddio_cke[1] => phy_ddio_cke[1].IN1
phy_ddio_cke[2] => phy_ddio_cke[2].IN1
phy_ddio_cke[3] => phy_ddio_cke[3].IN1
phy_ddio_odt[0] => phy_ddio_odt[0].IN1
phy_ddio_odt[1] => phy_ddio_odt[1].IN1
phy_ddio_odt[2] => phy_ddio_odt[2].IN1
phy_ddio_odt[3] => phy_ddio_odt[3].IN1
phy_ddio_we_n[0] => phy_ddio_we_n[0].IN1
phy_ddio_we_n[1] => phy_ddio_we_n[1].IN1
phy_ddio_we_n[2] => phy_ddio_we_n[2].IN1
phy_ddio_we_n[3] => phy_ddio_we_n[3].IN1
phy_ddio_ras_n[0] => phy_ddio_ras_n[0].IN1
phy_ddio_ras_n[1] => phy_ddio_ras_n[1].IN1
phy_ddio_ras_n[2] => phy_ddio_ras_n[2].IN1
phy_ddio_ras_n[3] => phy_ddio_ras_n[3].IN1
phy_ddio_cas_n[0] => phy_ddio_cas_n[0].IN1
phy_ddio_cas_n[1] => phy_ddio_cas_n[1].IN1
phy_ddio_cas_n[2] => phy_ddio_cas_n[2].IN1
phy_ddio_cas_n[3] => phy_ddio_cas_n[3].IN1
phy_ddio_ck[0] => clock_gen[0].mem_ck_hi.IN1
phy_ddio_ck[1] => clock_gen[0].mem_ck_lo.IN1
phy_ddio_ck[2] => ~NO_FANOUT~
phy_ddio_ck[3] => ~NO_FANOUT~
phy_ddio_reset_n[0] => phy_ddio_reset_n[0].IN1
phy_ddio_reset_n[1] => phy_ddio_reset_n[1].IN1
phy_ddio_reset_n[2] => phy_ddio_reset_n[2].IN1
phy_ddio_reset_n[3] => phy_ddio_reset_n[3].IN1
phy_mem_address[0] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[1] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[2] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[3] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[4] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[5] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[6] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[7] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[8] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[9] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[10] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[11] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[12] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[13] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_address[14] <= hps_sdram_p0_generic_ddio:uaddress_pad.dataout
phy_mem_bank[0] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_bank[1] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_bank[2] <= hps_sdram_p0_generic_ddio:ubank_pad.dataout
phy_mem_cs_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_cke[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_odt[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_we_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_ras_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_cas_n[0] <= hps_sdram_p0_generic_ddio:ucmd_pad.dataout
phy_mem_reset_n <= hps_sdram_p0_generic_ddio:ureset_n_pad.dataout
phy_mem_ck[0] <= hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout
phy_mem_ck_n[0] <= hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator.dataout_b


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc
pll_hr_clk => leveling_delay_chain_hr.I_CLK_IN
pll_dq_clk => ~NO_FANOUT~
pll_dqs_clk => leveling_delay_chain_dqs.I_CLK_IN
dll_phy_delayctrl[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_phy_delayctrl[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_phy_delayctrl[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_phy_delayctrl[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_phy_delayctrl[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_phy_delayctrl[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_phy_delayctrl[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
afi_clk <= leveling_delay_chain_dqs.CLKOUT
avl_clk <= leveling_delay_chain_hr.CLKOUT
adc_clk <= leveling_delay_chain_dqs.CLKOUT
adc_clk_cps <= clk_phase_select_addr_cmd.CLKOUT
hr_clk <= clk_phase_select_hr.CLKOUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
datain[12] => acblock[3].hr_to_fr_hi.DATAINHI
datain[13] => acblock[3].hr_to_fr_lo.DATAINHI
datain[14] => acblock[3].hr_to_fr_hi.DATAINLO
datain[15] => acblock[3].hr_to_fr_lo.DATAINLO
datain[16] => acblock[4].hr_to_fr_hi.DATAINHI
datain[17] => acblock[4].hr_to_fr_lo.DATAINHI
datain[18] => acblock[4].hr_to_fr_hi.DATAINLO
datain[19] => acblock[4].hr_to_fr_lo.DATAINLO
datain[20] => acblock[5].hr_to_fr_hi.DATAINHI
datain[21] => acblock[5].hr_to_fr_lo.DATAINHI
datain[22] => acblock[5].hr_to_fr_hi.DATAINLO
datain[23] => acblock[5].hr_to_fr_lo.DATAINLO
datain[24] => acblock[6].hr_to_fr_hi.DATAINHI
datain[25] => acblock[6].hr_to_fr_lo.DATAINHI
datain[26] => acblock[6].hr_to_fr_hi.DATAINLO
datain[27] => acblock[6].hr_to_fr_lo.DATAINLO
datain[28] => acblock[7].hr_to_fr_hi.DATAINHI
datain[29] => acblock[7].hr_to_fr_lo.DATAINHI
datain[30] => acblock[7].hr_to_fr_hi.DATAINLO
datain[31] => acblock[7].hr_to_fr_lo.DATAINLO
datain[32] => acblock[8].hr_to_fr_hi.DATAINHI
datain[33] => acblock[8].hr_to_fr_lo.DATAINHI
datain[34] => acblock[8].hr_to_fr_hi.DATAINLO
datain[35] => acblock[8].hr_to_fr_lo.DATAINLO
datain[36] => acblock[9].hr_to_fr_hi.DATAINHI
datain[37] => acblock[9].hr_to_fr_lo.DATAINHI
datain[38] => acblock[9].hr_to_fr_hi.DATAINLO
datain[39] => acblock[9].hr_to_fr_lo.DATAINLO
datain[40] => acblock[10].hr_to_fr_hi.DATAINHI
datain[41] => acblock[10].hr_to_fr_lo.DATAINHI
datain[42] => acblock[10].hr_to_fr_hi.DATAINLO
datain[43] => acblock[10].hr_to_fr_lo.DATAINLO
datain[44] => acblock[11].hr_to_fr_hi.DATAINHI
datain[45] => acblock[11].hr_to_fr_lo.DATAINHI
datain[46] => acblock[11].hr_to_fr_hi.DATAINLO
datain[47] => acblock[11].hr_to_fr_lo.DATAINLO
datain[48] => acblock[12].hr_to_fr_hi.DATAINHI
datain[49] => acblock[12].hr_to_fr_lo.DATAINHI
datain[50] => acblock[12].hr_to_fr_hi.DATAINLO
datain[51] => acblock[12].hr_to_fr_lo.DATAINLO
datain[52] => acblock[13].hr_to_fr_hi.DATAINHI
datain[53] => acblock[13].hr_to_fr_lo.DATAINHI
datain[54] => acblock[13].hr_to_fr_hi.DATAINLO
datain[55] => acblock[13].hr_to_fr_lo.DATAINLO
datain[56] => acblock[14].hr_to_fr_hi.DATAINHI
datain[57] => acblock[14].hr_to_fr_lo.DATAINHI
datain[58] => acblock[14].hr_to_fr_hi.DATAINLO
datain[59] => acblock[14].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[6].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[6].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[7].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[7].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[8].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[8].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[9].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[9].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[10].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[10].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[11].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[11].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[12].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[12].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[13].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[13].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[14].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[14].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
dataout[3] <= acblock[3].ddio_out.DATAOUT
dataout[4] <= acblock[4].ddio_out.DATAOUT
dataout[5] <= acblock[5].ddio_out.DATAOUT
dataout[6] <= acblock[6].ddio_out.DATAOUT
dataout[7] <= acblock[7].ddio_out.DATAOUT
dataout[8] <= acblock[8].ddio_out.DATAOUT
dataout[9] <= acblock[9].ddio_out.DATAOUT
dataout[10] <= acblock[10].ddio_out.DATAOUT
dataout[11] <= acblock[11].ddio_out.DATAOUT
dataout[12] <= acblock[12].ddio_out.DATAOUT
dataout[13] <= acblock[13].ddio_out.DATAOUT
dataout[14] <= acblock[14].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_hi.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_lo.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_hi.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_lo.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_hi.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_lo.MUXSEL
clk_hr[6] => acblock[6].hr_to_fr_hi.CLKHI
clk_hr[6] => acblock[6].hr_to_fr_hi.CLKLO
clk_hr[6] => acblock[6].hr_to_fr_hi.MUXSEL
clk_hr[6] => acblock[6].hr_to_fr_lo.CLKHI
clk_hr[6] => acblock[6].hr_to_fr_lo.CLKLO
clk_hr[6] => acblock[6].hr_to_fr_lo.MUXSEL
clk_hr[7] => acblock[7].hr_to_fr_hi.CLKHI
clk_hr[7] => acblock[7].hr_to_fr_hi.CLKLO
clk_hr[7] => acblock[7].hr_to_fr_hi.MUXSEL
clk_hr[7] => acblock[7].hr_to_fr_lo.CLKHI
clk_hr[7] => acblock[7].hr_to_fr_lo.CLKLO
clk_hr[7] => acblock[7].hr_to_fr_lo.MUXSEL
clk_hr[8] => acblock[8].hr_to_fr_hi.CLKHI
clk_hr[8] => acblock[8].hr_to_fr_hi.CLKLO
clk_hr[8] => acblock[8].hr_to_fr_hi.MUXSEL
clk_hr[8] => acblock[8].hr_to_fr_lo.CLKHI
clk_hr[8] => acblock[8].hr_to_fr_lo.CLKLO
clk_hr[8] => acblock[8].hr_to_fr_lo.MUXSEL
clk_hr[9] => acblock[9].hr_to_fr_hi.CLKHI
clk_hr[9] => acblock[9].hr_to_fr_hi.CLKLO
clk_hr[9] => acblock[9].hr_to_fr_hi.MUXSEL
clk_hr[9] => acblock[9].hr_to_fr_lo.CLKHI
clk_hr[9] => acblock[9].hr_to_fr_lo.CLKLO
clk_hr[9] => acblock[9].hr_to_fr_lo.MUXSEL
clk_hr[10] => acblock[10].hr_to_fr_hi.CLKHI
clk_hr[10] => acblock[10].hr_to_fr_hi.CLKLO
clk_hr[10] => acblock[10].hr_to_fr_hi.MUXSEL
clk_hr[10] => acblock[10].hr_to_fr_lo.CLKHI
clk_hr[10] => acblock[10].hr_to_fr_lo.CLKLO
clk_hr[10] => acblock[10].hr_to_fr_lo.MUXSEL
clk_hr[11] => acblock[11].hr_to_fr_hi.CLKHI
clk_hr[11] => acblock[11].hr_to_fr_hi.CLKLO
clk_hr[11] => acblock[11].hr_to_fr_hi.MUXSEL
clk_hr[11] => acblock[11].hr_to_fr_lo.CLKHI
clk_hr[11] => acblock[11].hr_to_fr_lo.CLKLO
clk_hr[11] => acblock[11].hr_to_fr_lo.MUXSEL
clk_hr[12] => acblock[12].hr_to_fr_hi.CLKHI
clk_hr[12] => acblock[12].hr_to_fr_hi.CLKLO
clk_hr[12] => acblock[12].hr_to_fr_hi.MUXSEL
clk_hr[12] => acblock[12].hr_to_fr_lo.CLKHI
clk_hr[12] => acblock[12].hr_to_fr_lo.CLKLO
clk_hr[12] => acblock[12].hr_to_fr_lo.MUXSEL
clk_hr[13] => acblock[13].hr_to_fr_hi.CLKHI
clk_hr[13] => acblock[13].hr_to_fr_hi.CLKLO
clk_hr[13] => acblock[13].hr_to_fr_hi.MUXSEL
clk_hr[13] => acblock[13].hr_to_fr_lo.CLKHI
clk_hr[13] => acblock[13].hr_to_fr_lo.CLKLO
clk_hr[13] => acblock[13].hr_to_fr_lo.MUXSEL
clk_hr[14] => acblock[14].hr_to_fr_hi.CLKHI
clk_hr[14] => acblock[14].hr_to_fr_hi.CLKLO
clk_hr[14] => acblock[14].hr_to_fr_hi.MUXSEL
clk_hr[14] => acblock[14].hr_to_fr_lo.CLKHI
clk_hr[14] => acblock[14].hr_to_fr_lo.CLKLO
clk_hr[14] => acblock[14].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL
clk_fr[3] => acblock[3].ddio_out.CLKHI
clk_fr[3] => acblock[3].ddio_out.CLKLO
clk_fr[3] => acblock[3].ddio_out.MUXSEL
clk_fr[4] => acblock[4].ddio_out.CLKHI
clk_fr[4] => acblock[4].ddio_out.CLKLO
clk_fr[4] => acblock[4].ddio_out.MUXSEL
clk_fr[5] => acblock[5].ddio_out.CLKHI
clk_fr[5] => acblock[5].ddio_out.CLKLO
clk_fr[5] => acblock[5].ddio_out.MUXSEL
clk_fr[6] => acblock[6].ddio_out.CLKHI
clk_fr[6] => acblock[6].ddio_out.CLKLO
clk_fr[6] => acblock[6].ddio_out.MUXSEL
clk_fr[7] => acblock[7].ddio_out.CLKHI
clk_fr[7] => acblock[7].ddio_out.CLKLO
clk_fr[7] => acblock[7].ddio_out.MUXSEL
clk_fr[8] => acblock[8].ddio_out.CLKHI
clk_fr[8] => acblock[8].ddio_out.CLKLO
clk_fr[8] => acblock[8].ddio_out.MUXSEL
clk_fr[9] => acblock[9].ddio_out.CLKHI
clk_fr[9] => acblock[9].ddio_out.CLKLO
clk_fr[9] => acblock[9].ddio_out.MUXSEL
clk_fr[10] => acblock[10].ddio_out.CLKHI
clk_fr[10] => acblock[10].ddio_out.CLKLO
clk_fr[10] => acblock[10].ddio_out.MUXSEL
clk_fr[11] => acblock[11].ddio_out.CLKHI
clk_fr[11] => acblock[11].ddio_out.CLKLO
clk_fr[11] => acblock[11].ddio_out.MUXSEL
clk_fr[12] => acblock[12].ddio_out.CLKHI
clk_fr[12] => acblock[12].ddio_out.CLKLO
clk_fr[12] => acblock[12].ddio_out.MUXSEL
clk_fr[13] => acblock[13].ddio_out.CLKHI
clk_fr[13] => acblock[13].ddio_out.CLKLO
clk_fr[13] => acblock[13].ddio_out.MUXSEL
clk_fr[14] => acblock[14].ddio_out.CLKHI
clk_fr[14] => acblock[14].ddio_out.CLKLO
clk_fr[14] => acblock[14].ddio_out.MUXSEL


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
datain[4] => acblock[1].hr_to_fr_hi.DATAINHI
datain[5] => acblock[1].hr_to_fr_lo.DATAINHI
datain[6] => acblock[1].hr_to_fr_hi.DATAINLO
datain[7] => acblock[1].hr_to_fr_lo.DATAINLO
datain[8] => acblock[2].hr_to_fr_hi.DATAINHI
datain[9] => acblock[2].hr_to_fr_lo.DATAINHI
datain[10] => acblock[2].hr_to_fr_hi.DATAINLO
datain[11] => acblock[2].hr_to_fr_lo.DATAINLO
datain[12] => acblock[3].hr_to_fr_hi.DATAINHI
datain[13] => acblock[3].hr_to_fr_lo.DATAINHI
datain[14] => acblock[3].hr_to_fr_hi.DATAINLO
datain[15] => acblock[3].hr_to_fr_lo.DATAINLO
datain[16] => acblock[4].hr_to_fr_hi.DATAINHI
datain[17] => acblock[4].hr_to_fr_lo.DATAINHI
datain[18] => acblock[4].hr_to_fr_hi.DATAINLO
datain[19] => acblock[4].hr_to_fr_lo.DATAINLO
datain[20] => acblock[5].hr_to_fr_hi.DATAINHI
datain[21] => acblock[5].hr_to_fr_lo.DATAINHI
datain[22] => acblock[5].hr_to_fr_hi.DATAINLO
datain[23] => acblock[5].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[1].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[2].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[3].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[4].hr_to_fr_lo.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[5].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
dataout[1] <= acblock[1].ddio_out.DATAOUT
dataout[2] <= acblock[2].ddio_out.DATAOUT
dataout[3] <= acblock[3].ddio_out.DATAOUT
dataout[4] <= acblock[4].ddio_out.DATAOUT
dataout[5] <= acblock[5].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_hi.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_hi.MUXSEL
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKHI
clk_hr[1] => acblock[1].hr_to_fr_lo.CLKLO
clk_hr[1] => acblock[1].hr_to_fr_lo.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_hi.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_hi.MUXSEL
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKHI
clk_hr[2] => acblock[2].hr_to_fr_lo.CLKLO
clk_hr[2] => acblock[2].hr_to_fr_lo.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_hi.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_hi.MUXSEL
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKHI
clk_hr[3] => acblock[3].hr_to_fr_lo.CLKLO
clk_hr[3] => acblock[3].hr_to_fr_lo.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_hi.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_hi.MUXSEL
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKHI
clk_hr[4] => acblock[4].hr_to_fr_lo.CLKLO
clk_hr[4] => acblock[4].hr_to_fr_lo.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_hi.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_hi.MUXSEL
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKHI
clk_hr[5] => acblock[5].hr_to_fr_lo.CLKLO
clk_hr[5] => acblock[5].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL
clk_fr[1] => acblock[1].ddio_out.CLKHI
clk_fr[1] => acblock[1].ddio_out.CLKLO
clk_fr[1] => acblock[1].ddio_out.MUXSEL
clk_fr[2] => acblock[2].ddio_out.CLKHI
clk_fr[2] => acblock[2].ddio_out.CLKLO
clk_fr[2] => acblock[2].ddio_out.MUXSEL
clk_fr[3] => acblock[3].ddio_out.CLKHI
clk_fr[3] => acblock[3].ddio_out.CLKLO
clk_fr[3] => acblock[3].ddio_out.MUXSEL
clk_fr[4] => acblock[4].ddio_out.CLKHI
clk_fr[4] => acblock[4].ddio_out.CLKLO
clk_fr[4] => acblock[4].ddio_out.MUXSEL
clk_fr[5] => acblock[5].ddio_out.CLKHI
clk_fr[5] => acblock[5].ddio_out.CLKLO
clk_fr[5] => acblock[5].ddio_out.MUXSEL


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
datain[0] => acblock[0].hr_to_fr_hi.DATAINHI
datain[1] => acblock[0].hr_to_fr_lo.DATAINHI
datain[2] => acblock[0].hr_to_fr_hi.DATAINLO
datain[3] => acblock[0].hr_to_fr_lo.DATAINLO
halfratebypass => acblock[0].hr_to_fr_hi.HRBYPASS
halfratebypass => acblock[0].hr_to_fr_lo.HRBYPASS
dataout[0] <= acblock[0].ddio_out.DATAOUT
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_hi.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_hi.MUXSEL
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKHI
clk_hr[0] => acblock[0].hr_to_fr_lo.CLKLO
clk_hr[0] => acblock[0].hr_to_fr_lo.MUXSEL
clk_fr[0] => acblock[0].ddio_out.CLKHI
clk_fr[0] => acblock[0].ddio_out.CLKLO
clk_fr[0] => acblock[0].ddio_out.MUXSEL


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
datain_h[0] => ddio_out_uqe:auto_generated.datain_h[0]
datain_l[0] => ddio_out_uqe:auto_generated.datain_l[0]
outclock => ddio_out_uqe:auto_generated.outclock
outclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
oe => ~NO_FANOUT~
dataout[0] <> ddio_out_uqe:auto_generated.dataout[0]
oe_out[0] <= <GND>


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
datain_h[0] => ddio_outa[0].DATAINHI
datain_l[0] => ddio_outa[0].DATAINLO
dataout[0] <= ddio_outa[0].DATAOUT
outclock => ddio_outa[0].CLKHI
outclock => ddio_outa[0].CLKLO
outclock => ddio_outa[0].MUXSEL


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator
datain[0] => pseudo_diffa_0.DATA
dataout[0] <= obufa_0.OUT
dataout_b[0] <= obuf_ba_0.OUT


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs
core_clock_in => core_clock_in.IN1
reset_n_core_clock_in => reset_n_core_clock_in.IN1
fr_clock_in => fr_clock_in.IN1
hr_clock_in => hr_clock_in.IN1
write_strobe_clock_in => write_strobe_clock_in.IN1
write_strobe[0] => write_strobe[0].IN1
write_strobe[1] => write_strobe[1].IN1
write_strobe[2] => write_strobe[2].IN1
write_strobe[3] => write_strobe[3].IN1
strobe_ena_hr_clock_in => strobe_ena_hr_clock_in.IN1
capture_strobe_tracking <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_tracking
read_write_data_io[0] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[1] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[2] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[3] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[4] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[5] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[6] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
read_write_data_io[7] <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_write_data_io
write_oe_in[0] => write_oe_in[0].IN1
write_oe_in[1] => write_oe_in[1].IN1
write_oe_in[2] => write_oe_in[2].IN1
write_oe_in[3] => write_oe_in[3].IN1
write_oe_in[4] => write_oe_in[4].IN1
write_oe_in[5] => write_oe_in[5].IN1
write_oe_in[6] => write_oe_in[6].IN1
write_oe_in[7] => write_oe_in[7].IN1
write_oe_in[8] => write_oe_in[8].IN1
write_oe_in[9] => write_oe_in[9].IN1
write_oe_in[10] => write_oe_in[10].IN1
write_oe_in[11] => write_oe_in[11].IN1
write_oe_in[12] => write_oe_in[12].IN1
write_oe_in[13] => write_oe_in[13].IN1
write_oe_in[14] => write_oe_in[14].IN1
write_oe_in[15] => write_oe_in[15].IN1
strobe_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_io
output_strobe_ena[0] => output_strobe_ena[0].IN1
output_strobe_ena[1] => output_strobe_ena[1].IN1
strobe_n_io <> altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.strobe_n_io
oct_ena_in[0] => oct_ena_in[0].IN1
oct_ena_in[1] => oct_ena_in[1].IN1
read_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[1] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[2] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[3] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[4] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[5] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[6] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[7] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[8] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[9] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[10] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[11] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[12] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[13] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[14] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[15] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[16] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[17] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[18] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[19] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[20] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[21] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[22] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[23] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[24] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[25] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[26] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[27] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[28] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[29] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[30] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
read_data_out[31] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.read_data_out
capture_strobe_out <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.capture_strobe_out
write_data_in[0] => write_data_in[0].IN1
write_data_in[1] => write_data_in[1].IN1
write_data_in[2] => write_data_in[2].IN1
write_data_in[3] => write_data_in[3].IN1
write_data_in[4] => write_data_in[4].IN1
write_data_in[5] => write_data_in[5].IN1
write_data_in[6] => write_data_in[6].IN1
write_data_in[7] => write_data_in[7].IN1
write_data_in[8] => write_data_in[8].IN1
write_data_in[9] => write_data_in[9].IN1
write_data_in[10] => write_data_in[10].IN1
write_data_in[11] => write_data_in[11].IN1
write_data_in[12] => write_data_in[12].IN1
write_data_in[13] => write_data_in[13].IN1
write_data_in[14] => write_data_in[14].IN1
write_data_in[15] => write_data_in[15].IN1
write_data_in[16] => write_data_in[16].IN1
write_data_in[17] => write_data_in[17].IN1
write_data_in[18] => write_data_in[18].IN1
write_data_in[19] => write_data_in[19].IN1
write_data_in[20] => write_data_in[20].IN1
write_data_in[21] => write_data_in[21].IN1
write_data_in[22] => write_data_in[22].IN1
write_data_in[23] => write_data_in[23].IN1
write_data_in[24] => write_data_in[24].IN1
write_data_in[25] => write_data_in[25].IN1
write_data_in[26] => write_data_in[26].IN1
write_data_in[27] => write_data_in[27].IN1
write_data_in[28] => write_data_in[28].IN1
write_data_in[29] => write_data_in[29].IN1
write_data_in[30] => write_data_in[30].IN1
write_data_in[31] => write_data_in[31].IN1
extra_write_data_in[0] => extra_write_data_in[0].IN1
extra_write_data_in[1] => extra_write_data_in[1].IN1
extra_write_data_in[2] => extra_write_data_in[2].IN1
extra_write_data_in[3] => extra_write_data_in[3].IN1
extra_write_data_out[0] <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.extra_write_data_out
parallelterminationcontrol_in[0] => parallelterminationcontrol_in[0].IN1
parallelterminationcontrol_in[1] => parallelterminationcontrol_in[1].IN1
parallelterminationcontrol_in[2] => parallelterminationcontrol_in[2].IN1
parallelterminationcontrol_in[3] => parallelterminationcontrol_in[3].IN1
parallelterminationcontrol_in[4] => parallelterminationcontrol_in[4].IN1
parallelterminationcontrol_in[5] => parallelterminationcontrol_in[5].IN1
parallelterminationcontrol_in[6] => parallelterminationcontrol_in[6].IN1
parallelterminationcontrol_in[7] => parallelterminationcontrol_in[7].IN1
parallelterminationcontrol_in[8] => parallelterminationcontrol_in[8].IN1
parallelterminationcontrol_in[9] => parallelterminationcontrol_in[9].IN1
parallelterminationcontrol_in[10] => parallelterminationcontrol_in[10].IN1
parallelterminationcontrol_in[11] => parallelterminationcontrol_in[11].IN1
parallelterminationcontrol_in[12] => parallelterminationcontrol_in[12].IN1
parallelterminationcontrol_in[13] => parallelterminationcontrol_in[13].IN1
parallelterminationcontrol_in[14] => parallelterminationcontrol_in[14].IN1
parallelterminationcontrol_in[15] => parallelterminationcontrol_in[15].IN1
seriesterminationcontrol_in[0] => seriesterminationcontrol_in[0].IN1
seriesterminationcontrol_in[1] => seriesterminationcontrol_in[1].IN1
seriesterminationcontrol_in[2] => seriesterminationcontrol_in[2].IN1
seriesterminationcontrol_in[3] => seriesterminationcontrol_in[3].IN1
seriesterminationcontrol_in[4] => seriesterminationcontrol_in[4].IN1
seriesterminationcontrol_in[5] => seriesterminationcontrol_in[5].IN1
seriesterminationcontrol_in[6] => seriesterminationcontrol_in[6].IN1
seriesterminationcontrol_in[7] => seriesterminationcontrol_in[7].IN1
seriesterminationcontrol_in[8] => seriesterminationcontrol_in[8].IN1
seriesterminationcontrol_in[9] => seriesterminationcontrol_in[9].IN1
seriesterminationcontrol_in[10] => seriesterminationcontrol_in[10].IN1
seriesterminationcontrol_in[11] => seriesterminationcontrol_in[11].IN1
seriesterminationcontrol_in[12] => seriesterminationcontrol_in[12].IN1
seriesterminationcontrol_in[13] => seriesterminationcontrol_in[13].IN1
seriesterminationcontrol_in[14] => seriesterminationcontrol_in[14].IN1
seriesterminationcontrol_in[15] => seriesterminationcontrol_in[15].IN1
config_data_in => config_data_in.IN1
config_update => config_update.IN1
config_dqs_ena => config_dqs_ena.IN1
config_io_ena[0] => config_io_ena[0].IN1
config_io_ena[1] => config_io_ena[1].IN1
config_io_ena[2] => config_io_ena[2].IN1
config_io_ena[3] => config_io_ena[3].IN1
config_io_ena[4] => config_io_ena[4].IN1
config_io_ena[5] => config_io_ena[5].IN1
config_io_ena[6] => config_io_ena[6].IN1
config_io_ena[7] => config_io_ena[7].IN1
config_extra_io_ena[0] => config_extra_io_ena[0].IN1
config_dqs_io_ena => config_dqs_io_ena.IN1
config_clock_in => config_clock_in.IN1
lfifo_rdata_en[0] => lfifo_rdata_en[0].IN1
lfifo_rdata_en[1] => lfifo_rdata_en[1].IN1
lfifo_rdata_en_full[0] => lfifo_rdata_en_full[0].IN1
lfifo_rdata_en_full[1] => lfifo_rdata_en_full[1].IN1
lfifo_rd_latency[0] => lfifo_rd_latency[0].IN1
lfifo_rd_latency[1] => lfifo_rd_latency[1].IN1
lfifo_rd_latency[2] => lfifo_rd_latency[2].IN1
lfifo_rd_latency[3] => lfifo_rd_latency[3].IN1
lfifo_rd_latency[4] => lfifo_rd_latency[4].IN1
lfifo_reset_n => lfifo_reset_n.IN1
lfifo_rdata_valid <= altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst.lfifo_rdata_valid
vfifo_qvld[0] => vfifo_qvld[0].IN1
vfifo_qvld[1] => vfifo_qvld[1].IN1
vfifo_inc_wr_ptr[0] => vfifo_inc_wr_ptr[0].IN1
vfifo_inc_wr_ptr[1] => vfifo_inc_wr_ptr[1].IN1
vfifo_reset_n => vfifo_reset_n.IN1
rfifo_reset_n => rfifo_reset_n.IN1
dll_delayctrl_in[0] => dll_delayctrl_in[0].IN1
dll_delayctrl_in[1] => dll_delayctrl_in[1].IN1
dll_delayctrl_in[2] => dll_delayctrl_in[2].IN1
dll_delayctrl_in[3] => dll_delayctrl_in[3].IN1
dll_delayctrl_in[4] => dll_delayctrl_in[4].IN1
dll_delayctrl_in[5] => dll_delayctrl_in[5].IN1
dll_delayctrl_in[6] => dll_delayctrl_in[6].IN1


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
dll_delayctrl_in[0] => leveling_delay_chain_dqs.DELAYCTRLIN
dll_delayctrl_in[0] => dqs_delay_chain.DELAYCTRLIN
dll_delayctrl_in[1] => leveling_delay_chain_dqs.DELAYCTRLIN1
dll_delayctrl_in[1] => dqs_delay_chain.DELAYCTRLIN1
dll_delayctrl_in[2] => leveling_delay_chain_dqs.DELAYCTRLIN2
dll_delayctrl_in[2] => dqs_delay_chain.DELAYCTRLIN2
dll_delayctrl_in[3] => leveling_delay_chain_dqs.DELAYCTRLIN3
dll_delayctrl_in[3] => dqs_delay_chain.DELAYCTRLIN3
dll_delayctrl_in[4] => leveling_delay_chain_dqs.DELAYCTRLIN4
dll_delayctrl_in[4] => dqs_delay_chain.DELAYCTRLIN4
dll_delayctrl_in[5] => leveling_delay_chain_dqs.DELAYCTRLIN5
dll_delayctrl_in[5] => dqs_delay_chain.DELAYCTRLIN5
dll_delayctrl_in[6] => leveling_delay_chain_dqs.DELAYCTRLIN6
dll_delayctrl_in[6] => dqs_delay_chain.DELAYCTRLIN6
dll_offsetdelay_in[0] => ~NO_FANOUT~
dll_offsetdelay_in[1] => ~NO_FANOUT~
dll_offsetdelay_in[2] => ~NO_FANOUT~
dll_offsetdelay_in[3] => ~NO_FANOUT~
dll_offsetdelay_in[4] => ~NO_FANOUT~
dll_offsetdelay_in[5] => ~NO_FANOUT~
dll_offsetdelay_in[6] => ~NO_FANOUT~
capture_strobe_in => ~NO_FANOUT~
capture_strobe_n_in => ~NO_FANOUT~
capture_strobe_ena[0] => ~NO_FANOUT~
capture_strobe_out <= <GND>
output_strobe_ena[0] => hr_to_fr_os_oe.DATAINHI
output_strobe_ena[1] => hr_to_fr_os_oe.DATAINLO
output_strobe_out <= <GND>
output_strobe_n_out <= <VCC>
oct_ena_in[0] => hr_to_fr_os_oct.DATAINHI
oct_ena_in[1] => hr_to_fr_os_oct.DATAINLO
strobe_io <> obuf_os_0
strobe_n_io <> obuf_os_bar_0
core_clock_in => ~NO_FANOUT~
fr_clock_in => leveling_delay_chain_dq.I_CLK_IN
hr_clock_in => leveling_delay_chain_hr.I_CLK_IN
dr_clock_in => ~NO_FANOUT~
strobe_ena_hr_clock_in => ~NO_FANOUT~
write_strobe_clock_in => leveling_delay_chain_dqs.I_CLK_IN
write_strobe[0] => hr_to_fr_os_hi.DATAINHI
write_strobe[1] => hr_to_fr_os_lo.DATAINHI
write_strobe[2] => hr_to_fr_os_hi.DATAINLO
write_strobe[3] => hr_to_fr_os_lo.DATAINLO
reset_n_core_clock_in => ~NO_FANOUT~
parallelterminationcontrol_in[0] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => obuf_os_0.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN
parallelterminationcontrol_in[1] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => obuf_os_0.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN1
parallelterminationcontrol_in[2] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => obuf_os_0.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN2
parallelterminationcontrol_in[3] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => obuf_os_0.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN3
parallelterminationcontrol_in[4] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => obuf_os_0.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN4
parallelterminationcontrol_in[5] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => obuf_os_0.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN5
parallelterminationcontrol_in[6] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => obuf_os_0.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN6
parallelterminationcontrol_in[7] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => obuf_os_0.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN7
parallelterminationcontrol_in[8] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => obuf_os_0.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN8
parallelterminationcontrol_in[9] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => obuf_os_0.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN9
parallelterminationcontrol_in[10] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => obuf_os_0.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN10
parallelterminationcontrol_in[11] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => obuf_os_0.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN11
parallelterminationcontrol_in[12] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => obuf_os_0.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN12
parallelterminationcontrol_in[13] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => obuf_os_0.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN13
parallelterminationcontrol_in[14] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => obuf_os_0.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN14
parallelterminationcontrol_in[15] => obuf_os_bar_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => obuf_os_0.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[0].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[1].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[2].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[3].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[4].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[5].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[6].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => pad_gen[7].data_out.PARALLELTERMINATIONCONTROLIN15
parallelterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.PARALLELTERMINATIONCONTROLIN15
seriesterminationcontrol_in[0] => obuf_os_bar_0.CONTROLIN
seriesterminationcontrol_in[0] => obuf_os_0.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[0].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[1].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[2].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[3].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[4].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[5].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[6].data_out.CONTROLIN
seriesterminationcontrol_in[0] => pad_gen[7].data_out.CONTROLIN
seriesterminationcontrol_in[0] => extra_output_pad_gen[0].obuf_1.CONTROLIN
seriesterminationcontrol_in[1] => obuf_os_bar_0.CONTROLIN1
seriesterminationcontrol_in[1] => obuf_os_0.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[0].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[1].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[2].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[3].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[4].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[5].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[6].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => pad_gen[7].data_out.CONTROLIN1
seriesterminationcontrol_in[1] => extra_output_pad_gen[0].obuf_1.CONTROLIN1
seriesterminationcontrol_in[2] => obuf_os_bar_0.CONTROLIN2
seriesterminationcontrol_in[2] => obuf_os_0.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[0].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[1].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[2].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[3].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[4].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[5].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[6].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => pad_gen[7].data_out.CONTROLIN2
seriesterminationcontrol_in[2] => extra_output_pad_gen[0].obuf_1.CONTROLIN2
seriesterminationcontrol_in[3] => obuf_os_bar_0.CONTROLIN3
seriesterminationcontrol_in[3] => obuf_os_0.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[0].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[1].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[2].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[3].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[4].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[5].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[6].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => pad_gen[7].data_out.CONTROLIN3
seriesterminationcontrol_in[3] => extra_output_pad_gen[0].obuf_1.CONTROLIN3
seriesterminationcontrol_in[4] => obuf_os_bar_0.CONTROLIN4
seriesterminationcontrol_in[4] => obuf_os_0.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[0].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[1].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[2].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[3].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[4].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[5].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[6].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => pad_gen[7].data_out.CONTROLIN4
seriesterminationcontrol_in[4] => extra_output_pad_gen[0].obuf_1.CONTROLIN4
seriesterminationcontrol_in[5] => obuf_os_bar_0.CONTROLIN5
seriesterminationcontrol_in[5] => obuf_os_0.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[0].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[1].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[2].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[3].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[4].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[5].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[6].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => pad_gen[7].data_out.CONTROLIN5
seriesterminationcontrol_in[5] => extra_output_pad_gen[0].obuf_1.CONTROLIN5
seriesterminationcontrol_in[6] => obuf_os_bar_0.CONTROLIN6
seriesterminationcontrol_in[6] => obuf_os_0.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[0].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[1].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[2].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[3].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[4].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[5].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[6].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => pad_gen[7].data_out.CONTROLIN6
seriesterminationcontrol_in[6] => extra_output_pad_gen[0].obuf_1.CONTROLIN6
seriesterminationcontrol_in[7] => obuf_os_bar_0.CONTROLIN7
seriesterminationcontrol_in[7] => obuf_os_0.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[0].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[1].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[2].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[3].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[4].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[5].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[6].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => pad_gen[7].data_out.CONTROLIN7
seriesterminationcontrol_in[7] => extra_output_pad_gen[0].obuf_1.CONTROLIN7
seriesterminationcontrol_in[8] => obuf_os_bar_0.CONTROLIN8
seriesterminationcontrol_in[8] => obuf_os_0.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[0].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[1].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[2].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[3].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[4].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[5].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[6].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => pad_gen[7].data_out.CONTROLIN8
seriesterminationcontrol_in[8] => extra_output_pad_gen[0].obuf_1.CONTROLIN8
seriesterminationcontrol_in[9] => obuf_os_bar_0.CONTROLIN9
seriesterminationcontrol_in[9] => obuf_os_0.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[0].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[1].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[2].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[3].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[4].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[5].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[6].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => pad_gen[7].data_out.CONTROLIN9
seriesterminationcontrol_in[9] => extra_output_pad_gen[0].obuf_1.CONTROLIN9
seriesterminationcontrol_in[10] => obuf_os_bar_0.CONTROLIN10
seriesterminationcontrol_in[10] => obuf_os_0.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[0].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[1].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[2].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[3].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[4].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[5].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[6].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => pad_gen[7].data_out.CONTROLIN10
seriesterminationcontrol_in[10] => extra_output_pad_gen[0].obuf_1.CONTROLIN10
seriesterminationcontrol_in[11] => obuf_os_bar_0.CONTROLIN11
seriesterminationcontrol_in[11] => obuf_os_0.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[0].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[1].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[2].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[3].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[4].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[5].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[6].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => pad_gen[7].data_out.CONTROLIN11
seriesterminationcontrol_in[11] => extra_output_pad_gen[0].obuf_1.CONTROLIN11
seriesterminationcontrol_in[12] => obuf_os_bar_0.CONTROLIN12
seriesterminationcontrol_in[12] => obuf_os_0.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[0].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[1].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[2].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[3].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[4].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[5].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[6].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => pad_gen[7].data_out.CONTROLIN12
seriesterminationcontrol_in[12] => extra_output_pad_gen[0].obuf_1.CONTROLIN12
seriesterminationcontrol_in[13] => obuf_os_bar_0.CONTROLIN13
seriesterminationcontrol_in[13] => obuf_os_0.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[0].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[1].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[2].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[3].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[4].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[5].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[6].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => pad_gen[7].data_out.CONTROLIN13
seriesterminationcontrol_in[13] => extra_output_pad_gen[0].obuf_1.CONTROLIN13
seriesterminationcontrol_in[14] => obuf_os_bar_0.CONTROLIN14
seriesterminationcontrol_in[14] => obuf_os_0.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[0].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[1].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[2].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[3].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[4].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[5].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[6].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => pad_gen[7].data_out.CONTROLIN14
seriesterminationcontrol_in[14] => extra_output_pad_gen[0].obuf_1.CONTROLIN14
seriesterminationcontrol_in[15] => obuf_os_bar_0.CONTROLIN15
seriesterminationcontrol_in[15] => obuf_os_0.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[0].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[1].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[2].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[3].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[4].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[5].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[6].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => pad_gen[7].data_out.CONTROLIN15
seriesterminationcontrol_in[15] => extra_output_pad_gen[0].obuf_1.CONTROLIN15
read_data_in[0] => ~NO_FANOUT~
read_data_in[1] => ~NO_FANOUT~
read_data_in[2] => ~NO_FANOUT~
read_data_in[3] => ~NO_FANOUT~
read_data_in[4] => ~NO_FANOUT~
read_data_in[5] => ~NO_FANOUT~
read_data_in[6] => ~NO_FANOUT~
read_data_in[7] => ~NO_FANOUT~
write_data_out[0] <= <GND>
write_data_out[1] <= <GND>
write_data_out[2] <= <GND>
write_data_out[3] <= <GND>
write_data_out[4] <= <GND>
write_data_out[5] <= <GND>
write_data_out[6] <= <GND>
write_data_out[7] <= <GND>
read_write_data_io[0] <> pad_gen[0].data_out
read_write_data_io[1] <> pad_gen[1].data_out
read_write_data_io[2] <> pad_gen[2].data_out
read_write_data_io[3] <> pad_gen[3].data_out
read_write_data_io[4] <> pad_gen[4].data_out
read_write_data_io[5] <> pad_gen[5].data_out
read_write_data_io[6] <> pad_gen[6].data_out
read_write_data_io[7] <> pad_gen[7].data_out
write_oe_in[0] => output_path_gen[0].hr_to_fr_oe.DATAINHI
write_oe_in[1] => output_path_gen[0].hr_to_fr_oe.DATAINLO
write_oe_in[2] => output_path_gen[1].hr_to_fr_oe.DATAINHI
write_oe_in[3] => output_path_gen[1].hr_to_fr_oe.DATAINLO
write_oe_in[4] => output_path_gen[2].hr_to_fr_oe.DATAINHI
write_oe_in[5] => output_path_gen[2].hr_to_fr_oe.DATAINLO
write_oe_in[6] => output_path_gen[3].hr_to_fr_oe.DATAINHI
write_oe_in[7] => output_path_gen[3].hr_to_fr_oe.DATAINLO
write_oe_in[8] => output_path_gen[4].hr_to_fr_oe.DATAINHI
write_oe_in[9] => output_path_gen[4].hr_to_fr_oe.DATAINLO
write_oe_in[10] => output_path_gen[5].hr_to_fr_oe.DATAINHI
write_oe_in[11] => output_path_gen[5].hr_to_fr_oe.DATAINLO
write_oe_in[12] => output_path_gen[6].hr_to_fr_oe.DATAINHI
write_oe_in[13] => output_path_gen[6].hr_to_fr_oe.DATAINLO
write_oe_in[14] => output_path_gen[7].hr_to_fr_oe.DATAINHI
write_oe_in[15] => output_path_gen[7].hr_to_fr_oe.DATAINLO
read_data_out[0] <= input_path_gen[0].read_fifo.O_DOUT
read_data_out[1] <= input_path_gen[0].read_fifo.O_DOUT1
read_data_out[2] <= input_path_gen[0].read_fifo.O_DOUT2
read_data_out[3] <= input_path_gen[0].read_fifo.O_DOUT3
read_data_out[4] <= input_path_gen[1].read_fifo.O_DOUT
read_data_out[5] <= input_path_gen[1].read_fifo.O_DOUT1
read_data_out[6] <= input_path_gen[1].read_fifo.O_DOUT2
read_data_out[7] <= input_path_gen[1].read_fifo.O_DOUT3
read_data_out[8] <= input_path_gen[2].read_fifo.O_DOUT
read_data_out[9] <= input_path_gen[2].read_fifo.O_DOUT1
read_data_out[10] <= input_path_gen[2].read_fifo.O_DOUT2
read_data_out[11] <= input_path_gen[2].read_fifo.O_DOUT3
read_data_out[12] <= input_path_gen[3].read_fifo.O_DOUT
read_data_out[13] <= input_path_gen[3].read_fifo.O_DOUT1
read_data_out[14] <= input_path_gen[3].read_fifo.O_DOUT2
read_data_out[15] <= input_path_gen[3].read_fifo.O_DOUT3
read_data_out[16] <= input_path_gen[4].read_fifo.O_DOUT
read_data_out[17] <= input_path_gen[4].read_fifo.O_DOUT1
read_data_out[18] <= input_path_gen[4].read_fifo.O_DOUT2
read_data_out[19] <= input_path_gen[4].read_fifo.O_DOUT3
read_data_out[20] <= input_path_gen[5].read_fifo.O_DOUT
read_data_out[21] <= input_path_gen[5].read_fifo.O_DOUT1
read_data_out[22] <= input_path_gen[5].read_fifo.O_DOUT2
read_data_out[23] <= input_path_gen[5].read_fifo.O_DOUT3
read_data_out[24] <= input_path_gen[6].read_fifo.O_DOUT
read_data_out[25] <= input_path_gen[6].read_fifo.O_DOUT1
read_data_out[26] <= input_path_gen[6].read_fifo.O_DOUT2
read_data_out[27] <= input_path_gen[6].read_fifo.O_DOUT3
read_data_out[28] <= input_path_gen[7].read_fifo.O_DOUT
read_data_out[29] <= input_path_gen[7].read_fifo.O_DOUT1
read_data_out[30] <= input_path_gen[7].read_fifo.O_DOUT2
read_data_out[31] <= input_path_gen[7].read_fifo.O_DOUT3
write_data_in[0] => output_path_gen[0].hr_to_fr_hi.DATAINHI
write_data_in[1] => output_path_gen[0].hr_to_fr_lo.DATAINHI
write_data_in[2] => output_path_gen[0].hr_to_fr_hi.DATAINLO
write_data_in[3] => output_path_gen[0].hr_to_fr_lo.DATAINLO
write_data_in[4] => output_path_gen[1].hr_to_fr_hi.DATAINHI
write_data_in[5] => output_path_gen[1].hr_to_fr_lo.DATAINHI
write_data_in[6] => output_path_gen[1].hr_to_fr_hi.DATAINLO
write_data_in[7] => output_path_gen[1].hr_to_fr_lo.DATAINLO
write_data_in[8] => output_path_gen[2].hr_to_fr_hi.DATAINHI
write_data_in[9] => output_path_gen[2].hr_to_fr_lo.DATAINHI
write_data_in[10] => output_path_gen[2].hr_to_fr_hi.DATAINLO
write_data_in[11] => output_path_gen[2].hr_to_fr_lo.DATAINLO
write_data_in[12] => output_path_gen[3].hr_to_fr_hi.DATAINHI
write_data_in[13] => output_path_gen[3].hr_to_fr_lo.DATAINHI
write_data_in[14] => output_path_gen[3].hr_to_fr_hi.DATAINLO
write_data_in[15] => output_path_gen[3].hr_to_fr_lo.DATAINLO
write_data_in[16] => output_path_gen[4].hr_to_fr_hi.DATAINHI
write_data_in[17] => output_path_gen[4].hr_to_fr_lo.DATAINHI
write_data_in[18] => output_path_gen[4].hr_to_fr_hi.DATAINLO
write_data_in[19] => output_path_gen[4].hr_to_fr_lo.DATAINLO
write_data_in[20] => output_path_gen[5].hr_to_fr_hi.DATAINHI
write_data_in[21] => output_path_gen[5].hr_to_fr_lo.DATAINHI
write_data_in[22] => output_path_gen[5].hr_to_fr_hi.DATAINLO
write_data_in[23] => output_path_gen[5].hr_to_fr_lo.DATAINLO
write_data_in[24] => output_path_gen[6].hr_to_fr_hi.DATAINHI
write_data_in[25] => output_path_gen[6].hr_to_fr_lo.DATAINHI
write_data_in[26] => output_path_gen[6].hr_to_fr_hi.DATAINLO
write_data_in[27] => output_path_gen[6].hr_to_fr_lo.DATAINLO
write_data_in[28] => output_path_gen[7].hr_to_fr_hi.DATAINHI
write_data_in[29] => output_path_gen[7].hr_to_fr_lo.DATAINHI
write_data_in[30] => output_path_gen[7].hr_to_fr_hi.DATAINLO
write_data_in[31] => output_path_gen[7].hr_to_fr_lo.DATAINLO
extra_write_data_in[0] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINHI
extra_write_data_in[1] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINHI
extra_write_data_in[2] => extra_output_pad_gen[0].hr_to_fr_hi.DATAINLO
extra_write_data_in[3] => extra_output_pad_gen[0].hr_to_fr_lo.DATAINLO
extra_write_data_out[0] <= extra_output_pad_gen[0].obuf_1.OUT
capture_strobe_tracking <= dqs_ff.DB_MAX_OUTPUT_PORT_TYPE
lfifo_rdata_en[0] => hr_to_fr_lfifo_rdata_en.DATAINHI
lfifo_rdata_en[1] => hr_to_fr_lfifo_rdata_en.DATAINLO
lfifo_rdata_en_full[0] => hr_to_fr_lfifo_rdata_en_full.DATAINHI
lfifo_rdata_en_full[1] => hr_to_fr_lfifo_rdata_en_full.DATAINLO
lfifo_rd_latency[0] => lfifo.I_RD_LATENCY
lfifo_rd_latency[1] => lfifo.I_RD_LATENCY1
lfifo_rd_latency[2] => lfifo.I_RD_LATENCY2
lfifo_rd_latency[3] => lfifo.I_RD_LATENCY3
lfifo_rd_latency[4] => lfifo.I_RD_LATENCY4
lfifo_reset_n => lfifo.I_RST_N
lfifo_rdata_valid <= lfifo.O_RDATA_VALID
vfifo_qvld[0] => hr_to_fr_vfifo_qvld.DATAINHI
vfifo_qvld[1] => hr_to_fr_vfifo_qvld.DATAINLO
vfifo_inc_wr_ptr[0] => hr_to_fr_vfifo_inc_wr_ptr.DATAINHI
vfifo_inc_wr_ptr[1] => hr_to_fr_vfifo_inc_wr_ptr.DATAINLO
vfifo_reset_n => vfifo.I_RSTN
rfifo_reset_n => input_path_gen[0].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[1].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[2].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[3].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[4].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[5].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[6].read_fifo.I_RSTN
rfifo_reset_n => input_path_gen[7].read_fifo.I_RSTN
config_data_in => dqs_io_config_1.DATAIN
config_data_in => dqs_config_gen[0].dqs_config_inst.DATAIN
config_data_in => pad_gen[0].config_1.DATAIN
config_data_in => pad_gen[1].config_1.DATAIN
config_data_in => pad_gen[2].config_1.DATAIN
config_data_in => pad_gen[3].config_1.DATAIN
config_data_in => pad_gen[4].config_1.DATAIN
config_data_in => pad_gen[5].config_1.DATAIN
config_data_in => pad_gen[6].config_1.DATAIN
config_data_in => pad_gen[7].config_1.DATAIN
config_data_in => extra_output_pad_gen[0].config_1.DATAIN
config_dqs_ena => dqs_config_gen[0].dqs_config_inst.ENABLE
config_io_ena[0] => pad_gen[0].config_1.ENABLE
config_io_ena[1] => pad_gen[1].config_1.ENABLE
config_io_ena[2] => pad_gen[2].config_1.ENABLE
config_io_ena[3] => pad_gen[3].config_1.ENABLE
config_io_ena[4] => pad_gen[4].config_1.ENABLE
config_io_ena[5] => pad_gen[5].config_1.ENABLE
config_io_ena[6] => pad_gen[6].config_1.ENABLE
config_io_ena[7] => pad_gen[7].config_1.ENABLE
config_extra_io_ena[0] => extra_output_pad_gen[0].config_1.ENABLE
config_dqs_io_ena => dqs_io_config_1.ENABLE
config_update => dqs_io_config_1.UPDATE
config_update => dqs_config_gen[0].dqs_config_inst.UPDATE
config_update => pad_gen[0].config_1.UPDATE
config_update => pad_gen[1].config_1.UPDATE
config_update => pad_gen[2].config_1.UPDATE
config_update => pad_gen[3].config_1.UPDATE
config_update => pad_gen[4].config_1.UPDATE
config_update => pad_gen[5].config_1.UPDATE
config_update => pad_gen[6].config_1.UPDATE
config_update => pad_gen[7].config_1.UPDATE
config_update => extra_output_pad_gen[0].config_1.UPDATE
config_clock_in => dqs_io_config_1.CLK
config_clock_in => dqs_config_gen[0].dqs_config_inst.CLK
config_clock_in => pad_gen[0].config_1.CLK
config_clock_in => pad_gen[1].config_1.CLK
config_clock_in => pad_gen[2].config_1.CLK
config_clock_in => pad_gen[3].config_1.CLK
config_clock_in => pad_gen[4].config_1.CLK
config_clock_in => pad_gen[5].config_1.CLK
config_clock_in => pad_gen[6].config_1.CLK
config_clock_in => pad_gen[7].config_1.CLK
config_clock_in => extra_output_pad_gen[0].config_1.CLK


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
afi_clk => ~NO_FANOUT~
afi_half_clk => ~NO_FANOUT~
ctl_clk => hmc_inst.I_CTLCLK
mp_cmd_clk_0 => hmc_inst.I_PORTCLK0
mp_cmd_clk_1 => hmc_inst.I_PORTCLK1
mp_cmd_clk_2 => hmc_inst.I_PORTCLK2
mp_cmd_clk_3 => hmc_inst.I_PORTCLK3
mp_cmd_clk_4 => hmc_inst.I_PORTCLK4
mp_cmd_clk_5 => hmc_inst.I_PORTCLK5
mp_cmd_reset_n_0 => hmc_inst.I_IAVSTCMDRESETN0
mp_cmd_reset_n_1 => hmc_inst.I_IAVSTCMDRESETN1
mp_cmd_reset_n_2 => hmc_inst.I_IAVSTCMDRESETN2
mp_cmd_reset_n_3 => hmc_inst.I_IAVSTCMDRESETN3
mp_cmd_reset_n_4 => hmc_inst.I_IAVSTCMDRESETN4
mp_cmd_reset_n_5 => hmc_inst.I_IAVSTCMDRESETN5
mp_rfifo_clk_0 => hmc_inst.I_IAVSTRDCLK0
mp_rfifo_clk_1 => hmc_inst.I_IAVSTRDCLK1
mp_rfifo_clk_2 => hmc_inst.I_IAVSTRDCLK2
mp_rfifo_clk_3 => hmc_inst.I_IAVSTRDCLK3
mp_rfifo_reset_n_0 => hmc_inst.I_IAVSTRDRESETN0
mp_rfifo_reset_n_1 => hmc_inst.I_IAVSTRDRESETN1
mp_rfifo_reset_n_2 => hmc_inst.I_IAVSTRDRESETN2
mp_rfifo_reset_n_3 => hmc_inst.I_IAVSTRDRESETN3
mp_wfifo_clk_0 => hmc_inst.I_IAVSTWRCLK0
mp_wfifo_clk_1 => hmc_inst.I_IAVSTWRCLK1
mp_wfifo_clk_2 => hmc_inst.I_IAVSTWRCLK2
mp_wfifo_clk_3 => hmc_inst.I_IAVSTWRCLK3
mp_wfifo_reset_n_0 => hmc_inst.I_IAVSTWRRESETN0
mp_wfifo_reset_n_1 => hmc_inst.I_IAVSTWRRESETN1
mp_wfifo_reset_n_2 => hmc_inst.I_IAVSTWRRESETN2
mp_wfifo_reset_n_3 => hmc_inst.I_IAVSTWRRESETN3
csr_clk => hmc_inst.I_MMRCLK
csr_reset_n => hmc_inst.I_MMRRESETN
afi_reset_n => ~NO_FANOUT~
ctl_reset_n => hmc_inst.I_CTLRESETN
avl_ready_0 <= hmc_inst.O_OAMMREADY0
avl_write_req_0 => hmc_inst.I_IAVSTCMDDATA01
avl_read_req_0 => hmc_inst.I_IAVSTCMDDATA0
avl_addr_0[0] => hmc_inst.I_IAVSTCMDDATA02
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_be_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_wdata_0[0] => i_avst_wr_data_g.DATAB
avl_size_0[0] => hmc_inst.I_IAVSTCMDDATA034
avl_size_0[1] => hmc_inst.I_IAVSTCMDDATA035
avl_size_0[2] => hmc_inst.I_IAVSTCMDDATA036
avl_burstbegin_0 => ~NO_FANOUT~
avl_rdata_0[0] <= <GND>
avl_rdata_valid_0 <= <GND>
avl_ready_1 <= hmc_inst.O_OAMMREADY1
avl_write_req_1 => hmc_inst.I_IAVSTCMDDATA11
avl_read_req_1 => hmc_inst.I_IAVSTCMDDATA1
avl_addr_1[0] => hmc_inst.I_IAVSTCMDDATA12
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_be_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_wdata_1[0] => i_avst_wr_data_g.DATAB
avl_size_1[0] => hmc_inst.I_IAVSTCMDDATA134
avl_size_1[1] => hmc_inst.I_IAVSTCMDDATA135
avl_size_1[2] => hmc_inst.I_IAVSTCMDDATA136
avl_burstbegin_1 => ~NO_FANOUT~
avl_rdata_1[0] <= <GND>
avl_rdata_valid_1 <= <GND>
avl_ready_2 <= hmc_inst.O_OAMMREADY2
avl_write_req_2 => hmc_inst.I_IAVSTCMDDATA21
avl_read_req_2 => hmc_inst.I_IAVSTCMDDATA2
avl_addr_2[0] => hmc_inst.I_IAVSTCMDDATA22
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_be_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_wdata_2[0] => i_avst_wr_data_g.DATAB
avl_size_2[0] => hmc_inst.I_IAVSTCMDDATA234
avl_size_2[1] => hmc_inst.I_IAVSTCMDDATA235
avl_size_2[2] => hmc_inst.I_IAVSTCMDDATA236
avl_burstbegin_2 => ~NO_FANOUT~
avl_rdata_2[0] <= <GND>
avl_rdata_valid_2 <= <GND>
avl_ready_3 <= hmc_inst.O_OAMMREADY3
avl_write_req_3 => hmc_inst.I_IAVSTCMDDATA31
avl_read_req_3 => hmc_inst.I_IAVSTCMDDATA3
avl_addr_3[0] => hmc_inst.I_IAVSTCMDDATA32
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_be_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_wdata_3[0] => i_avst_wr_data_g.DATAB
avl_size_3[0] => hmc_inst.I_IAVSTCMDDATA334
avl_size_3[1] => hmc_inst.I_IAVSTCMDDATA335
avl_size_3[2] => hmc_inst.I_IAVSTCMDDATA336
avl_burstbegin_3 => ~NO_FANOUT~
avl_rdata_3[0] <= <GND>
avl_rdata_valid_3 <= <GND>
avl_ready_4 <= hmc_inst.O_OAMMREADY4
avl_write_req_4 => hmc_inst.I_IAVSTCMDDATA41
avl_read_req_4 => hmc_inst.I_IAVSTCMDDATA4
avl_addr_4[0] => hmc_inst.I_IAVSTCMDDATA42
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_be_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_wdata_4[0] => i_avst_wr_data_g.DATAB
avl_size_4[0] => hmc_inst.I_IAVSTCMDDATA434
avl_size_4[1] => hmc_inst.I_IAVSTCMDDATA435
avl_size_4[2] => hmc_inst.I_IAVSTCMDDATA436
avl_burstbegin_4 => ~NO_FANOUT~
avl_rdata_4[0] <= <GND>
avl_rdata_valid_4 <= <GND>
avl_ready_5 <= hmc_inst.O_OAMMREADY5
avl_write_req_5 => hmc_inst.I_IAVSTCMDDATA51
avl_read_req_5 => hmc_inst.I_IAVSTCMDDATA5
avl_addr_5[0] => hmc_inst.I_IAVSTCMDDATA52
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_be_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_wdata_5[0] => i_avst_wr_data_g.DATAB
avl_size_5[0] => hmc_inst.I_IAVSTCMDDATA534
avl_size_5[1] => hmc_inst.I_IAVSTCMDDATA535
avl_size_5[2] => hmc_inst.I_IAVSTCMDDATA536
avl_burstbegin_5 => ~NO_FANOUT~
avl_rdata_5[0] <= <GND>
avl_rdata_valid_5 <= <GND>
afi_rst_n[0] <= hmc_inst.O_AFIRSTN
afi_cs_n[0] <= hmc_inst.O_AFICSN
afi_cs_n[1] <= hmc_inst.O_AFICSN1
afi_cke[0] <= hmc_inst.O_AFICKE
afi_cke[1] <= hmc_inst.O_AFICKE1
afi_odt[0] <= hmc_inst.O_AFIODT
afi_odt[1] <= hmc_inst.O_AFIODT1
afi_addr[0] <= hmc_inst.O_AFIADDR
afi_addr[1] <= hmc_inst.O_AFIADDR1
afi_addr[2] <= hmc_inst.O_AFIADDR2
afi_addr[3] <= hmc_inst.O_AFIADDR3
afi_addr[4] <= hmc_inst.O_AFIADDR4
afi_addr[5] <= hmc_inst.O_AFIADDR5
afi_addr[6] <= hmc_inst.O_AFIADDR6
afi_addr[7] <= hmc_inst.O_AFIADDR7
afi_addr[8] <= hmc_inst.O_AFIADDR8
afi_addr[9] <= hmc_inst.O_AFIADDR9
afi_addr[10] <= hmc_inst.O_AFIADDR10
afi_addr[11] <= hmc_inst.O_AFIADDR11
afi_addr[12] <= hmc_inst.O_AFIADDR12
afi_addr[13] <= hmc_inst.O_AFIADDR13
afi_addr[14] <= hmc_inst.O_AFIADDR14
afi_addr[15] <= hmc_inst.O_AFIADDR15
afi_addr[16] <= hmc_inst.O_AFIADDR16
afi_addr[17] <= hmc_inst.O_AFIADDR17
afi_addr[18] <= hmc_inst.O_AFIADDR18
afi_addr[19] <= hmc_inst.O_AFIADDR19
afi_ba[0] <= hmc_inst.O_AFIBA
afi_ba[1] <= hmc_inst.O_AFIBA1
afi_ba[2] <= hmc_inst.O_AFIBA2
afi_ras_n[0] <= hmc_inst.O_AFIRASN
afi_cas_n[0] <= hmc_inst.O_AFICASN
afi_we_n[0] <= hmc_inst.O_AFIWEN
afi_dqs_burst[0] <= hmc_inst.O_AFIDQSBURST
afi_dqs_burst[1] <= hmc_inst.O_AFIDQSBURST1
afi_dqs_burst[2] <= hmc_inst.O_AFIDQSBURST2
afi_dqs_burst[3] <= hmc_inst.O_AFIDQSBURST3
afi_dqs_burst[4] <= hmc_inst.O_AFIDQSBURST4
afi_wdata_valid[0] <= hmc_inst.O_AFIWDATAVALID
afi_wdata_valid[1] <= hmc_inst.O_AFIWDATAVALID1
afi_wdata_valid[2] <= hmc_inst.O_AFIWDATAVALID2
afi_wdata_valid[3] <= hmc_inst.O_AFIWDATAVALID3
afi_wdata_valid[4] <= hmc_inst.O_AFIWDATAVALID4
afi_wdata[0] <= hmc_inst.O_AFIWDATA
afi_wdata[1] <= hmc_inst.O_AFIWDATA1
afi_wdata[2] <= hmc_inst.O_AFIWDATA2
afi_wdata[3] <= hmc_inst.O_AFIWDATA3
afi_wdata[4] <= hmc_inst.O_AFIWDATA4
afi_wdata[5] <= hmc_inst.O_AFIWDATA5
afi_wdata[6] <= hmc_inst.O_AFIWDATA6
afi_wdata[7] <= hmc_inst.O_AFIWDATA7
afi_wdata[8] <= hmc_inst.O_AFIWDATA8
afi_wdata[9] <= hmc_inst.O_AFIWDATA9
afi_wdata[10] <= hmc_inst.O_AFIWDATA10
afi_wdata[11] <= hmc_inst.O_AFIWDATA11
afi_wdata[12] <= hmc_inst.O_AFIWDATA12
afi_wdata[13] <= hmc_inst.O_AFIWDATA13
afi_wdata[14] <= hmc_inst.O_AFIWDATA14
afi_wdata[15] <= hmc_inst.O_AFIWDATA15
afi_wdata[16] <= hmc_inst.O_AFIWDATA16
afi_wdata[17] <= hmc_inst.O_AFIWDATA17
afi_wdata[18] <= hmc_inst.O_AFIWDATA18
afi_wdata[19] <= hmc_inst.O_AFIWDATA19
afi_wdata[20] <= hmc_inst.O_AFIWDATA20
afi_wdata[21] <= hmc_inst.O_AFIWDATA21
afi_wdata[22] <= hmc_inst.O_AFIWDATA22
afi_wdata[23] <= hmc_inst.O_AFIWDATA23
afi_wdata[24] <= hmc_inst.O_AFIWDATA24
afi_wdata[25] <= hmc_inst.O_AFIWDATA25
afi_wdata[26] <= hmc_inst.O_AFIWDATA26
afi_wdata[27] <= hmc_inst.O_AFIWDATA27
afi_wdata[28] <= hmc_inst.O_AFIWDATA28
afi_wdata[29] <= hmc_inst.O_AFIWDATA29
afi_wdata[30] <= hmc_inst.O_AFIWDATA30
afi_wdata[31] <= hmc_inst.O_AFIWDATA31
afi_wdata[32] <= hmc_inst.O_AFIWDATA32
afi_wdata[33] <= hmc_inst.O_AFIWDATA33
afi_wdata[34] <= hmc_inst.O_AFIWDATA34
afi_wdata[35] <= hmc_inst.O_AFIWDATA35
afi_wdata[36] <= hmc_inst.O_AFIWDATA36
afi_wdata[37] <= hmc_inst.O_AFIWDATA37
afi_wdata[38] <= hmc_inst.O_AFIWDATA38
afi_wdata[39] <= hmc_inst.O_AFIWDATA39
afi_wdata[40] <= hmc_inst.O_AFIWDATA40
afi_wdata[41] <= hmc_inst.O_AFIWDATA41
afi_wdata[42] <= hmc_inst.O_AFIWDATA42
afi_wdata[43] <= hmc_inst.O_AFIWDATA43
afi_wdata[44] <= hmc_inst.O_AFIWDATA44
afi_wdata[45] <= hmc_inst.O_AFIWDATA45
afi_wdata[46] <= hmc_inst.O_AFIWDATA46
afi_wdata[47] <= hmc_inst.O_AFIWDATA47
afi_wdata[48] <= hmc_inst.O_AFIWDATA48
afi_wdata[49] <= hmc_inst.O_AFIWDATA49
afi_wdata[50] <= hmc_inst.O_AFIWDATA50
afi_wdata[51] <= hmc_inst.O_AFIWDATA51
afi_wdata[52] <= hmc_inst.O_AFIWDATA52
afi_wdata[53] <= hmc_inst.O_AFIWDATA53
afi_wdata[54] <= hmc_inst.O_AFIWDATA54
afi_wdata[55] <= hmc_inst.O_AFIWDATA55
afi_wdata[56] <= hmc_inst.O_AFIWDATA56
afi_wdata[57] <= hmc_inst.O_AFIWDATA57
afi_wdata[58] <= hmc_inst.O_AFIWDATA58
afi_wdata[59] <= hmc_inst.O_AFIWDATA59
afi_wdata[60] <= hmc_inst.O_AFIWDATA60
afi_wdata[61] <= hmc_inst.O_AFIWDATA61
afi_wdata[62] <= hmc_inst.O_AFIWDATA62
afi_wdata[63] <= hmc_inst.O_AFIWDATA63
afi_wdata[64] <= hmc_inst.O_AFIWDATA64
afi_wdata[65] <= hmc_inst.O_AFIWDATA65
afi_wdata[66] <= hmc_inst.O_AFIWDATA66
afi_wdata[67] <= hmc_inst.O_AFIWDATA67
afi_wdata[68] <= hmc_inst.O_AFIWDATA68
afi_wdata[69] <= hmc_inst.O_AFIWDATA69
afi_wdata[70] <= hmc_inst.O_AFIWDATA70
afi_wdata[71] <= hmc_inst.O_AFIWDATA71
afi_wdata[72] <= hmc_inst.O_AFIWDATA72
afi_wdata[73] <= hmc_inst.O_AFIWDATA73
afi_wdata[74] <= hmc_inst.O_AFIWDATA74
afi_wdata[75] <= hmc_inst.O_AFIWDATA75
afi_wdata[76] <= hmc_inst.O_AFIWDATA76
afi_wdata[77] <= hmc_inst.O_AFIWDATA77
afi_wdata[78] <= hmc_inst.O_AFIWDATA78
afi_wdata[79] <= hmc_inst.O_AFIWDATA79
afi_dm[0] <= hmc_inst.O_AFIDM
afi_dm[1] <= hmc_inst.O_AFIDM1
afi_dm[2] <= hmc_inst.O_AFIDM2
afi_dm[3] <= hmc_inst.O_AFIDM3
afi_dm[4] <= hmc_inst.O_AFIDM4
afi_dm[5] <= hmc_inst.O_AFIDM5
afi_dm[6] <= hmc_inst.O_AFIDM6
afi_dm[7] <= hmc_inst.O_AFIDM7
afi_dm[8] <= hmc_inst.O_AFIDM8
afi_dm[9] <= hmc_inst.O_AFIDM9
afi_wlat[0] => hmc_inst.I_AFIWLAT
afi_wlat[1] => hmc_inst.I_AFIWLAT1
afi_wlat[2] => hmc_inst.I_AFIWLAT2
afi_wlat[3] => hmc_inst.I_AFIWLAT3
afi_rdata_en[0] <= hmc_inst.O_AFIRDATAEN
afi_rdata_en[1] <= hmc_inst.O_AFIRDATAEN1
afi_rdata_en[2] <= hmc_inst.O_AFIRDATAEN2
afi_rdata_en[3] <= hmc_inst.O_AFIRDATAEN3
afi_rdata_en[4] <= hmc_inst.O_AFIRDATAEN4
afi_rdata_en_full[0] <= hmc_inst.O_AFIRDATAENFULL
afi_rdata_en_full[1] <= hmc_inst.O_AFIRDATAENFULL1
afi_rdata_en_full[2] <= hmc_inst.O_AFIRDATAENFULL2
afi_rdata_en_full[3] <= hmc_inst.O_AFIRDATAENFULL3
afi_rdata_en_full[4] <= hmc_inst.O_AFIRDATAENFULL4
afi_rdata[0] => hmc_inst.I_AFIRDATA
afi_rdata[1] => hmc_inst.I_AFIRDATA1
afi_rdata[2] => hmc_inst.I_AFIRDATA2
afi_rdata[3] => hmc_inst.I_AFIRDATA3
afi_rdata[4] => hmc_inst.I_AFIRDATA4
afi_rdata[5] => hmc_inst.I_AFIRDATA5
afi_rdata[6] => hmc_inst.I_AFIRDATA6
afi_rdata[7] => hmc_inst.I_AFIRDATA7
afi_rdata[8] => hmc_inst.I_AFIRDATA8
afi_rdata[9] => hmc_inst.I_AFIRDATA9
afi_rdata[10] => hmc_inst.I_AFIRDATA10
afi_rdata[11] => hmc_inst.I_AFIRDATA11
afi_rdata[12] => hmc_inst.I_AFIRDATA12
afi_rdata[13] => hmc_inst.I_AFIRDATA13
afi_rdata[14] => hmc_inst.I_AFIRDATA14
afi_rdata[15] => hmc_inst.I_AFIRDATA15
afi_rdata[16] => hmc_inst.I_AFIRDATA16
afi_rdata[17] => hmc_inst.I_AFIRDATA17
afi_rdata[18] => hmc_inst.I_AFIRDATA18
afi_rdata[19] => hmc_inst.I_AFIRDATA19
afi_rdata[20] => hmc_inst.I_AFIRDATA20
afi_rdata[21] => hmc_inst.I_AFIRDATA21
afi_rdata[22] => hmc_inst.I_AFIRDATA22
afi_rdata[23] => hmc_inst.I_AFIRDATA23
afi_rdata[24] => hmc_inst.I_AFIRDATA24
afi_rdata[25] => hmc_inst.I_AFIRDATA25
afi_rdata[26] => hmc_inst.I_AFIRDATA26
afi_rdata[27] => hmc_inst.I_AFIRDATA27
afi_rdata[28] => hmc_inst.I_AFIRDATA28
afi_rdata[29] => hmc_inst.I_AFIRDATA29
afi_rdata[30] => hmc_inst.I_AFIRDATA30
afi_rdata[31] => hmc_inst.I_AFIRDATA31
afi_rdata[32] => hmc_inst.I_AFIRDATA32
afi_rdata[33] => hmc_inst.I_AFIRDATA33
afi_rdata[34] => hmc_inst.I_AFIRDATA34
afi_rdata[35] => hmc_inst.I_AFIRDATA35
afi_rdata[36] => hmc_inst.I_AFIRDATA36
afi_rdata[37] => hmc_inst.I_AFIRDATA37
afi_rdata[38] => hmc_inst.I_AFIRDATA38
afi_rdata[39] => hmc_inst.I_AFIRDATA39
afi_rdata[40] => hmc_inst.I_AFIRDATA40
afi_rdata[41] => hmc_inst.I_AFIRDATA41
afi_rdata[42] => hmc_inst.I_AFIRDATA42
afi_rdata[43] => hmc_inst.I_AFIRDATA43
afi_rdata[44] => hmc_inst.I_AFIRDATA44
afi_rdata[45] => hmc_inst.I_AFIRDATA45
afi_rdata[46] => hmc_inst.I_AFIRDATA46
afi_rdata[47] => hmc_inst.I_AFIRDATA47
afi_rdata[48] => hmc_inst.I_AFIRDATA48
afi_rdata[49] => hmc_inst.I_AFIRDATA49
afi_rdata[50] => hmc_inst.I_AFIRDATA50
afi_rdata[51] => hmc_inst.I_AFIRDATA51
afi_rdata[52] => hmc_inst.I_AFIRDATA52
afi_rdata[53] => hmc_inst.I_AFIRDATA53
afi_rdata[54] => hmc_inst.I_AFIRDATA54
afi_rdata[55] => hmc_inst.I_AFIRDATA55
afi_rdata[56] => hmc_inst.I_AFIRDATA56
afi_rdata[57] => hmc_inst.I_AFIRDATA57
afi_rdata[58] => hmc_inst.I_AFIRDATA58
afi_rdata[59] => hmc_inst.I_AFIRDATA59
afi_rdata[60] => hmc_inst.I_AFIRDATA60
afi_rdata[61] => hmc_inst.I_AFIRDATA61
afi_rdata[62] => hmc_inst.I_AFIRDATA62
afi_rdata[63] => hmc_inst.I_AFIRDATA63
afi_rdata[64] => hmc_inst.I_AFIRDATA64
afi_rdata[65] => hmc_inst.I_AFIRDATA65
afi_rdata[66] => hmc_inst.I_AFIRDATA66
afi_rdata[67] => hmc_inst.I_AFIRDATA67
afi_rdata[68] => hmc_inst.I_AFIRDATA68
afi_rdata[69] => hmc_inst.I_AFIRDATA69
afi_rdata[70] => hmc_inst.I_AFIRDATA70
afi_rdata[71] => hmc_inst.I_AFIRDATA71
afi_rdata[72] => hmc_inst.I_AFIRDATA72
afi_rdata[73] => hmc_inst.I_AFIRDATA73
afi_rdata[74] => hmc_inst.I_AFIRDATA74
afi_rdata[75] => hmc_inst.I_AFIRDATA75
afi_rdata[76] => hmc_inst.I_AFIRDATA76
afi_rdata[77] => hmc_inst.I_AFIRDATA77
afi_rdata[78] => hmc_inst.I_AFIRDATA78
afi_rdata[79] => hmc_inst.I_AFIRDATA79
afi_rdata_valid[0] => hmc_inst.I_AFIRDATAVALID
afi_rlat[0] => ~NO_FANOUT~
afi_rlat[1] => ~NO_FANOUT~
afi_rlat[2] => ~NO_FANOUT~
afi_rlat[3] => ~NO_FANOUT~
afi_rlat[4] => ~NO_FANOUT~
afi_cal_success => hmc_inst.I_CTLCALSUCCESS
afi_mem_clk_disable[0] <= hmc_inst.O_CTLMEMCLKDISABLE
afi_ctl_refresh_done[0] <= hmc_inst.O_AFICTLREFRESHDONE
afi_seq_busy[0] => hmc_inst.I_AFISEQBUSY
afi_seq_busy[0] => hmc_inst.I_AFISEQBUSY1
afi_ctl_long_idle[0] <= hmc_inst.O_AFICTLLONGIDLE
afi_cal_fail => hmc_inst.I_CTLCALFAIL
afi_cal_req <= hmc_inst.O_CTLCALREQ
afi_init_req <= <GND>
cfg_dramconfig[0] <= hmc_inst.O_DRAMCONFIG
cfg_dramconfig[1] <= hmc_inst.O_DRAMCONFIG1
cfg_dramconfig[2] <= hmc_inst.O_DRAMCONFIG2
cfg_dramconfig[3] <= hmc_inst.O_DRAMCONFIG3
cfg_dramconfig[4] <= hmc_inst.O_DRAMCONFIG4
cfg_dramconfig[5] <= hmc_inst.O_DRAMCONFIG5
cfg_dramconfig[6] <= hmc_inst.O_DRAMCONFIG6
cfg_dramconfig[7] <= hmc_inst.O_DRAMCONFIG7
cfg_dramconfig[8] <= hmc_inst.O_DRAMCONFIG8
cfg_dramconfig[9] <= hmc_inst.O_DRAMCONFIG9
cfg_dramconfig[10] <= hmc_inst.O_DRAMCONFIG10
cfg_dramconfig[11] <= hmc_inst.O_DRAMCONFIG11
cfg_dramconfig[12] <= hmc_inst.O_DRAMCONFIG12
cfg_dramconfig[13] <= hmc_inst.O_DRAMCONFIG13
cfg_dramconfig[14] <= hmc_inst.O_DRAMCONFIG14
cfg_dramconfig[15] <= hmc_inst.O_DRAMCONFIG15
cfg_dramconfig[16] <= hmc_inst.O_DRAMCONFIG16
cfg_dramconfig[17] <= hmc_inst.O_DRAMCONFIG17
cfg_dramconfig[18] <= hmc_inst.O_DRAMCONFIG18
cfg_dramconfig[19] <= hmc_inst.O_DRAMCONFIG19
cfg_dramconfig[20] <= hmc_inst.O_DRAMCONFIG20
cfg_dramconfig[21] <= <GND>
cfg_dramconfig[22] <= <GND>
cfg_dramconfig[23] <= <GND>
cfg_caswrlat[0] <= hmc_inst.O_CFGCASWRLAT
cfg_caswrlat[1] <= hmc_inst.O_CFGCASWRLAT1
cfg_caswrlat[2] <= hmc_inst.O_CFGCASWRLAT2
cfg_caswrlat[3] <= hmc_inst.O_CFGCASWRLAT3
cfg_caswrlat[4] <= <GND>
cfg_caswrlat[5] <= <GND>
cfg_caswrlat[6] <= <GND>
cfg_caswrlat[7] <= <GND>
cfg_addlat[0] <= hmc_inst.O_CFGADDLAT
cfg_addlat[1] <= hmc_inst.O_CFGADDLAT1
cfg_addlat[2] <= hmc_inst.O_CFGADDLAT2
cfg_addlat[3] <= hmc_inst.O_CFGADDLAT3
cfg_addlat[4] <= hmc_inst.O_CFGADDLAT4
cfg_addlat[5] <= <GND>
cfg_addlat[6] <= <GND>
cfg_addlat[7] <= <GND>
cfg_tcl[0] <= hmc_inst.O_CFGTCL
cfg_tcl[1] <= hmc_inst.O_CFGTCL1
cfg_tcl[2] <= hmc_inst.O_CFGTCL2
cfg_tcl[3] <= hmc_inst.O_CFGTCL3
cfg_tcl[4] <= hmc_inst.O_CFGTCL4
cfg_tcl[5] <= <GND>
cfg_tcl[6] <= <GND>
cfg_tcl[7] <= <GND>
cfg_trfc[0] <= hmc_inst.O_CFGTRFC
cfg_trfc[1] <= hmc_inst.O_CFGTRFC1
cfg_trfc[2] <= hmc_inst.O_CFGTRFC2
cfg_trfc[3] <= hmc_inst.O_CFGTRFC3
cfg_trfc[4] <= hmc_inst.O_CFGTRFC4
cfg_trfc[5] <= hmc_inst.O_CFGTRFC5
cfg_trfc[6] <= hmc_inst.O_CFGTRFC6
cfg_trfc[7] <= hmc_inst.O_CFGTRFC7
cfg_trefi[0] <= hmc_inst.O_CFGTREFI
cfg_trefi[1] <= hmc_inst.O_CFGTREFI1
cfg_trefi[2] <= hmc_inst.O_CFGTREFI2
cfg_trefi[3] <= hmc_inst.O_CFGTREFI3
cfg_trefi[4] <= hmc_inst.O_CFGTREFI4
cfg_trefi[5] <= hmc_inst.O_CFGTREFI5
cfg_trefi[6] <= hmc_inst.O_CFGTREFI6
cfg_trefi[7] <= hmc_inst.O_CFGTREFI7
cfg_trefi[8] <= hmc_inst.O_CFGTREFI8
cfg_trefi[9] <= hmc_inst.O_CFGTREFI9
cfg_trefi[10] <= hmc_inst.O_CFGTREFI10
cfg_trefi[11] <= hmc_inst.O_CFGTREFI11
cfg_trefi[12] <= hmc_inst.O_CFGTREFI12
cfg_trefi[13] <= <GND>
cfg_trefi[14] <= <GND>
cfg_trefi[15] <= <GND>
cfg_twr[0] <= hmc_inst.O_CFGTWR
cfg_twr[1] <= hmc_inst.O_CFGTWR1
cfg_twr[2] <= hmc_inst.O_CFGTWR2
cfg_twr[3] <= hmc_inst.O_CFGTWR3
cfg_twr[4] <= <GND>
cfg_twr[5] <= <GND>
cfg_twr[6] <= <GND>
cfg_twr[7] <= <GND>
cfg_tmrd[0] <= hmc_inst.O_CFGTMRD
cfg_tmrd[1] <= hmc_inst.O_CFGTMRD1
cfg_tmrd[2] <= hmc_inst.O_CFGTMRD2
cfg_tmrd[3] <= hmc_inst.O_CFGTMRD3
cfg_tmrd[4] <= <GND>
cfg_tmrd[5] <= <GND>
cfg_tmrd[6] <= <GND>
cfg_tmrd[7] <= <GND>
cfg_coladdrwidth[0] <= hmc_inst.O_CFGCOLADDRWIDTH
cfg_coladdrwidth[1] <= hmc_inst.O_CFGCOLADDRWIDTH1
cfg_coladdrwidth[2] <= hmc_inst.O_CFGCOLADDRWIDTH2
cfg_coladdrwidth[3] <= hmc_inst.O_CFGCOLADDRWIDTH3
cfg_coladdrwidth[4] <= hmc_inst.O_CFGCOLADDRWIDTH4
cfg_coladdrwidth[5] <= <GND>
cfg_coladdrwidth[6] <= <GND>
cfg_coladdrwidth[7] <= <GND>
cfg_rowaddrwidth[0] <= hmc_inst.O_CFGROWADDRWIDTH
cfg_rowaddrwidth[1] <= hmc_inst.O_CFGROWADDRWIDTH1
cfg_rowaddrwidth[2] <= hmc_inst.O_CFGROWADDRWIDTH2
cfg_rowaddrwidth[3] <= hmc_inst.O_CFGROWADDRWIDTH3
cfg_rowaddrwidth[4] <= hmc_inst.O_CFGROWADDRWIDTH4
cfg_rowaddrwidth[5] <= <GND>
cfg_rowaddrwidth[6] <= <GND>
cfg_rowaddrwidth[7] <= <GND>
cfg_bankaddrwidth[0] <= hmc_inst.O_CFGBANKADDRWIDTH
cfg_bankaddrwidth[1] <= hmc_inst.O_CFGBANKADDRWIDTH1
cfg_bankaddrwidth[2] <= hmc_inst.O_CFGBANKADDRWIDTH2
cfg_bankaddrwidth[3] <= <GND>
cfg_bankaddrwidth[4] <= <GND>
cfg_bankaddrwidth[5] <= <GND>
cfg_bankaddrwidth[6] <= <GND>
cfg_bankaddrwidth[7] <= <GND>
cfg_csaddrwidth[0] <= hmc_inst.O_CFGCSADDRWIDTH
cfg_csaddrwidth[1] <= hmc_inst.O_CFGCSADDRWIDTH1
cfg_csaddrwidth[2] <= hmc_inst.O_CFGCSADDRWIDTH2
cfg_csaddrwidth[3] <= <GND>
cfg_csaddrwidth[4] <= <GND>
cfg_csaddrwidth[5] <= <GND>
cfg_csaddrwidth[6] <= <GND>
cfg_csaddrwidth[7] <= <GND>
cfg_interfacewidth[0] <= hmc_inst.O_CFGINTERFACEWIDTH
cfg_interfacewidth[1] <= hmc_inst.O_CFGINTERFACEWIDTH1
cfg_interfacewidth[2] <= hmc_inst.O_CFGINTERFACEWIDTH2
cfg_interfacewidth[3] <= hmc_inst.O_CFGINTERFACEWIDTH3
cfg_interfacewidth[4] <= hmc_inst.O_CFGINTERFACEWIDTH4
cfg_interfacewidth[5] <= hmc_inst.O_CFGINTERFACEWIDTH5
cfg_interfacewidth[6] <= hmc_inst.O_CFGINTERFACEWIDTH6
cfg_interfacewidth[7] <= hmc_inst.O_CFGINTERFACEWIDTH7
cfg_devicewidth[0] <= hmc_inst.O_CFGDEVICEWIDTH
cfg_devicewidth[1] <= hmc_inst.O_CFGDEVICEWIDTH1
cfg_devicewidth[2] <= hmc_inst.O_CFGDEVICEWIDTH2
cfg_devicewidth[3] <= hmc_inst.O_CFGDEVICEWIDTH3
cfg_devicewidth[4] <= <GND>
cfg_devicewidth[5] <= <GND>
cfg_devicewidth[6] <= <GND>
cfg_devicewidth[7] <= <GND>
local_refresh_ack <= hmc_inst.O_LOCALREFRESHACK
local_powerdn_ack <= hmc_inst.O_LOCALPOWERDOWNACK
local_self_rfsh_ack <= hmc_inst.O_LOCALSELFRFSHACK
local_deep_powerdn_ack <= hmc_inst.O_LOCALDEEPPOWERDNACK
local_refresh_req => hmc_inst.I_LOCALREFRESHREQ
local_refresh_chip[0] => hmc_inst.I_LOCALREFRESHCHIP
local_refresh_chip[0] => hmc_inst.I_LOCALREFRESHCHIP1
local_self_rfsh_req => hmc_inst.I_LOCALSELFRFSHREQ
local_self_rfsh_chip[0] => hmc_inst.I_LOCALSELFRFSHCHIP
local_self_rfsh_chip[0] => hmc_inst.I_LOCALSELFRFSHCHIP1
local_deep_powerdn_req => hmc_inst.I_LOCALDEEPPOWERDNREQ
local_deep_powerdn_chip[0] => hmc_inst.I_LOCALDEEPPOWERDNCHIP
local_deep_powerdn_chip[0] => hmc_inst.I_LOCALDEEPPOWERDNCHIP1
local_multicast => ~NO_FANOUT~
local_priority => ~NO_FANOUT~
local_init_done <= hmc_inst.O_LOCALINITDONE
local_cal_success <= io_intaficalsuccess.DB_MAX_OUTPUT_PORT_TYPE
local_cal_fail <= io_intaficalfail.DB_MAX_OUTPUT_PORT_TYPE
csr_read_req => hmc_inst.I_MMRREADREQ
csr_write_req => hmc_inst.I_MMRWRITEREQ
csr_addr[0] => hmc_inst.I_MMRADDR
csr_addr[1] => hmc_inst.I_MMRADDR1
csr_addr[2] => hmc_inst.I_MMRADDR2
csr_addr[3] => hmc_inst.I_MMRADDR3
csr_addr[4] => hmc_inst.I_MMRADDR4
csr_addr[5] => hmc_inst.I_MMRADDR5
csr_addr[6] => hmc_inst.I_MMRADDR6
csr_addr[7] => hmc_inst.I_MMRADDR7
csr_addr[8] => hmc_inst.I_MMRADDR8
csr_addr[9] => hmc_inst.I_MMRADDR9
csr_wdata[0] => hmc_inst.I_MMRWDATA
csr_wdata[1] => hmc_inst.I_MMRWDATA1
csr_wdata[2] => hmc_inst.I_MMRWDATA2
csr_wdata[3] => hmc_inst.I_MMRWDATA3
csr_wdata[4] => hmc_inst.I_MMRWDATA4
csr_wdata[5] => hmc_inst.I_MMRWDATA5
csr_wdata[6] => hmc_inst.I_MMRWDATA6
csr_wdata[7] => hmc_inst.I_MMRWDATA7
csr_rdata[0] <= hmc_inst.O_MMRRDATA
csr_rdata[1] <= hmc_inst.O_MMRRDATA1
csr_rdata[2] <= hmc_inst.O_MMRRDATA2
csr_rdata[3] <= hmc_inst.O_MMRRDATA3
csr_rdata[4] <= hmc_inst.O_MMRRDATA4
csr_rdata[5] <= hmc_inst.O_MMRRDATA5
csr_rdata[6] <= hmc_inst.O_MMRRDATA6
csr_rdata[7] <= hmc_inst.O_MMRRDATA7
csr_be[0] => hmc_inst.I_MMRBE
csr_rdata_valid <= hmc_inst.O_MMRRDATAVALID
csr_waitrequest <= hmc_inst.O_MMRWAITREQUEST
bonding_out_1[0] <= hmc_inst.O_BONDINGOUT1
bonding_out_1[1] <= hmc_inst.O_BONDINGOUT11
bonding_out_1[2] <= hmc_inst.O_BONDINGOUT12
bonding_out_1[3] <= hmc_inst.O_BONDINGOUT13
bonding_in_1[0] => hmc_inst.I_BONDINGIN1
bonding_in_1[1] => hmc_inst.I_BONDINGIN11
bonding_in_1[2] => hmc_inst.I_BONDINGIN12
bonding_in_1[3] => hmc_inst.I_BONDINGIN13
bonding_out_2[0] <= hmc_inst.O_BONDINGOUT2
bonding_out_2[1] <= hmc_inst.O_BONDINGOUT21
bonding_out_2[2] <= hmc_inst.O_BONDINGOUT22
bonding_out_2[3] <= hmc_inst.O_BONDINGOUT23
bonding_out_2[4] <= hmc_inst.O_BONDINGOUT24
bonding_out_2[5] <= hmc_inst.O_BONDINGOUT25
bonding_in_2[0] => hmc_inst.I_BONDINGIN2
bonding_in_2[1] => hmc_inst.I_BONDINGIN21
bonding_in_2[2] => hmc_inst.I_BONDINGIN22
bonding_in_2[3] => hmc_inst.I_BONDINGIN23
bonding_in_2[4] => hmc_inst.I_BONDINGIN24
bonding_in_2[5] => hmc_inst.I_BONDINGIN25
bonding_out_3[0] <= hmc_inst.O_BONDINGOUT3
bonding_out_3[1] <= hmc_inst.O_BONDINGOUT31
bonding_out_3[2] <= hmc_inst.O_BONDINGOUT32
bonding_out_3[3] <= hmc_inst.O_BONDINGOUT33
bonding_out_3[4] <= hmc_inst.O_BONDINGOUT34
bonding_out_3[5] <= hmc_inst.O_BONDINGOUT35
bonding_in_3[0] => hmc_inst.I_BONDINGIN3
bonding_in_3[1] => hmc_inst.I_BONDINGIN31
bonding_in_3[2] => hmc_inst.I_BONDINGIN32
bonding_in_3[3] => hmc_inst.I_BONDINGIN33
bonding_in_3[4] => hmc_inst.I_BONDINGIN34
bonding_in_3[5] => hmc_inst.I_BONDINGIN35
io_intaficalfail => local_cal_fail.DATAIN
ctl_init_req <= hmc_inst.O_CTLINITREQ
local_sts_ctl_empty <= hmc_inst.O_LOCALSTSCTLEMPTY
io_intaficalsuccess => local_cal_success.DATAIN


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
oct_rzqin => sd1a_0.I_RZQIN
parallelterminationcontrol[0] <= sd2a_0.O_PARALLELTERMINATIONCONTROL
parallelterminationcontrol[1] <= sd2a_0.O_PARALLELTERMINATIONCONTROL1
parallelterminationcontrol[2] <= sd2a_0.O_PARALLELTERMINATIONCONTROL2
parallelterminationcontrol[3] <= sd2a_0.O_PARALLELTERMINATIONCONTROL3
parallelterminationcontrol[4] <= sd2a_0.O_PARALLELTERMINATIONCONTROL4
parallelterminationcontrol[5] <= sd2a_0.O_PARALLELTERMINATIONCONTROL5
parallelterminationcontrol[6] <= sd2a_0.O_PARALLELTERMINATIONCONTROL6
parallelterminationcontrol[7] <= sd2a_0.O_PARALLELTERMINATIONCONTROL7
parallelterminationcontrol[8] <= sd2a_0.O_PARALLELTERMINATIONCONTROL8
parallelterminationcontrol[9] <= sd2a_0.O_PARALLELTERMINATIONCONTROL9
parallelterminationcontrol[10] <= sd2a_0.O_PARALLELTERMINATIONCONTROL10
parallelterminationcontrol[11] <= sd2a_0.O_PARALLELTERMINATIONCONTROL11
parallelterminationcontrol[12] <= sd2a_0.O_PARALLELTERMINATIONCONTROL12
parallelterminationcontrol[13] <= sd2a_0.O_PARALLELTERMINATIONCONTROL13
parallelterminationcontrol[14] <= sd2a_0.O_PARALLELTERMINATIONCONTROL14
parallelterminationcontrol[15] <= sd2a_0.O_PARALLELTERMINATIONCONTROL15
seriesterminationcontrol[0] <= sd2a_0.O_SERIESTERMINATIONCONTROL
seriesterminationcontrol[1] <= sd2a_0.O_SERIESTERMINATIONCONTROL1
seriesterminationcontrol[2] <= sd2a_0.O_SERIESTERMINATIONCONTROL2
seriesterminationcontrol[3] <= sd2a_0.O_SERIESTERMINATIONCONTROL3
seriesterminationcontrol[4] <= sd2a_0.O_SERIESTERMINATIONCONTROL4
seriesterminationcontrol[5] <= sd2a_0.O_SERIESTERMINATIONCONTROL5
seriesterminationcontrol[6] <= sd2a_0.O_SERIESTERMINATIONCONTROL6
seriesterminationcontrol[7] <= sd2a_0.O_SERIESTERMINATIONCONTROL7
seriesterminationcontrol[8] <= sd2a_0.O_SERIESTERMINATIONCONTROL8
seriesterminationcontrol[9] <= sd2a_0.O_SERIESTERMINATIONCONTROL9
seriesterminationcontrol[10] <= sd2a_0.O_SERIESTERMINATIONCONTROL10
seriesterminationcontrol[11] <= sd2a_0.O_SERIESTERMINATIONCONTROL11
seriesterminationcontrol[12] <= sd2a_0.O_SERIESTERMINATIONCONTROL12
seriesterminationcontrol[13] <= sd2a_0.O_SERIESTERMINATIONCONTROL13
seriesterminationcontrol[14] <= sd2a_0.O_SERIESTERMINATIONCONTROL14
seriesterminationcontrol[15] <= sd2a_0.O_SERIESTERMINATIONCONTROL15


|Txt_Renderer|core_sys:core|core_sys_hps_0:hps_0|core_sys_hps_0_hps_io:hps_io|core_sys_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
clk => dll_wys_m.CLK
dll_pll_locked => dll_wys_m.ALOAD
dll_delayctrl[0] <= dll_wys_m.DELAYCTRLOUT
dll_delayctrl[1] <= dll_wys_m.DELAYCTRLOUT1
dll_delayctrl[2] <= dll_wys_m.DELAYCTRLOUT2
dll_delayctrl[3] <= dll_wys_m.DELAYCTRLOUT3
dll_delayctrl[4] <= dll_wys_m.DELAYCTRLOUT4
dll_delayctrl[5] <= dll_wys_m.DELAYCTRLOUT5
dll_delayctrl[6] <= dll_wys_m.DELAYCTRLOUT6


|Txt_Renderer|core_sys:core|core_sys_to_hps:to_hps
address[0] => Equal0.IN31
address[1] => Equal0.IN30
clk => readdata[0]~reg0.CLK
clk => readdata[1]~reg0.CLK
clk => readdata[2]~reg0.CLK
clk => readdata[3]~reg0.CLK
clk => readdata[4]~reg0.CLK
clk => readdata[5]~reg0.CLK
clk => readdata[6]~reg0.CLK
clk => readdata[7]~reg0.CLK
clk => readdata[8]~reg0.CLK
clk => readdata[9]~reg0.CLK
clk => readdata[10]~reg0.CLK
clk => readdata[11]~reg0.CLK
clk => readdata[12]~reg0.CLK
clk => readdata[13]~reg0.CLK
clk => readdata[14]~reg0.CLK
clk => readdata[15]~reg0.CLK
clk => readdata[16]~reg0.CLK
clk => readdata[17]~reg0.CLK
clk => readdata[18]~reg0.CLK
clk => readdata[19]~reg0.CLK
clk => readdata[20]~reg0.CLK
clk => readdata[21]~reg0.CLK
clk => readdata[22]~reg0.CLK
clk => readdata[23]~reg0.CLK
clk => readdata[24]~reg0.CLK
clk => readdata[25]~reg0.CLK
clk => readdata[26]~reg0.CLK
clk => readdata[27]~reg0.CLK
clk => readdata[28]~reg0.CLK
clk => readdata[29]~reg0.CLK
clk => readdata[30]~reg0.CLK
clk => readdata[31]~reg0.CLK
in_port[0] => read_mux_out[0].IN1
in_port[1] => read_mux_out[1].IN1
in_port[2] => read_mux_out[2].IN1
in_port[3] => read_mux_out[3].IN1
in_port[4] => read_mux_out[4].IN1
in_port[5] => read_mux_out[5].IN1
in_port[6] => read_mux_out[6].IN1
in_port[7] => read_mux_out[7].IN1
in_port[8] => read_mux_out[8].IN1
in_port[9] => read_mux_out[9].IN1
in_port[10] => read_mux_out[10].IN1
in_port[11] => read_mux_out[11].IN1
in_port[12] => read_mux_out[12].IN1
in_port[13] => read_mux_out[13].IN1
in_port[14] => read_mux_out[14].IN1
in_port[15] => read_mux_out[15].IN1
in_port[16] => read_mux_out[16].IN1
in_port[17] => read_mux_out[17].IN1
in_port[18] => read_mux_out[18].IN1
in_port[19] => read_mux_out[19].IN1
in_port[20] => read_mux_out[20].IN1
in_port[21] => read_mux_out[21].IN1
in_port[22] => read_mux_out[22].IN1
in_port[23] => read_mux_out[23].IN1
in_port[24] => read_mux_out[24].IN1
in_port[25] => read_mux_out[25].IN1
in_port[26] => read_mux_out[26].IN1
in_port[27] => read_mux_out[27].IN1
in_port[28] => read_mux_out[28].IN1
in_port[29] => read_mux_out[29].IN1
in_port[30] => read_mux_out[30].IN1
in_port[31] => read_mux_out[31].IN1
reset_n => readdata[0]~reg0.ACLR
reset_n => readdata[1]~reg0.ACLR
reset_n => readdata[2]~reg0.ACLR
reset_n => readdata[3]~reg0.ACLR
reset_n => readdata[4]~reg0.ACLR
reset_n => readdata[5]~reg0.ACLR
reset_n => readdata[6]~reg0.ACLR
reset_n => readdata[7]~reg0.ACLR
reset_n => readdata[8]~reg0.ACLR
reset_n => readdata[9]~reg0.ACLR
reset_n => readdata[10]~reg0.ACLR
reset_n => readdata[11]~reg0.ACLR
reset_n => readdata[12]~reg0.ACLR
reset_n => readdata[13]~reg0.ACLR
reset_n => readdata[14]~reg0.ACLR
reset_n => readdata[15]~reg0.ACLR
reset_n => readdata[16]~reg0.ACLR
reset_n => readdata[17]~reg0.ACLR
reset_n => readdata[18]~reg0.ACLR
reset_n => readdata[19]~reg0.ACLR
reset_n => readdata[20]~reg0.ACLR
reset_n => readdata[21]~reg0.ACLR
reset_n => readdata[22]~reg0.ACLR
reset_n => readdata[23]~reg0.ACLR
reset_n => readdata[24]~reg0.ACLR
reset_n => readdata[25]~reg0.ACLR
reset_n => readdata[26]~reg0.ACLR
reset_n => readdata[27]~reg0.ACLR
reset_n => readdata[28]~reg0.ACLR
reset_n => readdata[29]~reg0.ACLR
reset_n => readdata[30]~reg0.ACLR
reset_n => readdata[31]~reg0.ACLR
readdata[0] <= readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[17] <= readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[18] <= readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[19] <= readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[20] <= readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[21] <= readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[22] <= readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[23] <= readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[24] <= readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[25] <= readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[26] <= readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[27] <= readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[28] <= readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[29] <= readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[30] <= readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
readdata[31] <= readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0
hps_0_h2f_lw_axi_master_awid[0] => hps_0_h2f_lw_axi_master_awid[0].IN1
hps_0_h2f_lw_axi_master_awid[1] => hps_0_h2f_lw_axi_master_awid[1].IN1
hps_0_h2f_lw_axi_master_awid[2] => hps_0_h2f_lw_axi_master_awid[2].IN1
hps_0_h2f_lw_axi_master_awid[3] => hps_0_h2f_lw_axi_master_awid[3].IN1
hps_0_h2f_lw_axi_master_awid[4] => hps_0_h2f_lw_axi_master_awid[4].IN1
hps_0_h2f_lw_axi_master_awid[5] => hps_0_h2f_lw_axi_master_awid[5].IN1
hps_0_h2f_lw_axi_master_awid[6] => hps_0_h2f_lw_axi_master_awid[6].IN1
hps_0_h2f_lw_axi_master_awid[7] => hps_0_h2f_lw_axi_master_awid[7].IN1
hps_0_h2f_lw_axi_master_awid[8] => hps_0_h2f_lw_axi_master_awid[8].IN1
hps_0_h2f_lw_axi_master_awid[9] => hps_0_h2f_lw_axi_master_awid[9].IN1
hps_0_h2f_lw_axi_master_awid[10] => hps_0_h2f_lw_axi_master_awid[10].IN1
hps_0_h2f_lw_axi_master_awid[11] => hps_0_h2f_lw_axi_master_awid[11].IN1
hps_0_h2f_lw_axi_master_awaddr[0] => hps_0_h2f_lw_axi_master_awaddr[0].IN1
hps_0_h2f_lw_axi_master_awaddr[1] => hps_0_h2f_lw_axi_master_awaddr[1].IN1
hps_0_h2f_lw_axi_master_awaddr[2] => hps_0_h2f_lw_axi_master_awaddr[2].IN1
hps_0_h2f_lw_axi_master_awaddr[3] => hps_0_h2f_lw_axi_master_awaddr[3].IN1
hps_0_h2f_lw_axi_master_awaddr[4] => hps_0_h2f_lw_axi_master_awaddr[4].IN1
hps_0_h2f_lw_axi_master_awaddr[5] => hps_0_h2f_lw_axi_master_awaddr[5].IN1
hps_0_h2f_lw_axi_master_awaddr[6] => hps_0_h2f_lw_axi_master_awaddr[6].IN1
hps_0_h2f_lw_axi_master_awaddr[7] => hps_0_h2f_lw_axi_master_awaddr[7].IN1
hps_0_h2f_lw_axi_master_awaddr[8] => hps_0_h2f_lw_axi_master_awaddr[8].IN1
hps_0_h2f_lw_axi_master_awaddr[9] => hps_0_h2f_lw_axi_master_awaddr[9].IN1
hps_0_h2f_lw_axi_master_awaddr[10] => hps_0_h2f_lw_axi_master_awaddr[10].IN1
hps_0_h2f_lw_axi_master_awaddr[11] => hps_0_h2f_lw_axi_master_awaddr[11].IN1
hps_0_h2f_lw_axi_master_awaddr[12] => hps_0_h2f_lw_axi_master_awaddr[12].IN1
hps_0_h2f_lw_axi_master_awaddr[13] => hps_0_h2f_lw_axi_master_awaddr[13].IN1
hps_0_h2f_lw_axi_master_awaddr[14] => hps_0_h2f_lw_axi_master_awaddr[14].IN1
hps_0_h2f_lw_axi_master_awaddr[15] => hps_0_h2f_lw_axi_master_awaddr[15].IN1
hps_0_h2f_lw_axi_master_awaddr[16] => hps_0_h2f_lw_axi_master_awaddr[16].IN1
hps_0_h2f_lw_axi_master_awaddr[17] => hps_0_h2f_lw_axi_master_awaddr[17].IN1
hps_0_h2f_lw_axi_master_awaddr[18] => hps_0_h2f_lw_axi_master_awaddr[18].IN1
hps_0_h2f_lw_axi_master_awaddr[19] => hps_0_h2f_lw_axi_master_awaddr[19].IN1
hps_0_h2f_lw_axi_master_awaddr[20] => hps_0_h2f_lw_axi_master_awaddr[20].IN1
hps_0_h2f_lw_axi_master_awlen[0] => hps_0_h2f_lw_axi_master_awlen[0].IN1
hps_0_h2f_lw_axi_master_awlen[1] => hps_0_h2f_lw_axi_master_awlen[1].IN1
hps_0_h2f_lw_axi_master_awlen[2] => hps_0_h2f_lw_axi_master_awlen[2].IN1
hps_0_h2f_lw_axi_master_awlen[3] => hps_0_h2f_lw_axi_master_awlen[3].IN1
hps_0_h2f_lw_axi_master_awsize[0] => hps_0_h2f_lw_axi_master_awsize[0].IN1
hps_0_h2f_lw_axi_master_awsize[1] => hps_0_h2f_lw_axi_master_awsize[1].IN1
hps_0_h2f_lw_axi_master_awsize[2] => hps_0_h2f_lw_axi_master_awsize[2].IN1
hps_0_h2f_lw_axi_master_awburst[0] => hps_0_h2f_lw_axi_master_awburst[0].IN1
hps_0_h2f_lw_axi_master_awburst[1] => hps_0_h2f_lw_axi_master_awburst[1].IN1
hps_0_h2f_lw_axi_master_awlock[0] => hps_0_h2f_lw_axi_master_awlock[0].IN1
hps_0_h2f_lw_axi_master_awlock[1] => hps_0_h2f_lw_axi_master_awlock[1].IN1
hps_0_h2f_lw_axi_master_awcache[0] => hps_0_h2f_lw_axi_master_awcache[0].IN1
hps_0_h2f_lw_axi_master_awcache[1] => hps_0_h2f_lw_axi_master_awcache[1].IN1
hps_0_h2f_lw_axi_master_awcache[2] => hps_0_h2f_lw_axi_master_awcache[2].IN1
hps_0_h2f_lw_axi_master_awcache[3] => hps_0_h2f_lw_axi_master_awcache[3].IN1
hps_0_h2f_lw_axi_master_awprot[0] => hps_0_h2f_lw_axi_master_awprot[0].IN1
hps_0_h2f_lw_axi_master_awprot[1] => hps_0_h2f_lw_axi_master_awprot[1].IN1
hps_0_h2f_lw_axi_master_awprot[2] => hps_0_h2f_lw_axi_master_awprot[2].IN1
hps_0_h2f_lw_axi_master_awvalid => hps_0_h2f_lw_axi_master_awvalid.IN1
hps_0_h2f_lw_axi_master_awready <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.awready
hps_0_h2f_lw_axi_master_wid[0] => hps_0_h2f_lw_axi_master_wid[0].IN1
hps_0_h2f_lw_axi_master_wid[1] => hps_0_h2f_lw_axi_master_wid[1].IN1
hps_0_h2f_lw_axi_master_wid[2] => hps_0_h2f_lw_axi_master_wid[2].IN1
hps_0_h2f_lw_axi_master_wid[3] => hps_0_h2f_lw_axi_master_wid[3].IN1
hps_0_h2f_lw_axi_master_wid[4] => hps_0_h2f_lw_axi_master_wid[4].IN1
hps_0_h2f_lw_axi_master_wid[5] => hps_0_h2f_lw_axi_master_wid[5].IN1
hps_0_h2f_lw_axi_master_wid[6] => hps_0_h2f_lw_axi_master_wid[6].IN1
hps_0_h2f_lw_axi_master_wid[7] => hps_0_h2f_lw_axi_master_wid[7].IN1
hps_0_h2f_lw_axi_master_wid[8] => hps_0_h2f_lw_axi_master_wid[8].IN1
hps_0_h2f_lw_axi_master_wid[9] => hps_0_h2f_lw_axi_master_wid[9].IN1
hps_0_h2f_lw_axi_master_wid[10] => hps_0_h2f_lw_axi_master_wid[10].IN1
hps_0_h2f_lw_axi_master_wid[11] => hps_0_h2f_lw_axi_master_wid[11].IN1
hps_0_h2f_lw_axi_master_wdata[0] => hps_0_h2f_lw_axi_master_wdata[0].IN1
hps_0_h2f_lw_axi_master_wdata[1] => hps_0_h2f_lw_axi_master_wdata[1].IN1
hps_0_h2f_lw_axi_master_wdata[2] => hps_0_h2f_lw_axi_master_wdata[2].IN1
hps_0_h2f_lw_axi_master_wdata[3] => hps_0_h2f_lw_axi_master_wdata[3].IN1
hps_0_h2f_lw_axi_master_wdata[4] => hps_0_h2f_lw_axi_master_wdata[4].IN1
hps_0_h2f_lw_axi_master_wdata[5] => hps_0_h2f_lw_axi_master_wdata[5].IN1
hps_0_h2f_lw_axi_master_wdata[6] => hps_0_h2f_lw_axi_master_wdata[6].IN1
hps_0_h2f_lw_axi_master_wdata[7] => hps_0_h2f_lw_axi_master_wdata[7].IN1
hps_0_h2f_lw_axi_master_wdata[8] => hps_0_h2f_lw_axi_master_wdata[8].IN1
hps_0_h2f_lw_axi_master_wdata[9] => hps_0_h2f_lw_axi_master_wdata[9].IN1
hps_0_h2f_lw_axi_master_wdata[10] => hps_0_h2f_lw_axi_master_wdata[10].IN1
hps_0_h2f_lw_axi_master_wdata[11] => hps_0_h2f_lw_axi_master_wdata[11].IN1
hps_0_h2f_lw_axi_master_wdata[12] => hps_0_h2f_lw_axi_master_wdata[12].IN1
hps_0_h2f_lw_axi_master_wdata[13] => hps_0_h2f_lw_axi_master_wdata[13].IN1
hps_0_h2f_lw_axi_master_wdata[14] => hps_0_h2f_lw_axi_master_wdata[14].IN1
hps_0_h2f_lw_axi_master_wdata[15] => hps_0_h2f_lw_axi_master_wdata[15].IN1
hps_0_h2f_lw_axi_master_wdata[16] => hps_0_h2f_lw_axi_master_wdata[16].IN1
hps_0_h2f_lw_axi_master_wdata[17] => hps_0_h2f_lw_axi_master_wdata[17].IN1
hps_0_h2f_lw_axi_master_wdata[18] => hps_0_h2f_lw_axi_master_wdata[18].IN1
hps_0_h2f_lw_axi_master_wdata[19] => hps_0_h2f_lw_axi_master_wdata[19].IN1
hps_0_h2f_lw_axi_master_wdata[20] => hps_0_h2f_lw_axi_master_wdata[20].IN1
hps_0_h2f_lw_axi_master_wdata[21] => hps_0_h2f_lw_axi_master_wdata[21].IN1
hps_0_h2f_lw_axi_master_wdata[22] => hps_0_h2f_lw_axi_master_wdata[22].IN1
hps_0_h2f_lw_axi_master_wdata[23] => hps_0_h2f_lw_axi_master_wdata[23].IN1
hps_0_h2f_lw_axi_master_wdata[24] => hps_0_h2f_lw_axi_master_wdata[24].IN1
hps_0_h2f_lw_axi_master_wdata[25] => hps_0_h2f_lw_axi_master_wdata[25].IN1
hps_0_h2f_lw_axi_master_wdata[26] => hps_0_h2f_lw_axi_master_wdata[26].IN1
hps_0_h2f_lw_axi_master_wdata[27] => hps_0_h2f_lw_axi_master_wdata[27].IN1
hps_0_h2f_lw_axi_master_wdata[28] => hps_0_h2f_lw_axi_master_wdata[28].IN1
hps_0_h2f_lw_axi_master_wdata[29] => hps_0_h2f_lw_axi_master_wdata[29].IN1
hps_0_h2f_lw_axi_master_wdata[30] => hps_0_h2f_lw_axi_master_wdata[30].IN1
hps_0_h2f_lw_axi_master_wdata[31] => hps_0_h2f_lw_axi_master_wdata[31].IN1
hps_0_h2f_lw_axi_master_wstrb[0] => hps_0_h2f_lw_axi_master_wstrb[0].IN1
hps_0_h2f_lw_axi_master_wstrb[1] => hps_0_h2f_lw_axi_master_wstrb[1].IN1
hps_0_h2f_lw_axi_master_wstrb[2] => hps_0_h2f_lw_axi_master_wstrb[2].IN1
hps_0_h2f_lw_axi_master_wstrb[3] => hps_0_h2f_lw_axi_master_wstrb[3].IN1
hps_0_h2f_lw_axi_master_wlast => hps_0_h2f_lw_axi_master_wlast.IN1
hps_0_h2f_lw_axi_master_wvalid => hps_0_h2f_lw_axi_master_wvalid.IN1
hps_0_h2f_lw_axi_master_wready <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.wready
hps_0_h2f_lw_axi_master_bid[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[2] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[3] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[4] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[5] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[6] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[7] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[8] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[9] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[10] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bid[11] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bid
hps_0_h2f_lw_axi_master_bresp[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bresp
hps_0_h2f_lw_axi_master_bresp[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bresp
hps_0_h2f_lw_axi_master_bvalid <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.bvalid
hps_0_h2f_lw_axi_master_bready => hps_0_h2f_lw_axi_master_bready.IN1
hps_0_h2f_lw_axi_master_arid[0] => hps_0_h2f_lw_axi_master_arid[0].IN1
hps_0_h2f_lw_axi_master_arid[1] => hps_0_h2f_lw_axi_master_arid[1].IN1
hps_0_h2f_lw_axi_master_arid[2] => hps_0_h2f_lw_axi_master_arid[2].IN1
hps_0_h2f_lw_axi_master_arid[3] => hps_0_h2f_lw_axi_master_arid[3].IN1
hps_0_h2f_lw_axi_master_arid[4] => hps_0_h2f_lw_axi_master_arid[4].IN1
hps_0_h2f_lw_axi_master_arid[5] => hps_0_h2f_lw_axi_master_arid[5].IN1
hps_0_h2f_lw_axi_master_arid[6] => hps_0_h2f_lw_axi_master_arid[6].IN1
hps_0_h2f_lw_axi_master_arid[7] => hps_0_h2f_lw_axi_master_arid[7].IN1
hps_0_h2f_lw_axi_master_arid[8] => hps_0_h2f_lw_axi_master_arid[8].IN1
hps_0_h2f_lw_axi_master_arid[9] => hps_0_h2f_lw_axi_master_arid[9].IN1
hps_0_h2f_lw_axi_master_arid[10] => hps_0_h2f_lw_axi_master_arid[10].IN1
hps_0_h2f_lw_axi_master_arid[11] => hps_0_h2f_lw_axi_master_arid[11].IN1
hps_0_h2f_lw_axi_master_araddr[0] => hps_0_h2f_lw_axi_master_araddr[0].IN1
hps_0_h2f_lw_axi_master_araddr[1] => hps_0_h2f_lw_axi_master_araddr[1].IN1
hps_0_h2f_lw_axi_master_araddr[2] => hps_0_h2f_lw_axi_master_araddr[2].IN1
hps_0_h2f_lw_axi_master_araddr[3] => hps_0_h2f_lw_axi_master_araddr[3].IN1
hps_0_h2f_lw_axi_master_araddr[4] => hps_0_h2f_lw_axi_master_araddr[4].IN1
hps_0_h2f_lw_axi_master_araddr[5] => hps_0_h2f_lw_axi_master_araddr[5].IN1
hps_0_h2f_lw_axi_master_araddr[6] => hps_0_h2f_lw_axi_master_araddr[6].IN1
hps_0_h2f_lw_axi_master_araddr[7] => hps_0_h2f_lw_axi_master_araddr[7].IN1
hps_0_h2f_lw_axi_master_araddr[8] => hps_0_h2f_lw_axi_master_araddr[8].IN1
hps_0_h2f_lw_axi_master_araddr[9] => hps_0_h2f_lw_axi_master_araddr[9].IN1
hps_0_h2f_lw_axi_master_araddr[10] => hps_0_h2f_lw_axi_master_araddr[10].IN1
hps_0_h2f_lw_axi_master_araddr[11] => hps_0_h2f_lw_axi_master_araddr[11].IN1
hps_0_h2f_lw_axi_master_araddr[12] => hps_0_h2f_lw_axi_master_araddr[12].IN1
hps_0_h2f_lw_axi_master_araddr[13] => hps_0_h2f_lw_axi_master_araddr[13].IN1
hps_0_h2f_lw_axi_master_araddr[14] => hps_0_h2f_lw_axi_master_araddr[14].IN1
hps_0_h2f_lw_axi_master_araddr[15] => hps_0_h2f_lw_axi_master_araddr[15].IN1
hps_0_h2f_lw_axi_master_araddr[16] => hps_0_h2f_lw_axi_master_araddr[16].IN1
hps_0_h2f_lw_axi_master_araddr[17] => hps_0_h2f_lw_axi_master_araddr[17].IN1
hps_0_h2f_lw_axi_master_araddr[18] => hps_0_h2f_lw_axi_master_araddr[18].IN1
hps_0_h2f_lw_axi_master_araddr[19] => hps_0_h2f_lw_axi_master_araddr[19].IN1
hps_0_h2f_lw_axi_master_araddr[20] => hps_0_h2f_lw_axi_master_araddr[20].IN1
hps_0_h2f_lw_axi_master_arlen[0] => hps_0_h2f_lw_axi_master_arlen[0].IN1
hps_0_h2f_lw_axi_master_arlen[1] => hps_0_h2f_lw_axi_master_arlen[1].IN1
hps_0_h2f_lw_axi_master_arlen[2] => hps_0_h2f_lw_axi_master_arlen[2].IN1
hps_0_h2f_lw_axi_master_arlen[3] => hps_0_h2f_lw_axi_master_arlen[3].IN1
hps_0_h2f_lw_axi_master_arsize[0] => hps_0_h2f_lw_axi_master_arsize[0].IN1
hps_0_h2f_lw_axi_master_arsize[1] => hps_0_h2f_lw_axi_master_arsize[1].IN1
hps_0_h2f_lw_axi_master_arsize[2] => hps_0_h2f_lw_axi_master_arsize[2].IN1
hps_0_h2f_lw_axi_master_arburst[0] => hps_0_h2f_lw_axi_master_arburst[0].IN1
hps_0_h2f_lw_axi_master_arburst[1] => hps_0_h2f_lw_axi_master_arburst[1].IN1
hps_0_h2f_lw_axi_master_arlock[0] => hps_0_h2f_lw_axi_master_arlock[0].IN1
hps_0_h2f_lw_axi_master_arlock[1] => hps_0_h2f_lw_axi_master_arlock[1].IN1
hps_0_h2f_lw_axi_master_arcache[0] => hps_0_h2f_lw_axi_master_arcache[0].IN1
hps_0_h2f_lw_axi_master_arcache[1] => hps_0_h2f_lw_axi_master_arcache[1].IN1
hps_0_h2f_lw_axi_master_arcache[2] => hps_0_h2f_lw_axi_master_arcache[2].IN1
hps_0_h2f_lw_axi_master_arcache[3] => hps_0_h2f_lw_axi_master_arcache[3].IN1
hps_0_h2f_lw_axi_master_arprot[0] => hps_0_h2f_lw_axi_master_arprot[0].IN1
hps_0_h2f_lw_axi_master_arprot[1] => hps_0_h2f_lw_axi_master_arprot[1].IN1
hps_0_h2f_lw_axi_master_arprot[2] => hps_0_h2f_lw_axi_master_arprot[2].IN1
hps_0_h2f_lw_axi_master_arvalid => hps_0_h2f_lw_axi_master_arvalid.IN1
hps_0_h2f_lw_axi_master_arready <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.arready
hps_0_h2f_lw_axi_master_rid[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[2] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[3] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[4] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[5] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[6] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[7] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[8] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[9] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[10] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rid[11] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rid
hps_0_h2f_lw_axi_master_rdata[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[2] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[3] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[4] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[5] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[6] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[7] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[8] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[9] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[10] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[11] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[12] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[13] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[14] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[15] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[16] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[17] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[18] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[19] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[20] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[21] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[22] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[23] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[24] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[25] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[26] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[27] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[28] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[29] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[30] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rdata[31] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rdata
hps_0_h2f_lw_axi_master_rresp[0] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rresp
hps_0_h2f_lw_axi_master_rresp[1] <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rresp
hps_0_h2f_lw_axi_master_rlast <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rlast
hps_0_h2f_lw_axi_master_rvalid <= altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent.rvalid
hps_0_h2f_lw_axi_master_rready => hps_0_h2f_lw_axi_master_rready.IN1
clk_0_clk_clk => clk_0_clk_clk.IN27
hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset => hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset.IN8
to_hps_reset_reset_bridge_in_reset_reset => to_hps_reset_reset_bridge_in_reset_reset.IN18
from_hps_s1_address[0] <= altera_merlin_slave_translator:from_hps_s1_translator.av_address
from_hps_s1_address[1] <= altera_merlin_slave_translator:from_hps_s1_translator.av_address
from_hps_s1_write <= altera_merlin_slave_translator:from_hps_s1_translator.av_write
from_hps_s1_readdata[0] => from_hps_s1_readdata[0].IN1
from_hps_s1_readdata[1] => from_hps_s1_readdata[1].IN1
from_hps_s1_readdata[2] => from_hps_s1_readdata[2].IN1
from_hps_s1_readdata[3] => from_hps_s1_readdata[3].IN1
from_hps_s1_readdata[4] => from_hps_s1_readdata[4].IN1
from_hps_s1_readdata[5] => from_hps_s1_readdata[5].IN1
from_hps_s1_readdata[6] => from_hps_s1_readdata[6].IN1
from_hps_s1_readdata[7] => from_hps_s1_readdata[7].IN1
from_hps_s1_readdata[8] => from_hps_s1_readdata[8].IN1
from_hps_s1_readdata[9] => from_hps_s1_readdata[9].IN1
from_hps_s1_readdata[10] => from_hps_s1_readdata[10].IN1
from_hps_s1_readdata[11] => from_hps_s1_readdata[11].IN1
from_hps_s1_readdata[12] => from_hps_s1_readdata[12].IN1
from_hps_s1_readdata[13] => from_hps_s1_readdata[13].IN1
from_hps_s1_readdata[14] => from_hps_s1_readdata[14].IN1
from_hps_s1_readdata[15] => from_hps_s1_readdata[15].IN1
from_hps_s1_readdata[16] => from_hps_s1_readdata[16].IN1
from_hps_s1_readdata[17] => from_hps_s1_readdata[17].IN1
from_hps_s1_readdata[18] => from_hps_s1_readdata[18].IN1
from_hps_s1_readdata[19] => from_hps_s1_readdata[19].IN1
from_hps_s1_readdata[20] => from_hps_s1_readdata[20].IN1
from_hps_s1_readdata[21] => from_hps_s1_readdata[21].IN1
from_hps_s1_readdata[22] => from_hps_s1_readdata[22].IN1
from_hps_s1_readdata[23] => from_hps_s1_readdata[23].IN1
from_hps_s1_readdata[24] => from_hps_s1_readdata[24].IN1
from_hps_s1_readdata[25] => from_hps_s1_readdata[25].IN1
from_hps_s1_readdata[26] => from_hps_s1_readdata[26].IN1
from_hps_s1_readdata[27] => from_hps_s1_readdata[27].IN1
from_hps_s1_readdata[28] => from_hps_s1_readdata[28].IN1
from_hps_s1_readdata[29] => from_hps_s1_readdata[29].IN1
from_hps_s1_readdata[30] => from_hps_s1_readdata[30].IN1
from_hps_s1_readdata[31] => from_hps_s1_readdata[31].IN1
from_hps_s1_writedata[0] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[1] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[2] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[3] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[4] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[5] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[6] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[7] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[8] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[9] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[10] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[11] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[12] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[13] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[14] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[15] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[16] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[17] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[18] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[19] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[20] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[21] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[22] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[23] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[24] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[25] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[26] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[27] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[28] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[29] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[30] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_writedata[31] <= altera_merlin_slave_translator:from_hps_s1_translator.av_writedata
from_hps_s1_chipselect <= altera_merlin_slave_translator:from_hps_s1_translator.av_chipselect
to_hps_s1_address[0] <= altera_merlin_slave_translator:to_hps_s1_translator.av_address
to_hps_s1_address[1] <= altera_merlin_slave_translator:to_hps_s1_translator.av_address
to_hps_s1_readdata[0] => to_hps_s1_readdata[0].IN1
to_hps_s1_readdata[1] => to_hps_s1_readdata[1].IN1
to_hps_s1_readdata[2] => to_hps_s1_readdata[2].IN1
to_hps_s1_readdata[3] => to_hps_s1_readdata[3].IN1
to_hps_s1_readdata[4] => to_hps_s1_readdata[4].IN1
to_hps_s1_readdata[5] => to_hps_s1_readdata[5].IN1
to_hps_s1_readdata[6] => to_hps_s1_readdata[6].IN1
to_hps_s1_readdata[7] => to_hps_s1_readdata[7].IN1
to_hps_s1_readdata[8] => to_hps_s1_readdata[8].IN1
to_hps_s1_readdata[9] => to_hps_s1_readdata[9].IN1
to_hps_s1_readdata[10] => to_hps_s1_readdata[10].IN1
to_hps_s1_readdata[11] => to_hps_s1_readdata[11].IN1
to_hps_s1_readdata[12] => to_hps_s1_readdata[12].IN1
to_hps_s1_readdata[13] => to_hps_s1_readdata[13].IN1
to_hps_s1_readdata[14] => to_hps_s1_readdata[14].IN1
to_hps_s1_readdata[15] => to_hps_s1_readdata[15].IN1
to_hps_s1_readdata[16] => to_hps_s1_readdata[16].IN1
to_hps_s1_readdata[17] => to_hps_s1_readdata[17].IN1
to_hps_s1_readdata[18] => to_hps_s1_readdata[18].IN1
to_hps_s1_readdata[19] => to_hps_s1_readdata[19].IN1
to_hps_s1_readdata[20] => to_hps_s1_readdata[20].IN1
to_hps_s1_readdata[21] => to_hps_s1_readdata[21].IN1
to_hps_s1_readdata[22] => to_hps_s1_readdata[22].IN1
to_hps_s1_readdata[23] => to_hps_s1_readdata[23].IN1
to_hps_s1_readdata[24] => to_hps_s1_readdata[24].IN1
to_hps_s1_readdata[25] => to_hps_s1_readdata[25].IN1
to_hps_s1_readdata[26] => to_hps_s1_readdata[26].IN1
to_hps_s1_readdata[27] => to_hps_s1_readdata[27].IN1
to_hps_s1_readdata[28] => to_hps_s1_readdata[28].IN1
to_hps_s1_readdata[29] => to_hps_s1_readdata[29].IN1
to_hps_s1_readdata[30] => to_hps_s1_readdata[30].IN1
to_hps_s1_readdata[31] => to_hps_s1_readdata[31].IN1


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:to_hps_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:from_hps_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => av_readdata_pre[0].CLK
clk => av_readdata_pre[1].CLK
clk => av_readdata_pre[2].CLK
clk => av_readdata_pre[3].CLK
clk => av_readdata_pre[4].CLK
clk => av_readdata_pre[5].CLK
clk => av_readdata_pre[6].CLK
clk => av_readdata_pre[7].CLK
clk => av_readdata_pre[8].CLK
clk => av_readdata_pre[9].CLK
clk => av_readdata_pre[10].CLK
clk => av_readdata_pre[11].CLK
clk => av_readdata_pre[12].CLK
clk => av_readdata_pre[13].CLK
clk => av_readdata_pre[14].CLK
clk => av_readdata_pre[15].CLK
clk => av_readdata_pre[16].CLK
clk => av_readdata_pre[17].CLK
clk => av_readdata_pre[18].CLK
clk => av_readdata_pre[19].CLK
clk => av_readdata_pre[20].CLK
clk => av_readdata_pre[21].CLK
clk => av_readdata_pre[22].CLK
clk => av_readdata_pre[23].CLK
clk => av_readdata_pre[24].CLK
clk => av_readdata_pre[25].CLK
clk => av_readdata_pre[26].CLK
clk => av_readdata_pre[27].CLK
clk => av_readdata_pre[28].CLK
clk => av_readdata_pre[29].CLK
clk => av_readdata_pre[30].CLK
clk => av_readdata_pre[31].CLK
clk => waitrequest_reset_override.CLK
clk => wait_latency_counter[0].CLK
clk => wait_latency_counter[1].CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => av_readdata_pre[0].ACLR
reset => av_readdata_pre[1].ACLR
reset => av_readdata_pre[2].ACLR
reset => av_readdata_pre[3].ACLR
reset => av_readdata_pre[4].ACLR
reset => av_readdata_pre[5].ACLR
reset => av_readdata_pre[6].ACLR
reset => av_readdata_pre[7].ACLR
reset => av_readdata_pre[8].ACLR
reset => av_readdata_pre[9].ACLR
reset => av_readdata_pre[10].ACLR
reset => av_readdata_pre[11].ACLR
reset => av_readdata_pre[12].ACLR
reset => av_readdata_pre[13].ACLR
reset => av_readdata_pre[14].ACLR
reset => av_readdata_pre[15].ACLR
reset => av_readdata_pre[16].ACLR
reset => av_readdata_pre[17].ACLR
reset => av_readdata_pre[18].ACLR
reset => av_readdata_pre[19].ACLR
reset => av_readdata_pre[20].ACLR
reset => av_readdata_pre[21].ACLR
reset => av_readdata_pre[22].ACLR
reset => av_readdata_pre[23].ACLR
reset => av_readdata_pre[24].ACLR
reset => av_readdata_pre[25].ACLR
reset => av_readdata_pre[26].ACLR
reset => av_readdata_pre[27].ACLR
reset => av_readdata_pre[28].ACLR
reset => av_readdata_pre[29].ACLR
reset => av_readdata_pre[30].ACLR
reset => av_readdata_pre[31].ACLR
reset => waitrequest_reset_override.PRESET
reset => wait_latency_counter[0].ACLR
reset => wait_latency_counter[1].ACLR
uav_address[0] => ~NO_FANOUT~
uav_address[1] => ~NO_FANOUT~
uav_address[2] => av_address[0].DATAIN
uav_address[3] => av_address[1].DATAIN
uav_address[4] => ~NO_FANOUT~
uav_address[5] => ~NO_FANOUT~
uav_address[6] => ~NO_FANOUT~
uav_address[7] => ~NO_FANOUT~
uav_address[8] => ~NO_FANOUT~
uav_address[9] => ~NO_FANOUT~
uav_address[10] => ~NO_FANOUT~
uav_address[11] => ~NO_FANOUT~
uav_address[12] => ~NO_FANOUT~
uav_address[13] => ~NO_FANOUT~
uav_address[14] => ~NO_FANOUT~
uav_address[15] => ~NO_FANOUT~
uav_address[16] => ~NO_FANOUT~
uav_address[17] => ~NO_FANOUT~
uav_address[18] => ~NO_FANOUT~
uav_address[19] => ~NO_FANOUT~
uav_address[20] => ~NO_FANOUT~
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_writedata[16] => av_writedata[16].DATAIN
uav_writedata[17] => av_writedata[17].DATAIN
uav_writedata[18] => av_writedata[18].DATAIN
uav_writedata[19] => av_writedata[19].DATAIN
uav_writedata[20] => av_writedata[20].DATAIN
uav_writedata[21] => av_writedata[21].DATAIN
uav_writedata[22] => av_writedata[22].DATAIN
uav_writedata[23] => av_writedata[23].DATAIN
uav_writedata[24] => av_writedata[24].DATAIN
uav_writedata[25] => av_writedata[25].DATAIN
uav_writedata[26] => av_writedata[26].DATAIN
uav_writedata[27] => av_writedata[27].DATAIN
uav_writedata[28] => av_writedata[28].DATAIN
uav_writedata[29] => av_writedata[29].DATAIN
uav_writedata[30] => av_writedata[30].DATAIN
uav_writedata[31] => av_writedata[31].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_write.IN1
uav_write => av_waitrequest_generated.OUTPUTSELECT
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_read => av_read.IN1
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_burstcount[0] => Equal2.IN2
uav_burstcount[1] => Equal2.IN1
uav_burstcount[2] => av_burstcount[0].DATAIN
uav_burstcount[2] => Equal2.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => ~NO_FANOUT~
uav_byteenable[2] => ~NO_FANOUT~
uav_byteenable[3] => ~NO_FANOUT~
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= uav_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata_pre[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata_pre[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata_pre[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata_pre[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata_pre[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata_pre[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata_pre[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata_pre[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata_pre[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata_pre[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata_pre[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata_pre[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata_pre[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata_pre[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata_pre[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata_pre[15].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[16] <= av_readdata_pre[16].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[17] <= av_readdata_pre[17].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[18] <= av_readdata_pre[18].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[19] <= av_readdata_pre[19].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[20] <= av_readdata_pre[20].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[21] <= av_readdata_pre[21].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[22] <= av_readdata_pre[22].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[23] <= av_readdata_pre[23].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[24] <= av_readdata_pre[24].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[25] <= av_readdata_pre[25].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[26] <= av_readdata_pre[26].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[27] <= av_readdata_pre[27].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[28] <= av_readdata_pre[28].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[29] <= av_readdata_pre[29].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[30] <= av_readdata_pre[30].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[31] <= av_readdata_pre[31].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[16] <= uav_writedata[16].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[17] <= uav_writedata[17].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[18] <= uav_writedata[18].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[19] <= uav_writedata[19].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[20] <= uav_writedata[20].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[21] <= uav_writedata[21].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[22] <= uav_writedata[22].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[23] <= uav_writedata[23].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[24] <= uav_writedata[24].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[25] <= uav_writedata[25].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[26] <= uav_writedata[26].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[27] <= uav_writedata[27].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[28] <= uav_writedata[28].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[29] <= uav_writedata[29].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[30] <= uav_writedata[30].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[31] <= uav_writedata[31].DB_MAX_OUTPUT_PORT_TYPE
av_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= av_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[2].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => av_readdata_pre[0].DATAIN
av_readdata[1] => av_readdata_pre[1].DATAIN
av_readdata[2] => av_readdata_pre[2].DATAIN
av_readdata[3] => av_readdata_pre[3].DATAIN
av_readdata[4] => av_readdata_pre[4].DATAIN
av_readdata[5] => av_readdata_pre[5].DATAIN
av_readdata[6] => av_readdata_pre[6].DATAIN
av_readdata[7] => av_readdata_pre[7].DATAIN
av_readdata[8] => av_readdata_pre[8].DATAIN
av_readdata[9] => av_readdata_pre[9].DATAIN
av_readdata[10] => av_readdata_pre[10].DATAIN
av_readdata[11] => av_readdata_pre[11].DATAIN
av_readdata[12] => av_readdata_pre[12].DATAIN
av_readdata[13] => av_readdata_pre[13].DATAIN
av_readdata[14] => av_readdata_pre[14].DATAIN
av_readdata[15] => av_readdata_pre[15].DATAIN
av_readdata[16] => av_readdata_pre[16].DATAIN
av_readdata[17] => av_readdata_pre[17].DATAIN
av_readdata[18] => av_readdata_pre[18].DATAIN
av_readdata[19] => av_readdata_pre[19].DATAIN
av_readdata[20] => av_readdata_pre[20].DATAIN
av_readdata[21] => av_readdata_pre[21].DATAIN
av_readdata[22] => av_readdata_pre[22].DATAIN
av_readdata[23] => av_readdata_pre[23].DATAIN
av_readdata[24] => av_readdata_pre[24].DATAIN
av_readdata[25] => av_readdata_pre[25].DATAIN
av_readdata[26] => av_readdata_pre[26].DATAIN
av_readdata[27] => av_readdata_pre[27].DATAIN
av_readdata[28] => av_readdata_pre[28].DATAIN
av_readdata[29] => av_readdata_pre[29].DATAIN
av_readdata[30] => av_readdata_pre[30].DATAIN
av_readdata[31] => av_readdata_pre[31].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
aclk => aclk.IN1
aresetn => aresetn.IN1
awid[0] => write_cp_data[88].DATAIN
awid[1] => write_cp_data[89].DATAIN
awid[2] => write_cp_data[90].DATAIN
awid[3] => write_cp_data[91].DATAIN
awid[4] => write_cp_data[92].DATAIN
awid[5] => write_cp_data[93].DATAIN
awid[6] => write_cp_data[94].DATAIN
awid[7] => write_cp_data[95].DATAIN
awid[8] => write_cp_data[96].DATAIN
awid[9] => write_cp_data[97].DATAIN
awid[10] => write_cp_data[98].DATAIN
awid[11] => write_cp_data[99].DATAIN
awaddr[0] => address_for_alignment[3].IN1
awaddr[1] => address_for_alignment[4].IN1
awaddr[2] => address_for_alignment[5].IN1
awaddr[3] => address_for_alignment[6].IN1
awaddr[4] => address_for_alignment[7].IN1
awaddr[5] => address_for_alignment[8].IN1
awaddr[6] => address_for_alignment[9].IN1
awaddr[7] => address_for_alignment[10].IN1
awaddr[8] => address_for_alignment[11].IN1
awaddr[9] => address_for_alignment[12].IN1
awaddr[10] => address_for_alignment[13].IN1
awaddr[11] => address_for_alignment[14].IN1
awaddr[12] => address_for_alignment[15].IN1
awaddr[13] => address_for_alignment[16].IN1
awaddr[14] => address_for_alignment[17].IN1
awaddr[15] => address_for_alignment[18].IN1
awaddr[16] => address_for_alignment[19].IN1
awaddr[17] => address_for_alignment[20].IN1
awaddr[18] => address_for_alignment[21].IN1
awaddr[19] => address_for_alignment[22].IN1
awaddr[20] => address_for_alignment[23].IN1
awlen[0] => Add0.IN8
awlen[0] => Add6.IN8
awlen[1] => Add0.IN7
awlen[1] => Add6.IN7
awlen[2] => Add0.IN6
awlen[2] => Add6.IN6
awlen[3] => Add0.IN5
awlen[3] => Add6.IN5
awsize[0] => write_cp_data[77].IN1
awsize[1] => write_cp_data[78].IN1
awsize[2] => write_cp_data[79].IN1
awburst[0] => write_cp_data[80].IN1
awburst[1] => write_cp_data[81].IN1
awlock[0] => write_cp_data[62].DATAIN
awlock[1] => ~NO_FANOUT~
awcache[0] => write_cp_data[103].DATAIN
awcache[1] => write_cp_data[104].DATAIN
awcache[2] => write_cp_data[105].DATAIN
awcache[3] => write_cp_data[106].DATAIN
awprot[0] => write_cp_data[100].DATAIN
awprot[1] => write_cp_data[101].DATAIN
awprot[2] => write_cp_data[102].DATAIN
awqos[0] => ~NO_FANOUT~
awqos[1] => ~NO_FANOUT~
awqos[2] => ~NO_FANOUT~
awqos[3] => ~NO_FANOUT~
awregion[0] => ~NO_FANOUT~
awregion[1] => ~NO_FANOUT~
awregion[2] => ~NO_FANOUT~
awregion[3] => ~NO_FANOUT~
awuser[0] => write_cp_data[82].DATAIN
awvalid => write_addr_data_both_valid.IN0
awready <= awready.DB_MAX_OUTPUT_PORT_TYPE
wid[0] => ~NO_FANOUT~
wid[1] => ~NO_FANOUT~
wid[2] => ~NO_FANOUT~
wid[3] => ~NO_FANOUT~
wid[4] => ~NO_FANOUT~
wid[5] => ~NO_FANOUT~
wid[6] => ~NO_FANOUT~
wid[7] => ~NO_FANOUT~
wid[8] => ~NO_FANOUT~
wid[9] => ~NO_FANOUT~
wid[10] => ~NO_FANOUT~
wid[11] => ~NO_FANOUT~
wdata[0] => write_cp_data[0].DATAIN
wdata[1] => write_cp_data[1].DATAIN
wdata[2] => write_cp_data[2].DATAIN
wdata[3] => write_cp_data[3].DATAIN
wdata[4] => write_cp_data[4].DATAIN
wdata[5] => write_cp_data[5].DATAIN
wdata[6] => write_cp_data[6].DATAIN
wdata[7] => write_cp_data[7].DATAIN
wdata[8] => write_cp_data[8].DATAIN
wdata[9] => write_cp_data[9].DATAIN
wdata[10] => write_cp_data[10].DATAIN
wdata[11] => write_cp_data[11].DATAIN
wdata[12] => write_cp_data[12].DATAIN
wdata[13] => write_cp_data[13].DATAIN
wdata[14] => write_cp_data[14].DATAIN
wdata[15] => write_cp_data[15].DATAIN
wdata[16] => write_cp_data[16].DATAIN
wdata[17] => write_cp_data[17].DATAIN
wdata[18] => write_cp_data[18].DATAIN
wdata[19] => write_cp_data[19].DATAIN
wdata[20] => write_cp_data[20].DATAIN
wdata[21] => write_cp_data[21].DATAIN
wdata[22] => write_cp_data[22].DATAIN
wdata[23] => write_cp_data[23].DATAIN
wdata[24] => write_cp_data[24].DATAIN
wdata[25] => write_cp_data[25].DATAIN
wdata[26] => write_cp_data[26].DATAIN
wdata[27] => write_cp_data[27].DATAIN
wdata[28] => write_cp_data[28].DATAIN
wdata[29] => write_cp_data[29].DATAIN
wdata[30] => write_cp_data[30].DATAIN
wdata[31] => write_cp_data[31].DATAIN
wstrb[0] => write_cp_data[32].DATAIN
wstrb[1] => write_cp_data[33].DATAIN
wstrb[2] => write_cp_data[34].DATAIN
wstrb[3] => write_cp_data[35].DATAIN
wlast => wlast.IN1
wvalid => write_addr_data_both_valid.IN1
wuser[0] => ~NO_FANOUT~
wready <= wready.DB_MAX_OUTPUT_PORT_TYPE
bid[0] <= write_rp_data[88].DB_MAX_OUTPUT_PORT_TYPE
bid[1] <= write_rp_data[89].DB_MAX_OUTPUT_PORT_TYPE
bid[2] <= write_rp_data[90].DB_MAX_OUTPUT_PORT_TYPE
bid[3] <= write_rp_data[91].DB_MAX_OUTPUT_PORT_TYPE
bid[4] <= write_rp_data[92].DB_MAX_OUTPUT_PORT_TYPE
bid[5] <= write_rp_data[93].DB_MAX_OUTPUT_PORT_TYPE
bid[6] <= write_rp_data[94].DB_MAX_OUTPUT_PORT_TYPE
bid[7] <= write_rp_data[95].DB_MAX_OUTPUT_PORT_TYPE
bid[8] <= write_rp_data[96].DB_MAX_OUTPUT_PORT_TYPE
bid[9] <= write_rp_data[97].DB_MAX_OUTPUT_PORT_TYPE
bid[10] <= write_rp_data[98].DB_MAX_OUTPUT_PORT_TYPE
bid[11] <= write_rp_data[99].DB_MAX_OUTPUT_PORT_TYPE
bresp[0] <= write_rp_data[107].DB_MAX_OUTPUT_PORT_TYPE
bresp[1] <= write_rp_data[108].DB_MAX_OUTPUT_PORT_TYPE
bvalid <= write_rp_valid.DB_MAX_OUTPUT_PORT_TYPE
bready => write_rp_ready.DATAIN
buser[0] <= write_rp_data[83].DB_MAX_OUTPUT_PORT_TYPE
arid[0] => read_cp_data[88].DATAIN
arid[1] => read_cp_data[89].DATAIN
arid[2] => read_cp_data[90].DATAIN
arid[3] => read_cp_data[91].DATAIN
arid[4] => read_cp_data[92].DATAIN
arid[5] => read_cp_data[93].DATAIN
arid[6] => read_cp_data[94].DATAIN
arid[7] => read_cp_data[95].DATAIN
arid[8] => read_cp_data[96].DATAIN
arid[9] => read_cp_data[97].DATAIN
arid[10] => read_cp_data[98].DATAIN
arid[11] => read_cp_data[99].DATAIN
araddr[0] => read_cp_data[36].DATAIN
araddr[1] => read_cp_data[37].DATAIN
araddr[2] => read_cp_data[38].DATAIN
araddr[3] => read_cp_data[39].DATAIN
araddr[4] => read_cp_data[40].DATAIN
araddr[5] => read_cp_data[41].DATAIN
araddr[6] => read_cp_data[42].DATAIN
araddr[7] => read_cp_data[43].DATAIN
araddr[8] => read_cp_data[44].DATAIN
araddr[9] => read_cp_data[45].DATAIN
araddr[10] => read_cp_data[46].DATAIN
araddr[11] => read_cp_data[47].DATAIN
araddr[12] => read_cp_data[48].DATAIN
araddr[13] => read_cp_data[49].DATAIN
araddr[14] => read_cp_data[50].DATAIN
araddr[15] => read_cp_data[51].DATAIN
araddr[16] => read_cp_data[52].DATAIN
araddr[17] => read_cp_data[53].DATAIN
araddr[18] => read_cp_data[54].DATAIN
araddr[19] => read_cp_data[55].DATAIN
araddr[20] => read_cp_data[56].DATAIN
arlen[0] => Add2.IN8
arlen[1] => Add2.IN7
arlen[2] => Add2.IN6
arlen[3] => Add2.IN5
arsize[0] => Add3.IN6
arsize[0] => Decoder1.IN2
arsize[0] => read_cp_data[109].DATAIN
arsize[0] => read_cp_data[77].DATAIN
arsize[1] => Add3.IN5
arsize[1] => Decoder1.IN1
arsize[1] => read_cp_data[110].DATAIN
arsize[1] => read_cp_data[78].DATAIN
arsize[2] => Add3.IN4
arsize[2] => Decoder1.IN0
arsize[2] => read_cp_data[111].DATAIN
arsize[2] => read_cp_data[79].DATAIN
arburst[0] => read_cp_data[80].DATAIN
arburst[0] => Equal3.IN3
arburst[0] => Equal4.IN3
arburst[0] => Equal5.IN3
arburst[1] => read_cp_data[81].DATAIN
arburst[1] => Equal3.IN2
arburst[1] => Equal4.IN2
arburst[1] => Equal5.IN2
arlock[0] => read_cp_data[62].DATAIN
arlock[1] => ~NO_FANOUT~
arcache[0] => read_cp_data[103].DATAIN
arcache[1] => read_cp_data[104].DATAIN
arcache[2] => read_cp_data[105].DATAIN
arcache[3] => read_cp_data[106].DATAIN
arprot[0] => read_cp_data[100].DATAIN
arprot[1] => read_cp_data[101].DATAIN
arprot[2] => read_cp_data[102].DATAIN
arqos[0] => ~NO_FANOUT~
arqos[1] => ~NO_FANOUT~
arqos[2] => ~NO_FANOUT~
arqos[3] => ~NO_FANOUT~
arregion[0] => ~NO_FANOUT~
arregion[1] => ~NO_FANOUT~
arregion[2] => ~NO_FANOUT~
arregion[3] => ~NO_FANOUT~
aruser[0] => read_cp_data[82].DATAIN
arvalid => read_cp_valid.DATAIN
arready <= read_cp_ready.DB_MAX_OUTPUT_PORT_TYPE
rid[0] <= read_rp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rid[1] <= read_rp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rid[2] <= read_rp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rid[3] <= read_rp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rid[4] <= read_rp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rid[5] <= read_rp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rid[6] <= read_rp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rid[7] <= read_rp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rid[8] <= read_rp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rid[9] <= read_rp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rid[10] <= read_rp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rid[11] <= read_rp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rdata[0] <= read_rp_data[0].DB_MAX_OUTPUT_PORT_TYPE
rdata[1] <= read_rp_data[1].DB_MAX_OUTPUT_PORT_TYPE
rdata[2] <= read_rp_data[2].DB_MAX_OUTPUT_PORT_TYPE
rdata[3] <= read_rp_data[3].DB_MAX_OUTPUT_PORT_TYPE
rdata[4] <= read_rp_data[4].DB_MAX_OUTPUT_PORT_TYPE
rdata[5] <= read_rp_data[5].DB_MAX_OUTPUT_PORT_TYPE
rdata[6] <= read_rp_data[6].DB_MAX_OUTPUT_PORT_TYPE
rdata[7] <= read_rp_data[7].DB_MAX_OUTPUT_PORT_TYPE
rdata[8] <= read_rp_data[8].DB_MAX_OUTPUT_PORT_TYPE
rdata[9] <= read_rp_data[9].DB_MAX_OUTPUT_PORT_TYPE
rdata[10] <= read_rp_data[10].DB_MAX_OUTPUT_PORT_TYPE
rdata[11] <= read_rp_data[11].DB_MAX_OUTPUT_PORT_TYPE
rdata[12] <= read_rp_data[12].DB_MAX_OUTPUT_PORT_TYPE
rdata[13] <= read_rp_data[13].DB_MAX_OUTPUT_PORT_TYPE
rdata[14] <= read_rp_data[14].DB_MAX_OUTPUT_PORT_TYPE
rdata[15] <= read_rp_data[15].DB_MAX_OUTPUT_PORT_TYPE
rdata[16] <= read_rp_data[16].DB_MAX_OUTPUT_PORT_TYPE
rdata[17] <= read_rp_data[17].DB_MAX_OUTPUT_PORT_TYPE
rdata[18] <= read_rp_data[18].DB_MAX_OUTPUT_PORT_TYPE
rdata[19] <= read_rp_data[19].DB_MAX_OUTPUT_PORT_TYPE
rdata[20] <= read_rp_data[20].DB_MAX_OUTPUT_PORT_TYPE
rdata[21] <= read_rp_data[21].DB_MAX_OUTPUT_PORT_TYPE
rdata[22] <= read_rp_data[22].DB_MAX_OUTPUT_PORT_TYPE
rdata[23] <= read_rp_data[23].DB_MAX_OUTPUT_PORT_TYPE
rdata[24] <= read_rp_data[24].DB_MAX_OUTPUT_PORT_TYPE
rdata[25] <= read_rp_data[25].DB_MAX_OUTPUT_PORT_TYPE
rdata[26] <= read_rp_data[26].DB_MAX_OUTPUT_PORT_TYPE
rdata[27] <= read_rp_data[27].DB_MAX_OUTPUT_PORT_TYPE
rdata[28] <= read_rp_data[28].DB_MAX_OUTPUT_PORT_TYPE
rdata[29] <= read_rp_data[29].DB_MAX_OUTPUT_PORT_TYPE
rdata[30] <= read_rp_data[30].DB_MAX_OUTPUT_PORT_TYPE
rdata[31] <= read_rp_data[31].DB_MAX_OUTPUT_PORT_TYPE
rresp[0] <= read_rp_data[107].DB_MAX_OUTPUT_PORT_TYPE
rresp[1] <= read_rp_data[108].DB_MAX_OUTPUT_PORT_TYPE
rlast <= read_rp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rvalid <= read_rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rready => read_rp_ready.DATAIN
ruser[0] <= read_rp_data[83].DB_MAX_OUTPUT_PORT_TYPE
write_cp_valid <= write_addr_data_both_valid.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[0] <= wdata[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[1] <= wdata[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[2] <= wdata[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[3] <= wdata[3].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[4] <= wdata[4].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[5] <= wdata[5].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[6] <= wdata[6].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[7] <= wdata[7].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[8] <= wdata[8].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[9] <= wdata[9].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[10] <= wdata[10].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[11] <= wdata[11].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[12] <= wdata[12].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[13] <= wdata[13].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[14] <= wdata[14].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[15] <= wdata[15].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[16] <= wdata[16].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[17] <= wdata[17].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[18] <= wdata[18].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[19] <= wdata[19].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[20] <= wdata[20].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[21] <= wdata[21].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[22] <= wdata[22].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[23] <= wdata[23].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[24] <= wdata[24].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[25] <= wdata[25].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[26] <= wdata[26].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[27] <= wdata[27].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[28] <= wdata[28].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[29] <= wdata[29].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[30] <= wdata[30].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[31] <= wdata[31].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[32] <= wstrb[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[33] <= wstrb[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[34] <= wstrb[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[35] <= wstrb[3].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[36] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[37] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[38] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[39] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[40] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[41] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[42] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[43] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[44] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[45] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[46] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[47] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[48] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[49] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[50] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[51] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[52] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[53] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[54] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[55] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[56] <= altera_merlin_address_alignment:align_address_to_size.out_data
write_cp_data[57] <= <GND>
write_cp_data[58] <= <GND>
write_cp_data[59] <= <VCC>
write_cp_data[60] <= <GND>
write_cp_data[61] <= <GND>
write_cp_data[62] <= awlock[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[63] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[64] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[65] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[66] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[67] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[68] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[69] <= write_burst_bytecount.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[70] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[71] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[72] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[73] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[74] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[75] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[76] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[77] <= write_cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[78] <= write_cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[79] <= write_cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[80] <= write_cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[81] <= write_cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[82] <= awuser[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[83] <= <GND>
write_cp_data[84] <= <GND>
write_cp_data[85] <= <GND>
write_cp_data[86] <= <GND>
write_cp_data[87] <= <GND>
write_cp_data[88] <= awid[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[89] <= awid[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[90] <= awid[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[91] <= awid[3].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[92] <= awid[4].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[93] <= awid[5].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[94] <= awid[6].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[95] <= awid[7].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[96] <= awid[8].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[97] <= awid[9].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[98] <= awid[10].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[99] <= awid[11].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[100] <= awprot[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[101] <= awprot[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[102] <= awprot[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[103] <= awcache[0].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[104] <= awcache[1].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[105] <= awcache[2].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[106] <= awcache[3].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[107] <= <GND>
write_cp_data[108] <= <GND>
write_cp_data[109] <= write_cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[110] <= write_cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
write_cp_data[111] <= write_cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
write_cp_startofpacket <= write_cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
write_cp_endofpacket <= wlast.DB_MAX_OUTPUT_PORT_TYPE
write_cp_ready => write_cp_ready.IN1
write_rp_valid => bvalid.DATAIN
write_rp_data[0] => ~NO_FANOUT~
write_rp_data[1] => ~NO_FANOUT~
write_rp_data[2] => ~NO_FANOUT~
write_rp_data[3] => ~NO_FANOUT~
write_rp_data[4] => ~NO_FANOUT~
write_rp_data[5] => ~NO_FANOUT~
write_rp_data[6] => ~NO_FANOUT~
write_rp_data[7] => ~NO_FANOUT~
write_rp_data[8] => ~NO_FANOUT~
write_rp_data[9] => ~NO_FANOUT~
write_rp_data[10] => ~NO_FANOUT~
write_rp_data[11] => ~NO_FANOUT~
write_rp_data[12] => ~NO_FANOUT~
write_rp_data[13] => ~NO_FANOUT~
write_rp_data[14] => ~NO_FANOUT~
write_rp_data[15] => ~NO_FANOUT~
write_rp_data[16] => ~NO_FANOUT~
write_rp_data[17] => ~NO_FANOUT~
write_rp_data[18] => ~NO_FANOUT~
write_rp_data[19] => ~NO_FANOUT~
write_rp_data[20] => ~NO_FANOUT~
write_rp_data[21] => ~NO_FANOUT~
write_rp_data[22] => ~NO_FANOUT~
write_rp_data[23] => ~NO_FANOUT~
write_rp_data[24] => ~NO_FANOUT~
write_rp_data[25] => ~NO_FANOUT~
write_rp_data[26] => ~NO_FANOUT~
write_rp_data[27] => ~NO_FANOUT~
write_rp_data[28] => ~NO_FANOUT~
write_rp_data[29] => ~NO_FANOUT~
write_rp_data[30] => ~NO_FANOUT~
write_rp_data[31] => ~NO_FANOUT~
write_rp_data[32] => ~NO_FANOUT~
write_rp_data[33] => ~NO_FANOUT~
write_rp_data[34] => ~NO_FANOUT~
write_rp_data[35] => ~NO_FANOUT~
write_rp_data[36] => ~NO_FANOUT~
write_rp_data[37] => ~NO_FANOUT~
write_rp_data[38] => ~NO_FANOUT~
write_rp_data[39] => ~NO_FANOUT~
write_rp_data[40] => ~NO_FANOUT~
write_rp_data[41] => ~NO_FANOUT~
write_rp_data[42] => ~NO_FANOUT~
write_rp_data[43] => ~NO_FANOUT~
write_rp_data[44] => ~NO_FANOUT~
write_rp_data[45] => ~NO_FANOUT~
write_rp_data[46] => ~NO_FANOUT~
write_rp_data[47] => ~NO_FANOUT~
write_rp_data[48] => ~NO_FANOUT~
write_rp_data[49] => ~NO_FANOUT~
write_rp_data[50] => ~NO_FANOUT~
write_rp_data[51] => ~NO_FANOUT~
write_rp_data[52] => ~NO_FANOUT~
write_rp_data[53] => ~NO_FANOUT~
write_rp_data[54] => ~NO_FANOUT~
write_rp_data[55] => ~NO_FANOUT~
write_rp_data[56] => ~NO_FANOUT~
write_rp_data[57] => ~NO_FANOUT~
write_rp_data[58] => ~NO_FANOUT~
write_rp_data[59] => ~NO_FANOUT~
write_rp_data[60] => ~NO_FANOUT~
write_rp_data[61] => ~NO_FANOUT~
write_rp_data[62] => ~NO_FANOUT~
write_rp_data[63] => ~NO_FANOUT~
write_rp_data[64] => ~NO_FANOUT~
write_rp_data[65] => ~NO_FANOUT~
write_rp_data[66] => ~NO_FANOUT~
write_rp_data[67] => ~NO_FANOUT~
write_rp_data[68] => ~NO_FANOUT~
write_rp_data[69] => ~NO_FANOUT~
write_rp_data[70] => ~NO_FANOUT~
write_rp_data[71] => ~NO_FANOUT~
write_rp_data[72] => ~NO_FANOUT~
write_rp_data[73] => ~NO_FANOUT~
write_rp_data[74] => ~NO_FANOUT~
write_rp_data[75] => ~NO_FANOUT~
write_rp_data[76] => ~NO_FANOUT~
write_rp_data[77] => ~NO_FANOUT~
write_rp_data[78] => ~NO_FANOUT~
write_rp_data[79] => ~NO_FANOUT~
write_rp_data[80] => ~NO_FANOUT~
write_rp_data[81] => ~NO_FANOUT~
write_rp_data[82] => ~NO_FANOUT~
write_rp_data[83] => buser[0].DATAIN
write_rp_data[84] => ~NO_FANOUT~
write_rp_data[85] => ~NO_FANOUT~
write_rp_data[86] => ~NO_FANOUT~
write_rp_data[87] => ~NO_FANOUT~
write_rp_data[88] => bid[0].DATAIN
write_rp_data[89] => bid[1].DATAIN
write_rp_data[90] => bid[2].DATAIN
write_rp_data[91] => bid[3].DATAIN
write_rp_data[92] => bid[4].DATAIN
write_rp_data[93] => bid[5].DATAIN
write_rp_data[94] => bid[6].DATAIN
write_rp_data[95] => bid[7].DATAIN
write_rp_data[96] => bid[8].DATAIN
write_rp_data[97] => bid[9].DATAIN
write_rp_data[98] => bid[10].DATAIN
write_rp_data[99] => bid[11].DATAIN
write_rp_data[100] => ~NO_FANOUT~
write_rp_data[101] => ~NO_FANOUT~
write_rp_data[102] => ~NO_FANOUT~
write_rp_data[103] => ~NO_FANOUT~
write_rp_data[104] => ~NO_FANOUT~
write_rp_data[105] => ~NO_FANOUT~
write_rp_data[106] => ~NO_FANOUT~
write_rp_data[107] => bresp[0].DATAIN
write_rp_data[108] => bresp[1].DATAIN
write_rp_data[109] => ~NO_FANOUT~
write_rp_data[110] => ~NO_FANOUT~
write_rp_data[111] => ~NO_FANOUT~
write_rp_channel[0] => ~NO_FANOUT~
write_rp_channel[1] => ~NO_FANOUT~
write_rp_startofpacket => ~NO_FANOUT~
write_rp_endofpacket => ~NO_FANOUT~
write_rp_ready <= bready.DB_MAX_OUTPUT_PORT_TYPE
read_cp_valid <= arvalid.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[0] <= <GND>
read_cp_data[1] <= <GND>
read_cp_data[2] <= <GND>
read_cp_data[3] <= <GND>
read_cp_data[4] <= <GND>
read_cp_data[5] <= <GND>
read_cp_data[6] <= <GND>
read_cp_data[7] <= <GND>
read_cp_data[8] <= <GND>
read_cp_data[9] <= <GND>
read_cp_data[10] <= <GND>
read_cp_data[11] <= <GND>
read_cp_data[12] <= <GND>
read_cp_data[13] <= <GND>
read_cp_data[14] <= <GND>
read_cp_data[15] <= <GND>
read_cp_data[16] <= <GND>
read_cp_data[17] <= <GND>
read_cp_data[18] <= <GND>
read_cp_data[19] <= <GND>
read_cp_data[20] <= <GND>
read_cp_data[21] <= <GND>
read_cp_data[22] <= <GND>
read_cp_data[23] <= <GND>
read_cp_data[24] <= <GND>
read_cp_data[25] <= <GND>
read_cp_data[26] <= <GND>
read_cp_data[27] <= <GND>
read_cp_data[28] <= <GND>
read_cp_data[29] <= <GND>
read_cp_data[30] <= <GND>
read_cp_data[31] <= <GND>
read_cp_data[32] <= <VCC>
read_cp_data[33] <= <VCC>
read_cp_data[34] <= <VCC>
read_cp_data[35] <= <VCC>
read_cp_data[36] <= araddr[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[37] <= araddr[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[38] <= araddr[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[39] <= araddr[3].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[40] <= araddr[4].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[41] <= araddr[5].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[42] <= araddr[6].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[43] <= araddr[7].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[44] <= araddr[8].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[45] <= araddr[9].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[46] <= araddr[10].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[47] <= araddr[11].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[48] <= araddr[12].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[49] <= araddr[13].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[50] <= araddr[14].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[51] <= araddr[15].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[52] <= araddr[16].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[53] <= araddr[17].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[54] <= araddr[18].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[55] <= araddr[19].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[56] <= araddr[20].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[57] <= <VCC>
read_cp_data[58] <= <GND>
read_cp_data[59] <= <GND>
read_cp_data[60] <= <VCC>
read_cp_data[61] <= <GND>
read_cp_data[62] <= arlock[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[63] <= <GND>
read_cp_data[64] <= <GND>
read_cp_data[65] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[66] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[67] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[68] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[69] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[70] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[71] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[72] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[73] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[74] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[75] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[76] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[77] <= arsize[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[78] <= arsize[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[79] <= arsize[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[80] <= arburst[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[81] <= arburst[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[82] <= aruser[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[83] <= <GND>
read_cp_data[84] <= <GND>
read_cp_data[85] <= <GND>
read_cp_data[86] <= <GND>
read_cp_data[87] <= <GND>
read_cp_data[88] <= arid[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[89] <= arid[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[90] <= arid[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[91] <= arid[3].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[92] <= arid[4].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[93] <= arid[5].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[94] <= arid[6].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[95] <= arid[7].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[96] <= arid[8].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[97] <= arid[9].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[98] <= arid[10].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[99] <= arid[11].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[100] <= arprot[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[101] <= arprot[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[102] <= arprot[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[103] <= arcache[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[104] <= arcache[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[105] <= arcache[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[106] <= arcache[3].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[107] <= <GND>
read_cp_data[108] <= <GND>
read_cp_data[109] <= arsize[0].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[110] <= arsize[1].DB_MAX_OUTPUT_PORT_TYPE
read_cp_data[111] <= arsize[2].DB_MAX_OUTPUT_PORT_TYPE
read_cp_startofpacket <= <VCC>
read_cp_endofpacket <= <VCC>
read_cp_ready => arready.DATAIN
read_rp_valid => rvalid.DATAIN
read_rp_data[0] => rdata[0].DATAIN
read_rp_data[1] => rdata[1].DATAIN
read_rp_data[2] => rdata[2].DATAIN
read_rp_data[3] => rdata[3].DATAIN
read_rp_data[4] => rdata[4].DATAIN
read_rp_data[5] => rdata[5].DATAIN
read_rp_data[6] => rdata[6].DATAIN
read_rp_data[7] => rdata[7].DATAIN
read_rp_data[8] => rdata[8].DATAIN
read_rp_data[9] => rdata[9].DATAIN
read_rp_data[10] => rdata[10].DATAIN
read_rp_data[11] => rdata[11].DATAIN
read_rp_data[12] => rdata[12].DATAIN
read_rp_data[13] => rdata[13].DATAIN
read_rp_data[14] => rdata[14].DATAIN
read_rp_data[15] => rdata[15].DATAIN
read_rp_data[16] => rdata[16].DATAIN
read_rp_data[17] => rdata[17].DATAIN
read_rp_data[18] => rdata[18].DATAIN
read_rp_data[19] => rdata[19].DATAIN
read_rp_data[20] => rdata[20].DATAIN
read_rp_data[21] => rdata[21].DATAIN
read_rp_data[22] => rdata[22].DATAIN
read_rp_data[23] => rdata[23].DATAIN
read_rp_data[24] => rdata[24].DATAIN
read_rp_data[25] => rdata[25].DATAIN
read_rp_data[26] => rdata[26].DATAIN
read_rp_data[27] => rdata[27].DATAIN
read_rp_data[28] => rdata[28].DATAIN
read_rp_data[29] => rdata[29].DATAIN
read_rp_data[30] => rdata[30].DATAIN
read_rp_data[31] => rdata[31].DATAIN
read_rp_data[32] => ~NO_FANOUT~
read_rp_data[33] => ~NO_FANOUT~
read_rp_data[34] => ~NO_FANOUT~
read_rp_data[35] => ~NO_FANOUT~
read_rp_data[36] => ~NO_FANOUT~
read_rp_data[37] => ~NO_FANOUT~
read_rp_data[38] => ~NO_FANOUT~
read_rp_data[39] => ~NO_FANOUT~
read_rp_data[40] => ~NO_FANOUT~
read_rp_data[41] => ~NO_FANOUT~
read_rp_data[42] => ~NO_FANOUT~
read_rp_data[43] => ~NO_FANOUT~
read_rp_data[44] => ~NO_FANOUT~
read_rp_data[45] => ~NO_FANOUT~
read_rp_data[46] => ~NO_FANOUT~
read_rp_data[47] => ~NO_FANOUT~
read_rp_data[48] => ~NO_FANOUT~
read_rp_data[49] => ~NO_FANOUT~
read_rp_data[50] => ~NO_FANOUT~
read_rp_data[51] => ~NO_FANOUT~
read_rp_data[52] => ~NO_FANOUT~
read_rp_data[53] => ~NO_FANOUT~
read_rp_data[54] => ~NO_FANOUT~
read_rp_data[55] => ~NO_FANOUT~
read_rp_data[56] => ~NO_FANOUT~
read_rp_data[57] => ~NO_FANOUT~
read_rp_data[58] => ~NO_FANOUT~
read_rp_data[59] => ~NO_FANOUT~
read_rp_data[60] => ~NO_FANOUT~
read_rp_data[61] => ~NO_FANOUT~
read_rp_data[62] => ~NO_FANOUT~
read_rp_data[63] => ~NO_FANOUT~
read_rp_data[64] => ~NO_FANOUT~
read_rp_data[65] => ~NO_FANOUT~
read_rp_data[66] => ~NO_FANOUT~
read_rp_data[67] => ~NO_FANOUT~
read_rp_data[68] => ~NO_FANOUT~
read_rp_data[69] => ~NO_FANOUT~
read_rp_data[70] => ~NO_FANOUT~
read_rp_data[71] => ~NO_FANOUT~
read_rp_data[72] => ~NO_FANOUT~
read_rp_data[73] => ~NO_FANOUT~
read_rp_data[74] => ~NO_FANOUT~
read_rp_data[75] => ~NO_FANOUT~
read_rp_data[76] => ~NO_FANOUT~
read_rp_data[77] => ~NO_FANOUT~
read_rp_data[78] => ~NO_FANOUT~
read_rp_data[79] => ~NO_FANOUT~
read_rp_data[80] => ~NO_FANOUT~
read_rp_data[81] => ~NO_FANOUT~
read_rp_data[82] => ~NO_FANOUT~
read_rp_data[83] => ruser[0].DATAIN
read_rp_data[84] => ~NO_FANOUT~
read_rp_data[85] => ~NO_FANOUT~
read_rp_data[86] => ~NO_FANOUT~
read_rp_data[87] => ~NO_FANOUT~
read_rp_data[88] => rid[0].DATAIN
read_rp_data[89] => rid[1].DATAIN
read_rp_data[90] => rid[2].DATAIN
read_rp_data[91] => rid[3].DATAIN
read_rp_data[92] => rid[4].DATAIN
read_rp_data[93] => rid[5].DATAIN
read_rp_data[94] => rid[6].DATAIN
read_rp_data[95] => rid[7].DATAIN
read_rp_data[96] => rid[8].DATAIN
read_rp_data[97] => rid[9].DATAIN
read_rp_data[98] => rid[10].DATAIN
read_rp_data[99] => rid[11].DATAIN
read_rp_data[100] => ~NO_FANOUT~
read_rp_data[101] => ~NO_FANOUT~
read_rp_data[102] => ~NO_FANOUT~
read_rp_data[103] => ~NO_FANOUT~
read_rp_data[104] => ~NO_FANOUT~
read_rp_data[105] => ~NO_FANOUT~
read_rp_data[106] => ~NO_FANOUT~
read_rp_data[107] => rresp[0].DATAIN
read_rp_data[108] => rresp[1].DATAIN
read_rp_data[109] => ~NO_FANOUT~
read_rp_data[110] => ~NO_FANOUT~
read_rp_data[111] => ~NO_FANOUT~
read_rp_channel[0] => ~NO_FANOUT~
read_rp_channel[1] => ~NO_FANOUT~
read_rp_startofpacket => ~NO_FANOUT~
read_rp_endofpacket => rlast.DATAIN
read_rp_ready <= rready.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
clk => address_burst[0].CLK
clk => address_burst[1].CLK
clk => address_burst[2].CLK
clk => address_burst[3].CLK
clk => address_burst[4].CLK
clk => address_burst[5].CLK
clk => address_burst[6].CLK
clk => address_burst[7].CLK
clk => address_burst[8].CLK
clk => address_burst[9].CLK
clk => address_burst[10].CLK
clk => address_burst[11].CLK
clk => address_burst[12].CLK
clk => address_burst[13].CLK
clk => address_burst[14].CLK
clk => address_burst[15].CLK
clk => address_burst[16].CLK
clk => address_burst[17].CLK
clk => address_burst[18].CLK
clk => address_burst[19].CLK
clk => address_burst[20].CLK
reset => address_burst[0].ACLR
reset => address_burst[1].ACLR
reset => address_burst[2].ACLR
reset => address_burst[3].ACLR
reset => address_burst[4].ACLR
reset => address_burst[5].ACLR
reset => address_burst[6].ACLR
reset => address_burst[7].ACLR
reset => address_burst[8].ACLR
reset => address_burst[9].ACLR
reset => address_burst[10].ACLR
reset => address_burst[11].ACLR
reset => address_burst[12].ACLR
reset => address_burst[13].ACLR
reset => address_burst[14].ACLR
reset => address_burst[15].ACLR
reset => address_burst[16].ACLR
reset => address_burst[17].ACLR
reset => address_burst[18].ACLR
reset => address_burst[19].ACLR
reset => address_burst[20].ACLR
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[0] => Decoder0.IN2
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[1] => Decoder0.IN1
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[2] => Decoder0.IN0
in_data[3] => aligned_address_bits[0].IN1
in_data[3] => out_aligned_address_burst.DATAB
in_data[4] => aligned_address_bits[1].IN1
in_data[4] => out_aligned_address_burst.DATAB
in_data[5] => base_address[2].DATAB
in_data[5] => out_aligned_address_burst.DATAB
in_data[6] => base_address[3].DATAB
in_data[6] => out_aligned_address_burst.DATAB
in_data[7] => base_address[4].DATAB
in_data[7] => out_aligned_address_burst.DATAB
in_data[8] => base_address[5].DATAB
in_data[8] => out_aligned_address_burst.DATAB
in_data[9] => base_address[6].DATAB
in_data[9] => out_aligned_address_burst.DATAB
in_data[10] => base_address[7].DATAB
in_data[10] => out_aligned_address_burst.DATAB
in_data[11] => base_address[8].DATAB
in_data[11] => out_aligned_address_burst.DATAB
in_data[12] => base_address[9].DATAB
in_data[12] => out_aligned_address_burst.DATAB
in_data[13] => base_address[10].DATAB
in_data[13] => out_aligned_address_burst.DATAB
in_data[14] => base_address[11].DATAB
in_data[14] => out_aligned_address_burst.DATAB
in_data[15] => base_address[12].DATAB
in_data[15] => out_aligned_address_burst.DATAB
in_data[16] => base_address[13].DATAB
in_data[16] => out_aligned_address_burst.DATAB
in_data[17] => base_address[14].DATAB
in_data[17] => out_aligned_address_burst.DATAB
in_data[18] => base_address[15].DATAB
in_data[18] => out_aligned_address_burst.DATAB
in_data[19] => base_address[16].DATAB
in_data[19] => out_aligned_address_burst.DATAB
in_data[20] => base_address[17].DATAB
in_data[20] => out_aligned_address_burst.DATAB
in_data[21] => base_address[18].DATAB
in_data[21] => out_aligned_address_burst.DATAB
in_data[22] => base_address[19].DATAB
in_data[22] => out_aligned_address_burst.DATAB
in_data[23] => base_address[20].DATAB
in_data[23] => out_aligned_address_burst.DATAB
in_data[24] => Equal0.IN3
in_data[24] => Equal1.IN3
in_data[24] => Equal2.IN3
in_data[25] => Equal0.IN2
in_data[25] => Equal1.IN2
in_data[25] => Equal2.IN2
in_data[26] => increment_address.IN1
in_data[26] => burst_address_high[0].IN1
in_data[27] => increment_address.IN1
in_data[27] => burst_address_high[1].IN1
in_data[28] => increment_address.IN1
in_data[28] => burst_address_high[2].IN1
in_data[29] => increment_address.IN1
in_data[29] => burst_address_high[3].IN1
in_data[30] => increment_address.IN1
in_data[30] => burst_address_high[4].IN1
in_data[31] => increment_address.IN1
in_data[31] => burst_address_high[5].IN1
in_valid => always2.IN0
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => out_aligned_address_burst.OUTPUTSELECT
in_sop => base_address[20].OUTPUTSELECT
in_sop => base_address[19].OUTPUTSELECT
in_sop => base_address[18].OUTPUTSELECT
in_sop => base_address[17].OUTPUTSELECT
in_sop => base_address[16].OUTPUTSELECT
in_sop => base_address[15].OUTPUTSELECT
in_sop => base_address[14].OUTPUTSELECT
in_sop => base_address[13].OUTPUTSELECT
in_sop => base_address[12].OUTPUTSELECT
in_sop => base_address[11].OUTPUTSELECT
in_sop => base_address[10].OUTPUTSELECT
in_sop => base_address[9].OUTPUTSELECT
in_sop => base_address[8].OUTPUTSELECT
in_sop => base_address[7].OUTPUTSELECT
in_sop => base_address[6].OUTPUTSELECT
in_sop => base_address[5].OUTPUTSELECT
in_sop => base_address[4].OUTPUTSELECT
in_sop => base_address[3].OUTPUTSELECT
in_sop => base_address[2].OUTPUTSELECT
in_sop => base_address[1].OUTPUTSELECT
in_sop => base_address[0].OUTPUTSELECT
in_eop => ~NO_FANOUT~
out_data[0] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= out_aligned_address_burst.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => always2.IN1


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= <GND>
rf_source_data[102] <= <GND>
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[105] <= cp_data[105].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[106] <= cp_data[106].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[107] <= cp_data[107].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[108] <= cp_data[108].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[109] <= cp_data[109].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[110] <= cp_data[110].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[111] <= cp_data[111].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[112] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_compressed.IN1
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => comb.OUTPUTSELECT
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rp_data.IN0
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rp_data[62].DATAIN
rf_sink_data[63] => rf_sink_byte_cnt[0].IN1
rf_sink_data[64] => rf_sink_byte_cnt[1].IN1
rf_sink_data[65] => rf_sink_byte_cnt[2].IN1
rf_sink_data[66] => rf_sink_byte_cnt[3].IN1
rf_sink_data[67] => rf_sink_byte_cnt[4].IN1
rf_sink_data[68] => rf_sink_byte_cnt[5].IN1
rf_sink_data[69] => rf_sink_byte_cnt[6].IN1
rf_sink_data[70] => rf_sink_burstwrap[0].IN1
rf_sink_data[71] => rf_sink_burstwrap[1].IN1
rf_sink_data[72] => rf_sink_burstwrap[2].IN1
rf_sink_data[73] => rf_sink_burstwrap[3].IN1
rf_sink_data[74] => rf_sink_burstwrap[4].IN1
rf_sink_data[75] => rf_sink_burstwrap[5].IN1
rf_sink_data[76] => rf_sink_burstwrap[6].IN1
rf_sink_data[77] => rf_sink_burstsize[0].IN1
rf_sink_data[78] => rf_sink_burstsize[1].IN1
rf_sink_data[79] => rf_sink_burstsize[2].IN1
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[87].DATAIN
rf_sink_data[87] => rp_data[86].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => rp_data[106].DATAIN
rf_sink_data[107] => ~NO_FANOUT~
rf_sink_data[108] => ~NO_FANOUT~
rf_sink_data[109] => rp_data[109].DATAIN
rf_sink_data[110] => rp_data[110].DATAIN
rf_sink_data[111] => rp_data[111].DATAIN
rf_sink_data[112] => current_response.OUTPUTSELECT
rf_sink_data[112] => current_response.OUTPUTSELECT
rf_sink_data[112] => rdata_fifo_sink_ready.IN0
rf_sink_data[112] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => local_compressed_read.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => comb.IN1
cp_data[59] => local_write.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_read.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => local_lock.IN1
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => m0_burstcount.DATAA
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[100] => m0_debugaccess.DATAIN
cp_data[101] => ~NO_FANOUT~
cp_data[102] => ~NO_FANOUT~
cp_data[103] => rf_source_data[103].DATAIN
cp_data[104] => rf_source_data[104].DATAIN
cp_data[105] => rf_source_data[105].DATAIN
cp_data[106] => rf_source_data[106].DATAIN
cp_data[107] => rf_source_data[107].DATAIN
cp_data[108] => rf_source_data[108].DATAIN
cp_data[109] => rf_source_data[109].DATAIN
cp_data[110] => rf_source_data[110].DATAIN
cp_data[111] => rf_source_data[111].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= rf_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_data[106] <= rf_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rp_data[107] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[108] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[109] <= rf_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rp_data[110] <= rf_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rp_data[111] <= rf_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:to_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[6] => source_burstwrap[6].DATAIN
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN14
sink_byte_cnt[0] => Equal1.IN5
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN13
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN12
sink_byte_cnt[2] => Equal1.IN6
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN11
sink_byte_cnt[3] => Equal1.IN3
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN10
sink_byte_cnt[4] => Equal1.IN2
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN9
sink_byte_cnt[5] => Equal1.IN1
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN8
sink_byte_cnt[6] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[3] <= sink_burstwrap[3].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[4] <= sink_burstwrap[4].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[5] <= sink_burstwrap[5].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[6] <= sink_burstwrap[6].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[1][109].CLK
clk => mem[1][110].CLK
clk => mem[1][111].CLK
clk => mem[1][112].CLK
clk => mem[1][113].CLK
clk => mem[1][114].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
clk => mem[0][109].CLK
clk => mem[0][110].CLK
clk => mem[0][111].CLK
clk => mem[0][112].CLK
clk => mem[0][113].CLK
clk => mem[0][114].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[1][109].ACLR
reset => mem[1][110].ACLR
reset => mem[1][111].ACLR
reset => mem[1][112].ACLR
reset => mem[1][113].ACLR
reset => mem[1][114].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
reset => mem[0][109].ACLR
reset => mem[0][110].ACLR
reset => mem[0][111].ACLR
reset => mem[0][112].ACLR
reset => mem[0][113].ACLR
reset => mem[0][114].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_data[107] => mem.DATAB
in_data[108] => mem.DATAB
in_data[109] => mem.DATAB
in_data[110] => mem.DATAB
in_data[111] => mem.DATAB
in_data[112] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= mem[0][109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= mem[0][110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= mem[0][111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= mem[0][112].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][114].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][113].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:to_hps_s1_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent
clk => clk.IN1
reset => reset.IN1
m0_address[0] <= <GND>
m0_address[1] <= <GND>
m0_address[2] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
m0_address[3] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
m0_address[4] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
m0_address[5] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
m0_address[6] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
m0_address[7] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
m0_address[8] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
m0_address[9] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
m0_address[10] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
m0_address[11] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
m0_address[12] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
m0_address[13] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
m0_address[14] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
m0_address[15] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
m0_address[16] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
m0_address[17] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
m0_address[18] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
m0_address[19] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
m0_address[20] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[0] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[1] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_burstcount[2] <= m0_burstcount.DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[0] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[1] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[2] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
m0_byteenable[3] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
m0_read <= m0_read.DB_MAX_OUTPUT_PORT_TYPE
m0_readdata[0] => rdata_fifo_src_data[0].DATAIN
m0_readdata[1] => rdata_fifo_src_data[1].DATAIN
m0_readdata[2] => rdata_fifo_src_data[2].DATAIN
m0_readdata[3] => rdata_fifo_src_data[3].DATAIN
m0_readdata[4] => rdata_fifo_src_data[4].DATAIN
m0_readdata[5] => rdata_fifo_src_data[5].DATAIN
m0_readdata[6] => rdata_fifo_src_data[6].DATAIN
m0_readdata[7] => rdata_fifo_src_data[7].DATAIN
m0_readdata[8] => rdata_fifo_src_data[8].DATAIN
m0_readdata[9] => rdata_fifo_src_data[9].DATAIN
m0_readdata[10] => rdata_fifo_src_data[10].DATAIN
m0_readdata[11] => rdata_fifo_src_data[11].DATAIN
m0_readdata[12] => rdata_fifo_src_data[12].DATAIN
m0_readdata[13] => rdata_fifo_src_data[13].DATAIN
m0_readdata[14] => rdata_fifo_src_data[14].DATAIN
m0_readdata[15] => rdata_fifo_src_data[15].DATAIN
m0_readdata[16] => rdata_fifo_src_data[16].DATAIN
m0_readdata[17] => rdata_fifo_src_data[17].DATAIN
m0_readdata[18] => rdata_fifo_src_data[18].DATAIN
m0_readdata[19] => rdata_fifo_src_data[19].DATAIN
m0_readdata[20] => rdata_fifo_src_data[20].DATAIN
m0_readdata[21] => rdata_fifo_src_data[21].DATAIN
m0_readdata[22] => rdata_fifo_src_data[22].DATAIN
m0_readdata[23] => rdata_fifo_src_data[23].DATAIN
m0_readdata[24] => rdata_fifo_src_data[24].DATAIN
m0_readdata[25] => rdata_fifo_src_data[25].DATAIN
m0_readdata[26] => rdata_fifo_src_data[26].DATAIN
m0_readdata[27] => rdata_fifo_src_data[27].DATAIN
m0_readdata[28] => rdata_fifo_src_data[28].DATAIN
m0_readdata[29] => rdata_fifo_src_data[29].DATAIN
m0_readdata[30] => rdata_fifo_src_data[30].DATAIN
m0_readdata[31] => rdata_fifo_src_data[31].DATAIN
m0_waitrequest => cp_ready.IN1
m0_write <= m0_write.DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[0] <= cp_data[0].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[1] <= cp_data[1].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[2] <= cp_data[2].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[3] <= cp_data[3].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[4] <= cp_data[4].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[5] <= cp_data[5].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[6] <= cp_data[6].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[7] <= cp_data[7].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[8] <= cp_data[8].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[9] <= cp_data[9].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[10] <= cp_data[10].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[11] <= cp_data[11].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[12] <= cp_data[12].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[13] <= cp_data[13].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[14] <= cp_data[14].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[15] <= cp_data[15].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[16] <= cp_data[16].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[17] <= cp_data[17].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[18] <= cp_data[18].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[19] <= cp_data[19].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[20] <= cp_data[20].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[21] <= cp_data[21].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[22] <= cp_data[22].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[23] <= cp_data[23].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[24] <= cp_data[24].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[25] <= cp_data[25].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[26] <= cp_data[26].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[27] <= cp_data[27].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[28] <= cp_data[28].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[29] <= cp_data[29].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[30] <= cp_data[30].DB_MAX_OUTPUT_PORT_TYPE
m0_writedata[31] <= cp_data[31].DB_MAX_OUTPUT_PORT_TYPE
m0_readdatavalid => rdata_fifo_src_valid.IN0
m0_debugaccess <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
m0_lock <= m0_lock.DB_MAX_OUTPUT_PORT_TYPE
m0_response[0] => rdata_fifo_src_data[32].DATAIN
m0_response[1] => rdata_fifo_src_data[33].DATAIN
m0_writeresponsevalid => rdata_fifo_src_valid.IN1
rf_source_data[0] <= <GND>
rf_source_data[1] <= <GND>
rf_source_data[2] <= <GND>
rf_source_data[3] <= <GND>
rf_source_data[4] <= <GND>
rf_source_data[5] <= <GND>
rf_source_data[6] <= <GND>
rf_source_data[7] <= <GND>
rf_source_data[8] <= <GND>
rf_source_data[9] <= <GND>
rf_source_data[10] <= <GND>
rf_source_data[11] <= <GND>
rf_source_data[12] <= <GND>
rf_source_data[13] <= <GND>
rf_source_data[14] <= <GND>
rf_source_data[15] <= <GND>
rf_source_data[16] <= <GND>
rf_source_data[17] <= <GND>
rf_source_data[18] <= <GND>
rf_source_data[19] <= <GND>
rf_source_data[20] <= <GND>
rf_source_data[21] <= <GND>
rf_source_data[22] <= <GND>
rf_source_data[23] <= <GND>
rf_source_data[24] <= <GND>
rf_source_data[25] <= <GND>
rf_source_data[26] <= <GND>
rf_source_data[27] <= <GND>
rf_source_data[28] <= <GND>
rf_source_data[29] <= <GND>
rf_source_data[30] <= <GND>
rf_source_data[31] <= <GND>
rf_source_data[32] <= cp_data[32].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[33] <= cp_data[33].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[34] <= cp_data[34].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[35] <= cp_data[35].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[36] <= cp_data[36].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[37] <= cp_data[37].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[38] <= cp_data[38].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[39] <= cp_data[39].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[40] <= cp_data[40].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[41] <= cp_data[41].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[42] <= cp_data[42].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[43] <= cp_data[43].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[44] <= cp_data[44].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[45] <= cp_data[45].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[46] <= cp_data[46].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[47] <= cp_data[47].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[48] <= cp_data[48].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[49] <= cp_data[49].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[50] <= cp_data[50].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[51] <= cp_data[51].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[52] <= cp_data[52].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[53] <= cp_data[53].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[54] <= cp_data[54].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[55] <= cp_data[55].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[56] <= cp_data[56].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[57] <= cp_data[57].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[58] <= cp_data[58].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[59] <= cp_data[59].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[60] <= cp_data[60].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[61] <= cp_data[61].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[62] <= cp_data[62].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[63] <= cp_data[63].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[64] <= cp_data[64].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[65] <= cp_data[65].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[66] <= cp_data[66].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[67] <= cp_data[67].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[68] <= cp_data[68].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[69] <= cp_data[69].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[70] <= cp_data[70].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[71] <= cp_data[71].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[72] <= cp_data[72].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[73] <= cp_data[73].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[74] <= cp_data[74].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[75] <= cp_data[75].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[76] <= cp_data[76].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[77] <= cp_data[77].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[78] <= cp_data[78].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[79] <= cp_data[79].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[80] <= cp_data[80].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[81] <= cp_data[81].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[82] <= cp_data[82].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[83] <= cp_data[83].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[84] <= cp_data[84].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[85] <= cp_data[85].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[86] <= cp_data[86].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[87] <= cp_data[87].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[88] <= cp_data[88].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[89] <= cp_data[89].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[90] <= cp_data[90].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[91] <= cp_data[91].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[92] <= cp_data[92].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[93] <= cp_data[93].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[94] <= cp_data[94].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[95] <= cp_data[95].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[96] <= cp_data[96].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[97] <= cp_data[97].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[98] <= cp_data[98].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[99] <= cp_data[99].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[100] <= cp_data[100].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[101] <= <GND>
rf_source_data[102] <= <GND>
rf_source_data[103] <= cp_data[103].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[104] <= cp_data[104].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[105] <= cp_data[105].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[106] <= cp_data[106].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[107] <= cp_data[107].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[108] <= cp_data[108].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[109] <= cp_data[109].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[110] <= cp_data[110].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[111] <= cp_data[111].DB_MAX_OUTPUT_PORT_TYPE
rf_source_data[112] <= needs_response_synthesis.DB_MAX_OUTPUT_PORT_TYPE
rf_source_valid <= rf_source_valid.DB_MAX_OUTPUT_PORT_TYPE
rf_source_startofpacket <= cp_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_endofpacket <= cp_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rf_source_ready => cp_ready.IN1
rf_source_ready => m0_read.IN1
rf_source_ready => m0_write.IN1
rf_source_ready => m0_lock.IN1
rf_source_ready => rf_source_valid.IN1
rf_sink_data[0] => ~NO_FANOUT~
rf_sink_data[1] => ~NO_FANOUT~
rf_sink_data[2] => ~NO_FANOUT~
rf_sink_data[3] => ~NO_FANOUT~
rf_sink_data[4] => ~NO_FANOUT~
rf_sink_data[5] => ~NO_FANOUT~
rf_sink_data[6] => ~NO_FANOUT~
rf_sink_data[7] => ~NO_FANOUT~
rf_sink_data[8] => ~NO_FANOUT~
rf_sink_data[9] => ~NO_FANOUT~
rf_sink_data[10] => ~NO_FANOUT~
rf_sink_data[11] => ~NO_FANOUT~
rf_sink_data[12] => ~NO_FANOUT~
rf_sink_data[13] => ~NO_FANOUT~
rf_sink_data[14] => ~NO_FANOUT~
rf_sink_data[15] => ~NO_FANOUT~
rf_sink_data[16] => ~NO_FANOUT~
rf_sink_data[17] => ~NO_FANOUT~
rf_sink_data[18] => ~NO_FANOUT~
rf_sink_data[19] => ~NO_FANOUT~
rf_sink_data[20] => ~NO_FANOUT~
rf_sink_data[21] => ~NO_FANOUT~
rf_sink_data[22] => ~NO_FANOUT~
rf_sink_data[23] => ~NO_FANOUT~
rf_sink_data[24] => ~NO_FANOUT~
rf_sink_data[25] => ~NO_FANOUT~
rf_sink_data[26] => ~NO_FANOUT~
rf_sink_data[27] => ~NO_FANOUT~
rf_sink_data[28] => ~NO_FANOUT~
rf_sink_data[29] => ~NO_FANOUT~
rf_sink_data[30] => ~NO_FANOUT~
rf_sink_data[31] => ~NO_FANOUT~
rf_sink_data[32] => rp_data[32].DATAIN
rf_sink_data[33] => rp_data[33].DATAIN
rf_sink_data[34] => rp_data[34].DATAIN
rf_sink_data[35] => rp_data[35].DATAIN
rf_sink_data[36] => rf_sink_addr[0].IN1
rf_sink_data[37] => rf_sink_addr[1].IN1
rf_sink_data[38] => rf_sink_addr[2].IN1
rf_sink_data[39] => rf_sink_addr[3].IN1
rf_sink_data[40] => rf_sink_addr[4].IN1
rf_sink_data[41] => rf_sink_addr[5].IN1
rf_sink_data[42] => rf_sink_addr[6].IN1
rf_sink_data[43] => rf_sink_addr[7].IN1
rf_sink_data[44] => rf_sink_addr[8].IN1
rf_sink_data[45] => rf_sink_addr[9].IN1
rf_sink_data[46] => rf_sink_addr[10].IN1
rf_sink_data[47] => rf_sink_addr[11].IN1
rf_sink_data[48] => rf_sink_addr[12].IN1
rf_sink_data[49] => rf_sink_addr[13].IN1
rf_sink_data[50] => rf_sink_addr[14].IN1
rf_sink_data[51] => rf_sink_addr[15].IN1
rf_sink_data[52] => rf_sink_addr[16].IN1
rf_sink_data[53] => rf_sink_addr[17].IN1
rf_sink_data[54] => rf_sink_addr[18].IN1
rf_sink_data[55] => rf_sink_addr[19].IN1
rf_sink_data[56] => rf_sink_addr[20].IN1
rf_sink_data[57] => rf_sink_compressed.IN1
rf_sink_data[58] => rp_data[58].DATAIN
rf_sink_data[59] => comb.OUTPUTSELECT
rf_sink_data[59] => rp_data[59].DATAIN
rf_sink_data[60] => rp_data.IN0
rf_sink_data[61] => rp_data[61].DATAIN
rf_sink_data[62] => rp_data[62].DATAIN
rf_sink_data[63] => rf_sink_byte_cnt[0].IN1
rf_sink_data[64] => rf_sink_byte_cnt[1].IN1
rf_sink_data[65] => rf_sink_byte_cnt[2].IN1
rf_sink_data[66] => rf_sink_byte_cnt[3].IN1
rf_sink_data[67] => rf_sink_byte_cnt[4].IN1
rf_sink_data[68] => rf_sink_byte_cnt[5].IN1
rf_sink_data[69] => rf_sink_byte_cnt[6].IN1
rf_sink_data[70] => rf_sink_burstwrap[0].IN1
rf_sink_data[71] => rf_sink_burstwrap[1].IN1
rf_sink_data[72] => rf_sink_burstwrap[2].IN1
rf_sink_data[73] => rf_sink_burstwrap[3].IN1
rf_sink_data[74] => rf_sink_burstwrap[4].IN1
rf_sink_data[75] => rf_sink_burstwrap[5].IN1
rf_sink_data[76] => rf_sink_burstwrap[6].IN1
rf_sink_data[77] => rf_sink_burstsize[0].IN1
rf_sink_data[78] => rf_sink_burstsize[1].IN1
rf_sink_data[79] => rf_sink_burstsize[2].IN1
rf_sink_data[80] => rp_data[80].DATAIN
rf_sink_data[81] => rp_data[81].DATAIN
rf_sink_data[82] => rp_data[82].DATAIN
rf_sink_data[83] => rp_data[83].DATAIN
rf_sink_data[84] => rp_data[84].DATAIN
rf_sink_data[85] => rp_data[85].DATAIN
rf_sink_data[86] => rp_data[87].DATAIN
rf_sink_data[87] => rp_data[86].DATAIN
rf_sink_data[88] => rp_data[88].DATAIN
rf_sink_data[89] => rp_data[89].DATAIN
rf_sink_data[90] => rp_data[90].DATAIN
rf_sink_data[91] => rp_data[91].DATAIN
rf_sink_data[92] => rp_data[92].DATAIN
rf_sink_data[93] => rp_data[93].DATAIN
rf_sink_data[94] => rp_data[94].DATAIN
rf_sink_data[95] => rp_data[95].DATAIN
rf_sink_data[96] => rp_data[96].DATAIN
rf_sink_data[97] => rp_data[97].DATAIN
rf_sink_data[98] => rp_data[98].DATAIN
rf_sink_data[99] => rp_data[99].DATAIN
rf_sink_data[100] => rp_data[100].DATAIN
rf_sink_data[101] => rp_data[101].DATAIN
rf_sink_data[102] => rp_data[102].DATAIN
rf_sink_data[103] => rp_data[103].DATAIN
rf_sink_data[104] => rp_data[104].DATAIN
rf_sink_data[105] => rp_data[105].DATAIN
rf_sink_data[106] => rp_data[106].DATAIN
rf_sink_data[107] => ~NO_FANOUT~
rf_sink_data[108] => ~NO_FANOUT~
rf_sink_data[109] => rp_data[109].DATAIN
rf_sink_data[110] => rp_data[110].DATAIN
rf_sink_data[111] => rp_data[111].DATAIN
rf_sink_data[112] => current_response.OUTPUTSELECT
rf_sink_data[112] => current_response.OUTPUTSELECT
rf_sink_data[112] => rdata_fifo_sink_ready.IN0
rf_sink_data[112] => comb.IN0
rf_sink_valid => rdata_fifo_sink_ready.IN1
rf_sink_valid => comb.IN1
rf_sink_startofpacket => comb.DATAA
rf_sink_endofpacket => rf_sink_endofpacket.IN1
rf_sink_ready <= altera_merlin_burst_uncompressor:uncompressor.sink_ready
rdata_fifo_src_data[0] <= m0_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[1] <= m0_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[2] <= m0_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[3] <= m0_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[4] <= m0_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[5] <= m0_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[6] <= m0_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[7] <= m0_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[8] <= m0_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[9] <= m0_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[10] <= m0_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[11] <= m0_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[12] <= m0_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[13] <= m0_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[14] <= m0_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[15] <= m0_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[16] <= m0_readdata[16].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[17] <= m0_readdata[17].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[18] <= m0_readdata[18].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[19] <= m0_readdata[19].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[20] <= m0_readdata[20].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[21] <= m0_readdata[21].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[22] <= m0_readdata[22].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[23] <= m0_readdata[23].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[24] <= m0_readdata[24].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[25] <= m0_readdata[25].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[26] <= m0_readdata[26].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[27] <= m0_readdata[27].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[28] <= m0_readdata[28].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[29] <= m0_readdata[29].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[30] <= m0_readdata[30].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[31] <= m0_readdata[31].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[32] <= m0_response[0].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_data[33] <= m0_response[1].DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_valid <= rdata_fifo_src_valid.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_src_ready => ~NO_FANOUT~
rdata_fifo_sink_data[0] => rp_data[0].DATAIN
rdata_fifo_sink_data[1] => rp_data[1].DATAIN
rdata_fifo_sink_data[2] => rp_data[2].DATAIN
rdata_fifo_sink_data[3] => rp_data[3].DATAIN
rdata_fifo_sink_data[4] => rp_data[4].DATAIN
rdata_fifo_sink_data[5] => rp_data[5].DATAIN
rdata_fifo_sink_data[6] => rp_data[6].DATAIN
rdata_fifo_sink_data[7] => rp_data[7].DATAIN
rdata_fifo_sink_data[8] => rp_data[8].DATAIN
rdata_fifo_sink_data[9] => rp_data[9].DATAIN
rdata_fifo_sink_data[10] => rp_data[10].DATAIN
rdata_fifo_sink_data[11] => rp_data[11].DATAIN
rdata_fifo_sink_data[12] => rp_data[12].DATAIN
rdata_fifo_sink_data[13] => rp_data[13].DATAIN
rdata_fifo_sink_data[14] => rp_data[14].DATAIN
rdata_fifo_sink_data[15] => rp_data[15].DATAIN
rdata_fifo_sink_data[16] => rp_data[16].DATAIN
rdata_fifo_sink_data[17] => rp_data[17].DATAIN
rdata_fifo_sink_data[18] => rp_data[18].DATAIN
rdata_fifo_sink_data[19] => rp_data[19].DATAIN
rdata_fifo_sink_data[20] => rp_data[20].DATAIN
rdata_fifo_sink_data[21] => rp_data[21].DATAIN
rdata_fifo_sink_data[22] => rp_data[22].DATAIN
rdata_fifo_sink_data[23] => rp_data[23].DATAIN
rdata_fifo_sink_data[24] => rp_data[24].DATAIN
rdata_fifo_sink_data[25] => rp_data[25].DATAIN
rdata_fifo_sink_data[26] => rp_data[26].DATAIN
rdata_fifo_sink_data[27] => rp_data[27].DATAIN
rdata_fifo_sink_data[28] => rp_data[28].DATAIN
rdata_fifo_sink_data[29] => rp_data[29].DATAIN
rdata_fifo_sink_data[30] => rp_data[30].DATAIN
rdata_fifo_sink_data[31] => rp_data[31].DATAIN
rdata_fifo_sink_data[32] => current_response.IN0
rdata_fifo_sink_data[33] => current_response.IN0
rdata_fifo_sink_valid => rp_valid.IN1
rdata_fifo_sink_valid => rdata_fifo_sink_ready.IN0
rdata_fifo_sink_valid => comb.IN1
rdata_fifo_sink_ready <= rdata_fifo_sink_ready.DB_MAX_OUTPUT_PORT_TYPE
rdata_fifo_sink_error => current_response.IN1
rdata_fifo_sink_error => current_response.IN1
cp_ready <= cp_ready.DB_MAX_OUTPUT_PORT_TYPE
cp_valid => local_lock.IN0
cp_valid => local_write.IN0
cp_valid => local_read.IN0
cp_valid => local_compressed_read.IN0
cp_data[0] => m0_writedata[0].DATAIN
cp_data[1] => m0_writedata[1].DATAIN
cp_data[2] => m0_writedata[2].DATAIN
cp_data[3] => m0_writedata[3].DATAIN
cp_data[4] => m0_writedata[4].DATAIN
cp_data[5] => m0_writedata[5].DATAIN
cp_data[6] => m0_writedata[6].DATAIN
cp_data[7] => m0_writedata[7].DATAIN
cp_data[8] => m0_writedata[8].DATAIN
cp_data[9] => m0_writedata[9].DATAIN
cp_data[10] => m0_writedata[10].DATAIN
cp_data[11] => m0_writedata[11].DATAIN
cp_data[12] => m0_writedata[12].DATAIN
cp_data[13] => m0_writedata[13].DATAIN
cp_data[14] => m0_writedata[14].DATAIN
cp_data[15] => m0_writedata[15].DATAIN
cp_data[16] => m0_writedata[16].DATAIN
cp_data[17] => m0_writedata[17].DATAIN
cp_data[18] => m0_writedata[18].DATAIN
cp_data[19] => m0_writedata[19].DATAIN
cp_data[20] => m0_writedata[20].DATAIN
cp_data[21] => m0_writedata[21].DATAIN
cp_data[22] => m0_writedata[22].DATAIN
cp_data[23] => m0_writedata[23].DATAIN
cp_data[24] => m0_writedata[24].DATAIN
cp_data[25] => m0_writedata[25].DATAIN
cp_data[26] => m0_writedata[26].DATAIN
cp_data[27] => m0_writedata[27].DATAIN
cp_data[28] => m0_writedata[28].DATAIN
cp_data[29] => m0_writedata[29].DATAIN
cp_data[30] => m0_writedata[30].DATAIN
cp_data[31] => m0_writedata[31].DATAIN
cp_data[32] => WideOr0.IN0
cp_data[32] => m0_byteenable[0].DATAIN
cp_data[32] => rf_source_data[32].DATAIN
cp_data[33] => WideOr0.IN1
cp_data[33] => m0_byteenable[1].DATAIN
cp_data[33] => rf_source_data[33].DATAIN
cp_data[34] => WideOr0.IN2
cp_data[34] => m0_byteenable[2].DATAIN
cp_data[34] => rf_source_data[34].DATAIN
cp_data[35] => WideOr0.IN3
cp_data[35] => m0_byteenable[3].DATAIN
cp_data[35] => rf_source_data[35].DATAIN
cp_data[36] => rf_source_data[36].DATAIN
cp_data[37] => rf_source_data[37].DATAIN
cp_data[38] => rf_source_data[38].DATAIN
cp_data[38] => m0_address[2].DATAIN
cp_data[39] => rf_source_data[39].DATAIN
cp_data[39] => m0_address[3].DATAIN
cp_data[40] => rf_source_data[40].DATAIN
cp_data[40] => m0_address[4].DATAIN
cp_data[41] => rf_source_data[41].DATAIN
cp_data[41] => m0_address[5].DATAIN
cp_data[42] => rf_source_data[42].DATAIN
cp_data[42] => m0_address[6].DATAIN
cp_data[43] => rf_source_data[43].DATAIN
cp_data[43] => m0_address[7].DATAIN
cp_data[44] => rf_source_data[44].DATAIN
cp_data[44] => m0_address[8].DATAIN
cp_data[45] => rf_source_data[45].DATAIN
cp_data[45] => m0_address[9].DATAIN
cp_data[46] => rf_source_data[46].DATAIN
cp_data[46] => m0_address[10].DATAIN
cp_data[47] => rf_source_data[47].DATAIN
cp_data[47] => m0_address[11].DATAIN
cp_data[48] => rf_source_data[48].DATAIN
cp_data[48] => m0_address[12].DATAIN
cp_data[49] => rf_source_data[49].DATAIN
cp_data[49] => m0_address[13].DATAIN
cp_data[50] => rf_source_data[50].DATAIN
cp_data[50] => m0_address[14].DATAIN
cp_data[51] => rf_source_data[51].DATAIN
cp_data[51] => m0_address[15].DATAIN
cp_data[52] => rf_source_data[52].DATAIN
cp_data[52] => m0_address[16].DATAIN
cp_data[53] => rf_source_data[53].DATAIN
cp_data[53] => m0_address[17].DATAIN
cp_data[54] => rf_source_data[54].DATAIN
cp_data[54] => m0_address[18].DATAIN
cp_data[55] => rf_source_data[55].DATAIN
cp_data[55] => m0_address[19].DATAIN
cp_data[56] => rf_source_data[56].DATAIN
cp_data[56] => m0_address[20].DATAIN
cp_data[57] => local_compressed_read.IN1
cp_data[57] => rf_source_data[57].DATAIN
cp_data[58] => rf_source_data[58].DATAIN
cp_data[58] => comb.IN1
cp_data[59] => local_write.IN1
cp_data[59] => rf_source_data[59].DATAIN
cp_data[60] => local_read.IN1
cp_data[60] => rf_source_data[60].DATAIN
cp_data[61] => local_lock.IN1
cp_data[61] => rf_source_data[61].DATAIN
cp_data[62] => rf_source_data[62].DATAIN
cp_data[63] => m0_burstcount.DATAA
cp_data[63] => rf_source_data[63].DATAIN
cp_data[64] => m0_burstcount.DATAA
cp_data[64] => rf_source_data[64].DATAIN
cp_data[65] => m0_burstcount.DATAA
cp_data[65] => rf_source_data[65].DATAIN
cp_data[66] => rf_source_data[66].DATAIN
cp_data[67] => rf_source_data[67].DATAIN
cp_data[68] => rf_source_data[68].DATAIN
cp_data[69] => rf_source_data[69].DATAIN
cp_data[70] => rf_source_data[70].DATAIN
cp_data[71] => rf_source_data[71].DATAIN
cp_data[72] => rf_source_data[72].DATAIN
cp_data[73] => rf_source_data[73].DATAIN
cp_data[74] => rf_source_data[74].DATAIN
cp_data[75] => rf_source_data[75].DATAIN
cp_data[76] => rf_source_data[76].DATAIN
cp_data[77] => rf_source_data[77].DATAIN
cp_data[78] => rf_source_data[78].DATAIN
cp_data[79] => rf_source_data[79].DATAIN
cp_data[80] => rf_source_data[80].DATAIN
cp_data[81] => rf_source_data[81].DATAIN
cp_data[82] => rf_source_data[82].DATAIN
cp_data[83] => rf_source_data[83].DATAIN
cp_data[84] => rf_source_data[84].DATAIN
cp_data[85] => rf_source_data[85].DATAIN
cp_data[86] => rf_source_data[86].DATAIN
cp_data[87] => rf_source_data[87].DATAIN
cp_data[88] => rf_source_data[88].DATAIN
cp_data[89] => rf_source_data[89].DATAIN
cp_data[90] => rf_source_data[90].DATAIN
cp_data[91] => rf_source_data[91].DATAIN
cp_data[92] => rf_source_data[92].DATAIN
cp_data[93] => rf_source_data[93].DATAIN
cp_data[94] => rf_source_data[94].DATAIN
cp_data[95] => rf_source_data[95].DATAIN
cp_data[96] => rf_source_data[96].DATAIN
cp_data[97] => rf_source_data[97].DATAIN
cp_data[98] => rf_source_data[98].DATAIN
cp_data[99] => rf_source_data[99].DATAIN
cp_data[100] => rf_source_data[100].DATAIN
cp_data[100] => m0_debugaccess.DATAIN
cp_data[101] => ~NO_FANOUT~
cp_data[102] => ~NO_FANOUT~
cp_data[103] => rf_source_data[103].DATAIN
cp_data[104] => rf_source_data[104].DATAIN
cp_data[105] => rf_source_data[105].DATAIN
cp_data[106] => rf_source_data[106].DATAIN
cp_data[107] => rf_source_data[107].DATAIN
cp_data[108] => rf_source_data[108].DATAIN
cp_data[109] => rf_source_data[109].DATAIN
cp_data[110] => rf_source_data[110].DATAIN
cp_data[111] => rf_source_data[111].DATAIN
cp_channel[0] => ~NO_FANOUT~
cp_channel[1] => ~NO_FANOUT~
cp_startofpacket => rf_source_startofpacket.DATAIN
cp_endofpacket => nonposted_write_endofpacket.IN1
cp_endofpacket => rf_source_endofpacket.DATAIN
rp_ready => ready_for_response.IN1
rp_valid <= rp_valid.DB_MAX_OUTPUT_PORT_TYPE
rp_data[0] <= rdata_fifo_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rp_data[1] <= rdata_fifo_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rp_data[2] <= rdata_fifo_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rp_data[3] <= rdata_fifo_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rp_data[4] <= rdata_fifo_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rp_data[5] <= rdata_fifo_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rp_data[6] <= rdata_fifo_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rp_data[7] <= rdata_fifo_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rp_data[8] <= rdata_fifo_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rp_data[9] <= rdata_fifo_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rp_data[10] <= rdata_fifo_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rp_data[11] <= rdata_fifo_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rp_data[12] <= rdata_fifo_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rp_data[13] <= rdata_fifo_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rp_data[14] <= rdata_fifo_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rp_data[15] <= rdata_fifo_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rp_data[16] <= rdata_fifo_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rp_data[17] <= rdata_fifo_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rp_data[18] <= rdata_fifo_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rp_data[19] <= rdata_fifo_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rp_data[20] <= rdata_fifo_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rp_data[21] <= rdata_fifo_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rp_data[22] <= rdata_fifo_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rp_data[23] <= rdata_fifo_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rp_data[24] <= rdata_fifo_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rp_data[25] <= rdata_fifo_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rp_data[26] <= rdata_fifo_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rp_data[27] <= rdata_fifo_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rp_data[28] <= rdata_fifo_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rp_data[29] <= rdata_fifo_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rp_data[30] <= rdata_fifo_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rp_data[31] <= rdata_fifo_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rp_data[32] <= rf_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rp_data[33] <= rf_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rp_data[34] <= rf_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rp_data[35] <= rf_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rp_data[36] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[37] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[38] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[39] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[40] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[41] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[42] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[43] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[44] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[45] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[46] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[47] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[48] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[49] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[50] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[51] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[52] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[53] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[54] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[55] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[56] <= altera_merlin_burst_uncompressor:uncompressor.source_addr
rp_data[57] <= altera_merlin_burst_uncompressor:uncompressor.source_is_compressed
rp_data[58] <= rf_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rp_data[59] <= rf_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rp_data[60] <= rp_data.DB_MAX_OUTPUT_PORT_TYPE
rp_data[61] <= rf_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rp_data[62] <= rf_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rp_data[63] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[64] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[65] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[66] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[67] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[68] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[69] <= altera_merlin_burst_uncompressor:uncompressor.source_byte_cnt
rp_data[70] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[71] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[72] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[73] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[74] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[75] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[76] <= altera_merlin_burst_uncompressor:uncompressor.source_burstwrap
rp_data[77] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[78] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[79] <= altera_merlin_burst_uncompressor:uncompressor.source_burstsize
rp_data[80] <= rf_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rp_data[81] <= rf_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rp_data[82] <= rf_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rp_data[83] <= rf_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rp_data[84] <= rf_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rp_data[85] <= rf_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rp_data[86] <= rf_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rp_data[87] <= rf_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rp_data[88] <= rf_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rp_data[89] <= rf_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rp_data[90] <= rf_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rp_data[91] <= rf_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rp_data[92] <= rf_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rp_data[93] <= rf_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rp_data[94] <= rf_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rp_data[95] <= rf_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rp_data[96] <= rf_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rp_data[97] <= rf_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rp_data[98] <= rf_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rp_data[99] <= rf_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rp_data[100] <= rf_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rp_data[101] <= rf_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rp_data[102] <= rf_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rp_data[103] <= rf_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rp_data[104] <= rf_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rp_data[105] <= rf_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rp_data[106] <= rf_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rp_data[107] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[108] <= current_response.DB_MAX_OUTPUT_PORT_TYPE
rp_data[109] <= rf_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rp_data[110] <= rf_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rp_data[111] <= rf_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
rp_startofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_startofpacket
rp_endofpacket <= altera_merlin_burst_uncompressor:uncompressor.source_endofpacket


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:from_hps_s1_agent|altera_merlin_burst_uncompressor:uncompressor
clk => burst_uncompress_address_offset[0].CLK
clk => burst_uncompress_address_offset[1].CLK
clk => burst_uncompress_address_offset[2].CLK
clk => burst_uncompress_address_offset[3].CLK
clk => burst_uncompress_address_offset[4].CLK
clk => burst_uncompress_address_offset[5].CLK
clk => burst_uncompress_address_offset[6].CLK
clk => burst_uncompress_address_offset[7].CLK
clk => burst_uncompress_address_offset[8].CLK
clk => burst_uncompress_address_offset[9].CLK
clk => burst_uncompress_address_offset[10].CLK
clk => burst_uncompress_address_offset[11].CLK
clk => burst_uncompress_address_offset[12].CLK
clk => burst_uncompress_address_offset[13].CLK
clk => burst_uncompress_address_offset[14].CLK
clk => burst_uncompress_address_offset[15].CLK
clk => burst_uncompress_address_offset[16].CLK
clk => burst_uncompress_address_offset[17].CLK
clk => burst_uncompress_address_offset[18].CLK
clk => burst_uncompress_address_offset[19].CLK
clk => burst_uncompress_address_offset[20].CLK
clk => burst_uncompress_address_base[0].CLK
clk => burst_uncompress_address_base[1].CLK
clk => burst_uncompress_address_base[2].CLK
clk => burst_uncompress_address_base[3].CLK
clk => burst_uncompress_address_base[4].CLK
clk => burst_uncompress_address_base[5].CLK
clk => burst_uncompress_address_base[6].CLK
clk => burst_uncompress_address_base[7].CLK
clk => burst_uncompress_address_base[8].CLK
clk => burst_uncompress_address_base[9].CLK
clk => burst_uncompress_address_base[10].CLK
clk => burst_uncompress_address_base[11].CLK
clk => burst_uncompress_address_base[12].CLK
clk => burst_uncompress_address_base[13].CLK
clk => burst_uncompress_address_base[14].CLK
clk => burst_uncompress_address_base[15].CLK
clk => burst_uncompress_address_base[16].CLK
clk => burst_uncompress_address_base[17].CLK
clk => burst_uncompress_address_base[18].CLK
clk => burst_uncompress_address_base[19].CLK
clk => burst_uncompress_address_base[20].CLK
clk => burst_uncompress_byte_counter[0].CLK
clk => burst_uncompress_byte_counter[1].CLK
clk => burst_uncompress_byte_counter[2].CLK
clk => burst_uncompress_byte_counter[3].CLK
clk => burst_uncompress_byte_counter[4].CLK
clk => burst_uncompress_byte_counter[5].CLK
clk => burst_uncompress_byte_counter[6].CLK
clk => burst_uncompress_byte_counter[7].CLK
clk => burst_uncompress_busy.CLK
reset => burst_uncompress_address_offset[0].ACLR
reset => burst_uncompress_address_offset[1].ACLR
reset => burst_uncompress_address_offset[2].ACLR
reset => burst_uncompress_address_offset[3].ACLR
reset => burst_uncompress_address_offset[4].ACLR
reset => burst_uncompress_address_offset[5].ACLR
reset => burst_uncompress_address_offset[6].ACLR
reset => burst_uncompress_address_offset[7].ACLR
reset => burst_uncompress_address_offset[8].ACLR
reset => burst_uncompress_address_offset[9].ACLR
reset => burst_uncompress_address_offset[10].ACLR
reset => burst_uncompress_address_offset[11].ACLR
reset => burst_uncompress_address_offset[12].ACLR
reset => burst_uncompress_address_offset[13].ACLR
reset => burst_uncompress_address_offset[14].ACLR
reset => burst_uncompress_address_offset[15].ACLR
reset => burst_uncompress_address_offset[16].ACLR
reset => burst_uncompress_address_offset[17].ACLR
reset => burst_uncompress_address_offset[18].ACLR
reset => burst_uncompress_address_offset[19].ACLR
reset => burst_uncompress_address_offset[20].ACLR
reset => burst_uncompress_address_base[0].ACLR
reset => burst_uncompress_address_base[1].ACLR
reset => burst_uncompress_address_base[2].ACLR
reset => burst_uncompress_address_base[3].ACLR
reset => burst_uncompress_address_base[4].ACLR
reset => burst_uncompress_address_base[5].ACLR
reset => burst_uncompress_address_base[6].ACLR
reset => burst_uncompress_address_base[7].ACLR
reset => burst_uncompress_address_base[8].ACLR
reset => burst_uncompress_address_base[9].ACLR
reset => burst_uncompress_address_base[10].ACLR
reset => burst_uncompress_address_base[11].ACLR
reset => burst_uncompress_address_base[12].ACLR
reset => burst_uncompress_address_base[13].ACLR
reset => burst_uncompress_address_base[14].ACLR
reset => burst_uncompress_address_base[15].ACLR
reset => burst_uncompress_address_base[16].ACLR
reset => burst_uncompress_address_base[17].ACLR
reset => burst_uncompress_address_base[18].ACLR
reset => burst_uncompress_address_base[19].ACLR
reset => burst_uncompress_address_base[20].ACLR
reset => burst_uncompress_byte_counter[0].ACLR
reset => burst_uncompress_byte_counter[1].ACLR
reset => burst_uncompress_byte_counter[2].ACLR
reset => burst_uncompress_byte_counter[3].ACLR
reset => burst_uncompress_byte_counter[4].ACLR
reset => burst_uncompress_byte_counter[5].ACLR
reset => burst_uncompress_byte_counter[6].ACLR
reset => burst_uncompress_byte_counter[7].ACLR
reset => burst_uncompress_busy.ACLR
sink_startofpacket => source_startofpacket.IN1
sink_endofpacket => source_endofpacket.IN1
sink_valid => first_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => last_packet_beat.IN1
sink_valid => always0.IN1
sink_valid => sink_ready.IN0
sink_valid => source_valid.DATAIN
sink_ready <= sink_ready.DB_MAX_OUTPUT_PORT_TYPE
sink_addr[0] => burst_uncompress_address_base.IN0
sink_addr[0] => comb.DATAB
sink_addr[0] => source_addr.DATAB
sink_addr[1] => burst_uncompress_address_base.IN0
sink_addr[1] => comb.DATAB
sink_addr[1] => source_addr.DATAB
sink_addr[2] => burst_uncompress_address_base.IN0
sink_addr[2] => comb.DATAB
sink_addr[2] => source_addr.DATAB
sink_addr[3] => burst_uncompress_address_base.IN0
sink_addr[3] => comb.DATAB
sink_addr[3] => source_addr.DATAB
sink_addr[4] => burst_uncompress_address_base.IN0
sink_addr[4] => comb.DATAB
sink_addr[4] => source_addr.DATAB
sink_addr[5] => burst_uncompress_address_base.IN0
sink_addr[5] => comb.DATAB
sink_addr[5] => source_addr.DATAB
sink_addr[6] => burst_uncompress_address_base.IN0
sink_addr[6] => comb.DATAB
sink_addr[6] => source_addr.DATAB
sink_addr[7] => burst_uncompress_address_base.IN0
sink_addr[7] => comb.DATAB
sink_addr[7] => source_addr.DATAB
sink_addr[8] => burst_uncompress_address_base.IN0
sink_addr[8] => comb.DATAB
sink_addr[8] => source_addr.DATAB
sink_addr[9] => burst_uncompress_address_base.IN0
sink_addr[9] => comb.DATAB
sink_addr[9] => source_addr.DATAB
sink_addr[10] => burst_uncompress_address_base.IN0
sink_addr[10] => comb.DATAB
sink_addr[10] => source_addr.DATAB
sink_addr[11] => burst_uncompress_address_base.IN0
sink_addr[11] => comb.DATAB
sink_addr[11] => source_addr.DATAB
sink_addr[12] => burst_uncompress_address_base.IN0
sink_addr[12] => comb.DATAB
sink_addr[12] => source_addr.DATAB
sink_addr[13] => burst_uncompress_address_base.IN0
sink_addr[13] => comb.DATAB
sink_addr[13] => source_addr.DATAB
sink_addr[14] => burst_uncompress_address_base.IN0
sink_addr[14] => comb.DATAB
sink_addr[14] => source_addr.DATAB
sink_addr[15] => burst_uncompress_address_base.IN0
sink_addr[15] => comb.DATAB
sink_addr[15] => source_addr.DATAB
sink_addr[16] => burst_uncompress_address_base.IN0
sink_addr[16] => comb.DATAB
sink_addr[16] => source_addr.DATAB
sink_addr[17] => burst_uncompress_address_base.IN0
sink_addr[17] => comb.DATAB
sink_addr[17] => source_addr.DATAB
sink_addr[18] => burst_uncompress_address_base.IN0
sink_addr[18] => comb.DATAB
sink_addr[18] => source_addr.DATAB
sink_addr[19] => burst_uncompress_address_base.IN0
sink_addr[19] => comb.DATAB
sink_addr[19] => source_addr.DATAB
sink_addr[20] => burst_uncompress_address_base.IN0
sink_addr[20] => comb.DATAB
sink_addr[20] => source_addr.DATAB
sink_burstwrap[0] => p1_burst_uncompress_address_offset[0].IN1
sink_burstwrap[0] => source_burstwrap[0].DATAIN
sink_burstwrap[0] => burst_uncompress_address_base.IN1
sink_burstwrap[1] => p1_burst_uncompress_address_offset[1].IN1
sink_burstwrap[1] => source_burstwrap[1].DATAIN
sink_burstwrap[1] => burst_uncompress_address_base.IN1
sink_burstwrap[2] => p1_burst_uncompress_address_offset[2].IN1
sink_burstwrap[2] => source_burstwrap[2].DATAIN
sink_burstwrap[2] => burst_uncompress_address_base.IN1
sink_burstwrap[3] => p1_burst_uncompress_address_offset[3].IN1
sink_burstwrap[3] => source_burstwrap[3].DATAIN
sink_burstwrap[3] => burst_uncompress_address_base.IN1
sink_burstwrap[4] => p1_burst_uncompress_address_offset[4].IN1
sink_burstwrap[4] => source_burstwrap[4].DATAIN
sink_burstwrap[4] => burst_uncompress_address_base.IN1
sink_burstwrap[5] => p1_burst_uncompress_address_offset[5].IN1
sink_burstwrap[5] => source_burstwrap[5].DATAIN
sink_burstwrap[5] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[20].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[19].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[18].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[17].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[16].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[15].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[14].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[13].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[12].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[11].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[10].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[9].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[8].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[7].IN1
sink_burstwrap[6] => p1_burst_uncompress_address_offset[6].IN1
sink_burstwrap[6] => source_burstwrap[6].DATAIN
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_burstwrap[6] => burst_uncompress_address_base.IN1
sink_byte_cnt[0] => source_byte_cnt.DATAB
sink_byte_cnt[0] => Add1.IN14
sink_byte_cnt[0] => Equal1.IN5
sink_byte_cnt[1] => source_byte_cnt.DATAB
sink_byte_cnt[1] => Add1.IN13
sink_byte_cnt[1] => Equal1.IN4
sink_byte_cnt[2] => source_byte_cnt.DATAB
sink_byte_cnt[2] => Add1.IN12
sink_byte_cnt[2] => Equal1.IN6
sink_byte_cnt[3] => source_byte_cnt.DATAB
sink_byte_cnt[3] => Add1.IN11
sink_byte_cnt[3] => Equal1.IN3
sink_byte_cnt[4] => source_byte_cnt.DATAB
sink_byte_cnt[4] => Add1.IN10
sink_byte_cnt[4] => Equal1.IN2
sink_byte_cnt[5] => source_byte_cnt.DATAB
sink_byte_cnt[5] => Add1.IN9
sink_byte_cnt[5] => Equal1.IN1
sink_byte_cnt[6] => source_byte_cnt.DATAB
sink_byte_cnt[6] => Add1.IN8
sink_byte_cnt[6] => Equal1.IN0
sink_is_compressed => last_packet_beat.IN1
sink_burstsize[0] => Decoder0.IN2
sink_burstsize[0] => source_burstsize[0].DATAIN
sink_burstsize[1] => Decoder0.IN1
sink_burstsize[1] => source_burstsize[1].DATAIN
sink_burstsize[2] => Decoder0.IN0
sink_burstsize[2] => source_burstsize[2].DATAIN
source_startofpacket <= source_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_endofpacket <= source_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
source_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
source_ready => always1.IN1
source_ready => sink_ready.IN1
source_addr[0] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[1] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[2] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[3] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[4] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[5] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[6] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[7] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[8] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[9] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[10] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[11] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[12] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[13] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[14] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[15] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[16] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[17] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[18] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[19] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_addr[20] <= source_addr.DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[0] <= sink_burstwrap[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[1] <= sink_burstwrap[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[2] <= sink_burstwrap[2].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[3] <= sink_burstwrap[3].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[4] <= sink_burstwrap[4].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[5] <= sink_burstwrap[5].DB_MAX_OUTPUT_PORT_TYPE
source_burstwrap[6] <= sink_burstwrap[6].DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[0] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[1] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[2] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[3] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[4] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[5] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_byte_cnt[6] <= source_byte_cnt.DB_MAX_OUTPUT_PORT_TYPE
source_is_compressed <= <GND>
source_burstsize[0] <= sink_burstsize[0].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[1] <= sink_burstsize[1].DB_MAX_OUTPUT_PORT_TYPE
source_burstsize[2] <= sink_burstsize[2].DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rsp_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[1][34].CLK
clk => mem[1][35].CLK
clk => mem[1][36].CLK
clk => mem[1][37].CLK
clk => mem[1][38].CLK
clk => mem[1][39].CLK
clk => mem[1][40].CLK
clk => mem[1][41].CLK
clk => mem[1][42].CLK
clk => mem[1][43].CLK
clk => mem[1][44].CLK
clk => mem[1][45].CLK
clk => mem[1][46].CLK
clk => mem[1][47].CLK
clk => mem[1][48].CLK
clk => mem[1][49].CLK
clk => mem[1][50].CLK
clk => mem[1][51].CLK
clk => mem[1][52].CLK
clk => mem[1][53].CLK
clk => mem[1][54].CLK
clk => mem[1][55].CLK
clk => mem[1][56].CLK
clk => mem[1][57].CLK
clk => mem[1][58].CLK
clk => mem[1][59].CLK
clk => mem[1][60].CLK
clk => mem[1][61].CLK
clk => mem[1][62].CLK
clk => mem[1][63].CLK
clk => mem[1][64].CLK
clk => mem[1][65].CLK
clk => mem[1][66].CLK
clk => mem[1][67].CLK
clk => mem[1][68].CLK
clk => mem[1][69].CLK
clk => mem[1][70].CLK
clk => mem[1][71].CLK
clk => mem[1][72].CLK
clk => mem[1][73].CLK
clk => mem[1][74].CLK
clk => mem[1][75].CLK
clk => mem[1][76].CLK
clk => mem[1][77].CLK
clk => mem[1][78].CLK
clk => mem[1][79].CLK
clk => mem[1][80].CLK
clk => mem[1][81].CLK
clk => mem[1][82].CLK
clk => mem[1][83].CLK
clk => mem[1][84].CLK
clk => mem[1][85].CLK
clk => mem[1][86].CLK
clk => mem[1][87].CLK
clk => mem[1][88].CLK
clk => mem[1][89].CLK
clk => mem[1][90].CLK
clk => mem[1][91].CLK
clk => mem[1][92].CLK
clk => mem[1][93].CLK
clk => mem[1][94].CLK
clk => mem[1][95].CLK
clk => mem[1][96].CLK
clk => mem[1][97].CLK
clk => mem[1][98].CLK
clk => mem[1][99].CLK
clk => mem[1][100].CLK
clk => mem[1][101].CLK
clk => mem[1][102].CLK
clk => mem[1][103].CLK
clk => mem[1][104].CLK
clk => mem[1][105].CLK
clk => mem[1][106].CLK
clk => mem[1][107].CLK
clk => mem[1][108].CLK
clk => mem[1][109].CLK
clk => mem[1][110].CLK
clk => mem[1][111].CLK
clk => mem[1][112].CLK
clk => mem[1][113].CLK
clk => mem[1][114].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
clk => mem[0][34].CLK
clk => mem[0][35].CLK
clk => mem[0][36].CLK
clk => mem[0][37].CLK
clk => mem[0][38].CLK
clk => mem[0][39].CLK
clk => mem[0][40].CLK
clk => mem[0][41].CLK
clk => mem[0][42].CLK
clk => mem[0][43].CLK
clk => mem[0][44].CLK
clk => mem[0][45].CLK
clk => mem[0][46].CLK
clk => mem[0][47].CLK
clk => mem[0][48].CLK
clk => mem[0][49].CLK
clk => mem[0][50].CLK
clk => mem[0][51].CLK
clk => mem[0][52].CLK
clk => mem[0][53].CLK
clk => mem[0][54].CLK
clk => mem[0][55].CLK
clk => mem[0][56].CLK
clk => mem[0][57].CLK
clk => mem[0][58].CLK
clk => mem[0][59].CLK
clk => mem[0][60].CLK
clk => mem[0][61].CLK
clk => mem[0][62].CLK
clk => mem[0][63].CLK
clk => mem[0][64].CLK
clk => mem[0][65].CLK
clk => mem[0][66].CLK
clk => mem[0][67].CLK
clk => mem[0][68].CLK
clk => mem[0][69].CLK
clk => mem[0][70].CLK
clk => mem[0][71].CLK
clk => mem[0][72].CLK
clk => mem[0][73].CLK
clk => mem[0][74].CLK
clk => mem[0][75].CLK
clk => mem[0][76].CLK
clk => mem[0][77].CLK
clk => mem[0][78].CLK
clk => mem[0][79].CLK
clk => mem[0][80].CLK
clk => mem[0][81].CLK
clk => mem[0][82].CLK
clk => mem[0][83].CLK
clk => mem[0][84].CLK
clk => mem[0][85].CLK
clk => mem[0][86].CLK
clk => mem[0][87].CLK
clk => mem[0][88].CLK
clk => mem[0][89].CLK
clk => mem[0][90].CLK
clk => mem[0][91].CLK
clk => mem[0][92].CLK
clk => mem[0][93].CLK
clk => mem[0][94].CLK
clk => mem[0][95].CLK
clk => mem[0][96].CLK
clk => mem[0][97].CLK
clk => mem[0][98].CLK
clk => mem[0][99].CLK
clk => mem[0][100].CLK
clk => mem[0][101].CLK
clk => mem[0][102].CLK
clk => mem[0][103].CLK
clk => mem[0][104].CLK
clk => mem[0][105].CLK
clk => mem[0][106].CLK
clk => mem[0][107].CLK
clk => mem[0][108].CLK
clk => mem[0][109].CLK
clk => mem[0][110].CLK
clk => mem[0][111].CLK
clk => mem[0][112].CLK
clk => mem[0][113].CLK
clk => mem[0][114].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[1][34].ACLR
reset => mem[1][35].ACLR
reset => mem[1][36].ACLR
reset => mem[1][37].ACLR
reset => mem[1][38].ACLR
reset => mem[1][39].ACLR
reset => mem[1][40].ACLR
reset => mem[1][41].ACLR
reset => mem[1][42].ACLR
reset => mem[1][43].ACLR
reset => mem[1][44].ACLR
reset => mem[1][45].ACLR
reset => mem[1][46].ACLR
reset => mem[1][47].ACLR
reset => mem[1][48].ACLR
reset => mem[1][49].ACLR
reset => mem[1][50].ACLR
reset => mem[1][51].ACLR
reset => mem[1][52].ACLR
reset => mem[1][53].ACLR
reset => mem[1][54].ACLR
reset => mem[1][55].ACLR
reset => mem[1][56].ACLR
reset => mem[1][57].ACLR
reset => mem[1][58].ACLR
reset => mem[1][59].ACLR
reset => mem[1][60].ACLR
reset => mem[1][61].ACLR
reset => mem[1][62].ACLR
reset => mem[1][63].ACLR
reset => mem[1][64].ACLR
reset => mem[1][65].ACLR
reset => mem[1][66].ACLR
reset => mem[1][67].ACLR
reset => mem[1][68].ACLR
reset => mem[1][69].ACLR
reset => mem[1][70].ACLR
reset => mem[1][71].ACLR
reset => mem[1][72].ACLR
reset => mem[1][73].ACLR
reset => mem[1][74].ACLR
reset => mem[1][75].ACLR
reset => mem[1][76].ACLR
reset => mem[1][77].ACLR
reset => mem[1][78].ACLR
reset => mem[1][79].ACLR
reset => mem[1][80].ACLR
reset => mem[1][81].ACLR
reset => mem[1][82].ACLR
reset => mem[1][83].ACLR
reset => mem[1][84].ACLR
reset => mem[1][85].ACLR
reset => mem[1][86].ACLR
reset => mem[1][87].ACLR
reset => mem[1][88].ACLR
reset => mem[1][89].ACLR
reset => mem[1][90].ACLR
reset => mem[1][91].ACLR
reset => mem[1][92].ACLR
reset => mem[1][93].ACLR
reset => mem[1][94].ACLR
reset => mem[1][95].ACLR
reset => mem[1][96].ACLR
reset => mem[1][97].ACLR
reset => mem[1][98].ACLR
reset => mem[1][99].ACLR
reset => mem[1][100].ACLR
reset => mem[1][101].ACLR
reset => mem[1][102].ACLR
reset => mem[1][103].ACLR
reset => mem[1][104].ACLR
reset => mem[1][105].ACLR
reset => mem[1][106].ACLR
reset => mem[1][107].ACLR
reset => mem[1][108].ACLR
reset => mem[1][109].ACLR
reset => mem[1][110].ACLR
reset => mem[1][111].ACLR
reset => mem[1][112].ACLR
reset => mem[1][113].ACLR
reset => mem[1][114].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
reset => mem[0][34].ACLR
reset => mem[0][35].ACLR
reset => mem[0][36].ACLR
reset => mem[0][37].ACLR
reset => mem[0][38].ACLR
reset => mem[0][39].ACLR
reset => mem[0][40].ACLR
reset => mem[0][41].ACLR
reset => mem[0][42].ACLR
reset => mem[0][43].ACLR
reset => mem[0][44].ACLR
reset => mem[0][45].ACLR
reset => mem[0][46].ACLR
reset => mem[0][47].ACLR
reset => mem[0][48].ACLR
reset => mem[0][49].ACLR
reset => mem[0][50].ACLR
reset => mem[0][51].ACLR
reset => mem[0][52].ACLR
reset => mem[0][53].ACLR
reset => mem[0][54].ACLR
reset => mem[0][55].ACLR
reset => mem[0][56].ACLR
reset => mem[0][57].ACLR
reset => mem[0][58].ACLR
reset => mem[0][59].ACLR
reset => mem[0][60].ACLR
reset => mem[0][61].ACLR
reset => mem[0][62].ACLR
reset => mem[0][63].ACLR
reset => mem[0][64].ACLR
reset => mem[0][65].ACLR
reset => mem[0][66].ACLR
reset => mem[0][67].ACLR
reset => mem[0][68].ACLR
reset => mem[0][69].ACLR
reset => mem[0][70].ACLR
reset => mem[0][71].ACLR
reset => mem[0][72].ACLR
reset => mem[0][73].ACLR
reset => mem[0][74].ACLR
reset => mem[0][75].ACLR
reset => mem[0][76].ACLR
reset => mem[0][77].ACLR
reset => mem[0][78].ACLR
reset => mem[0][79].ACLR
reset => mem[0][80].ACLR
reset => mem[0][81].ACLR
reset => mem[0][82].ACLR
reset => mem[0][83].ACLR
reset => mem[0][84].ACLR
reset => mem[0][85].ACLR
reset => mem[0][86].ACLR
reset => mem[0][87].ACLR
reset => mem[0][88].ACLR
reset => mem[0][89].ACLR
reset => mem[0][90].ACLR
reset => mem[0][91].ACLR
reset => mem[0][92].ACLR
reset => mem[0][93].ACLR
reset => mem[0][94].ACLR
reset => mem[0][95].ACLR
reset => mem[0][96].ACLR
reset => mem[0][97].ACLR
reset => mem[0][98].ACLR
reset => mem[0][99].ACLR
reset => mem[0][100].ACLR
reset => mem[0][101].ACLR
reset => mem[0][102].ACLR
reset => mem[0][103].ACLR
reset => mem[0][104].ACLR
reset => mem[0][105].ACLR
reset => mem[0][106].ACLR
reset => mem[0][107].ACLR
reset => mem[0][108].ACLR
reset => mem[0][109].ACLR
reset => mem[0][110].ACLR
reset => mem[0][111].ACLR
reset => mem[0][112].ACLR
reset => mem[0][113].ACLR
reset => mem[0][114].ACLR
in_data[0] => mem.DATAB
in_data[1] => mem.DATAB
in_data[2] => mem.DATAB
in_data[3] => mem.DATAB
in_data[4] => mem.DATAB
in_data[5] => mem.DATAB
in_data[6] => mem.DATAB
in_data[7] => mem.DATAB
in_data[8] => mem.DATAB
in_data[9] => mem.DATAB
in_data[10] => mem.DATAB
in_data[11] => mem.DATAB
in_data[12] => mem.DATAB
in_data[13] => mem.DATAB
in_data[14] => mem.DATAB
in_data[15] => mem.DATAB
in_data[16] => mem.DATAB
in_data[17] => mem.DATAB
in_data[18] => mem.DATAB
in_data[19] => mem.DATAB
in_data[20] => mem.DATAB
in_data[21] => mem.DATAB
in_data[22] => mem.DATAB
in_data[23] => mem.DATAB
in_data[24] => mem.DATAB
in_data[25] => mem.DATAB
in_data[26] => mem.DATAB
in_data[27] => mem.DATAB
in_data[28] => mem.DATAB
in_data[29] => mem.DATAB
in_data[30] => mem.DATAB
in_data[31] => mem.DATAB
in_data[32] => mem.DATAB
in_data[33] => mem.DATAB
in_data[34] => mem.DATAB
in_data[35] => mem.DATAB
in_data[36] => mem.DATAB
in_data[37] => mem.DATAB
in_data[38] => mem.DATAB
in_data[39] => mem.DATAB
in_data[40] => mem.DATAB
in_data[41] => mem.DATAB
in_data[42] => mem.DATAB
in_data[43] => mem.DATAB
in_data[44] => mem.DATAB
in_data[45] => mem.DATAB
in_data[46] => mem.DATAB
in_data[47] => mem.DATAB
in_data[48] => mem.DATAB
in_data[49] => mem.DATAB
in_data[50] => mem.DATAB
in_data[51] => mem.DATAB
in_data[52] => mem.DATAB
in_data[53] => mem.DATAB
in_data[54] => mem.DATAB
in_data[55] => mem.DATAB
in_data[56] => mem.DATAB
in_data[57] => mem.DATAB
in_data[58] => mem.DATAB
in_data[59] => mem.DATAB
in_data[60] => mem.DATAB
in_data[61] => mem.DATAB
in_data[62] => mem.DATAB
in_data[63] => mem.DATAB
in_data[64] => mem.DATAB
in_data[65] => mem.DATAB
in_data[66] => mem.DATAB
in_data[67] => mem.DATAB
in_data[68] => mem.DATAB
in_data[69] => mem.DATAB
in_data[70] => mem.DATAB
in_data[71] => mem.DATAB
in_data[72] => mem.DATAB
in_data[73] => mem.DATAB
in_data[74] => mem.DATAB
in_data[75] => mem.DATAB
in_data[76] => mem.DATAB
in_data[77] => mem.DATAB
in_data[78] => mem.DATAB
in_data[79] => mem.DATAB
in_data[80] => mem.DATAB
in_data[81] => mem.DATAB
in_data[82] => mem.DATAB
in_data[83] => mem.DATAB
in_data[84] => mem.DATAB
in_data[85] => mem.DATAB
in_data[86] => mem.DATAB
in_data[87] => mem.DATAB
in_data[88] => mem.DATAB
in_data[89] => mem.DATAB
in_data[90] => mem.DATAB
in_data[91] => mem.DATAB
in_data[92] => mem.DATAB
in_data[93] => mem.DATAB
in_data[94] => mem.DATAB
in_data[95] => mem.DATAB
in_data[96] => mem.DATAB
in_data[97] => mem.DATAB
in_data[98] => mem.DATAB
in_data[99] => mem.DATAB
in_data[100] => mem.DATAB
in_data[101] => mem.DATAB
in_data[102] => mem.DATAB
in_data[103] => mem.DATAB
in_data[104] => mem.DATAB
in_data[105] => mem.DATAB
in_data[106] => mem.DATAB
in_data[107] => mem.DATAB
in_data[108] => mem.DATAB
in_data[109] => mem.DATAB
in_data[110] => mem.DATAB
in_data[111] => mem.DATAB
in_data[112] => mem.DATAB
in_valid => write.IN1
in_startofpacket => mem.DATAB
in_endofpacket => mem.DATAB
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= mem[0][0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= mem[0][1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= mem[0][2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= mem[0][3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= mem[0][4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= mem[0][5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= mem[0][6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= mem[0][7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= mem[0][8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= mem[0][9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= mem[0][10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= mem[0][11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= mem[0][12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= mem[0][13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= mem[0][14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= mem[0][15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= mem[0][16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= mem[0][17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= mem[0][18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= mem[0][19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= mem[0][20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= mem[0][21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= mem[0][22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= mem[0][23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= mem[0][24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= mem[0][25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= mem[0][26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= mem[0][27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= mem[0][28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= mem[0][29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= mem[0][30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= mem[0][31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= mem[0][32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= mem[0][33].DB_MAX_OUTPUT_PORT_TYPE
out_data[34] <= mem[0][34].DB_MAX_OUTPUT_PORT_TYPE
out_data[35] <= mem[0][35].DB_MAX_OUTPUT_PORT_TYPE
out_data[36] <= mem[0][36].DB_MAX_OUTPUT_PORT_TYPE
out_data[37] <= mem[0][37].DB_MAX_OUTPUT_PORT_TYPE
out_data[38] <= mem[0][38].DB_MAX_OUTPUT_PORT_TYPE
out_data[39] <= mem[0][39].DB_MAX_OUTPUT_PORT_TYPE
out_data[40] <= mem[0][40].DB_MAX_OUTPUT_PORT_TYPE
out_data[41] <= mem[0][41].DB_MAX_OUTPUT_PORT_TYPE
out_data[42] <= mem[0][42].DB_MAX_OUTPUT_PORT_TYPE
out_data[43] <= mem[0][43].DB_MAX_OUTPUT_PORT_TYPE
out_data[44] <= mem[0][44].DB_MAX_OUTPUT_PORT_TYPE
out_data[45] <= mem[0][45].DB_MAX_OUTPUT_PORT_TYPE
out_data[46] <= mem[0][46].DB_MAX_OUTPUT_PORT_TYPE
out_data[47] <= mem[0][47].DB_MAX_OUTPUT_PORT_TYPE
out_data[48] <= mem[0][48].DB_MAX_OUTPUT_PORT_TYPE
out_data[49] <= mem[0][49].DB_MAX_OUTPUT_PORT_TYPE
out_data[50] <= mem[0][50].DB_MAX_OUTPUT_PORT_TYPE
out_data[51] <= mem[0][51].DB_MAX_OUTPUT_PORT_TYPE
out_data[52] <= mem[0][52].DB_MAX_OUTPUT_PORT_TYPE
out_data[53] <= mem[0][53].DB_MAX_OUTPUT_PORT_TYPE
out_data[54] <= mem[0][54].DB_MAX_OUTPUT_PORT_TYPE
out_data[55] <= mem[0][55].DB_MAX_OUTPUT_PORT_TYPE
out_data[56] <= mem[0][56].DB_MAX_OUTPUT_PORT_TYPE
out_data[57] <= mem[0][57].DB_MAX_OUTPUT_PORT_TYPE
out_data[58] <= mem[0][58].DB_MAX_OUTPUT_PORT_TYPE
out_data[59] <= mem[0][59].DB_MAX_OUTPUT_PORT_TYPE
out_data[60] <= mem[0][60].DB_MAX_OUTPUT_PORT_TYPE
out_data[61] <= mem[0][61].DB_MAX_OUTPUT_PORT_TYPE
out_data[62] <= mem[0][62].DB_MAX_OUTPUT_PORT_TYPE
out_data[63] <= mem[0][63].DB_MAX_OUTPUT_PORT_TYPE
out_data[64] <= mem[0][64].DB_MAX_OUTPUT_PORT_TYPE
out_data[65] <= mem[0][65].DB_MAX_OUTPUT_PORT_TYPE
out_data[66] <= mem[0][66].DB_MAX_OUTPUT_PORT_TYPE
out_data[67] <= mem[0][67].DB_MAX_OUTPUT_PORT_TYPE
out_data[68] <= mem[0][68].DB_MAX_OUTPUT_PORT_TYPE
out_data[69] <= mem[0][69].DB_MAX_OUTPUT_PORT_TYPE
out_data[70] <= mem[0][70].DB_MAX_OUTPUT_PORT_TYPE
out_data[71] <= mem[0][71].DB_MAX_OUTPUT_PORT_TYPE
out_data[72] <= mem[0][72].DB_MAX_OUTPUT_PORT_TYPE
out_data[73] <= mem[0][73].DB_MAX_OUTPUT_PORT_TYPE
out_data[74] <= mem[0][74].DB_MAX_OUTPUT_PORT_TYPE
out_data[75] <= mem[0][75].DB_MAX_OUTPUT_PORT_TYPE
out_data[76] <= mem[0][76].DB_MAX_OUTPUT_PORT_TYPE
out_data[77] <= mem[0][77].DB_MAX_OUTPUT_PORT_TYPE
out_data[78] <= mem[0][78].DB_MAX_OUTPUT_PORT_TYPE
out_data[79] <= mem[0][79].DB_MAX_OUTPUT_PORT_TYPE
out_data[80] <= mem[0][80].DB_MAX_OUTPUT_PORT_TYPE
out_data[81] <= mem[0][81].DB_MAX_OUTPUT_PORT_TYPE
out_data[82] <= mem[0][82].DB_MAX_OUTPUT_PORT_TYPE
out_data[83] <= mem[0][83].DB_MAX_OUTPUT_PORT_TYPE
out_data[84] <= mem[0][84].DB_MAX_OUTPUT_PORT_TYPE
out_data[85] <= mem[0][85].DB_MAX_OUTPUT_PORT_TYPE
out_data[86] <= mem[0][86].DB_MAX_OUTPUT_PORT_TYPE
out_data[87] <= mem[0][87].DB_MAX_OUTPUT_PORT_TYPE
out_data[88] <= mem[0][88].DB_MAX_OUTPUT_PORT_TYPE
out_data[89] <= mem[0][89].DB_MAX_OUTPUT_PORT_TYPE
out_data[90] <= mem[0][90].DB_MAX_OUTPUT_PORT_TYPE
out_data[91] <= mem[0][91].DB_MAX_OUTPUT_PORT_TYPE
out_data[92] <= mem[0][92].DB_MAX_OUTPUT_PORT_TYPE
out_data[93] <= mem[0][93].DB_MAX_OUTPUT_PORT_TYPE
out_data[94] <= mem[0][94].DB_MAX_OUTPUT_PORT_TYPE
out_data[95] <= mem[0][95].DB_MAX_OUTPUT_PORT_TYPE
out_data[96] <= mem[0][96].DB_MAX_OUTPUT_PORT_TYPE
out_data[97] <= mem[0][97].DB_MAX_OUTPUT_PORT_TYPE
out_data[98] <= mem[0][98].DB_MAX_OUTPUT_PORT_TYPE
out_data[99] <= mem[0][99].DB_MAX_OUTPUT_PORT_TYPE
out_data[100] <= mem[0][100].DB_MAX_OUTPUT_PORT_TYPE
out_data[101] <= mem[0][101].DB_MAX_OUTPUT_PORT_TYPE
out_data[102] <= mem[0][102].DB_MAX_OUTPUT_PORT_TYPE
out_data[103] <= mem[0][103].DB_MAX_OUTPUT_PORT_TYPE
out_data[104] <= mem[0][104].DB_MAX_OUTPUT_PORT_TYPE
out_data[105] <= mem[0][105].DB_MAX_OUTPUT_PORT_TYPE
out_data[106] <= mem[0][106].DB_MAX_OUTPUT_PORT_TYPE
out_data[107] <= mem[0][107].DB_MAX_OUTPUT_PORT_TYPE
out_data[108] <= mem[0][108].DB_MAX_OUTPUT_PORT_TYPE
out_data[109] <= mem[0][109].DB_MAX_OUTPUT_PORT_TYPE
out_data[110] <= mem[0][110].DB_MAX_OUTPUT_PORT_TYPE
out_data[111] <= mem[0][111].DB_MAX_OUTPUT_PORT_TYPE
out_data[112] <= mem[0][112].DB_MAX_OUTPUT_PORT_TYPE
out_valid <= mem_used[0].DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= mem[0][114].DB_MAX_OUTPUT_PORT_TYPE
out_endofpacket <= mem[0][113].DB_MAX_OUTPUT_PORT_TYPE
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:from_hps_s1_agent_rdata_fifo
clk => csr_readdata[0]~reg0.CLK
clk => csr_readdata[1]~reg0.CLK
clk => csr_readdata[2]~reg0.CLK
clk => csr_readdata[3]~reg0.CLK
clk => csr_readdata[4]~reg0.CLK
clk => csr_readdata[5]~reg0.CLK
clk => csr_readdata[6]~reg0.CLK
clk => csr_readdata[7]~reg0.CLK
clk => csr_readdata[8]~reg0.CLK
clk => csr_readdata[9]~reg0.CLK
clk => csr_readdata[10]~reg0.CLK
clk => csr_readdata[11]~reg0.CLK
clk => csr_readdata[12]~reg0.CLK
clk => csr_readdata[13]~reg0.CLK
clk => csr_readdata[14]~reg0.CLK
clk => csr_readdata[15]~reg0.CLK
clk => csr_readdata[16]~reg0.CLK
clk => csr_readdata[17]~reg0.CLK
clk => csr_readdata[18]~reg0.CLK
clk => csr_readdata[19]~reg0.CLK
clk => csr_readdata[20]~reg0.CLK
clk => csr_readdata[21]~reg0.CLK
clk => csr_readdata[22]~reg0.CLK
clk => csr_readdata[23]~reg0.CLK
clk => csr_readdata[24]~reg0.CLK
clk => csr_readdata[25]~reg0.CLK
clk => csr_readdata[26]~reg0.CLK
clk => csr_readdata[27]~reg0.CLK
clk => csr_readdata[28]~reg0.CLK
clk => csr_readdata[29]~reg0.CLK
clk => csr_readdata[30]~reg0.CLK
clk => csr_readdata[31]~reg0.CLK
clk => mem_used[1].CLK
clk => mem_used[0].CLK
clk => mem[1][0].CLK
clk => mem[1][1].CLK
clk => mem[1][2].CLK
clk => mem[1][3].CLK
clk => mem[1][4].CLK
clk => mem[1][5].CLK
clk => mem[1][6].CLK
clk => mem[1][7].CLK
clk => mem[1][8].CLK
clk => mem[1][9].CLK
clk => mem[1][10].CLK
clk => mem[1][11].CLK
clk => mem[1][12].CLK
clk => mem[1][13].CLK
clk => mem[1][14].CLK
clk => mem[1][15].CLK
clk => mem[1][16].CLK
clk => mem[1][17].CLK
clk => mem[1][18].CLK
clk => mem[1][19].CLK
clk => mem[1][20].CLK
clk => mem[1][21].CLK
clk => mem[1][22].CLK
clk => mem[1][23].CLK
clk => mem[1][24].CLK
clk => mem[1][25].CLK
clk => mem[1][26].CLK
clk => mem[1][27].CLK
clk => mem[1][28].CLK
clk => mem[1][29].CLK
clk => mem[1][30].CLK
clk => mem[1][31].CLK
clk => mem[1][32].CLK
clk => mem[1][33].CLK
clk => mem[0][0].CLK
clk => mem[0][1].CLK
clk => mem[0][2].CLK
clk => mem[0][3].CLK
clk => mem[0][4].CLK
clk => mem[0][5].CLK
clk => mem[0][6].CLK
clk => mem[0][7].CLK
clk => mem[0][8].CLK
clk => mem[0][9].CLK
clk => mem[0][10].CLK
clk => mem[0][11].CLK
clk => mem[0][12].CLK
clk => mem[0][13].CLK
clk => mem[0][14].CLK
clk => mem[0][15].CLK
clk => mem[0][16].CLK
clk => mem[0][17].CLK
clk => mem[0][18].CLK
clk => mem[0][19].CLK
clk => mem[0][20].CLK
clk => mem[0][21].CLK
clk => mem[0][22].CLK
clk => mem[0][23].CLK
clk => mem[0][24].CLK
clk => mem[0][25].CLK
clk => mem[0][26].CLK
clk => mem[0][27].CLK
clk => mem[0][28].CLK
clk => mem[0][29].CLK
clk => mem[0][30].CLK
clk => mem[0][31].CLK
clk => mem[0][32].CLK
clk => mem[0][33].CLK
reset => csr_readdata[0]~reg0.ACLR
reset => csr_readdata[1]~reg0.ACLR
reset => csr_readdata[2]~reg0.ACLR
reset => csr_readdata[3]~reg0.ACLR
reset => csr_readdata[4]~reg0.ACLR
reset => csr_readdata[5]~reg0.ACLR
reset => csr_readdata[6]~reg0.ACLR
reset => csr_readdata[7]~reg0.ACLR
reset => csr_readdata[8]~reg0.ACLR
reset => csr_readdata[9]~reg0.ACLR
reset => csr_readdata[10]~reg0.ACLR
reset => csr_readdata[11]~reg0.ACLR
reset => csr_readdata[12]~reg0.ACLR
reset => csr_readdata[13]~reg0.ACLR
reset => csr_readdata[14]~reg0.ACLR
reset => csr_readdata[15]~reg0.ACLR
reset => csr_readdata[16]~reg0.ACLR
reset => csr_readdata[17]~reg0.ACLR
reset => csr_readdata[18]~reg0.ACLR
reset => csr_readdata[19]~reg0.ACLR
reset => csr_readdata[20]~reg0.ACLR
reset => csr_readdata[21]~reg0.ACLR
reset => csr_readdata[22]~reg0.ACLR
reset => csr_readdata[23]~reg0.ACLR
reset => csr_readdata[24]~reg0.ACLR
reset => csr_readdata[25]~reg0.ACLR
reset => csr_readdata[26]~reg0.ACLR
reset => csr_readdata[27]~reg0.ACLR
reset => csr_readdata[28]~reg0.ACLR
reset => csr_readdata[29]~reg0.ACLR
reset => csr_readdata[30]~reg0.ACLR
reset => csr_readdata[31]~reg0.ACLR
reset => mem_used[1].ACLR
reset => mem_used[0].ACLR
reset => mem[1][0].ACLR
reset => mem[1][1].ACLR
reset => mem[1][2].ACLR
reset => mem[1][3].ACLR
reset => mem[1][4].ACLR
reset => mem[1][5].ACLR
reset => mem[1][6].ACLR
reset => mem[1][7].ACLR
reset => mem[1][8].ACLR
reset => mem[1][9].ACLR
reset => mem[1][10].ACLR
reset => mem[1][11].ACLR
reset => mem[1][12].ACLR
reset => mem[1][13].ACLR
reset => mem[1][14].ACLR
reset => mem[1][15].ACLR
reset => mem[1][16].ACLR
reset => mem[1][17].ACLR
reset => mem[1][18].ACLR
reset => mem[1][19].ACLR
reset => mem[1][20].ACLR
reset => mem[1][21].ACLR
reset => mem[1][22].ACLR
reset => mem[1][23].ACLR
reset => mem[1][24].ACLR
reset => mem[1][25].ACLR
reset => mem[1][26].ACLR
reset => mem[1][27].ACLR
reset => mem[1][28].ACLR
reset => mem[1][29].ACLR
reset => mem[1][30].ACLR
reset => mem[1][31].ACLR
reset => mem[1][32].ACLR
reset => mem[1][33].ACLR
reset => mem[0][0].ACLR
reset => mem[0][1].ACLR
reset => mem[0][2].ACLR
reset => mem[0][3].ACLR
reset => mem[0][4].ACLR
reset => mem[0][5].ACLR
reset => mem[0][6].ACLR
reset => mem[0][7].ACLR
reset => mem[0][8].ACLR
reset => mem[0][9].ACLR
reset => mem[0][10].ACLR
reset => mem[0][11].ACLR
reset => mem[0][12].ACLR
reset => mem[0][13].ACLR
reset => mem[0][14].ACLR
reset => mem[0][15].ACLR
reset => mem[0][16].ACLR
reset => mem[0][17].ACLR
reset => mem[0][18].ACLR
reset => mem[0][19].ACLR
reset => mem[0][20].ACLR
reset => mem[0][21].ACLR
reset => mem[0][22].ACLR
reset => mem[0][23].ACLR
reset => mem[0][24].ACLR
reset => mem[0][25].ACLR
reset => mem[0][26].ACLR
reset => mem[0][27].ACLR
reset => mem[0][28].ACLR
reset => mem[0][29].ACLR
reset => mem[0][30].ACLR
reset => mem[0][31].ACLR
reset => mem[0][32].ACLR
reset => mem[0][33].ACLR
in_data[0] => mem.DATAB
in_data[0] => internal_out_payload.DATAB
in_data[1] => mem.DATAB
in_data[1] => internal_out_payload.DATAB
in_data[2] => mem.DATAB
in_data[2] => internal_out_payload.DATAB
in_data[3] => mem.DATAB
in_data[3] => internal_out_payload.DATAB
in_data[4] => mem.DATAB
in_data[4] => internal_out_payload.DATAB
in_data[5] => mem.DATAB
in_data[5] => internal_out_payload.DATAB
in_data[6] => mem.DATAB
in_data[6] => internal_out_payload.DATAB
in_data[7] => mem.DATAB
in_data[7] => internal_out_payload.DATAB
in_data[8] => mem.DATAB
in_data[8] => internal_out_payload.DATAB
in_data[9] => mem.DATAB
in_data[9] => internal_out_payload.DATAB
in_data[10] => mem.DATAB
in_data[10] => internal_out_payload.DATAB
in_data[11] => mem.DATAB
in_data[11] => internal_out_payload.DATAB
in_data[12] => mem.DATAB
in_data[12] => internal_out_payload.DATAB
in_data[13] => mem.DATAB
in_data[13] => internal_out_payload.DATAB
in_data[14] => mem.DATAB
in_data[14] => internal_out_payload.DATAB
in_data[15] => mem.DATAB
in_data[15] => internal_out_payload.DATAB
in_data[16] => mem.DATAB
in_data[16] => internal_out_payload.DATAB
in_data[17] => mem.DATAB
in_data[17] => internal_out_payload.DATAB
in_data[18] => mem.DATAB
in_data[18] => internal_out_payload.DATAB
in_data[19] => mem.DATAB
in_data[19] => internal_out_payload.DATAB
in_data[20] => mem.DATAB
in_data[20] => internal_out_payload.DATAB
in_data[21] => mem.DATAB
in_data[21] => internal_out_payload.DATAB
in_data[22] => mem.DATAB
in_data[22] => internal_out_payload.DATAB
in_data[23] => mem.DATAB
in_data[23] => internal_out_payload.DATAB
in_data[24] => mem.DATAB
in_data[24] => internal_out_payload.DATAB
in_data[25] => mem.DATAB
in_data[25] => internal_out_payload.DATAB
in_data[26] => mem.DATAB
in_data[26] => internal_out_payload.DATAB
in_data[27] => mem.DATAB
in_data[27] => internal_out_payload.DATAB
in_data[28] => mem.DATAB
in_data[28] => internal_out_payload.DATAB
in_data[29] => mem.DATAB
in_data[29] => internal_out_payload.DATAB
in_data[30] => mem.DATAB
in_data[30] => internal_out_payload.DATAB
in_data[31] => mem.DATAB
in_data[31] => internal_out_payload.DATAB
in_data[32] => mem.DATAB
in_data[32] => internal_out_payload.DATAB
in_data[33] => mem.DATAB
in_data[33] => internal_out_payload.DATAB
in_valid => write.IN1
in_valid => always4.IN1
in_valid => empty.IN1
in_startofpacket => ~NO_FANOUT~
in_endofpacket => ~NO_FANOUT~
in_empty[0] => ~NO_FANOUT~
in_error[0] => out_error[0].DATAIN
in_error[0] => out_empty[0].DATAIN
in_channel[0] => out_channel[0].DATAIN
in_ready <= mem_used[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= internal_out_payload.DB_MAX_OUTPUT_PORT_TYPE
out_valid <= empty.DB_MAX_OUTPUT_PORT_TYPE
out_startofpacket <= <GND>
out_endofpacket <= <GND>
out_empty[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= in_error[0].DB_MAX_OUTPUT_PORT_TYPE
out_channel[0] <= in_channel[0].DB_MAX_OUTPUT_PORT_TYPE
out_ready => internal_out_ready.IN1
csr_address[0] => ~NO_FANOUT~
csr_address[1] => ~NO_FANOUT~
csr_write => ~NO_FANOUT~
csr_read => csr_readdata[0]~reg0.ENA
csr_read => csr_readdata[31]~reg0.ENA
csr_read => csr_readdata[30]~reg0.ENA
csr_read => csr_readdata[29]~reg0.ENA
csr_read => csr_readdata[28]~reg0.ENA
csr_read => csr_readdata[27]~reg0.ENA
csr_read => csr_readdata[26]~reg0.ENA
csr_read => csr_readdata[25]~reg0.ENA
csr_read => csr_readdata[24]~reg0.ENA
csr_read => csr_readdata[23]~reg0.ENA
csr_read => csr_readdata[22]~reg0.ENA
csr_read => csr_readdata[21]~reg0.ENA
csr_read => csr_readdata[20]~reg0.ENA
csr_read => csr_readdata[19]~reg0.ENA
csr_read => csr_readdata[18]~reg0.ENA
csr_read => csr_readdata[17]~reg0.ENA
csr_read => csr_readdata[16]~reg0.ENA
csr_read => csr_readdata[15]~reg0.ENA
csr_read => csr_readdata[14]~reg0.ENA
csr_read => csr_readdata[13]~reg0.ENA
csr_read => csr_readdata[12]~reg0.ENA
csr_read => csr_readdata[11]~reg0.ENA
csr_read => csr_readdata[10]~reg0.ENA
csr_read => csr_readdata[9]~reg0.ENA
csr_read => csr_readdata[8]~reg0.ENA
csr_read => csr_readdata[7]~reg0.ENA
csr_read => csr_readdata[6]~reg0.ENA
csr_read => csr_readdata[5]~reg0.ENA
csr_read => csr_readdata[4]~reg0.ENA
csr_read => csr_readdata[3]~reg0.ENA
csr_read => csr_readdata[2]~reg0.ENA
csr_read => csr_readdata[1]~reg0.ENA
csr_writedata[0] => ~NO_FANOUT~
csr_writedata[1] => ~NO_FANOUT~
csr_writedata[2] => ~NO_FANOUT~
csr_writedata[3] => ~NO_FANOUT~
csr_writedata[4] => ~NO_FANOUT~
csr_writedata[5] => ~NO_FANOUT~
csr_writedata[6] => ~NO_FANOUT~
csr_writedata[7] => ~NO_FANOUT~
csr_writedata[8] => ~NO_FANOUT~
csr_writedata[9] => ~NO_FANOUT~
csr_writedata[10] => ~NO_FANOUT~
csr_writedata[11] => ~NO_FANOUT~
csr_writedata[12] => ~NO_FANOUT~
csr_writedata[13] => ~NO_FANOUT~
csr_writedata[14] => ~NO_FANOUT~
csr_writedata[15] => ~NO_FANOUT~
csr_writedata[16] => ~NO_FANOUT~
csr_writedata[17] => ~NO_FANOUT~
csr_writedata[18] => ~NO_FANOUT~
csr_writedata[19] => ~NO_FANOUT~
csr_writedata[20] => ~NO_FANOUT~
csr_writedata[21] => ~NO_FANOUT~
csr_writedata[22] => ~NO_FANOUT~
csr_writedata[23] => ~NO_FANOUT~
csr_writedata[24] => ~NO_FANOUT~
csr_writedata[25] => ~NO_FANOUT~
csr_writedata[26] => ~NO_FANOUT~
csr_writedata[27] => ~NO_FANOUT~
csr_writedata[28] => ~NO_FANOUT~
csr_writedata[29] => ~NO_FANOUT~
csr_writedata[30] => ~NO_FANOUT~
csr_writedata[31] => ~NO_FANOUT~
csr_readdata[0] <= csr_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[1] <= csr_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[2] <= csr_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[3] <= csr_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[4] <= csr_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[5] <= csr_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[6] <= csr_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[7] <= csr_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[8] <= csr_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[9] <= csr_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[10] <= csr_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[11] <= csr_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[12] <= csr_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[13] <= csr_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[14] <= csr_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[15] <= csr_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[16] <= csr_readdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[17] <= csr_readdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[18] <= csr_readdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[19] <= csr_readdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[20] <= csr_readdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[21] <= csr_readdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[22] <= csr_readdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[23] <= csr_readdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[24] <= csr_readdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[25] <= csr_readdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[26] <= csr_readdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[27] <= csr_readdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[28] <= csr_readdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[29] <= csr_readdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[30] <= csr_readdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
csr_readdata[31] <= csr_readdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
almost_full_data <= <GND>
almost_empty_data <= <GND>


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => always1.IN0
sink_data[40] => src_data[40].DATAIN
sink_data[40] => src_channel.OUTPUTSELECT
sink_data[40] => src_channel.OUTPUTSELECT
sink_data[40] => src_data.OUTPUTSELECT
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always1.IN1
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => ~NO_FANOUT~
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router|core_sys_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <VCC>


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router_001
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => always1.IN0
sink_data[40] => src_data[40].DATAIN
sink_data[40] => src_channel.OUTPUTSELECT
sink_data[40] => src_channel.OUTPUTSELECT
sink_data[40] => src_data.OUTPUTSELECT
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always1.IN1
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => ~NO_FANOUT~
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_data.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router:router_001|core_sys_mm_interconnect_0_router_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <GND>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <GND>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <VCC>


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_002
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => always0.IN0
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always0.IN0
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[87] => always0.IN1
sink_data[87] => always0.IN1
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_002|core_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <VCC>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <VCC>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_003
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
sink_valid => src_valid.DATAIN
sink_data[0] => src_data[0].DATAIN
sink_data[1] => src_data[1].DATAIN
sink_data[2] => src_data[2].DATAIN
sink_data[3] => src_data[3].DATAIN
sink_data[4] => src_data[4].DATAIN
sink_data[5] => src_data[5].DATAIN
sink_data[6] => src_data[6].DATAIN
sink_data[7] => src_data[7].DATAIN
sink_data[8] => src_data[8].DATAIN
sink_data[9] => src_data[9].DATAIN
sink_data[10] => src_data[10].DATAIN
sink_data[11] => src_data[11].DATAIN
sink_data[12] => src_data[12].DATAIN
sink_data[13] => src_data[13].DATAIN
sink_data[14] => src_data[14].DATAIN
sink_data[15] => src_data[15].DATAIN
sink_data[16] => src_data[16].DATAIN
sink_data[17] => src_data[17].DATAIN
sink_data[18] => src_data[18].DATAIN
sink_data[19] => src_data[19].DATAIN
sink_data[20] => src_data[20].DATAIN
sink_data[21] => src_data[21].DATAIN
sink_data[22] => src_data[22].DATAIN
sink_data[23] => src_data[23].DATAIN
sink_data[24] => src_data[24].DATAIN
sink_data[25] => src_data[25].DATAIN
sink_data[26] => src_data[26].DATAIN
sink_data[27] => src_data[27].DATAIN
sink_data[28] => src_data[28].DATAIN
sink_data[29] => src_data[29].DATAIN
sink_data[30] => src_data[30].DATAIN
sink_data[31] => src_data[31].DATAIN
sink_data[32] => src_data[32].DATAIN
sink_data[33] => src_data[33].DATAIN
sink_data[34] => src_data[34].DATAIN
sink_data[35] => src_data[35].DATAIN
sink_data[36] => src_data[36].DATAIN
sink_data[37] => src_data[37].DATAIN
sink_data[38] => src_data[38].DATAIN
sink_data[39] => src_data[39].DATAIN
sink_data[40] => src_data[40].DATAIN
sink_data[41] => src_data[41].DATAIN
sink_data[42] => src_data[42].DATAIN
sink_data[43] => src_data[43].DATAIN
sink_data[44] => src_data[44].DATAIN
sink_data[45] => src_data[45].DATAIN
sink_data[46] => src_data[46].DATAIN
sink_data[47] => src_data[47].DATAIN
sink_data[48] => src_data[48].DATAIN
sink_data[49] => src_data[49].DATAIN
sink_data[50] => src_data[50].DATAIN
sink_data[51] => src_data[51].DATAIN
sink_data[52] => src_data[52].DATAIN
sink_data[53] => src_data[53].DATAIN
sink_data[54] => src_data[54].DATAIN
sink_data[55] => src_data[55].DATAIN
sink_data[56] => src_data[56].DATAIN
sink_data[57] => src_data[57].DATAIN
sink_data[58] => src_data[58].DATAIN
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => src_channel.OUTPUTSELECT
sink_data[59] => always0.IN0
sink_data[59] => src_data[59].DATAIN
sink_data[60] => always0.IN0
sink_data[60] => src_data[60].DATAIN
sink_data[61] => src_data[61].DATAIN
sink_data[62] => src_data[62].DATAIN
sink_data[63] => src_data[63].DATAIN
sink_data[64] => src_data[64].DATAIN
sink_data[65] => src_data[65].DATAIN
sink_data[66] => src_data[66].DATAIN
sink_data[67] => src_data[67].DATAIN
sink_data[68] => src_data[68].DATAIN
sink_data[69] => src_data[69].DATAIN
sink_data[70] => src_data[70].DATAIN
sink_data[71] => src_data[71].DATAIN
sink_data[72] => src_data[72].DATAIN
sink_data[73] => src_data[73].DATAIN
sink_data[74] => src_data[74].DATAIN
sink_data[75] => src_data[75].DATAIN
sink_data[76] => src_data[76].DATAIN
sink_data[77] => src_data[77].DATAIN
sink_data[78] => src_data[78].DATAIN
sink_data[79] => src_data[79].DATAIN
sink_data[80] => src_data[80].DATAIN
sink_data[81] => src_data[81].DATAIN
sink_data[82] => src_data[82].DATAIN
sink_data[83] => src_data[83].DATAIN
sink_data[84] => src_data[84].DATAIN
sink_data[85] => src_data[85].DATAIN
sink_data[86] => src_data[86].DATAIN
sink_data[87] => src_data[87].DATAIN
sink_data[87] => always0.IN1
sink_data[87] => always0.IN1
sink_data[88] => src_data[88].DATAIN
sink_data[89] => src_data[89].DATAIN
sink_data[90] => src_data[90].DATAIN
sink_data[91] => src_data[91].DATAIN
sink_data[92] => src_data[92].DATAIN
sink_data[93] => src_data[93].DATAIN
sink_data[94] => src_data[94].DATAIN
sink_data[95] => src_data[95].DATAIN
sink_data[96] => src_data[96].DATAIN
sink_data[97] => src_data[97].DATAIN
sink_data[98] => src_data[98].DATAIN
sink_data[99] => src_data[99].DATAIN
sink_data[100] => src_data[100].DATAIN
sink_data[101] => src_data[101].DATAIN
sink_data[102] => src_data[102].DATAIN
sink_data[103] => src_data[103].DATAIN
sink_data[104] => src_data[104].DATAIN
sink_data[105] => src_data[105].DATAIN
sink_data[106] => src_data[106].DATAIN
sink_data[107] => src_data[107].DATAIN
sink_data[108] => src_data[108].DATAIN
sink_data[109] => src_data[109].DATAIN
sink_data[110] => src_data[110].DATAIN
sink_data[111] => src_data[111].DATAIN
sink_startofpacket => src_startofpacket.DATAIN
sink_endofpacket => src_endofpacket.DATAIN
sink_ready <= src_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= sink_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_channel.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src_ready => sink_ready.DATAIN


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_router_002:router_003|core_sys_mm_interconnect_0_router_002_default_decode:the_default_decode
default_destination_id[0] <= <GND>
default_wr_channel[0] <= <VCC>
default_wr_channel[1] <= <GND>
default_rd_channel[0] <= <GND>
default_rd_channel[1] <= <VCC>
default_src_channel[0] <= <GND>
default_src_channel[1] <= <GND>


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => pending_response_count[1].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_dest_id[0].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => pending_response_count[1].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_dest_id[0].ACLR
cmd_sink_valid => wide_valid[0].IN0
cmd_sink_valid => wide_valid[1].IN0
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[58] => save_dest_id.IN1
cmd_sink_data[58] => nonposted_cmd_accepted.IN1
cmd_sink_data[58] => suppress_change_dest_id.IN1
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[87] => stage1_dest_changed.IN1
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[87] => last_dest_id[0].DATAIN
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_data[89] => cmd_src_data[89].DATAIN
cmd_sink_data[90] => cmd_src_data[90].DATAIN
cmd_sink_data[91] => cmd_src_data[91].DATAIN
cmd_sink_data[92] => cmd_src_data[92].DATAIN
cmd_sink_data[93] => cmd_src_data[93].DATAIN
cmd_sink_data[94] => cmd_src_data[94].DATAIN
cmd_sink_data[95] => cmd_src_data[95].DATAIN
cmd_sink_data[96] => cmd_src_data[96].DATAIN
cmd_sink_data[97] => cmd_src_data[97].DATAIN
cmd_sink_data[98] => cmd_src_data[98].DATAIN
cmd_sink_data[99] => cmd_src_data[99].DATAIN
cmd_sink_data[100] => cmd_src_data[100].DATAIN
cmd_sink_data[101] => cmd_src_data[101].DATAIN
cmd_sink_data[102] => cmd_src_data[102].DATAIN
cmd_sink_data[103] => cmd_src_data[103].DATAIN
cmd_sink_data[104] => cmd_src_data[104].DATAIN
cmd_sink_data[105] => cmd_src_data[105].DATAIN
cmd_sink_data[106] => cmd_src_data[106].DATAIN
cmd_sink_data[107] => cmd_src_data[107].DATAIN
cmd_sink_data[108] => cmd_src_data[108].DATAIN
cmd_sink_data[109] => cmd_src_data[109].DATAIN
cmd_sink_data[110] => cmd_src_data[110].DATAIN
cmd_sink_data[111] => cmd_src_data[111].DATAIN
cmd_sink_channel[0] => wide_valid[0].IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => wide_valid[1].IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_sink_ready <= stage2_ready.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[0] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[1] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[0] <= cmd_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[1] <= cmd_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[2] <= cmd_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[3] <= cmd_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[4] <= cmd_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[5] <= cmd_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[6] <= cmd_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[7] <= cmd_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[8] <= cmd_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[9] <= cmd_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[10] <= cmd_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[11] <= cmd_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[12] <= cmd_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[13] <= cmd_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[14] <= cmd_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[15] <= cmd_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[16] <= cmd_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[17] <= cmd_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[18] <= cmd_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[19] <= cmd_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[20] <= cmd_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[21] <= cmd_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[22] <= cmd_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[23] <= cmd_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[24] <= cmd_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[25] <= cmd_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[26] <= cmd_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[27] <= cmd_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[28] <= cmd_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[29] <= cmd_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[30] <= cmd_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[31] <= cmd_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[32] <= cmd_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[33] <= cmd_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[34] <= cmd_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[35] <= cmd_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[36] <= cmd_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[37] <= cmd_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[38] <= cmd_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[39] <= cmd_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[40] <= cmd_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[41] <= cmd_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[42] <= cmd_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[43] <= cmd_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[44] <= cmd_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[45] <= cmd_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[46] <= cmd_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[47] <= cmd_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[48] <= cmd_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[49] <= cmd_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[50] <= cmd_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[51] <= cmd_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[52] <= cmd_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[53] <= cmd_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[54] <= cmd_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[55] <= cmd_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[56] <= cmd_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[57] <= cmd_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[58] <= cmd_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[59] <= cmd_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[60] <= cmd_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[61] <= cmd_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[62] <= cmd_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[63] <= cmd_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[64] <= cmd_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[65] <= cmd_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[66] <= cmd_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[67] <= cmd_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[68] <= cmd_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[69] <= cmd_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[70] <= cmd_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[71] <= cmd_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[72] <= cmd_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[73] <= cmd_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[74] <= cmd_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[75] <= cmd_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[76] <= cmd_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[77] <= cmd_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[78] <= cmd_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[79] <= cmd_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[80] <= cmd_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[81] <= cmd_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[82] <= cmd_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[83] <= cmd_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[84] <= cmd_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[85] <= cmd_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[86] <= cmd_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[87] <= cmd_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[88] <= cmd_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[89] <= cmd_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[90] <= cmd_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[91] <= cmd_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[92] <= cmd_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[93] <= cmd_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[94] <= cmd_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[95] <= cmd_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[96] <= cmd_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[97] <= cmd_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[98] <= cmd_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[99] <= cmd_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[100] <= cmd_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[101] <= cmd_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[102] <= cmd_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[103] <= cmd_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[104] <= cmd_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[105] <= cmd_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[106] <= cmd_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[107] <= cmd_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[108] <= cmd_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[109] <= cmd_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[110] <= cmd_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[111] <= cmd_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[0] <= cmd_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[1] <= cmd_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_startofpacket <= cmd_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_endofpacket <= cmd_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_sink_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_data[89] => rsp_src_data[89].DATAIN
rsp_sink_data[90] => rsp_src_data[90].DATAIN
rsp_sink_data[91] => rsp_src_data[91].DATAIN
rsp_sink_data[92] => rsp_src_data[92].DATAIN
rsp_sink_data[93] => rsp_src_data[93].DATAIN
rsp_sink_data[94] => rsp_src_data[94].DATAIN
rsp_sink_data[95] => rsp_src_data[95].DATAIN
rsp_sink_data[96] => rsp_src_data[96].DATAIN
rsp_sink_data[97] => rsp_src_data[97].DATAIN
rsp_sink_data[98] => rsp_src_data[98].DATAIN
rsp_sink_data[99] => rsp_src_data[99].DATAIN
rsp_sink_data[100] => rsp_src_data[100].DATAIN
rsp_sink_data[101] => rsp_src_data[101].DATAIN
rsp_sink_data[102] => rsp_src_data[102].DATAIN
rsp_sink_data[103] => rsp_src_data[103].DATAIN
rsp_sink_data[104] => rsp_src_data[104].DATAIN
rsp_sink_data[105] => rsp_src_data[105].DATAIN
rsp_sink_data[106] => rsp_src_data[106].DATAIN
rsp_sink_data[107] => rsp_src_data[107].DATAIN
rsp_sink_data[108] => rsp_src_data[108].DATAIN
rsp_sink_data[109] => rsp_src_data[109].DATAIN
rsp_sink_data[110] => rsp_src_data[110].DATAIN
rsp_sink_data[111] => rsp_src_data[111].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_sink_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_sink_ready <= rsp_src_ready.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_valid <= rsp_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[0] <= rsp_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[1] <= rsp_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[2] <= rsp_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[3] <= rsp_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[4] <= rsp_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[5] <= rsp_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[6] <= rsp_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[7] <= rsp_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[8] <= rsp_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[9] <= rsp_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[10] <= rsp_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[11] <= rsp_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[12] <= rsp_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[13] <= rsp_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[14] <= rsp_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[15] <= rsp_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[16] <= rsp_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[17] <= rsp_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[18] <= rsp_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[19] <= rsp_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[20] <= rsp_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[21] <= rsp_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[22] <= rsp_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[23] <= rsp_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[24] <= rsp_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[25] <= rsp_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[26] <= rsp_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[27] <= rsp_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[28] <= rsp_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[29] <= rsp_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[30] <= rsp_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[31] <= rsp_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[32] <= rsp_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[33] <= rsp_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[34] <= rsp_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[35] <= rsp_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[36] <= rsp_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[37] <= rsp_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[38] <= rsp_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[39] <= rsp_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[40] <= rsp_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[41] <= rsp_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[42] <= rsp_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[43] <= rsp_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[44] <= rsp_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[45] <= rsp_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[46] <= rsp_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[47] <= rsp_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[48] <= rsp_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[49] <= rsp_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[50] <= rsp_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[51] <= rsp_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[52] <= rsp_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[53] <= rsp_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[54] <= rsp_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[55] <= rsp_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[56] <= rsp_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[57] <= rsp_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[58] <= rsp_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[59] <= rsp_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[60] <= rsp_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[61] <= rsp_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[62] <= rsp_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[63] <= rsp_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[64] <= rsp_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[65] <= rsp_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[66] <= rsp_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[67] <= rsp_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[68] <= rsp_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[69] <= rsp_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[70] <= rsp_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[71] <= rsp_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[72] <= rsp_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[73] <= rsp_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[74] <= rsp_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[75] <= rsp_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[76] <= rsp_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[77] <= rsp_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[78] <= rsp_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[79] <= rsp_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[80] <= rsp_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[81] <= rsp_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[82] <= rsp_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[83] <= rsp_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[84] <= rsp_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[85] <= rsp_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[86] <= rsp_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[87] <= rsp_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[88] <= rsp_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[89] <= rsp_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[90] <= rsp_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[91] <= rsp_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[92] <= rsp_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[93] <= rsp_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[94] <= rsp_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[95] <= rsp_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[96] <= rsp_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[97] <= rsp_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[98] <= rsp_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[99] <= rsp_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[100] <= rsp_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[101] <= rsp_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[102] <= rsp_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[103] <= rsp_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[104] <= rsp_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[105] <= rsp_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[106] <= rsp_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[107] <= rsp_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[108] <= rsp_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[109] <= rsp_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[110] <= rsp_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[111] <= rsp_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[0] <= rsp_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[1] <= rsp_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_startofpacket <= rsp_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_endofpacket <= rsp_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_ready => response_sink_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
clk => has_pending_responses.CLK
clk => pending_response_count[0].CLK
clk => pending_response_count[1].CLK
clk => last_channel[0].CLK
clk => last_channel[1].CLK
clk => last_dest_id[0].CLK
reset => has_pending_responses.ACLR
reset => pending_response_count[0].ACLR
reset => pending_response_count[1].ACLR
reset => last_channel[0].ACLR
reset => last_channel[1].ACLR
reset => last_dest_id[0].ACLR
cmd_sink_valid => wide_valid[0].IN0
cmd_sink_valid => wide_valid[1].IN0
cmd_sink_valid => internal_valid.DATAA
cmd_sink_valid => save_dest_id.IN1
cmd_sink_data[0] => cmd_src_data[0].DATAIN
cmd_sink_data[1] => cmd_src_data[1].DATAIN
cmd_sink_data[2] => cmd_src_data[2].DATAIN
cmd_sink_data[3] => cmd_src_data[3].DATAIN
cmd_sink_data[4] => cmd_src_data[4].DATAIN
cmd_sink_data[5] => cmd_src_data[5].DATAIN
cmd_sink_data[6] => cmd_src_data[6].DATAIN
cmd_sink_data[7] => cmd_src_data[7].DATAIN
cmd_sink_data[8] => cmd_src_data[8].DATAIN
cmd_sink_data[9] => cmd_src_data[9].DATAIN
cmd_sink_data[10] => cmd_src_data[10].DATAIN
cmd_sink_data[11] => cmd_src_data[11].DATAIN
cmd_sink_data[12] => cmd_src_data[12].DATAIN
cmd_sink_data[13] => cmd_src_data[13].DATAIN
cmd_sink_data[14] => cmd_src_data[14].DATAIN
cmd_sink_data[15] => cmd_src_data[15].DATAIN
cmd_sink_data[16] => cmd_src_data[16].DATAIN
cmd_sink_data[17] => cmd_src_data[17].DATAIN
cmd_sink_data[18] => cmd_src_data[18].DATAIN
cmd_sink_data[19] => cmd_src_data[19].DATAIN
cmd_sink_data[20] => cmd_src_data[20].DATAIN
cmd_sink_data[21] => cmd_src_data[21].DATAIN
cmd_sink_data[22] => cmd_src_data[22].DATAIN
cmd_sink_data[23] => cmd_src_data[23].DATAIN
cmd_sink_data[24] => cmd_src_data[24].DATAIN
cmd_sink_data[25] => cmd_src_data[25].DATAIN
cmd_sink_data[26] => cmd_src_data[26].DATAIN
cmd_sink_data[27] => cmd_src_data[27].DATAIN
cmd_sink_data[28] => cmd_src_data[28].DATAIN
cmd_sink_data[29] => cmd_src_data[29].DATAIN
cmd_sink_data[30] => cmd_src_data[30].DATAIN
cmd_sink_data[31] => cmd_src_data[31].DATAIN
cmd_sink_data[32] => cmd_src_data[32].DATAIN
cmd_sink_data[33] => cmd_src_data[33].DATAIN
cmd_sink_data[34] => cmd_src_data[34].DATAIN
cmd_sink_data[35] => cmd_src_data[35].DATAIN
cmd_sink_data[36] => cmd_src_data[36].DATAIN
cmd_sink_data[37] => cmd_src_data[37].DATAIN
cmd_sink_data[38] => cmd_src_data[38].DATAIN
cmd_sink_data[39] => cmd_src_data[39].DATAIN
cmd_sink_data[40] => cmd_src_data[40].DATAIN
cmd_sink_data[41] => cmd_src_data[41].DATAIN
cmd_sink_data[42] => cmd_src_data[42].DATAIN
cmd_sink_data[43] => cmd_src_data[43].DATAIN
cmd_sink_data[44] => cmd_src_data[44].DATAIN
cmd_sink_data[45] => cmd_src_data[45].DATAIN
cmd_sink_data[46] => cmd_src_data[46].DATAIN
cmd_sink_data[47] => cmd_src_data[47].DATAIN
cmd_sink_data[48] => cmd_src_data[48].DATAIN
cmd_sink_data[49] => cmd_src_data[49].DATAIN
cmd_sink_data[50] => cmd_src_data[50].DATAIN
cmd_sink_data[51] => cmd_src_data[51].DATAIN
cmd_sink_data[52] => cmd_src_data[52].DATAIN
cmd_sink_data[53] => cmd_src_data[53].DATAIN
cmd_sink_data[54] => cmd_src_data[54].DATAIN
cmd_sink_data[55] => cmd_src_data[55].DATAIN
cmd_sink_data[56] => cmd_src_data[56].DATAIN
cmd_sink_data[57] => cmd_src_data[57].DATAIN
cmd_sink_data[58] => cmd_src_data[58].DATAIN
cmd_sink_data[58] => save_dest_id.IN1
cmd_sink_data[58] => nonposted_cmd_accepted.IN1
cmd_sink_data[58] => suppress_change_dest_id.IN1
cmd_sink_data[59] => cmd_src_data[59].DATAIN
cmd_sink_data[60] => cmd_src_data[60].DATAIN
cmd_sink_data[61] => cmd_src_data[61].DATAIN
cmd_sink_data[62] => cmd_src_data[62].DATAIN
cmd_sink_data[63] => cmd_src_data[63].DATAIN
cmd_sink_data[64] => cmd_src_data[64].DATAIN
cmd_sink_data[65] => cmd_src_data[65].DATAIN
cmd_sink_data[66] => cmd_src_data[66].DATAIN
cmd_sink_data[67] => cmd_src_data[67].DATAIN
cmd_sink_data[68] => cmd_src_data[68].DATAIN
cmd_sink_data[69] => cmd_src_data[69].DATAIN
cmd_sink_data[70] => cmd_src_data[70].DATAIN
cmd_sink_data[71] => cmd_src_data[71].DATAIN
cmd_sink_data[72] => cmd_src_data[72].DATAIN
cmd_sink_data[73] => cmd_src_data[73].DATAIN
cmd_sink_data[74] => cmd_src_data[74].DATAIN
cmd_sink_data[75] => cmd_src_data[75].DATAIN
cmd_sink_data[76] => cmd_src_data[76].DATAIN
cmd_sink_data[77] => cmd_src_data[77].DATAIN
cmd_sink_data[78] => cmd_src_data[78].DATAIN
cmd_sink_data[79] => cmd_src_data[79].DATAIN
cmd_sink_data[80] => cmd_src_data[80].DATAIN
cmd_sink_data[81] => cmd_src_data[81].DATAIN
cmd_sink_data[82] => cmd_src_data[82].DATAIN
cmd_sink_data[83] => cmd_src_data[83].DATAIN
cmd_sink_data[84] => cmd_src_data[84].DATAIN
cmd_sink_data[85] => cmd_src_data[85].DATAIN
cmd_sink_data[86] => cmd_src_data[86].DATAIN
cmd_sink_data[87] => stage1_dest_changed.IN1
cmd_sink_data[87] => cmd_src_data[87].DATAIN
cmd_sink_data[87] => last_dest_id[0].DATAIN
cmd_sink_data[88] => cmd_src_data[88].DATAIN
cmd_sink_data[89] => cmd_src_data[89].DATAIN
cmd_sink_data[90] => cmd_src_data[90].DATAIN
cmd_sink_data[91] => cmd_src_data[91].DATAIN
cmd_sink_data[92] => cmd_src_data[92].DATAIN
cmd_sink_data[93] => cmd_src_data[93].DATAIN
cmd_sink_data[94] => cmd_src_data[94].DATAIN
cmd_sink_data[95] => cmd_src_data[95].DATAIN
cmd_sink_data[96] => cmd_src_data[96].DATAIN
cmd_sink_data[97] => cmd_src_data[97].DATAIN
cmd_sink_data[98] => cmd_src_data[98].DATAIN
cmd_sink_data[99] => cmd_src_data[99].DATAIN
cmd_sink_data[100] => cmd_src_data[100].DATAIN
cmd_sink_data[101] => cmd_src_data[101].DATAIN
cmd_sink_data[102] => cmd_src_data[102].DATAIN
cmd_sink_data[103] => cmd_src_data[103].DATAIN
cmd_sink_data[104] => cmd_src_data[104].DATAIN
cmd_sink_data[105] => cmd_src_data[105].DATAIN
cmd_sink_data[106] => cmd_src_data[106].DATAIN
cmd_sink_data[107] => cmd_src_data[107].DATAIN
cmd_sink_data[108] => cmd_src_data[108].DATAIN
cmd_sink_data[109] => cmd_src_data[109].DATAIN
cmd_sink_data[110] => cmd_src_data[110].DATAIN
cmd_sink_data[111] => cmd_src_data[111].DATAIN
cmd_sink_channel[0] => wide_valid[0].IN1
cmd_sink_channel[0] => cmd_src_channel[0].DATAIN
cmd_sink_channel[0] => last_channel[0].DATAIN
cmd_sink_channel[1] => wide_valid[1].IN1
cmd_sink_channel[1] => cmd_src_channel[1].DATAIN
cmd_sink_channel[1] => last_channel[1].DATAIN
cmd_sink_startofpacket => cmd_src_startofpacket.DATAIN
cmd_sink_endofpacket => nonposted_cmd_accepted.IN0
cmd_sink_endofpacket => cmd_src_endofpacket.DATAIN
cmd_sink_ready <= stage2_ready.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[0] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_valid[1] <= cmd_src_valid.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[0] <= cmd_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[1] <= cmd_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[2] <= cmd_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[3] <= cmd_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[4] <= cmd_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[5] <= cmd_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[6] <= cmd_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[7] <= cmd_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[8] <= cmd_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[9] <= cmd_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[10] <= cmd_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[11] <= cmd_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[12] <= cmd_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[13] <= cmd_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[14] <= cmd_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[15] <= cmd_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[16] <= cmd_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[17] <= cmd_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[18] <= cmd_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[19] <= cmd_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[20] <= cmd_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[21] <= cmd_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[22] <= cmd_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[23] <= cmd_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[24] <= cmd_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[25] <= cmd_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[26] <= cmd_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[27] <= cmd_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[28] <= cmd_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[29] <= cmd_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[30] <= cmd_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[31] <= cmd_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[32] <= cmd_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[33] <= cmd_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[34] <= cmd_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[35] <= cmd_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[36] <= cmd_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[37] <= cmd_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[38] <= cmd_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[39] <= cmd_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[40] <= cmd_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[41] <= cmd_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[42] <= cmd_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[43] <= cmd_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[44] <= cmd_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[45] <= cmd_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[46] <= cmd_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[47] <= cmd_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[48] <= cmd_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[49] <= cmd_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[50] <= cmd_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[51] <= cmd_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[52] <= cmd_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[53] <= cmd_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[54] <= cmd_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[55] <= cmd_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[56] <= cmd_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[57] <= cmd_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[58] <= cmd_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[59] <= cmd_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[60] <= cmd_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[61] <= cmd_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[62] <= cmd_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[63] <= cmd_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[64] <= cmd_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[65] <= cmd_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[66] <= cmd_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[67] <= cmd_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[68] <= cmd_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[69] <= cmd_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[70] <= cmd_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[71] <= cmd_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[72] <= cmd_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[73] <= cmd_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[74] <= cmd_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[75] <= cmd_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[76] <= cmd_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[77] <= cmd_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[78] <= cmd_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[79] <= cmd_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[80] <= cmd_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[81] <= cmd_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[82] <= cmd_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[83] <= cmd_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[84] <= cmd_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[85] <= cmd_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[86] <= cmd_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[87] <= cmd_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[88] <= cmd_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[89] <= cmd_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[90] <= cmd_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[91] <= cmd_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[92] <= cmd_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[93] <= cmd_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[94] <= cmd_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[95] <= cmd_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[96] <= cmd_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[97] <= cmd_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[98] <= cmd_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[99] <= cmd_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[100] <= cmd_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[101] <= cmd_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[102] <= cmd_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[103] <= cmd_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[104] <= cmd_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[105] <= cmd_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[106] <= cmd_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[107] <= cmd_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[108] <= cmd_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[109] <= cmd_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[110] <= cmd_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_data[111] <= cmd_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[0] <= cmd_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_channel[1] <= cmd_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
cmd_src_startofpacket <= cmd_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_endofpacket <= cmd_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
cmd_src_ready => nonposted_cmd_accepted.IN1
cmd_src_ready => stage2_ready.DATAA
rsp_sink_valid => response_sink_accepted.IN0
rsp_sink_valid => rsp_src_valid.DATAIN
rsp_sink_data[0] => rsp_src_data[0].DATAIN
rsp_sink_data[1] => rsp_src_data[1].DATAIN
rsp_sink_data[2] => rsp_src_data[2].DATAIN
rsp_sink_data[3] => rsp_src_data[3].DATAIN
rsp_sink_data[4] => rsp_src_data[4].DATAIN
rsp_sink_data[5] => rsp_src_data[5].DATAIN
rsp_sink_data[6] => rsp_src_data[6].DATAIN
rsp_sink_data[7] => rsp_src_data[7].DATAIN
rsp_sink_data[8] => rsp_src_data[8].DATAIN
rsp_sink_data[9] => rsp_src_data[9].DATAIN
rsp_sink_data[10] => rsp_src_data[10].DATAIN
rsp_sink_data[11] => rsp_src_data[11].DATAIN
rsp_sink_data[12] => rsp_src_data[12].DATAIN
rsp_sink_data[13] => rsp_src_data[13].DATAIN
rsp_sink_data[14] => rsp_src_data[14].DATAIN
rsp_sink_data[15] => rsp_src_data[15].DATAIN
rsp_sink_data[16] => rsp_src_data[16].DATAIN
rsp_sink_data[17] => rsp_src_data[17].DATAIN
rsp_sink_data[18] => rsp_src_data[18].DATAIN
rsp_sink_data[19] => rsp_src_data[19].DATAIN
rsp_sink_data[20] => rsp_src_data[20].DATAIN
rsp_sink_data[21] => rsp_src_data[21].DATAIN
rsp_sink_data[22] => rsp_src_data[22].DATAIN
rsp_sink_data[23] => rsp_src_data[23].DATAIN
rsp_sink_data[24] => rsp_src_data[24].DATAIN
rsp_sink_data[25] => rsp_src_data[25].DATAIN
rsp_sink_data[26] => rsp_src_data[26].DATAIN
rsp_sink_data[27] => rsp_src_data[27].DATAIN
rsp_sink_data[28] => rsp_src_data[28].DATAIN
rsp_sink_data[29] => rsp_src_data[29].DATAIN
rsp_sink_data[30] => rsp_src_data[30].DATAIN
rsp_sink_data[31] => rsp_src_data[31].DATAIN
rsp_sink_data[32] => rsp_src_data[32].DATAIN
rsp_sink_data[33] => rsp_src_data[33].DATAIN
rsp_sink_data[34] => rsp_src_data[34].DATAIN
rsp_sink_data[35] => rsp_src_data[35].DATAIN
rsp_sink_data[36] => rsp_src_data[36].DATAIN
rsp_sink_data[37] => rsp_src_data[37].DATAIN
rsp_sink_data[38] => rsp_src_data[38].DATAIN
rsp_sink_data[39] => rsp_src_data[39].DATAIN
rsp_sink_data[40] => rsp_src_data[40].DATAIN
rsp_sink_data[41] => rsp_src_data[41].DATAIN
rsp_sink_data[42] => rsp_src_data[42].DATAIN
rsp_sink_data[43] => rsp_src_data[43].DATAIN
rsp_sink_data[44] => rsp_src_data[44].DATAIN
rsp_sink_data[45] => rsp_src_data[45].DATAIN
rsp_sink_data[46] => rsp_src_data[46].DATAIN
rsp_sink_data[47] => rsp_src_data[47].DATAIN
rsp_sink_data[48] => rsp_src_data[48].DATAIN
rsp_sink_data[49] => rsp_src_data[49].DATAIN
rsp_sink_data[50] => rsp_src_data[50].DATAIN
rsp_sink_data[51] => rsp_src_data[51].DATAIN
rsp_sink_data[52] => rsp_src_data[52].DATAIN
rsp_sink_data[53] => rsp_src_data[53].DATAIN
rsp_sink_data[54] => rsp_src_data[54].DATAIN
rsp_sink_data[55] => rsp_src_data[55].DATAIN
rsp_sink_data[56] => rsp_src_data[56].DATAIN
rsp_sink_data[57] => rsp_src_data[57].DATAIN
rsp_sink_data[58] => rsp_src_data[58].DATAIN
rsp_sink_data[59] => rsp_src_data[59].DATAIN
rsp_sink_data[60] => rsp_src_data[60].DATAIN
rsp_sink_data[61] => rsp_src_data[61].DATAIN
rsp_sink_data[62] => rsp_src_data[62].DATAIN
rsp_sink_data[63] => rsp_src_data[63].DATAIN
rsp_sink_data[64] => rsp_src_data[64].DATAIN
rsp_sink_data[65] => rsp_src_data[65].DATAIN
rsp_sink_data[66] => rsp_src_data[66].DATAIN
rsp_sink_data[67] => rsp_src_data[67].DATAIN
rsp_sink_data[68] => rsp_src_data[68].DATAIN
rsp_sink_data[69] => rsp_src_data[69].DATAIN
rsp_sink_data[70] => rsp_src_data[70].DATAIN
rsp_sink_data[71] => rsp_src_data[71].DATAIN
rsp_sink_data[72] => rsp_src_data[72].DATAIN
rsp_sink_data[73] => rsp_src_data[73].DATAIN
rsp_sink_data[74] => rsp_src_data[74].DATAIN
rsp_sink_data[75] => rsp_src_data[75].DATAIN
rsp_sink_data[76] => rsp_src_data[76].DATAIN
rsp_sink_data[77] => rsp_src_data[77].DATAIN
rsp_sink_data[78] => rsp_src_data[78].DATAIN
rsp_sink_data[79] => rsp_src_data[79].DATAIN
rsp_sink_data[80] => rsp_src_data[80].DATAIN
rsp_sink_data[81] => rsp_src_data[81].DATAIN
rsp_sink_data[82] => rsp_src_data[82].DATAIN
rsp_sink_data[83] => rsp_src_data[83].DATAIN
rsp_sink_data[84] => rsp_src_data[84].DATAIN
rsp_sink_data[85] => rsp_src_data[85].DATAIN
rsp_sink_data[86] => rsp_src_data[86].DATAIN
rsp_sink_data[87] => rsp_src_data[87].DATAIN
rsp_sink_data[88] => rsp_src_data[88].DATAIN
rsp_sink_data[89] => rsp_src_data[89].DATAIN
rsp_sink_data[90] => rsp_src_data[90].DATAIN
rsp_sink_data[91] => rsp_src_data[91].DATAIN
rsp_sink_data[92] => rsp_src_data[92].DATAIN
rsp_sink_data[93] => rsp_src_data[93].DATAIN
rsp_sink_data[94] => rsp_src_data[94].DATAIN
rsp_sink_data[95] => rsp_src_data[95].DATAIN
rsp_sink_data[96] => rsp_src_data[96].DATAIN
rsp_sink_data[97] => rsp_src_data[97].DATAIN
rsp_sink_data[98] => rsp_src_data[98].DATAIN
rsp_sink_data[99] => rsp_src_data[99].DATAIN
rsp_sink_data[100] => rsp_src_data[100].DATAIN
rsp_sink_data[101] => rsp_src_data[101].DATAIN
rsp_sink_data[102] => rsp_src_data[102].DATAIN
rsp_sink_data[103] => rsp_src_data[103].DATAIN
rsp_sink_data[104] => rsp_src_data[104].DATAIN
rsp_sink_data[105] => rsp_src_data[105].DATAIN
rsp_sink_data[106] => rsp_src_data[106].DATAIN
rsp_sink_data[107] => rsp_src_data[107].DATAIN
rsp_sink_data[108] => rsp_src_data[108].DATAIN
rsp_sink_data[109] => rsp_src_data[109].DATAIN
rsp_sink_data[110] => rsp_src_data[110].DATAIN
rsp_sink_data[111] => rsp_src_data[111].DATAIN
rsp_sink_channel[0] => rsp_src_channel[0].DATAIN
rsp_sink_channel[1] => rsp_src_channel[1].DATAIN
rsp_sink_startofpacket => rsp_src_startofpacket.DATAIN
rsp_sink_endofpacket => response_sink_accepted.IN1
rsp_sink_endofpacket => rsp_src_endofpacket.DATAIN
rsp_sink_ready <= rsp_src_ready.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_valid <= rsp_sink_valid.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[0] <= rsp_sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[1] <= rsp_sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[2] <= rsp_sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[3] <= rsp_sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[4] <= rsp_sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[5] <= rsp_sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[6] <= rsp_sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[7] <= rsp_sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[8] <= rsp_sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[9] <= rsp_sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[10] <= rsp_sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[11] <= rsp_sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[12] <= rsp_sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[13] <= rsp_sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[14] <= rsp_sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[15] <= rsp_sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[16] <= rsp_sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[17] <= rsp_sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[18] <= rsp_sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[19] <= rsp_sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[20] <= rsp_sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[21] <= rsp_sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[22] <= rsp_sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[23] <= rsp_sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[24] <= rsp_sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[25] <= rsp_sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[26] <= rsp_sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[27] <= rsp_sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[28] <= rsp_sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[29] <= rsp_sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[30] <= rsp_sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[31] <= rsp_sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[32] <= rsp_sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[33] <= rsp_sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[34] <= rsp_sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[35] <= rsp_sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[36] <= rsp_sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[37] <= rsp_sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[38] <= rsp_sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[39] <= rsp_sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[40] <= rsp_sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[41] <= rsp_sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[42] <= rsp_sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[43] <= rsp_sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[44] <= rsp_sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[45] <= rsp_sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[46] <= rsp_sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[47] <= rsp_sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[48] <= rsp_sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[49] <= rsp_sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[50] <= rsp_sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[51] <= rsp_sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[52] <= rsp_sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[53] <= rsp_sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[54] <= rsp_sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[55] <= rsp_sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[56] <= rsp_sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[57] <= rsp_sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[58] <= rsp_sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[59] <= rsp_sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[60] <= rsp_sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[61] <= rsp_sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[62] <= rsp_sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[63] <= rsp_sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[64] <= rsp_sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[65] <= rsp_sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[66] <= rsp_sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[67] <= rsp_sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[68] <= rsp_sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[69] <= rsp_sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[70] <= rsp_sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[71] <= rsp_sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[72] <= rsp_sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[73] <= rsp_sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[74] <= rsp_sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[75] <= rsp_sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[76] <= rsp_sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[77] <= rsp_sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[78] <= rsp_sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[79] <= rsp_sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[80] <= rsp_sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[81] <= rsp_sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[82] <= rsp_sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[83] <= rsp_sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[84] <= rsp_sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[85] <= rsp_sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[86] <= rsp_sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[87] <= rsp_sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[88] <= rsp_sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[89] <= rsp_sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[90] <= rsp_sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[91] <= rsp_sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[92] <= rsp_sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[93] <= rsp_sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[94] <= rsp_sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[95] <= rsp_sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[96] <= rsp_sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[97] <= rsp_sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[98] <= rsp_sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[99] <= rsp_sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[100] <= rsp_sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[101] <= rsp_sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[102] <= rsp_sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[103] <= rsp_sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[104] <= rsp_sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[105] <= rsp_sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[106] <= rsp_sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[107] <= rsp_sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[108] <= rsp_sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[109] <= rsp_sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[110] <= rsp_sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_data[111] <= rsp_sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[0] <= rsp_sink_channel[0].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_channel[1] <= rsp_sink_channel[1].DB_MAX_OUTPUT_PORT_TYPE
rsp_src_startofpacket <= rsp_sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_endofpacket <= rsp_sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
rsp_src_ready => response_sink_accepted.IN1
rsp_src_ready => rsp_sink_ready.DATAIN


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_data[88] => sink0_data[88].IN1
sink0_data[89] => sink0_data[89].IN1
sink0_data[90] => sink0_data[90].IN1
sink0_data[91] => sink0_data[91].IN1
sink0_data[92] => sink0_data[92].IN1
sink0_data[93] => sink0_data[93].IN1
sink0_data[94] => sink0_data[94].IN1
sink0_data[95] => sink0_data[95].IN1
sink0_data[96] => sink0_data[96].IN1
sink0_data[97] => sink0_data[97].IN1
sink0_data[98] => sink0_data[98].IN1
sink0_data[99] => sink0_data[99].IN1
sink0_data[100] => sink0_data[100].IN1
sink0_data[101] => sink0_data[101].IN1
sink0_data[102] => sink0_data[102].IN1
sink0_data[103] => sink0_data[103].IN1
sink0_data[104] => sink0_data[104].IN1
sink0_data[105] => sink0_data[105].IN1
sink0_data[106] => sink0_data[106].IN1
sink0_data[107] => sink0_data[107].IN1
sink0_data[108] => sink0_data[108].IN1
sink0_data[109] => sink0_data[109].IN1
sink0_data[110] => sink0_data[110].IN1
sink0_data[111] => sink0_data[111].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[88] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[89] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[90] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[91] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[92] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[93] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[94] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[95] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[96] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[97] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[98] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[99] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[100] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[101] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[102] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[103] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[104] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[105] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[106] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[107] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[108] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[109] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[110] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[111] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => in_valid.IN1
sink0_data[0] => in_data_reg[0].DATAIN
sink0_data[1] => in_data_reg[1].DATAIN
sink0_data[2] => in_data_reg[2].DATAIN
sink0_data[3] => in_data_reg[3].DATAIN
sink0_data[4] => in_data_reg[4].DATAIN
sink0_data[5] => in_data_reg[5].DATAIN
sink0_data[6] => in_data_reg[6].DATAIN
sink0_data[7] => in_data_reg[7].DATAIN
sink0_data[8] => in_data_reg[8].DATAIN
sink0_data[9] => in_data_reg[9].DATAIN
sink0_data[10] => in_data_reg[10].DATAIN
sink0_data[11] => in_data_reg[11].DATAIN
sink0_data[12] => in_data_reg[12].DATAIN
sink0_data[13] => in_data_reg[13].DATAIN
sink0_data[14] => in_data_reg[14].DATAIN
sink0_data[15] => in_data_reg[15].DATAIN
sink0_data[16] => in_data_reg[16].DATAIN
sink0_data[17] => in_data_reg[17].DATAIN
sink0_data[18] => in_data_reg[18].DATAIN
sink0_data[19] => in_data_reg[19].DATAIN
sink0_data[20] => in_data_reg[20].DATAIN
sink0_data[21] => in_data_reg[21].DATAIN
sink0_data[22] => in_data_reg[22].DATAIN
sink0_data[23] => in_data_reg[23].DATAIN
sink0_data[24] => in_data_reg[24].DATAIN
sink0_data[25] => in_data_reg[25].DATAIN
sink0_data[26] => in_data_reg[26].DATAIN
sink0_data[27] => in_data_reg[27].DATAIN
sink0_data[28] => in_data_reg[28].DATAIN
sink0_data[29] => in_data_reg[29].DATAIN
sink0_data[30] => in_data_reg[30].DATAIN
sink0_data[31] => in_data_reg[31].DATAIN
sink0_data[32] => in_byteen_reg[0].DATAIN
sink0_data[33] => in_byteen_reg[1].DATAIN
sink0_data[34] => in_byteen_reg[2].DATAIN
sink0_data[35] => in_byteen_reg[3].DATAIN
sink0_data[36] => d0_in_addr[0].IN1
sink0_data[37] => d0_in_addr[1].IN1
sink0_data[38] => d0_in_addr[2].IN1
sink0_data[39] => d0_in_addr[3].IN1
sink0_data[40] => d0_in_addr[4].IN1
sink0_data[41] => d0_in_addr[5].IN1
sink0_data[42] => d0_in_addr[6].IN1
sink0_data[43] => d0_in_addr[7].IN1
sink0_data[44] => d0_in_addr[8].IN1
sink0_data[45] => d0_in_addr[9].IN1
sink0_data[46] => d0_in_addr[10].IN1
sink0_data[47] => d0_in_addr[11].IN1
sink0_data[48] => d0_in_addr[12].IN1
sink0_data[49] => d0_in_addr[13].IN1
sink0_data[50] => d0_in_addr[14].IN1
sink0_data[51] => d0_in_addr[15].IN1
sink0_data[52] => d0_in_addr[16].IN1
sink0_data[53] => d0_in_addr[17].IN1
sink0_data[54] => d0_in_addr[18].IN1
sink0_data[55] => d0_in_addr[19].IN1
sink0_data[56] => d0_in_addr[20].IN1
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.DATAB
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_uncompressed_read.IN0
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_data_reg[57].DATAIN
sink0_data[58] => in_data_reg[58].DATAIN
sink0_data[59] => always3.IN1
sink0_data[59] => in_data_reg[59].DATAIN
sink0_data[60] => in_uncompressed_read.IN1
sink0_data[60] => in_data_reg[60].DATAIN
sink0_data[61] => in_data_reg[61].DATAIN
sink0_data[62] => in_data_reg[62].DATAIN
sink0_data[63] => d0_int_bytes_remaining.DATAB
sink0_data[63] => WideNor0.IN0
sink0_data[64] => d0_int_bytes_remaining.DATAB
sink0_data[64] => WideNor0.IN1
sink0_data[65] => d0_int_bytes_remaining.DATAB
sink0_data[65] => WideNor0.IN2
sink0_data[66] => d0_int_bytes_remaining.DATAB
sink0_data[66] => WideNor0.IN3
sink0_data[67] => d0_int_bytes_remaining.DATAB
sink0_data[67] => WideNor0.IN4
sink0_data[68] => d0_int_bytes_remaining.DATAB
sink0_data[68] => WideNor0.IN5
sink0_data[69] => d0_int_bytes_remaining.DATAB
sink0_data[69] => WideNor0.IN6
sink0_data[70] => nxt_out_burstwrap[0].DATAB
sink0_data[70] => in_burstwrap_reg[0].DATAIN
sink0_data[71] => nxt_out_burstwrap[1].DATAB
sink0_data[71] => in_burstwrap_reg[1].DATAIN
sink0_data[72] => nxt_out_burstwrap[2].DATAB
sink0_data[72] => in_burstwrap_reg[2].DATAIN
sink0_data[73] => nxt_out_burstwrap[3].DATAB
sink0_data[73] => in_burstwrap_reg[3].DATAIN
sink0_data[74] => nxt_out_burstwrap[4].DATAB
sink0_data[74] => in_burstwrap_reg[4].DATAIN
sink0_data[75] => nxt_out_burstwrap[5].DATAB
sink0_data[75] => in_burstwrap_reg[5].DATAIN
sink0_data[76] => nxt_out_burstwrap[6].DATAB
sink0_data[76] => in_burstwrap_reg[6].DATAIN
sink0_data[77] => LessThan0.IN14
sink0_data[77] => d0_in_size.DATAB
sink0_data[77] => in_data_reg[77].DATAIN
sink0_data[77] => in_size_reg[0].DATAIN
sink0_data[78] => LessThan0.IN13
sink0_data[78] => d0_in_size.DATAB
sink0_data[78] => in_data_reg[78].DATAIN
sink0_data[78] => in_size_reg[1].DATAIN
sink0_data[79] => LessThan0.IN12
sink0_data[79] => d0_in_size.DATAB
sink0_data[79] => in_data_reg[79].DATAIN
sink0_data[79] => in_size_reg[2].DATAIN
sink0_data[80] => in_bursttype_reg[0].DATAIN
sink0_data[81] => in_bursttype_reg[1].DATAIN
sink0_data[82] => in_data_reg[82].DATAIN
sink0_data[83] => in_data_reg[83].DATAIN
sink0_data[84] => in_data_reg[84].DATAIN
sink0_data[85] => in_data_reg[85].DATAIN
sink0_data[86] => in_data_reg[86].DATAIN
sink0_data[87] => in_data_reg[87].DATAIN
sink0_data[88] => in_data_reg[88].DATAIN
sink0_data[89] => in_data_reg[89].DATAIN
sink0_data[90] => in_data_reg[90].DATAIN
sink0_data[91] => in_data_reg[91].DATAIN
sink0_data[92] => in_data_reg[92].DATAIN
sink0_data[93] => in_data_reg[93].DATAIN
sink0_data[94] => in_data_reg[94].DATAIN
sink0_data[95] => in_data_reg[95].DATAIN
sink0_data[96] => in_data_reg[96].DATAIN
sink0_data[97] => in_data_reg[97].DATAIN
sink0_data[98] => in_data_reg[98].DATAIN
sink0_data[99] => in_data_reg[99].DATAIN
sink0_data[100] => in_data_reg[100].DATAIN
sink0_data[101] => in_data_reg[101].DATAIN
sink0_data[102] => in_data_reg[102].DATAIN
sink0_data[103] => in_data_reg[103].DATAIN
sink0_data[104] => in_data_reg[104].DATAIN
sink0_data[105] => in_data_reg[105].DATAIN
sink0_data[106] => in_data_reg[106].DATAIN
sink0_data[107] => in_data_reg[107].DATAIN
sink0_data[108] => in_data_reg[108].DATAIN
sink0_data[109] => in_data_reg[109].DATAIN
sink0_data[110] => in_data_reg[110].DATAIN
sink0_data[111] => in_data_reg[111].DATAIN
sink0_channel[0] => in_channel_reg[0].DATAIN
sink0_channel[1] => in_channel_reg[1].DATAIN
sink0_startofpacket => nxt_out_sop.DATAA
sink0_endofpacket => in_eop_reg.DATAIN
sink0_ready <= nxt_in_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= in_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= in_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= in_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= in_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= in_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= in_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= in_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= in_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= in_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= in_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= in_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= in_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= in_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= in_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= in_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= in_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= out_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= out_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= out_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= out_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= out_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= out_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= out_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= out_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= out_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= out_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= out_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= out_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= out_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= out_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= out_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= out_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= out_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= out_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= out_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= out_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= out_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= in_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= in_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= in_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= in_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= in_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= in_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= out_burstwrap_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= out_burstwrap_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= out_burstwrap_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= out_burstwrap_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= out_burstwrap_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= out_burstwrap_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= out_burstwrap_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= in_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= in_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= in_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= in_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= in_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= in_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= in_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= in_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= in_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
source0_data[88] <= in_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
source0_data[89] <= in_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
source0_data[90] <= in_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
source0_data[91] <= in_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
source0_data[92] <= in_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
source0_data[93] <= in_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
source0_data[94] <= in_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
source0_data[95] <= in_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
source0_data[96] <= in_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
source0_data[97] <= in_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
source0_data[98] <= in_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
source0_data[99] <= in_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
source0_data[100] <= in_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
source0_data[101] <= in_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
source0_data[102] <= in_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
source0_data[103] <= in_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
source0_data[104] <= in_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
source0_data[105] <= in_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
source0_data[106] <= in_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
source0_data[107] <= in_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
source0_data[108] <= in_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
source0_data[109] <= in_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
source0_data[110] <= in_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
source0_data[111] <= in_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= in_channel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= in_channel_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= out_sop_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= nxt_out_eop.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => nxt_in_ready.IN1
source0_ready => load_next_out_cmd.IN1
source0_ready => nxt_out_sop.IN0
source0_ready => nxt_out_eop.OUTPUTSELECT
source0_ready => nxt_uncomp_subburst_byte_cnt.IN1


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => aligned_address_bits.IN1
in_data[5] => out_data[2].DATAIN
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc.IN0
mask[0] => inc[0].DATAIN
mask[1] => inc.IN0
mask[1] => inc.IN1
mask[2] => inc.IN0
mask[2] => inc.IN1
mask[3] => inc.IN0
mask[3] => inc.IN1
mask[4] => inc.IN0
mask[4] => inc.IN1
mask[5] => inc.IN0
mask[5] => inc.IN1
mask[6] => inc.IN1
inc[0] <= mask[0].DB_MAX_OUTPUT_PORT_TYPE
inc[1] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[2] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[3] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[4] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[5] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[6] <= inc.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
a[6] => a_reg[6].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
b[6] => b_reg[6].IN3
c[0] => c_reg[0].IN3
c[1] => c_reg[1].IN3
c[2] => c_reg[2].IN3
c[3] => c_reg[3].IN3
c[4] => c_reg[4].IN3
c[5] => c_reg[5].IN3
c[6] => c_reg[6].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3
d[6] => d_reg[6].IN3
result[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:to_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => sink0_valid.IN1
sink0_data[0] => sink0_data[0].IN1
sink0_data[1] => sink0_data[1].IN1
sink0_data[2] => sink0_data[2].IN1
sink0_data[3] => sink0_data[3].IN1
sink0_data[4] => sink0_data[4].IN1
sink0_data[5] => sink0_data[5].IN1
sink0_data[6] => sink0_data[6].IN1
sink0_data[7] => sink0_data[7].IN1
sink0_data[8] => sink0_data[8].IN1
sink0_data[9] => sink0_data[9].IN1
sink0_data[10] => sink0_data[10].IN1
sink0_data[11] => sink0_data[11].IN1
sink0_data[12] => sink0_data[12].IN1
sink0_data[13] => sink0_data[13].IN1
sink0_data[14] => sink0_data[14].IN1
sink0_data[15] => sink0_data[15].IN1
sink0_data[16] => sink0_data[16].IN1
sink0_data[17] => sink0_data[17].IN1
sink0_data[18] => sink0_data[18].IN1
sink0_data[19] => sink0_data[19].IN1
sink0_data[20] => sink0_data[20].IN1
sink0_data[21] => sink0_data[21].IN1
sink0_data[22] => sink0_data[22].IN1
sink0_data[23] => sink0_data[23].IN1
sink0_data[24] => sink0_data[24].IN1
sink0_data[25] => sink0_data[25].IN1
sink0_data[26] => sink0_data[26].IN1
sink0_data[27] => sink0_data[27].IN1
sink0_data[28] => sink0_data[28].IN1
sink0_data[29] => sink0_data[29].IN1
sink0_data[30] => sink0_data[30].IN1
sink0_data[31] => sink0_data[31].IN1
sink0_data[32] => sink0_data[32].IN1
sink0_data[33] => sink0_data[33].IN1
sink0_data[34] => sink0_data[34].IN1
sink0_data[35] => sink0_data[35].IN1
sink0_data[36] => sink0_data[36].IN1
sink0_data[37] => sink0_data[37].IN1
sink0_data[38] => sink0_data[38].IN1
sink0_data[39] => sink0_data[39].IN1
sink0_data[40] => sink0_data[40].IN1
sink0_data[41] => sink0_data[41].IN1
sink0_data[42] => sink0_data[42].IN1
sink0_data[43] => sink0_data[43].IN1
sink0_data[44] => sink0_data[44].IN1
sink0_data[45] => sink0_data[45].IN1
sink0_data[46] => sink0_data[46].IN1
sink0_data[47] => sink0_data[47].IN1
sink0_data[48] => sink0_data[48].IN1
sink0_data[49] => sink0_data[49].IN1
sink0_data[50] => sink0_data[50].IN1
sink0_data[51] => sink0_data[51].IN1
sink0_data[52] => sink0_data[52].IN1
sink0_data[53] => sink0_data[53].IN1
sink0_data[54] => sink0_data[54].IN1
sink0_data[55] => sink0_data[55].IN1
sink0_data[56] => sink0_data[56].IN1
sink0_data[57] => sink0_data[57].IN1
sink0_data[58] => sink0_data[58].IN1
sink0_data[59] => sink0_data[59].IN1
sink0_data[60] => sink0_data[60].IN1
sink0_data[61] => sink0_data[61].IN1
sink0_data[62] => sink0_data[62].IN1
sink0_data[63] => sink0_data[63].IN1
sink0_data[64] => sink0_data[64].IN1
sink0_data[65] => sink0_data[65].IN1
sink0_data[66] => sink0_data[66].IN1
sink0_data[67] => sink0_data[67].IN1
sink0_data[68] => sink0_data[68].IN1
sink0_data[69] => sink0_data[69].IN1
sink0_data[70] => sink0_data[70].IN1
sink0_data[71] => sink0_data[71].IN1
sink0_data[72] => sink0_data[72].IN1
sink0_data[73] => sink0_data[73].IN1
sink0_data[74] => sink0_data[74].IN1
sink0_data[75] => sink0_data[75].IN1
sink0_data[76] => sink0_data[76].IN1
sink0_data[77] => sink0_data[77].IN1
sink0_data[78] => sink0_data[78].IN1
sink0_data[79] => sink0_data[79].IN1
sink0_data[80] => sink0_data[80].IN1
sink0_data[81] => sink0_data[81].IN1
sink0_data[82] => sink0_data[82].IN1
sink0_data[83] => sink0_data[83].IN1
sink0_data[84] => sink0_data[84].IN1
sink0_data[85] => sink0_data[85].IN1
sink0_data[86] => sink0_data[86].IN1
sink0_data[87] => sink0_data[87].IN1
sink0_data[88] => sink0_data[88].IN1
sink0_data[89] => sink0_data[89].IN1
sink0_data[90] => sink0_data[90].IN1
sink0_data[91] => sink0_data[91].IN1
sink0_data[92] => sink0_data[92].IN1
sink0_data[93] => sink0_data[93].IN1
sink0_data[94] => sink0_data[94].IN1
sink0_data[95] => sink0_data[95].IN1
sink0_data[96] => sink0_data[96].IN1
sink0_data[97] => sink0_data[97].IN1
sink0_data[98] => sink0_data[98].IN1
sink0_data[99] => sink0_data[99].IN1
sink0_data[100] => sink0_data[100].IN1
sink0_data[101] => sink0_data[101].IN1
sink0_data[102] => sink0_data[102].IN1
sink0_data[103] => sink0_data[103].IN1
sink0_data[104] => sink0_data[104].IN1
sink0_data[105] => sink0_data[105].IN1
sink0_data[106] => sink0_data[106].IN1
sink0_data[107] => sink0_data[107].IN1
sink0_data[108] => sink0_data[108].IN1
sink0_data[109] => sink0_data[109].IN1
sink0_data[110] => sink0_data[110].IN1
sink0_data[111] => sink0_data[111].IN1
sink0_channel[0] => sink0_channel[0].IN1
sink0_channel[1] => sink0_channel[1].IN1
sink0_startofpacket => sink0_startofpacket.IN1
sink0_endofpacket => sink0_endofpacket.IN1
sink0_ready <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.sink0_ready
source0_valid <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_valid
source0_data[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[2] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[3] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[4] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[5] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[6] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[7] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[8] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[9] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[10] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[11] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[12] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[13] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[14] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[15] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[16] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[17] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[18] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[19] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[20] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[21] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[22] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[23] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[24] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[25] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[26] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[27] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[28] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[29] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[30] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[31] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[32] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[33] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[34] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[35] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[36] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[37] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[38] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[39] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[40] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[41] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[42] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[43] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[44] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[45] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[46] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[47] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[48] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[49] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[50] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[51] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[52] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[53] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[54] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[55] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[56] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[57] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[58] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[59] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[60] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[61] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[62] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[63] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[64] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[65] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[66] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[67] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[68] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[69] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[70] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[71] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[72] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[73] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[74] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[75] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[76] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[77] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[78] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[79] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[80] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[81] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[82] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[83] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[84] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[85] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[86] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[87] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[88] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[89] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[90] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[91] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[92] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[93] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[94] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[95] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[96] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[97] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[98] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[99] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[100] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[101] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[102] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[103] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[104] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[105] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[106] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[107] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[108] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[109] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[110] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_data[111] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_data
source0_channel[0] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_channel[1] <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_channel
source0_startofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_startofpacket
source0_endofpacket <= altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter.source0_endofpacket
source0_ready => source0_ready.IN1


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
clk => clk.IN1
reset => reset.IN1
sink0_valid => in_valid.IN1
sink0_data[0] => in_data_reg[0].DATAIN
sink0_data[1] => in_data_reg[1].DATAIN
sink0_data[2] => in_data_reg[2].DATAIN
sink0_data[3] => in_data_reg[3].DATAIN
sink0_data[4] => in_data_reg[4].DATAIN
sink0_data[5] => in_data_reg[5].DATAIN
sink0_data[6] => in_data_reg[6].DATAIN
sink0_data[7] => in_data_reg[7].DATAIN
sink0_data[8] => in_data_reg[8].DATAIN
sink0_data[9] => in_data_reg[9].DATAIN
sink0_data[10] => in_data_reg[10].DATAIN
sink0_data[11] => in_data_reg[11].DATAIN
sink0_data[12] => in_data_reg[12].DATAIN
sink0_data[13] => in_data_reg[13].DATAIN
sink0_data[14] => in_data_reg[14].DATAIN
sink0_data[15] => in_data_reg[15].DATAIN
sink0_data[16] => in_data_reg[16].DATAIN
sink0_data[17] => in_data_reg[17].DATAIN
sink0_data[18] => in_data_reg[18].DATAIN
sink0_data[19] => in_data_reg[19].DATAIN
sink0_data[20] => in_data_reg[20].DATAIN
sink0_data[21] => in_data_reg[21].DATAIN
sink0_data[22] => in_data_reg[22].DATAIN
sink0_data[23] => in_data_reg[23].DATAIN
sink0_data[24] => in_data_reg[24].DATAIN
sink0_data[25] => in_data_reg[25].DATAIN
sink0_data[26] => in_data_reg[26].DATAIN
sink0_data[27] => in_data_reg[27].DATAIN
sink0_data[28] => in_data_reg[28].DATAIN
sink0_data[29] => in_data_reg[29].DATAIN
sink0_data[30] => in_data_reg[30].DATAIN
sink0_data[31] => in_data_reg[31].DATAIN
sink0_data[32] => in_byteen_reg[0].DATAIN
sink0_data[33] => in_byteen_reg[1].DATAIN
sink0_data[34] => in_byteen_reg[2].DATAIN
sink0_data[35] => in_byteen_reg[3].DATAIN
sink0_data[36] => d0_in_addr[0].IN1
sink0_data[37] => d0_in_addr[1].IN1
sink0_data[38] => d0_in_addr[2].IN1
sink0_data[39] => d0_in_addr[3].IN1
sink0_data[40] => d0_in_addr[4].IN1
sink0_data[41] => d0_in_addr[5].IN1
sink0_data[42] => d0_in_addr[6].IN1
sink0_data[43] => d0_in_addr[7].IN1
sink0_data[44] => d0_in_addr[8].IN1
sink0_data[45] => d0_in_addr[9].IN1
sink0_data[46] => d0_in_addr[10].IN1
sink0_data[47] => d0_in_addr[11].IN1
sink0_data[48] => d0_in_addr[12].IN1
sink0_data[49] => d0_in_addr[13].IN1
sink0_data[50] => d0_in_addr[14].IN1
sink0_data[51] => d0_in_addr[15].IN1
sink0_data[52] => d0_in_addr[16].IN1
sink0_data[53] => d0_in_addr[17].IN1
sink0_data[54] => d0_in_addr[18].IN1
sink0_data[55] => d0_in_addr[19].IN1
sink0_data[56] => d0_in_addr[20].IN1
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.OUTPUTSELECT
sink0_data[57] => next_state.DATAB
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_uncompressed_read.IN0
sink0_data[57] => next_state.DATAA
sink0_data[57] => in_data_reg[57].DATAIN
sink0_data[58] => in_data_reg[58].DATAIN
sink0_data[59] => always3.IN1
sink0_data[59] => in_data_reg[59].DATAIN
sink0_data[60] => in_uncompressed_read.IN1
sink0_data[60] => in_data_reg[60].DATAIN
sink0_data[61] => in_data_reg[61].DATAIN
sink0_data[62] => in_data_reg[62].DATAIN
sink0_data[63] => d0_int_bytes_remaining.DATAB
sink0_data[63] => WideNor0.IN0
sink0_data[64] => d0_int_bytes_remaining.DATAB
sink0_data[64] => WideNor0.IN1
sink0_data[65] => d0_int_bytes_remaining.DATAB
sink0_data[65] => WideNor0.IN2
sink0_data[66] => d0_int_bytes_remaining.DATAB
sink0_data[66] => WideNor0.IN3
sink0_data[67] => d0_int_bytes_remaining.DATAB
sink0_data[67] => WideNor0.IN4
sink0_data[68] => d0_int_bytes_remaining.DATAB
sink0_data[68] => WideNor0.IN5
sink0_data[69] => d0_int_bytes_remaining.DATAB
sink0_data[69] => WideNor0.IN6
sink0_data[70] => nxt_out_burstwrap[0].DATAB
sink0_data[70] => in_burstwrap_reg[0].DATAIN
sink0_data[71] => nxt_out_burstwrap[1].DATAB
sink0_data[71] => in_burstwrap_reg[1].DATAIN
sink0_data[72] => nxt_out_burstwrap[2].DATAB
sink0_data[72] => in_burstwrap_reg[2].DATAIN
sink0_data[73] => nxt_out_burstwrap[3].DATAB
sink0_data[73] => in_burstwrap_reg[3].DATAIN
sink0_data[74] => nxt_out_burstwrap[4].DATAB
sink0_data[74] => in_burstwrap_reg[4].DATAIN
sink0_data[75] => nxt_out_burstwrap[5].DATAB
sink0_data[75] => in_burstwrap_reg[5].DATAIN
sink0_data[76] => nxt_out_burstwrap[6].DATAB
sink0_data[76] => in_burstwrap_reg[6].DATAIN
sink0_data[77] => LessThan0.IN14
sink0_data[77] => d0_in_size.DATAB
sink0_data[77] => in_data_reg[77].DATAIN
sink0_data[77] => in_size_reg[0].DATAIN
sink0_data[78] => LessThan0.IN13
sink0_data[78] => d0_in_size.DATAB
sink0_data[78] => in_data_reg[78].DATAIN
sink0_data[78] => in_size_reg[1].DATAIN
sink0_data[79] => LessThan0.IN12
sink0_data[79] => d0_in_size.DATAB
sink0_data[79] => in_data_reg[79].DATAIN
sink0_data[79] => in_size_reg[2].DATAIN
sink0_data[80] => in_bursttype_reg[0].DATAIN
sink0_data[81] => in_bursttype_reg[1].DATAIN
sink0_data[82] => in_data_reg[82].DATAIN
sink0_data[83] => in_data_reg[83].DATAIN
sink0_data[84] => in_data_reg[84].DATAIN
sink0_data[85] => in_data_reg[85].DATAIN
sink0_data[86] => in_data_reg[86].DATAIN
sink0_data[87] => in_data_reg[87].DATAIN
sink0_data[88] => in_data_reg[88].DATAIN
sink0_data[89] => in_data_reg[89].DATAIN
sink0_data[90] => in_data_reg[90].DATAIN
sink0_data[91] => in_data_reg[91].DATAIN
sink0_data[92] => in_data_reg[92].DATAIN
sink0_data[93] => in_data_reg[93].DATAIN
sink0_data[94] => in_data_reg[94].DATAIN
sink0_data[95] => in_data_reg[95].DATAIN
sink0_data[96] => in_data_reg[96].DATAIN
sink0_data[97] => in_data_reg[97].DATAIN
sink0_data[98] => in_data_reg[98].DATAIN
sink0_data[99] => in_data_reg[99].DATAIN
sink0_data[100] => in_data_reg[100].DATAIN
sink0_data[101] => in_data_reg[101].DATAIN
sink0_data[102] => in_data_reg[102].DATAIN
sink0_data[103] => in_data_reg[103].DATAIN
sink0_data[104] => in_data_reg[104].DATAIN
sink0_data[105] => in_data_reg[105].DATAIN
sink0_data[106] => in_data_reg[106].DATAIN
sink0_data[107] => in_data_reg[107].DATAIN
sink0_data[108] => in_data_reg[108].DATAIN
sink0_data[109] => in_data_reg[109].DATAIN
sink0_data[110] => in_data_reg[110].DATAIN
sink0_data[111] => in_data_reg[111].DATAIN
sink0_channel[0] => in_channel_reg[0].DATAIN
sink0_channel[1] => in_channel_reg[1].DATAIN
sink0_startofpacket => nxt_out_sop.DATAA
sink0_endofpacket => in_eop_reg.DATAIN
sink0_ready <= nxt_in_ready.DB_MAX_OUTPUT_PORT_TYPE
source0_valid <= out_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_data[0] <= in_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[1] <= in_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[2] <= in_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[3] <= in_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[4] <= in_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[5] <= in_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[6] <= in_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[7] <= in_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[8] <= in_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[9] <= in_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[10] <= in_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[11] <= in_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[12] <= in_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[13] <= in_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[14] <= in_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[15] <= in_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[16] <= in_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[17] <= in_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[18] <= in_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[19] <= in_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[20] <= in_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[21] <= in_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
source0_data[22] <= in_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
source0_data[23] <= in_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
source0_data[24] <= in_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
source0_data[25] <= in_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
source0_data[26] <= in_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
source0_data[27] <= in_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
source0_data[28] <= in_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
source0_data[29] <= in_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
source0_data[30] <= in_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
source0_data[31] <= in_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
source0_data[32] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[33] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[34] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[35] <= out_byteen.DB_MAX_OUTPUT_PORT_TYPE
source0_data[36] <= out_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[37] <= out_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[38] <= out_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[39] <= out_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[40] <= out_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[41] <= out_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[42] <= out_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[43] <= out_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
source0_data[44] <= out_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
source0_data[45] <= out_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
source0_data[46] <= out_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
source0_data[47] <= out_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
source0_data[48] <= out_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
source0_data[49] <= out_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
source0_data[50] <= out_addr_reg[14].DB_MAX_OUTPUT_PORT_TYPE
source0_data[51] <= out_addr_reg[15].DB_MAX_OUTPUT_PORT_TYPE
source0_data[52] <= out_addr_reg[16].DB_MAX_OUTPUT_PORT_TYPE
source0_data[53] <= out_addr_reg[17].DB_MAX_OUTPUT_PORT_TYPE
source0_data[54] <= out_addr_reg[18].DB_MAX_OUTPUT_PORT_TYPE
source0_data[55] <= out_addr_reg[19].DB_MAX_OUTPUT_PORT_TYPE
source0_data[56] <= out_addr_reg[20].DB_MAX_OUTPUT_PORT_TYPE
source0_data[57] <= in_data_reg[57].DB_MAX_OUTPUT_PORT_TYPE
source0_data[58] <= in_data_reg[58].DB_MAX_OUTPUT_PORT_TYPE
source0_data[59] <= in_data_reg[59].DB_MAX_OUTPUT_PORT_TYPE
source0_data[60] <= in_data_reg[60].DB_MAX_OUTPUT_PORT_TYPE
source0_data[61] <= in_data_reg[61].DB_MAX_OUTPUT_PORT_TYPE
source0_data[62] <= in_data_reg[62].DB_MAX_OUTPUT_PORT_TYPE
source0_data[63] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[64] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[65] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[66] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[67] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[68] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[69] <= source0_data.DB_MAX_OUTPUT_PORT_TYPE
source0_data[70] <= out_burstwrap_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_data[71] <= out_burstwrap_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_data[72] <= out_burstwrap_reg[2].DB_MAX_OUTPUT_PORT_TYPE
source0_data[73] <= out_burstwrap_reg[3].DB_MAX_OUTPUT_PORT_TYPE
source0_data[74] <= out_burstwrap_reg[4].DB_MAX_OUTPUT_PORT_TYPE
source0_data[75] <= out_burstwrap_reg[5].DB_MAX_OUTPUT_PORT_TYPE
source0_data[76] <= out_burstwrap_reg[6].DB_MAX_OUTPUT_PORT_TYPE
source0_data[77] <= in_data_reg[77].DB_MAX_OUTPUT_PORT_TYPE
source0_data[78] <= in_data_reg[78].DB_MAX_OUTPUT_PORT_TYPE
source0_data[79] <= in_data_reg[79].DB_MAX_OUTPUT_PORT_TYPE
source0_data[80] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[81] <= out_bursttype.DB_MAX_OUTPUT_PORT_TYPE
source0_data[82] <= in_data_reg[82].DB_MAX_OUTPUT_PORT_TYPE
source0_data[83] <= in_data_reg[83].DB_MAX_OUTPUT_PORT_TYPE
source0_data[84] <= in_data_reg[84].DB_MAX_OUTPUT_PORT_TYPE
source0_data[85] <= in_data_reg[85].DB_MAX_OUTPUT_PORT_TYPE
source0_data[86] <= in_data_reg[86].DB_MAX_OUTPUT_PORT_TYPE
source0_data[87] <= in_data_reg[87].DB_MAX_OUTPUT_PORT_TYPE
source0_data[88] <= in_data_reg[88].DB_MAX_OUTPUT_PORT_TYPE
source0_data[89] <= in_data_reg[89].DB_MAX_OUTPUT_PORT_TYPE
source0_data[90] <= in_data_reg[90].DB_MAX_OUTPUT_PORT_TYPE
source0_data[91] <= in_data_reg[91].DB_MAX_OUTPUT_PORT_TYPE
source0_data[92] <= in_data_reg[92].DB_MAX_OUTPUT_PORT_TYPE
source0_data[93] <= in_data_reg[93].DB_MAX_OUTPUT_PORT_TYPE
source0_data[94] <= in_data_reg[94].DB_MAX_OUTPUT_PORT_TYPE
source0_data[95] <= in_data_reg[95].DB_MAX_OUTPUT_PORT_TYPE
source0_data[96] <= in_data_reg[96].DB_MAX_OUTPUT_PORT_TYPE
source0_data[97] <= in_data_reg[97].DB_MAX_OUTPUT_PORT_TYPE
source0_data[98] <= in_data_reg[98].DB_MAX_OUTPUT_PORT_TYPE
source0_data[99] <= in_data_reg[99].DB_MAX_OUTPUT_PORT_TYPE
source0_data[100] <= in_data_reg[100].DB_MAX_OUTPUT_PORT_TYPE
source0_data[101] <= in_data_reg[101].DB_MAX_OUTPUT_PORT_TYPE
source0_data[102] <= in_data_reg[102].DB_MAX_OUTPUT_PORT_TYPE
source0_data[103] <= in_data_reg[103].DB_MAX_OUTPUT_PORT_TYPE
source0_data[104] <= in_data_reg[104].DB_MAX_OUTPUT_PORT_TYPE
source0_data[105] <= in_data_reg[105].DB_MAX_OUTPUT_PORT_TYPE
source0_data[106] <= in_data_reg[106].DB_MAX_OUTPUT_PORT_TYPE
source0_data[107] <= in_data_reg[107].DB_MAX_OUTPUT_PORT_TYPE
source0_data[108] <= in_data_reg[108].DB_MAX_OUTPUT_PORT_TYPE
source0_data[109] <= in_data_reg[109].DB_MAX_OUTPUT_PORT_TYPE
source0_data[110] <= in_data_reg[110].DB_MAX_OUTPUT_PORT_TYPE
source0_data[111] <= in_data_reg[111].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[0] <= in_channel_reg[0].DB_MAX_OUTPUT_PORT_TYPE
source0_channel[1] <= in_channel_reg[1].DB_MAX_OUTPUT_PORT_TYPE
source0_startofpacket <= out_sop_reg.DB_MAX_OUTPUT_PORT_TYPE
source0_endofpacket <= nxt_out_eop.DB_MAX_OUTPUT_PORT_TYPE
source0_ready => nxt_in_ready.IN1
source0_ready => load_next_out_cmd.IN1
source0_ready => nxt_out_sop.IN0
source0_ready => nxt_out_eop.OUTPUTSELECT
source0_ready => nxt_uncomp_subburst_byte_cnt.IN1


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
in_data[0] => LessThan0.IN6
in_data[0] => LessThan1.IN6
in_data[1] => LessThan0.IN5
in_data[1] => LessThan1.IN5
in_data[2] => LessThan0.IN4
in_data[2] => LessThan1.IN4
in_data[3] => aligned_address_bits.IN1
in_data[4] => aligned_address_bits.IN1
in_data[5] => out_data[2].DATAIN
in_data[6] => out_data[3].DATAIN
in_data[7] => out_data[4].DATAIN
in_data[8] => out_data[5].DATAIN
in_data[9] => out_data[6].DATAIN
in_data[10] => out_data[7].DATAIN
in_data[11] => out_data[8].DATAIN
in_data[12] => out_data[9].DATAIN
in_data[13] => out_data[10].DATAIN
in_data[14] => out_data[11].DATAIN
in_data[15] => out_data[12].DATAIN
in_data[16] => out_data[13].DATAIN
in_data[17] => out_data[14].DATAIN
in_data[18] => out_data[15].DATAIN
in_data[19] => out_data[16].DATAIN
in_data[20] => out_data[17].DATAIN
in_data[21] => out_data[18].DATAIN
in_data[22] => out_data[19].DATAIN
in_data[23] => out_data[20].DATAIN
in_valid => ~NO_FANOUT~
in_sop => ~NO_FANOUT~
in_eop => ~NO_FANOUT~
out_data[0] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= aligned_address_bits.DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
out_ready => ~NO_FANOUT~


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
mask[0] => inc.IN0
mask[0] => inc[0].DATAIN
mask[1] => inc.IN0
mask[1] => inc.IN1
mask[2] => inc.IN0
mask[2] => inc.IN1
mask[3] => inc.IN0
mask[3] => inc.IN1
mask[4] => inc.IN0
mask[4] => inc.IN1
mask[5] => inc.IN0
mask[5] => inc.IN1
mask[6] => inc.IN1
inc[0] <= mask[0].DB_MAX_OUTPUT_PORT_TYPE
inc[1] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[2] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[3] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[4] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[5] <= inc.DB_MAX_OUTPUT_PORT_TYPE
inc[6] <= inc.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
a[0] => a_reg[0].IN3
a[1] => a_reg[1].IN3
a[2] => a_reg[2].IN3
a[3] => a_reg[3].IN3
a[4] => a_reg[4].IN3
a[5] => a_reg[5].IN3
a[6] => a_reg[6].IN3
b[0] => b_reg[0].IN3
b[1] => b_reg[1].IN3
b[2] => b_reg[2].IN3
b[3] => b_reg[3].IN3
b[4] => b_reg[4].IN3
b[5] => b_reg[5].IN3
b[6] => b_reg[6].IN3
c[0] => c_reg[0].IN3
c[1] => c_reg[1].IN3
c[2] => c_reg[2].IN3
c[3] => c_reg[3].IN3
c[4] => c_reg[4].IN3
c[5] => c_reg[5].IN3
c[6] => c_reg[6].IN3
c_enable => Decoder0.IN3
c_enable => comb.IN1
d[0] => d_reg[0].IN3
d[1] => d_reg[1].IN3
d[2] => d_reg[2].IN3
d[3] => d_reg[3].IN3
d[4] => d_reg[4].IN3
d[5] => d_reg[5].IN3
d[6] => d_reg[6].IN3
result[0] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
b[0] => _.IN1
b[1] => _.IN1
b[2] => _.IN1
b[3] => _.IN1
b[4] => _.IN1
b[5] => _.IN1
b[6] => _.IN1
b[7] => _.IN1
diff[0] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[1] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[2] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[3] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[4] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[5] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[6] <= altera_merlin_burst_adapter_adder:subtract.sum
diff[7] <= altera_merlin_burst_adapter_adder:subtract.sum


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:from_hps_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
cin => sum.IN1
cin => carry.IN0
cin => carry.IN0
a[0] => sum.IN0
a[0] => carry.IN0
a[0] => carry.IN1
a[1] => sum.IN0
a[1] => carry.IN0
a[1] => carry.IN1
a[2] => sum.IN0
a[2] => carry.IN0
a[2] => carry.IN1
a[3] => sum.IN0
a[3] => carry.IN0
a[3] => carry.IN1
a[4] => sum.IN0
a[4] => carry.IN0
a[4] => carry.IN1
a[5] => sum.IN0
a[5] => carry.IN0
a[5] => carry.IN1
a[6] => sum.IN0
a[6] => carry.IN0
a[6] => carry.IN1
a[7] => sum.IN0
b[0] => sum.IN1
b[0] => carry.IN1
b[0] => carry.IN1
b[1] => sum.IN1
b[1] => carry.IN1
b[1] => carry.IN1
b[2] => sum.IN1
b[2] => carry.IN1
b[2] => carry.IN1
b[3] => sum.IN1
b[3] => carry.IN1
b[3] => carry.IN1
b[4] => sum.IN1
b[4] => carry.IN1
b[4] => carry.IN1
b[5] => sum.IN1
b[5] => carry.IN1
b[5] => carry.IN1
b[6] => sum.IN1
b[6] => carry.IN1
b[6] => carry.IN1
b[7] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_demux:cmd_demux
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_demux:cmd_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[1] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => locked.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => locked.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001
sink0_valid => request.IN1
sink0_valid => src_valid.IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => locked.IN1
sink0_data[61] => src_payload.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request.IN1
sink1_valid => src_valid.IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => locked.IN1
sink1_data[61] => src_payload.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
clk => top_priority_reg[0].CLK
clk => top_priority_reg[1].CLK
reset => top_priority_reg[0].PRESET
reset => top_priority_reg[1].ACLR
request[0] => grant_double_vector[0].IN1
request[0] => grant_double_vector[2].IN1
request[0] => WideOr0.IN0
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant_double_vector[1].IN1
request[1] => grant_double_vector[3].IN1
request[1] => WideOr0.IN1
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= grant.DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= grant.DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => top_priority_reg.OUTPUTSELECT
increment_top_priority => top_priority_reg.OUTPUTSELECT
save_top_priority => ~NO_FANOUT~


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_demux:rsp_demux
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_demux:rsp_demux_001
sink_valid[0] => src0_valid.IN0
sink_valid[0] => src1_valid.IN0
sink_data[0] => src1_data[0].DATAIN
sink_data[0] => src0_data[0].DATAIN
sink_data[1] => src1_data[1].DATAIN
sink_data[1] => src0_data[1].DATAIN
sink_data[2] => src1_data[2].DATAIN
sink_data[2] => src0_data[2].DATAIN
sink_data[3] => src1_data[3].DATAIN
sink_data[3] => src0_data[3].DATAIN
sink_data[4] => src1_data[4].DATAIN
sink_data[4] => src0_data[4].DATAIN
sink_data[5] => src1_data[5].DATAIN
sink_data[5] => src0_data[5].DATAIN
sink_data[6] => src1_data[6].DATAIN
sink_data[6] => src0_data[6].DATAIN
sink_data[7] => src1_data[7].DATAIN
sink_data[7] => src0_data[7].DATAIN
sink_data[8] => src1_data[8].DATAIN
sink_data[8] => src0_data[8].DATAIN
sink_data[9] => src1_data[9].DATAIN
sink_data[9] => src0_data[9].DATAIN
sink_data[10] => src1_data[10].DATAIN
sink_data[10] => src0_data[10].DATAIN
sink_data[11] => src1_data[11].DATAIN
sink_data[11] => src0_data[11].DATAIN
sink_data[12] => src1_data[12].DATAIN
sink_data[12] => src0_data[12].DATAIN
sink_data[13] => src1_data[13].DATAIN
sink_data[13] => src0_data[13].DATAIN
sink_data[14] => src1_data[14].DATAIN
sink_data[14] => src0_data[14].DATAIN
sink_data[15] => src1_data[15].DATAIN
sink_data[15] => src0_data[15].DATAIN
sink_data[16] => src1_data[16].DATAIN
sink_data[16] => src0_data[16].DATAIN
sink_data[17] => src1_data[17].DATAIN
sink_data[17] => src0_data[17].DATAIN
sink_data[18] => src1_data[18].DATAIN
sink_data[18] => src0_data[18].DATAIN
sink_data[19] => src1_data[19].DATAIN
sink_data[19] => src0_data[19].DATAIN
sink_data[20] => src1_data[20].DATAIN
sink_data[20] => src0_data[20].DATAIN
sink_data[21] => src1_data[21].DATAIN
sink_data[21] => src0_data[21].DATAIN
sink_data[22] => src1_data[22].DATAIN
sink_data[22] => src0_data[22].DATAIN
sink_data[23] => src1_data[23].DATAIN
sink_data[23] => src0_data[23].DATAIN
sink_data[24] => src1_data[24].DATAIN
sink_data[24] => src0_data[24].DATAIN
sink_data[25] => src1_data[25].DATAIN
sink_data[25] => src0_data[25].DATAIN
sink_data[26] => src1_data[26].DATAIN
sink_data[26] => src0_data[26].DATAIN
sink_data[27] => src1_data[27].DATAIN
sink_data[27] => src0_data[27].DATAIN
sink_data[28] => src1_data[28].DATAIN
sink_data[28] => src0_data[28].DATAIN
sink_data[29] => src1_data[29].DATAIN
sink_data[29] => src0_data[29].DATAIN
sink_data[30] => src1_data[30].DATAIN
sink_data[30] => src0_data[30].DATAIN
sink_data[31] => src1_data[31].DATAIN
sink_data[31] => src0_data[31].DATAIN
sink_data[32] => src1_data[32].DATAIN
sink_data[32] => src0_data[32].DATAIN
sink_data[33] => src1_data[33].DATAIN
sink_data[33] => src0_data[33].DATAIN
sink_data[34] => src1_data[34].DATAIN
sink_data[34] => src0_data[34].DATAIN
sink_data[35] => src1_data[35].DATAIN
sink_data[35] => src0_data[35].DATAIN
sink_data[36] => src1_data[36].DATAIN
sink_data[36] => src0_data[36].DATAIN
sink_data[37] => src1_data[37].DATAIN
sink_data[37] => src0_data[37].DATAIN
sink_data[38] => src1_data[38].DATAIN
sink_data[38] => src0_data[38].DATAIN
sink_data[39] => src1_data[39].DATAIN
sink_data[39] => src0_data[39].DATAIN
sink_data[40] => src1_data[40].DATAIN
sink_data[40] => src0_data[40].DATAIN
sink_data[41] => src1_data[41].DATAIN
sink_data[41] => src0_data[41].DATAIN
sink_data[42] => src1_data[42].DATAIN
sink_data[42] => src0_data[42].DATAIN
sink_data[43] => src1_data[43].DATAIN
sink_data[43] => src0_data[43].DATAIN
sink_data[44] => src1_data[44].DATAIN
sink_data[44] => src0_data[44].DATAIN
sink_data[45] => src1_data[45].DATAIN
sink_data[45] => src0_data[45].DATAIN
sink_data[46] => src1_data[46].DATAIN
sink_data[46] => src0_data[46].DATAIN
sink_data[47] => src1_data[47].DATAIN
sink_data[47] => src0_data[47].DATAIN
sink_data[48] => src1_data[48].DATAIN
sink_data[48] => src0_data[48].DATAIN
sink_data[49] => src1_data[49].DATAIN
sink_data[49] => src0_data[49].DATAIN
sink_data[50] => src1_data[50].DATAIN
sink_data[50] => src0_data[50].DATAIN
sink_data[51] => src1_data[51].DATAIN
sink_data[51] => src0_data[51].DATAIN
sink_data[52] => src1_data[52].DATAIN
sink_data[52] => src0_data[52].DATAIN
sink_data[53] => src1_data[53].DATAIN
sink_data[53] => src0_data[53].DATAIN
sink_data[54] => src1_data[54].DATAIN
sink_data[54] => src0_data[54].DATAIN
sink_data[55] => src1_data[55].DATAIN
sink_data[55] => src0_data[55].DATAIN
sink_data[56] => src1_data[56].DATAIN
sink_data[56] => src0_data[56].DATAIN
sink_data[57] => src1_data[57].DATAIN
sink_data[57] => src0_data[57].DATAIN
sink_data[58] => src1_data[58].DATAIN
sink_data[58] => src0_data[58].DATAIN
sink_data[59] => src1_data[59].DATAIN
sink_data[59] => src0_data[59].DATAIN
sink_data[60] => src1_data[60].DATAIN
sink_data[60] => src0_data[60].DATAIN
sink_data[61] => src1_data[61].DATAIN
sink_data[61] => src0_data[61].DATAIN
sink_data[62] => src1_data[62].DATAIN
sink_data[62] => src0_data[62].DATAIN
sink_data[63] => src1_data[63].DATAIN
sink_data[63] => src0_data[63].DATAIN
sink_data[64] => src1_data[64].DATAIN
sink_data[64] => src0_data[64].DATAIN
sink_data[65] => src1_data[65].DATAIN
sink_data[65] => src0_data[65].DATAIN
sink_data[66] => src1_data[66].DATAIN
sink_data[66] => src0_data[66].DATAIN
sink_data[67] => src1_data[67].DATAIN
sink_data[67] => src0_data[67].DATAIN
sink_data[68] => src1_data[68].DATAIN
sink_data[68] => src0_data[68].DATAIN
sink_data[69] => src1_data[69].DATAIN
sink_data[69] => src0_data[69].DATAIN
sink_data[70] => src1_data[70].DATAIN
sink_data[70] => src0_data[70].DATAIN
sink_data[71] => src1_data[71].DATAIN
sink_data[71] => src0_data[71].DATAIN
sink_data[72] => src1_data[72].DATAIN
sink_data[72] => src0_data[72].DATAIN
sink_data[73] => src1_data[73].DATAIN
sink_data[73] => src0_data[73].DATAIN
sink_data[74] => src1_data[74].DATAIN
sink_data[74] => src0_data[74].DATAIN
sink_data[75] => src1_data[75].DATAIN
sink_data[75] => src0_data[75].DATAIN
sink_data[76] => src1_data[76].DATAIN
sink_data[76] => src0_data[76].DATAIN
sink_data[77] => src1_data[77].DATAIN
sink_data[77] => src0_data[77].DATAIN
sink_data[78] => src1_data[78].DATAIN
sink_data[78] => src0_data[78].DATAIN
sink_data[79] => src1_data[79].DATAIN
sink_data[79] => src0_data[79].DATAIN
sink_data[80] => src1_data[80].DATAIN
sink_data[80] => src0_data[80].DATAIN
sink_data[81] => src1_data[81].DATAIN
sink_data[81] => src0_data[81].DATAIN
sink_data[82] => src1_data[82].DATAIN
sink_data[82] => src0_data[82].DATAIN
sink_data[83] => src1_data[83].DATAIN
sink_data[83] => src0_data[83].DATAIN
sink_data[84] => src1_data[84].DATAIN
sink_data[84] => src0_data[84].DATAIN
sink_data[85] => src1_data[85].DATAIN
sink_data[85] => src0_data[85].DATAIN
sink_data[86] => src1_data[86].DATAIN
sink_data[86] => src0_data[86].DATAIN
sink_data[87] => src1_data[87].DATAIN
sink_data[87] => src0_data[87].DATAIN
sink_data[88] => src1_data[88].DATAIN
sink_data[88] => src0_data[88].DATAIN
sink_data[89] => src1_data[89].DATAIN
sink_data[89] => src0_data[89].DATAIN
sink_data[90] => src1_data[90].DATAIN
sink_data[90] => src0_data[90].DATAIN
sink_data[91] => src1_data[91].DATAIN
sink_data[91] => src0_data[91].DATAIN
sink_data[92] => src1_data[92].DATAIN
sink_data[92] => src0_data[92].DATAIN
sink_data[93] => src1_data[93].DATAIN
sink_data[93] => src0_data[93].DATAIN
sink_data[94] => src1_data[94].DATAIN
sink_data[94] => src0_data[94].DATAIN
sink_data[95] => src1_data[95].DATAIN
sink_data[95] => src0_data[95].DATAIN
sink_data[96] => src1_data[96].DATAIN
sink_data[96] => src0_data[96].DATAIN
sink_data[97] => src1_data[97].DATAIN
sink_data[97] => src0_data[97].DATAIN
sink_data[98] => src1_data[98].DATAIN
sink_data[98] => src0_data[98].DATAIN
sink_data[99] => src1_data[99].DATAIN
sink_data[99] => src0_data[99].DATAIN
sink_data[100] => src1_data[100].DATAIN
sink_data[100] => src0_data[100].DATAIN
sink_data[101] => src1_data[101].DATAIN
sink_data[101] => src0_data[101].DATAIN
sink_data[102] => src1_data[102].DATAIN
sink_data[102] => src0_data[102].DATAIN
sink_data[103] => src1_data[103].DATAIN
sink_data[103] => src0_data[103].DATAIN
sink_data[104] => src1_data[104].DATAIN
sink_data[104] => src0_data[104].DATAIN
sink_data[105] => src1_data[105].DATAIN
sink_data[105] => src0_data[105].DATAIN
sink_data[106] => src1_data[106].DATAIN
sink_data[106] => src0_data[106].DATAIN
sink_data[107] => src1_data[107].DATAIN
sink_data[107] => src0_data[107].DATAIN
sink_data[108] => src1_data[108].DATAIN
sink_data[108] => src0_data[108].DATAIN
sink_data[109] => src1_data[109].DATAIN
sink_data[109] => src0_data[109].DATAIN
sink_data[110] => src1_data[110].DATAIN
sink_data[110] => src0_data[110].DATAIN
sink_data[111] => src1_data[111].DATAIN
sink_data[111] => src0_data[111].DATAIN
sink_channel[0] => src0_valid.IN1
sink_channel[0] => sink_ready.IN0
sink_channel[1] => src1_valid.IN1
sink_channel[1] => sink_ready.IN0
sink_startofpacket => src1_startofpacket.DATAIN
sink_startofpacket => src0_startofpacket.DATAIN
sink_endofpacket => src1_endofpacket.DATAIN
sink_endofpacket => src0_endofpacket.DATAIN
sink_ready <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
src0_valid <= src0_valid.DB_MAX_OUTPUT_PORT_TYPE
src0_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src0_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src0_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src0_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src0_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src0_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src0_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src0_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src0_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src0_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src0_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src0_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src0_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src0_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src0_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src0_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src0_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src0_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src0_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src0_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src0_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src0_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src0_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src0_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src0_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src0_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src0_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src0_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src0_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src0_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src0_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src0_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src0_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src0_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src0_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src0_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src0_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src0_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src0_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src0_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src0_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src0_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src0_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src0_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src0_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src0_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src0_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src0_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src0_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src0_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src0_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src0_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src0_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src0_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src0_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src0_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src0_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src0_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src0_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src0_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src0_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src0_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src0_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src0_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src0_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src0_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src0_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src0_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src0_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src0_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src0_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src0_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src0_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src0_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src0_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src0_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src0_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src0_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src0_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src0_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src0_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src0_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src0_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src0_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src0_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src0_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src0_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src0_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src0_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src0_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src0_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src0_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src0_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src0_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src0_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src0_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src0_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src0_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src0_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src0_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src0_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src0_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src0_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src0_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src0_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src0_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src0_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src0_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src0_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src0_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src0_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src0_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src0_channel[0] <= <GND>
src0_channel[1] <= <GND>
src0_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src0_ready => sink_ready.IN1
src1_valid <= src1_valid.DB_MAX_OUTPUT_PORT_TYPE
src1_data[0] <= sink_data[0].DB_MAX_OUTPUT_PORT_TYPE
src1_data[1] <= sink_data[1].DB_MAX_OUTPUT_PORT_TYPE
src1_data[2] <= sink_data[2].DB_MAX_OUTPUT_PORT_TYPE
src1_data[3] <= sink_data[3].DB_MAX_OUTPUT_PORT_TYPE
src1_data[4] <= sink_data[4].DB_MAX_OUTPUT_PORT_TYPE
src1_data[5] <= sink_data[5].DB_MAX_OUTPUT_PORT_TYPE
src1_data[6] <= sink_data[6].DB_MAX_OUTPUT_PORT_TYPE
src1_data[7] <= sink_data[7].DB_MAX_OUTPUT_PORT_TYPE
src1_data[8] <= sink_data[8].DB_MAX_OUTPUT_PORT_TYPE
src1_data[9] <= sink_data[9].DB_MAX_OUTPUT_PORT_TYPE
src1_data[10] <= sink_data[10].DB_MAX_OUTPUT_PORT_TYPE
src1_data[11] <= sink_data[11].DB_MAX_OUTPUT_PORT_TYPE
src1_data[12] <= sink_data[12].DB_MAX_OUTPUT_PORT_TYPE
src1_data[13] <= sink_data[13].DB_MAX_OUTPUT_PORT_TYPE
src1_data[14] <= sink_data[14].DB_MAX_OUTPUT_PORT_TYPE
src1_data[15] <= sink_data[15].DB_MAX_OUTPUT_PORT_TYPE
src1_data[16] <= sink_data[16].DB_MAX_OUTPUT_PORT_TYPE
src1_data[17] <= sink_data[17].DB_MAX_OUTPUT_PORT_TYPE
src1_data[18] <= sink_data[18].DB_MAX_OUTPUT_PORT_TYPE
src1_data[19] <= sink_data[19].DB_MAX_OUTPUT_PORT_TYPE
src1_data[20] <= sink_data[20].DB_MAX_OUTPUT_PORT_TYPE
src1_data[21] <= sink_data[21].DB_MAX_OUTPUT_PORT_TYPE
src1_data[22] <= sink_data[22].DB_MAX_OUTPUT_PORT_TYPE
src1_data[23] <= sink_data[23].DB_MAX_OUTPUT_PORT_TYPE
src1_data[24] <= sink_data[24].DB_MAX_OUTPUT_PORT_TYPE
src1_data[25] <= sink_data[25].DB_MAX_OUTPUT_PORT_TYPE
src1_data[26] <= sink_data[26].DB_MAX_OUTPUT_PORT_TYPE
src1_data[27] <= sink_data[27].DB_MAX_OUTPUT_PORT_TYPE
src1_data[28] <= sink_data[28].DB_MAX_OUTPUT_PORT_TYPE
src1_data[29] <= sink_data[29].DB_MAX_OUTPUT_PORT_TYPE
src1_data[30] <= sink_data[30].DB_MAX_OUTPUT_PORT_TYPE
src1_data[31] <= sink_data[31].DB_MAX_OUTPUT_PORT_TYPE
src1_data[32] <= sink_data[32].DB_MAX_OUTPUT_PORT_TYPE
src1_data[33] <= sink_data[33].DB_MAX_OUTPUT_PORT_TYPE
src1_data[34] <= sink_data[34].DB_MAX_OUTPUT_PORT_TYPE
src1_data[35] <= sink_data[35].DB_MAX_OUTPUT_PORT_TYPE
src1_data[36] <= sink_data[36].DB_MAX_OUTPUT_PORT_TYPE
src1_data[37] <= sink_data[37].DB_MAX_OUTPUT_PORT_TYPE
src1_data[38] <= sink_data[38].DB_MAX_OUTPUT_PORT_TYPE
src1_data[39] <= sink_data[39].DB_MAX_OUTPUT_PORT_TYPE
src1_data[40] <= sink_data[40].DB_MAX_OUTPUT_PORT_TYPE
src1_data[41] <= sink_data[41].DB_MAX_OUTPUT_PORT_TYPE
src1_data[42] <= sink_data[42].DB_MAX_OUTPUT_PORT_TYPE
src1_data[43] <= sink_data[43].DB_MAX_OUTPUT_PORT_TYPE
src1_data[44] <= sink_data[44].DB_MAX_OUTPUT_PORT_TYPE
src1_data[45] <= sink_data[45].DB_MAX_OUTPUT_PORT_TYPE
src1_data[46] <= sink_data[46].DB_MAX_OUTPUT_PORT_TYPE
src1_data[47] <= sink_data[47].DB_MAX_OUTPUT_PORT_TYPE
src1_data[48] <= sink_data[48].DB_MAX_OUTPUT_PORT_TYPE
src1_data[49] <= sink_data[49].DB_MAX_OUTPUT_PORT_TYPE
src1_data[50] <= sink_data[50].DB_MAX_OUTPUT_PORT_TYPE
src1_data[51] <= sink_data[51].DB_MAX_OUTPUT_PORT_TYPE
src1_data[52] <= sink_data[52].DB_MAX_OUTPUT_PORT_TYPE
src1_data[53] <= sink_data[53].DB_MAX_OUTPUT_PORT_TYPE
src1_data[54] <= sink_data[54].DB_MAX_OUTPUT_PORT_TYPE
src1_data[55] <= sink_data[55].DB_MAX_OUTPUT_PORT_TYPE
src1_data[56] <= sink_data[56].DB_MAX_OUTPUT_PORT_TYPE
src1_data[57] <= sink_data[57].DB_MAX_OUTPUT_PORT_TYPE
src1_data[58] <= sink_data[58].DB_MAX_OUTPUT_PORT_TYPE
src1_data[59] <= sink_data[59].DB_MAX_OUTPUT_PORT_TYPE
src1_data[60] <= sink_data[60].DB_MAX_OUTPUT_PORT_TYPE
src1_data[61] <= sink_data[61].DB_MAX_OUTPUT_PORT_TYPE
src1_data[62] <= sink_data[62].DB_MAX_OUTPUT_PORT_TYPE
src1_data[63] <= sink_data[63].DB_MAX_OUTPUT_PORT_TYPE
src1_data[64] <= sink_data[64].DB_MAX_OUTPUT_PORT_TYPE
src1_data[65] <= sink_data[65].DB_MAX_OUTPUT_PORT_TYPE
src1_data[66] <= sink_data[66].DB_MAX_OUTPUT_PORT_TYPE
src1_data[67] <= sink_data[67].DB_MAX_OUTPUT_PORT_TYPE
src1_data[68] <= sink_data[68].DB_MAX_OUTPUT_PORT_TYPE
src1_data[69] <= sink_data[69].DB_MAX_OUTPUT_PORT_TYPE
src1_data[70] <= sink_data[70].DB_MAX_OUTPUT_PORT_TYPE
src1_data[71] <= sink_data[71].DB_MAX_OUTPUT_PORT_TYPE
src1_data[72] <= sink_data[72].DB_MAX_OUTPUT_PORT_TYPE
src1_data[73] <= sink_data[73].DB_MAX_OUTPUT_PORT_TYPE
src1_data[74] <= sink_data[74].DB_MAX_OUTPUT_PORT_TYPE
src1_data[75] <= sink_data[75].DB_MAX_OUTPUT_PORT_TYPE
src1_data[76] <= sink_data[76].DB_MAX_OUTPUT_PORT_TYPE
src1_data[77] <= sink_data[77].DB_MAX_OUTPUT_PORT_TYPE
src1_data[78] <= sink_data[78].DB_MAX_OUTPUT_PORT_TYPE
src1_data[79] <= sink_data[79].DB_MAX_OUTPUT_PORT_TYPE
src1_data[80] <= sink_data[80].DB_MAX_OUTPUT_PORT_TYPE
src1_data[81] <= sink_data[81].DB_MAX_OUTPUT_PORT_TYPE
src1_data[82] <= sink_data[82].DB_MAX_OUTPUT_PORT_TYPE
src1_data[83] <= sink_data[83].DB_MAX_OUTPUT_PORT_TYPE
src1_data[84] <= sink_data[84].DB_MAX_OUTPUT_PORT_TYPE
src1_data[85] <= sink_data[85].DB_MAX_OUTPUT_PORT_TYPE
src1_data[86] <= sink_data[86].DB_MAX_OUTPUT_PORT_TYPE
src1_data[87] <= sink_data[87].DB_MAX_OUTPUT_PORT_TYPE
src1_data[88] <= sink_data[88].DB_MAX_OUTPUT_PORT_TYPE
src1_data[89] <= sink_data[89].DB_MAX_OUTPUT_PORT_TYPE
src1_data[90] <= sink_data[90].DB_MAX_OUTPUT_PORT_TYPE
src1_data[91] <= sink_data[91].DB_MAX_OUTPUT_PORT_TYPE
src1_data[92] <= sink_data[92].DB_MAX_OUTPUT_PORT_TYPE
src1_data[93] <= sink_data[93].DB_MAX_OUTPUT_PORT_TYPE
src1_data[94] <= sink_data[94].DB_MAX_OUTPUT_PORT_TYPE
src1_data[95] <= sink_data[95].DB_MAX_OUTPUT_PORT_TYPE
src1_data[96] <= sink_data[96].DB_MAX_OUTPUT_PORT_TYPE
src1_data[97] <= sink_data[97].DB_MAX_OUTPUT_PORT_TYPE
src1_data[98] <= sink_data[98].DB_MAX_OUTPUT_PORT_TYPE
src1_data[99] <= sink_data[99].DB_MAX_OUTPUT_PORT_TYPE
src1_data[100] <= sink_data[100].DB_MAX_OUTPUT_PORT_TYPE
src1_data[101] <= sink_data[101].DB_MAX_OUTPUT_PORT_TYPE
src1_data[102] <= sink_data[102].DB_MAX_OUTPUT_PORT_TYPE
src1_data[103] <= sink_data[103].DB_MAX_OUTPUT_PORT_TYPE
src1_data[104] <= sink_data[104].DB_MAX_OUTPUT_PORT_TYPE
src1_data[105] <= sink_data[105].DB_MAX_OUTPUT_PORT_TYPE
src1_data[106] <= sink_data[106].DB_MAX_OUTPUT_PORT_TYPE
src1_data[107] <= sink_data[107].DB_MAX_OUTPUT_PORT_TYPE
src1_data[108] <= sink_data[108].DB_MAX_OUTPUT_PORT_TYPE
src1_data[109] <= sink_data[109].DB_MAX_OUTPUT_PORT_TYPE
src1_data[110] <= sink_data[110].DB_MAX_OUTPUT_PORT_TYPE
src1_data[111] <= sink_data[111].DB_MAX_OUTPUT_PORT_TYPE
src1_channel[0] <= <GND>
src1_channel[1] <= <GND>
src1_startofpacket <= sink_startofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_endofpacket <= sink_endofpacket.DB_MAX_OUTPUT_PORT_TYPE
src1_ready => sink_ready.IN1
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[61] => last_cycle.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[61] => last_cycle.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux_001
sink0_valid => request[0].IN1
sink0_data[0] => src_payload.IN1
sink0_data[1] => src_payload.IN1
sink0_data[2] => src_payload.IN1
sink0_data[3] => src_payload.IN1
sink0_data[4] => src_payload.IN1
sink0_data[5] => src_payload.IN1
sink0_data[6] => src_payload.IN1
sink0_data[7] => src_payload.IN1
sink0_data[8] => src_payload.IN1
sink0_data[9] => src_payload.IN1
sink0_data[10] => src_payload.IN1
sink0_data[11] => src_payload.IN1
sink0_data[12] => src_payload.IN1
sink0_data[13] => src_payload.IN1
sink0_data[14] => src_payload.IN1
sink0_data[15] => src_payload.IN1
sink0_data[16] => src_payload.IN1
sink0_data[17] => src_payload.IN1
sink0_data[18] => src_payload.IN1
sink0_data[19] => src_payload.IN1
sink0_data[20] => src_payload.IN1
sink0_data[21] => src_payload.IN1
sink0_data[22] => src_payload.IN1
sink0_data[23] => src_payload.IN1
sink0_data[24] => src_payload.IN1
sink0_data[25] => src_payload.IN1
sink0_data[26] => src_payload.IN1
sink0_data[27] => src_payload.IN1
sink0_data[28] => src_payload.IN1
sink0_data[29] => src_payload.IN1
sink0_data[30] => src_payload.IN1
sink0_data[31] => src_payload.IN1
sink0_data[32] => src_payload.IN1
sink0_data[33] => src_payload.IN1
sink0_data[34] => src_payload.IN1
sink0_data[35] => src_payload.IN1
sink0_data[36] => src_payload.IN1
sink0_data[37] => src_payload.IN1
sink0_data[38] => src_payload.IN1
sink0_data[39] => src_payload.IN1
sink0_data[40] => src_payload.IN1
sink0_data[41] => src_payload.IN1
sink0_data[42] => src_payload.IN1
sink0_data[43] => src_payload.IN1
sink0_data[44] => src_payload.IN1
sink0_data[45] => src_payload.IN1
sink0_data[46] => src_payload.IN1
sink0_data[47] => src_payload.IN1
sink0_data[48] => src_payload.IN1
sink0_data[49] => src_payload.IN1
sink0_data[50] => src_payload.IN1
sink0_data[51] => src_payload.IN1
sink0_data[52] => src_payload.IN1
sink0_data[53] => src_payload.IN1
sink0_data[54] => src_payload.IN1
sink0_data[55] => src_payload.IN1
sink0_data[56] => src_payload.IN1
sink0_data[57] => src_payload.IN1
sink0_data[58] => src_payload.IN1
sink0_data[59] => src_payload.IN1
sink0_data[60] => src_payload.IN1
sink0_data[61] => src_payload.IN1
sink0_data[61] => last_cycle.IN1
sink0_data[62] => src_payload.IN1
sink0_data[63] => src_payload.IN1
sink0_data[64] => src_payload.IN1
sink0_data[65] => src_payload.IN1
sink0_data[66] => src_payload.IN1
sink0_data[67] => src_payload.IN1
sink0_data[68] => src_payload.IN1
sink0_data[69] => src_payload.IN1
sink0_data[70] => src_payload.IN1
sink0_data[71] => src_payload.IN1
sink0_data[72] => src_payload.IN1
sink0_data[73] => src_payload.IN1
sink0_data[74] => src_payload.IN1
sink0_data[75] => src_payload.IN1
sink0_data[76] => src_payload.IN1
sink0_data[77] => src_payload.IN1
sink0_data[78] => src_payload.IN1
sink0_data[79] => src_payload.IN1
sink0_data[80] => src_payload.IN1
sink0_data[81] => src_payload.IN1
sink0_data[82] => src_payload.IN1
sink0_data[83] => src_payload.IN1
sink0_data[84] => src_payload.IN1
sink0_data[85] => src_payload.IN1
sink0_data[86] => src_payload.IN1
sink0_data[87] => src_payload.IN1
sink0_data[88] => src_payload.IN1
sink0_data[89] => src_payload.IN1
sink0_data[90] => src_payload.IN1
sink0_data[91] => src_payload.IN1
sink0_data[92] => src_payload.IN1
sink0_data[93] => src_payload.IN1
sink0_data[94] => src_payload.IN1
sink0_data[95] => src_payload.IN1
sink0_data[96] => src_payload.IN1
sink0_data[97] => src_payload.IN1
sink0_data[98] => src_payload.IN1
sink0_data[99] => src_payload.IN1
sink0_data[100] => src_payload.IN1
sink0_data[101] => src_payload.IN1
sink0_data[102] => src_payload.IN1
sink0_data[103] => src_payload.IN1
sink0_data[104] => src_payload.IN1
sink0_data[105] => src_payload.IN1
sink0_data[106] => src_payload.IN1
sink0_data[107] => src_payload.IN1
sink0_data[108] => src_payload.IN1
sink0_data[109] => src_payload.IN1
sink0_data[110] => src_payload.IN1
sink0_data[111] => src_payload.IN1
sink0_channel[0] => src_payload.IN1
sink0_channel[1] => src_payload.IN1
sink0_startofpacket => src_payload.IN1
sink0_endofpacket => src_payload.IN1
sink0_ready <= sink0_ready.DB_MAX_OUTPUT_PORT_TYPE
sink1_valid => request[1].IN1
sink1_data[0] => src_payload.IN1
sink1_data[1] => src_payload.IN1
sink1_data[2] => src_payload.IN1
sink1_data[3] => src_payload.IN1
sink1_data[4] => src_payload.IN1
sink1_data[5] => src_payload.IN1
sink1_data[6] => src_payload.IN1
sink1_data[7] => src_payload.IN1
sink1_data[8] => src_payload.IN1
sink1_data[9] => src_payload.IN1
sink1_data[10] => src_payload.IN1
sink1_data[11] => src_payload.IN1
sink1_data[12] => src_payload.IN1
sink1_data[13] => src_payload.IN1
sink1_data[14] => src_payload.IN1
sink1_data[15] => src_payload.IN1
sink1_data[16] => src_payload.IN1
sink1_data[17] => src_payload.IN1
sink1_data[18] => src_payload.IN1
sink1_data[19] => src_payload.IN1
sink1_data[20] => src_payload.IN1
sink1_data[21] => src_payload.IN1
sink1_data[22] => src_payload.IN1
sink1_data[23] => src_payload.IN1
sink1_data[24] => src_payload.IN1
sink1_data[25] => src_payload.IN1
sink1_data[26] => src_payload.IN1
sink1_data[27] => src_payload.IN1
sink1_data[28] => src_payload.IN1
sink1_data[29] => src_payload.IN1
sink1_data[30] => src_payload.IN1
sink1_data[31] => src_payload.IN1
sink1_data[32] => src_payload.IN1
sink1_data[33] => src_payload.IN1
sink1_data[34] => src_payload.IN1
sink1_data[35] => src_payload.IN1
sink1_data[36] => src_payload.IN1
sink1_data[37] => src_payload.IN1
sink1_data[38] => src_payload.IN1
sink1_data[39] => src_payload.IN1
sink1_data[40] => src_payload.IN1
sink1_data[41] => src_payload.IN1
sink1_data[42] => src_payload.IN1
sink1_data[43] => src_payload.IN1
sink1_data[44] => src_payload.IN1
sink1_data[45] => src_payload.IN1
sink1_data[46] => src_payload.IN1
sink1_data[47] => src_payload.IN1
sink1_data[48] => src_payload.IN1
sink1_data[49] => src_payload.IN1
sink1_data[50] => src_payload.IN1
sink1_data[51] => src_payload.IN1
sink1_data[52] => src_payload.IN1
sink1_data[53] => src_payload.IN1
sink1_data[54] => src_payload.IN1
sink1_data[55] => src_payload.IN1
sink1_data[56] => src_payload.IN1
sink1_data[57] => src_payload.IN1
sink1_data[58] => src_payload.IN1
sink1_data[59] => src_payload.IN1
sink1_data[60] => src_payload.IN1
sink1_data[61] => src_payload.IN1
sink1_data[61] => last_cycle.IN1
sink1_data[62] => src_payload.IN1
sink1_data[63] => src_payload.IN1
sink1_data[64] => src_payload.IN1
sink1_data[65] => src_payload.IN1
sink1_data[66] => src_payload.IN1
sink1_data[67] => src_payload.IN1
sink1_data[68] => src_payload.IN1
sink1_data[69] => src_payload.IN1
sink1_data[70] => src_payload.IN1
sink1_data[71] => src_payload.IN1
sink1_data[72] => src_payload.IN1
sink1_data[73] => src_payload.IN1
sink1_data[74] => src_payload.IN1
sink1_data[75] => src_payload.IN1
sink1_data[76] => src_payload.IN1
sink1_data[77] => src_payload.IN1
sink1_data[78] => src_payload.IN1
sink1_data[79] => src_payload.IN1
sink1_data[80] => src_payload.IN1
sink1_data[81] => src_payload.IN1
sink1_data[82] => src_payload.IN1
sink1_data[83] => src_payload.IN1
sink1_data[84] => src_payload.IN1
sink1_data[85] => src_payload.IN1
sink1_data[86] => src_payload.IN1
sink1_data[87] => src_payload.IN1
sink1_data[88] => src_payload.IN1
sink1_data[89] => src_payload.IN1
sink1_data[90] => src_payload.IN1
sink1_data[91] => src_payload.IN1
sink1_data[92] => src_payload.IN1
sink1_data[93] => src_payload.IN1
sink1_data[94] => src_payload.IN1
sink1_data[95] => src_payload.IN1
sink1_data[96] => src_payload.IN1
sink1_data[97] => src_payload.IN1
sink1_data[98] => src_payload.IN1
sink1_data[99] => src_payload.IN1
sink1_data[100] => src_payload.IN1
sink1_data[101] => src_payload.IN1
sink1_data[102] => src_payload.IN1
sink1_data[103] => src_payload.IN1
sink1_data[104] => src_payload.IN1
sink1_data[105] => src_payload.IN1
sink1_data[106] => src_payload.IN1
sink1_data[107] => src_payload.IN1
sink1_data[108] => src_payload.IN1
sink1_data[109] => src_payload.IN1
sink1_data[110] => src_payload.IN1
sink1_data[111] => src_payload.IN1
sink1_channel[0] => src_payload.IN1
sink1_channel[1] => src_payload.IN1
sink1_startofpacket => src_payload.IN1
sink1_endofpacket => src_payload.IN1
sink1_ready <= sink1_ready.DB_MAX_OUTPUT_PORT_TYPE
src_valid <= src_valid.DB_MAX_OUTPUT_PORT_TYPE
src_data[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[2] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[3] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[4] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[5] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[6] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[7] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[8] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[9] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[10] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[11] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[12] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[13] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[14] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[15] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[16] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[17] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[18] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[19] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[20] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[21] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[22] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[23] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[24] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[25] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[26] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[27] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[28] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[29] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[30] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[31] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[32] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[33] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[34] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[35] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[36] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[37] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[38] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[39] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[40] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[41] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[42] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[43] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[44] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[45] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[46] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[47] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[48] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[49] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[50] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[51] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[52] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[53] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[54] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[55] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[56] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[57] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[58] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[59] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[60] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[61] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[62] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[63] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[64] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[65] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[66] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[67] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[68] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[69] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[70] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[71] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[72] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[73] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[74] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[75] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[76] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[77] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[78] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[79] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[80] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[81] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[82] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[83] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[84] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[85] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[86] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[87] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[88] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[89] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[90] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[91] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[92] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[93] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[94] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[95] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[96] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[97] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[98] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[99] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[100] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[101] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[102] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[103] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[104] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[105] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[106] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[107] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[108] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[109] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[110] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_data[111] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[0] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_channel[1] <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_startofpacket <= src_payload.DB_MAX_OUTPUT_PORT_TYPE
src_endofpacket <= src_payload[0].DB_MAX_OUTPUT_PORT_TYPE
src_ready => last_cycle.IN0
src_ready => sink0_ready.IN1
src_ready => sink1_ready.IN1
clk => clk.IN1
reset => reset.IN1


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
request[0] => grant[0].DATAIN
request[0] => _.IN1
request[0] => _.IN1
request[1] => grant[1].DATAIN
request[1] => _.IN1
request[1] => _.IN1
grant[0] <= request[0].DB_MAX_OUTPUT_PORT_TYPE
grant[1] <= request[1].DB_MAX_OUTPUT_PORT_TYPE
increment_top_priority => ~NO_FANOUT~
save_top_priority => ~NO_FANOUT~


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
a[0] => sum.IN0
a[0] => full_adder.cout[0].IN0
a[1] => cout.IN0
a[1] => cout.IN0
a[2] => cout.IN0
a[2] => cout.IN0
a[3] => sum.IN0
b[0] => sum.IN1
b[0] => full_adder.cout[0].IN1
b[1] => cout.IN1
b[1] => cout.IN1
b[2] => cout.IN1
b[2] => cout.IN1
b[3] => sum.IN1
sum[0] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
in_clk_0_clk => in_clk_0_clk.IN1
in_rst_0_reset => _.IN1
in_0_data[0] => in_0_data[0].IN1
in_0_data[1] => in_0_data[1].IN1
in_0_data[2] => in_0_data[2].IN1
in_0_data[3] => in_0_data[3].IN1
in_0_data[4] => in_0_data[4].IN1
in_0_data[5] => in_0_data[5].IN1
in_0_data[6] => in_0_data[6].IN1
in_0_data[7] => in_0_data[7].IN1
in_0_data[8] => in_0_data[8].IN1
in_0_data[9] => in_0_data[9].IN1
in_0_data[10] => in_0_data[10].IN1
in_0_data[11] => in_0_data[11].IN1
in_0_data[12] => in_0_data[12].IN1
in_0_data[13] => in_0_data[13].IN1
in_0_data[14] => in_0_data[14].IN1
in_0_data[15] => in_0_data[15].IN1
in_0_data[16] => in_0_data[16].IN1
in_0_data[17] => in_0_data[17].IN1
in_0_data[18] => in_0_data[18].IN1
in_0_data[19] => in_0_data[19].IN1
in_0_data[20] => in_0_data[20].IN1
in_0_data[21] => in_0_data[21].IN1
in_0_data[22] => in_0_data[22].IN1
in_0_data[23] => in_0_data[23].IN1
in_0_data[24] => in_0_data[24].IN1
in_0_data[25] => in_0_data[25].IN1
in_0_data[26] => in_0_data[26].IN1
in_0_data[27] => in_0_data[27].IN1
in_0_data[28] => in_0_data[28].IN1
in_0_data[29] => in_0_data[29].IN1
in_0_data[30] => in_0_data[30].IN1
in_0_data[31] => in_0_data[31].IN1
in_0_data[32] => in_0_data[32].IN1
in_0_data[33] => in_0_data[33].IN1
in_0_valid => in_0_valid.IN1
in_0_ready <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.in_ready
out_0_data[0] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[1] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[2] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[3] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[4] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[5] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[6] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[7] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[8] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[9] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[10] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[11] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[12] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[13] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[14] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[15] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[16] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[17] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[18] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[19] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[20] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[21] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[22] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[23] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[24] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[25] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[26] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[27] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[28] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[29] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[30] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[31] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[32] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_data[33] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_data
out_0_valid <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_valid
out_0_ready => out_0_ready.IN1
out_0_error[0] <= core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0.out_error


|Txt_Renderer|core_sys:core|core_sys_mm_interconnect_0:mm_interconnect_0|core_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|core_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0
in_ready <= out_ready.DB_MAX_OUTPUT_PORT_TYPE
in_valid => out_valid.DATAIN
in_data[0] => out_data[0].DATAIN
in_data[1] => out_data[1].DATAIN
in_data[2] => out_data[2].DATAIN
in_data[3] => out_data[3].DATAIN
in_data[4] => out_data[4].DATAIN
in_data[5] => out_data[5].DATAIN
in_data[6] => out_data[6].DATAIN
in_data[7] => out_data[7].DATAIN
in_data[8] => out_data[8].DATAIN
in_data[9] => out_data[9].DATAIN
in_data[10] => out_data[10].DATAIN
in_data[11] => out_data[11].DATAIN
in_data[12] => out_data[12].DATAIN
in_data[13] => out_data[13].DATAIN
in_data[14] => out_data[14].DATAIN
in_data[15] => out_data[15].DATAIN
in_data[16] => out_data[16].DATAIN
in_data[17] => out_data[17].DATAIN
in_data[18] => out_data[18].DATAIN
in_data[19] => out_data[19].DATAIN
in_data[20] => out_data[20].DATAIN
in_data[21] => out_data[21].DATAIN
in_data[22] => out_data[22].DATAIN
in_data[23] => out_data[23].DATAIN
in_data[24] => out_data[24].DATAIN
in_data[25] => out_data[25].DATAIN
in_data[26] => out_data[26].DATAIN
in_data[27] => out_data[27].DATAIN
in_data[28] => out_data[28].DATAIN
in_data[29] => out_data[29].DATAIN
in_data[30] => out_data[30].DATAIN
in_data[31] => out_data[31].DATAIN
in_data[32] => out_data[32].DATAIN
in_data[33] => out_data[33].DATAIN
out_ready => in_ready.DATAIN
out_valid <= in_valid.DB_MAX_OUTPUT_PORT_TYPE
out_data[0] <= in_data[0].DB_MAX_OUTPUT_PORT_TYPE
out_data[1] <= in_data[1].DB_MAX_OUTPUT_PORT_TYPE
out_data[2] <= in_data[2].DB_MAX_OUTPUT_PORT_TYPE
out_data[3] <= in_data[3].DB_MAX_OUTPUT_PORT_TYPE
out_data[4] <= in_data[4].DB_MAX_OUTPUT_PORT_TYPE
out_data[5] <= in_data[5].DB_MAX_OUTPUT_PORT_TYPE
out_data[6] <= in_data[6].DB_MAX_OUTPUT_PORT_TYPE
out_data[7] <= in_data[7].DB_MAX_OUTPUT_PORT_TYPE
out_data[8] <= in_data[8].DB_MAX_OUTPUT_PORT_TYPE
out_data[9] <= in_data[9].DB_MAX_OUTPUT_PORT_TYPE
out_data[10] <= in_data[10].DB_MAX_OUTPUT_PORT_TYPE
out_data[11] <= in_data[11].DB_MAX_OUTPUT_PORT_TYPE
out_data[12] <= in_data[12].DB_MAX_OUTPUT_PORT_TYPE
out_data[13] <= in_data[13].DB_MAX_OUTPUT_PORT_TYPE
out_data[14] <= in_data[14].DB_MAX_OUTPUT_PORT_TYPE
out_data[15] <= in_data[15].DB_MAX_OUTPUT_PORT_TYPE
out_data[16] <= in_data[16].DB_MAX_OUTPUT_PORT_TYPE
out_data[17] <= in_data[17].DB_MAX_OUTPUT_PORT_TYPE
out_data[18] <= in_data[18].DB_MAX_OUTPUT_PORT_TYPE
out_data[19] <= in_data[19].DB_MAX_OUTPUT_PORT_TYPE
out_data[20] <= in_data[20].DB_MAX_OUTPUT_PORT_TYPE
out_data[21] <= in_data[21].DB_MAX_OUTPUT_PORT_TYPE
out_data[22] <= in_data[22].DB_MAX_OUTPUT_PORT_TYPE
out_data[23] <= in_data[23].DB_MAX_OUTPUT_PORT_TYPE
out_data[24] <= in_data[24].DB_MAX_OUTPUT_PORT_TYPE
out_data[25] <= in_data[25].DB_MAX_OUTPUT_PORT_TYPE
out_data[26] <= in_data[26].DB_MAX_OUTPUT_PORT_TYPE
out_data[27] <= in_data[27].DB_MAX_OUTPUT_PORT_TYPE
out_data[28] <= in_data[28].DB_MAX_OUTPUT_PORT_TYPE
out_data[29] <= in_data[29].DB_MAX_OUTPUT_PORT_TYPE
out_data[30] <= in_data[30].DB_MAX_OUTPUT_PORT_TYPE
out_data[31] <= in_data[31].DB_MAX_OUTPUT_PORT_TYPE
out_data[32] <= in_data[32].DB_MAX_OUTPUT_PORT_TYPE
out_data[33] <= in_data[33].DB_MAX_OUTPUT_PORT_TYPE
out_error[0] <= <GND>
clk => ~NO_FANOUT~
reset_n => ~NO_FANOUT~


|Txt_Renderer|core_sys:core|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|Txt_Renderer|core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|Txt_Renderer|core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|core_sys:core|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|Mem_Controller:mem_controller
clk => dout2[0]~reg0.CLK
clk => dout2[1]~reg0.CLK
clk => dout2[2]~reg0.CLK
clk => dout2[3]~reg0.CLK
clk => dout2[4]~reg0.CLK
clk => dout2[5]~reg0.CLK
clk => dout2[6]~reg0.CLK
clk => dout2[7]~reg0.CLK
clk => dout1[0]~reg0.CLK
clk => dout1[1]~reg0.CLK
clk => dout1[2]~reg0.CLK
clk => dout1[3]~reg0.CLK
clk => dout1[4]~reg0.CLK
clk => dout1[5]~reg0.CLK
clk => dout1[6]~reg0.CLK
clk => dout1[7]~reg0.CLK
clk => mem_in[0]~reg0.CLK
clk => mem_in[1]~reg0.CLK
clk => mem_in[2]~reg0.CLK
clk => mem_in[3]~reg0.CLK
clk => mem_in[4]~reg0.CLK
clk => mem_in[5]~reg0.CLK
clk => mem_in[6]~reg0.CLK
clk => mem_in[7]~reg0.CLK
clk => mem_w_nr~reg0.CLK
clk => mem_addr[0]~reg0.CLK
clk => mem_addr[1]~reg0.CLK
clk => mem_addr[2]~reg0.CLK
clk => mem_addr[3]~reg0.CLK
clk => mem_addr[4]~reg0.CLK
clk => mem_addr[5]~reg0.CLK
clk => mem_addr[6]~reg0.CLK
clk => mem_addr[7]~reg0.CLK
clk => mem_addr[8]~reg0.CLK
clk => mem_addr[9]~reg0.CLK
clk => mem_addr[10]~reg0.CLK
clk => mem_addr[11]~reg0.CLK
clk => mem_addr[12]~reg0.CLK
clk => state~2.DATAIN
rst => dout2[0]~reg0.ACLR
rst => dout2[1]~reg0.ACLR
rst => dout2[2]~reg0.ACLR
rst => dout2[3]~reg0.ACLR
rst => dout2[4]~reg0.ACLR
rst => dout2[5]~reg0.ACLR
rst => dout2[6]~reg0.ACLR
rst => dout2[7]~reg0.ACLR
rst => dout1[0]~reg0.ACLR
rst => dout1[1]~reg0.ACLR
rst => dout1[2]~reg0.ACLR
rst => dout1[3]~reg0.ACLR
rst => dout1[4]~reg0.ACLR
rst => dout1[5]~reg0.ACLR
rst => dout1[6]~reg0.ACLR
rst => dout1[7]~reg0.ACLR
rst => mem_in[0]~reg0.ACLR
rst => mem_in[1]~reg0.ACLR
rst => mem_in[2]~reg0.ACLR
rst => mem_in[3]~reg0.ACLR
rst => mem_in[4]~reg0.ACLR
rst => mem_in[5]~reg0.ACLR
rst => mem_in[6]~reg0.ACLR
rst => mem_in[7]~reg0.ACLR
rst => mem_w_nr~reg0.ACLR
rst => mem_addr[0]~reg0.ACLR
rst => mem_addr[1]~reg0.ACLR
rst => mem_addr[2]~reg0.ACLR
rst => mem_addr[3]~reg0.ACLR
rst => mem_addr[4]~reg0.ACLR
rst => mem_addr[5]~reg0.ACLR
rst => mem_addr[6]~reg0.ACLR
rst => mem_addr[7]~reg0.ACLR
rst => mem_addr[8]~reg0.ACLR
rst => mem_addr[9]~reg0.ACLR
rst => mem_addr[10]~reg0.ACLR
rst => mem_addr[11]~reg0.ACLR
rst => mem_addr[12]~reg0.ACLR
rst => state~4.DATAIN
cmd[0] => Decoder0.IN2
cmd[1] => Decoder0.IN1
cmd[2] => Decoder0.IN0
cmd[2] => Selector1.IN4
cmd[2] => Selector0.IN1
addr[0] => Add0.IN26
addr[0] => Selector14.IN4
addr[1] => Add0.IN25
addr[1] => Selector13.IN4
addr[2] => Add0.IN24
addr[2] => Selector12.IN4
addr[3] => Add0.IN23
addr[3] => Selector11.IN4
addr[4] => Add0.IN22
addr[4] => Selector10.IN4
addr[5] => Add0.IN21
addr[5] => Selector9.IN4
addr[6] => Add0.IN20
addr[6] => Selector8.IN4
addr[7] => Add0.IN19
addr[7] => Selector7.IN4
addr[8] => Add0.IN18
addr[8] => Selector6.IN4
addr[9] => Add0.IN17
addr[9] => Selector5.IN4
addr[10] => Add0.IN16
addr[10] => Selector4.IN4
addr[11] => Add0.IN15
addr[11] => Selector3.IN4
addr[12] => Add0.IN14
addr[12] => Selector2.IN4
din1[0] => Selector23.IN2
din1[1] => Selector22.IN2
din1[2] => Selector21.IN2
din1[3] => Selector20.IN2
din1[4] => Selector19.IN2
din1[5] => Selector18.IN2
din1[6] => Selector17.IN2
din1[7] => Selector16.IN2
din2[0] => Selector23.IN3
din2[1] => Selector22.IN3
din2[2] => Selector21.IN3
din2[3] => Selector20.IN3
din2[4] => Selector19.IN3
din2[5] => Selector18.IN3
din2[6] => Selector17.IN3
din2[7] => Selector16.IN3
mem_out[0] => dout2[0]~reg0.DATAIN
mem_out[0] => dout1[0]~reg0.DATAIN
mem_out[1] => dout1[1]~reg0.DATAIN
mem_out[1] => dout2[1]~reg0.DATAIN
mem_out[2] => dout1[2]~reg0.DATAIN
mem_out[2] => dout2[2]~reg0.DATAIN
mem_out[3] => dout1[3]~reg0.DATAIN
mem_out[3] => dout2[3]~reg0.DATAIN
mem_out[4] => dout1[4]~reg0.DATAIN
mem_out[4] => dout2[4]~reg0.DATAIN
mem_out[5] => dout1[5]~reg0.DATAIN
mem_out[5] => dout2[5]~reg0.DATAIN
mem_out[6] => dout1[6]~reg0.DATAIN
mem_out[6] => dout2[6]~reg0.DATAIN
mem_out[7] => dout1[7]~reg0.DATAIN
mem_out[7] => dout2[7]~reg0.DATAIN
dout1[0] <= dout1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[1] <= dout1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[2] <= dout1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[3] <= dout1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[4] <= dout1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[5] <= dout1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[6] <= dout1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout1[7] <= dout1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[0] <= dout2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[1] <= dout2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[2] <= dout2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[3] <= dout2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[4] <= dout2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[5] <= dout2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[6] <= dout2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout2[7] <= dout2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in[0] <= mem_in[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in[1] <= mem_in[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in[2] <= mem_in[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in[3] <= mem_in[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in[4] <= mem_in[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in[5] <= mem_in[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in[6] <= mem_in[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_in[7] <= mem_in[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_w_nr <= mem_w_nr~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
op_cplt_flag <= op_cplt_flag.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|VGA_Sync:vga_sync
clk => clk.IN2
rst => rst.IN2
en => en.IN1
vga_blank_n <= vga_blank_n.DB_MAX_OUTPUT_PORT_TYPE
vga_sync_n <= <GND>
vga_hsync <= Sync_Gen:HSYNC.sync
vga_vsync <= Sync_Gen:VSYNC.sync
eof <= Sync_Gen:VSYNC.eol
x_coord[0] <= Sync_Gen:HSYNC.coord
x_coord[1] <= Sync_Gen:HSYNC.coord
x_coord[2] <= Sync_Gen:HSYNC.coord
x_coord[3] <= Sync_Gen:HSYNC.coord
x_coord[4] <= Sync_Gen:HSYNC.coord
x_coord[5] <= Sync_Gen:HSYNC.coord
x_coord[6] <= Sync_Gen:HSYNC.coord
x_coord[7] <= Sync_Gen:HSYNC.coord
x_coord[8] <= Sync_Gen:HSYNC.coord
x_coord[9] <= Sync_Gen:HSYNC.coord
y_coord[0] <= Sync_Gen:VSYNC.coord
y_coord[1] <= Sync_Gen:VSYNC.coord
y_coord[2] <= Sync_Gen:VSYNC.coord
y_coord[3] <= Sync_Gen:VSYNC.coord
y_coord[4] <= Sync_Gen:VSYNC.coord
y_coord[5] <= Sync_Gen:VSYNC.coord
y_coord[6] <= Sync_Gen:VSYNC.coord
y_coord[7] <= Sync_Gen:VSYNC.coord
y_coord[8] <= Sync_Gen:VSYNC.coord


|Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:HSYNC
clk => clk.IN1
rst => rst.IN1
en => en.IN1
eol <= eol.DB_MAX_OUTPUT_PORT_TYPE
sync <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
d <= always0.DB_MAX_OUTPUT_PORT_TYPE
coord[0] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[1] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[2] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[3] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[4] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[5] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[6] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[7] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[8] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[9] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[10] <= coord.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:HSYNC|UDL_CNT:Core_CNT
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[3]~reg0.CLK
clk => cnt[4]~reg0.CLK
clk => cnt[5]~reg0.CLK
clk => cnt[6]~reg0.CLK
clk => cnt[7]~reg0.CLK
clk => cnt[8]~reg0.CLK
clk => cnt[9]~reg0.CLK
clk => cnt[10]~reg0.CLK
rst => cnt[0]~reg0.ACLR
rst => cnt[1]~reg0.ACLR
rst => cnt[2]~reg0.ACLR
rst => cnt[3]~reg0.ACLR
rst => cnt[4]~reg0.ACLR
rst => cnt[5]~reg0.ACLR
rst => cnt[6]~reg0.ACLR
rst => cnt[7]~reg0.ACLR
rst => cnt[8]~reg0.ACLR
rst => cnt[9]~reg0.ACLR
rst => cnt[10]~reg0.ACLR
en => cnt[0]~reg0.ENA
en => cnt[10]~reg0.ENA
en => cnt[9]~reg0.ENA
en => cnt[8]~reg0.ENA
en => cnt[7]~reg0.ENA
en => cnt[6]~reg0.ENA
en => cnt[5]~reg0.ENA
en => cnt[4]~reg0.ENA
en => cnt[3]~reg0.ENA
en => cnt[2]~reg0.ENA
en => cnt[1]~reg0.ENA
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pin[0] => cnt.DATAB
pin[1] => cnt.DATAB
pin[2] => cnt.DATAB
pin[3] => cnt.DATAB
pin[4] => cnt.DATAB
pin[5] => cnt.DATAB
pin[6] => cnt.DATAB
pin[7] => cnt.DATAB
pin[8] => cnt.DATAB
pin[9] => cnt.DATAB
pin[10] => cnt.DATAB
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[7] <= cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[8] <= cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[9] <= cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[10] <= cnt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:VSYNC
clk => clk.IN1
rst => rst.IN1
en => en.IN1
eol <= eol.DB_MAX_OUTPUT_PORT_TYPE
sync <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
d <= always0.DB_MAX_OUTPUT_PORT_TYPE
coord[0] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[1] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[2] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[3] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[4] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[5] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[6] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[7] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[8] <= coord.DB_MAX_OUTPUT_PORT_TYPE
coord[9] <= coord.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|VGA_Sync:vga_sync|Sync_Gen:VSYNC|UDL_CNT:Core_CNT
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[3]~reg0.CLK
clk => cnt[4]~reg0.CLK
clk => cnt[5]~reg0.CLK
clk => cnt[6]~reg0.CLK
clk => cnt[7]~reg0.CLK
clk => cnt[8]~reg0.CLK
clk => cnt[9]~reg0.CLK
rst => cnt[0]~reg0.ACLR
rst => cnt[1]~reg0.ACLR
rst => cnt[2]~reg0.ACLR
rst => cnt[3]~reg0.ACLR
rst => cnt[4]~reg0.ACLR
rst => cnt[5]~reg0.ACLR
rst => cnt[6]~reg0.ACLR
rst => cnt[7]~reg0.ACLR
rst => cnt[8]~reg0.ACLR
rst => cnt[9]~reg0.ACLR
en => cnt[0]~reg0.ENA
en => cnt[9]~reg0.ENA
en => cnt[8]~reg0.ENA
en => cnt[7]~reg0.ENA
en => cnt[6]~reg0.ENA
en => cnt[5]~reg0.ENA
en => cnt[4]~reg0.ENA
en => cnt[3]~reg0.ENA
en => cnt[2]~reg0.ENA
en => cnt[1]~reg0.ENA
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pin[0] => cnt.DATAB
pin[1] => cnt.DATAB
pin[2] => cnt.DATAB
pin[3] => cnt.DATAB
pin[4] => cnt.DATAB
pin[5] => cnt.DATAB
pin[6] => cnt.DATAB
pin[7] => cnt.DATAB
pin[8] => cnt.DATAB
pin[9] => cnt.DATAB
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[4] <= cnt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[5] <= cnt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[6] <= cnt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[7] <= cnt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[8] <= cnt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[9] <= cnt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|CI_Gen:char_index_gen
px[0] => LessThan0.IN20
px[0] => Div0.IN13
px[1] => LessThan0.IN19
px[1] => Div0.IN12
px[2] => LessThan0.IN18
px[2] => Div0.IN11
px[3] => LessThan0.IN17
px[3] => Div0.IN10
px[4] => LessThan0.IN16
px[4] => Div0.IN9
px[5] => LessThan0.IN15
px[5] => Div0.IN8
px[6] => LessThan0.IN14
px[6] => Div0.IN7
px[7] => LessThan0.IN13
px[7] => Div0.IN6
px[8] => LessThan0.IN12
px[8] => Div0.IN5
px[9] => LessThan0.IN11
px[9] => Div0.IN4
py[0] => LessThan1.IN18
py[0] => Div1.IN13
py[1] => LessThan1.IN17
py[1] => Div1.IN12
py[2] => LessThan1.IN16
py[2] => Div1.IN11
py[3] => LessThan1.IN15
py[3] => Div1.IN10
py[4] => LessThan1.IN14
py[4] => Div1.IN9
py[5] => LessThan1.IN13
py[5] => Div1.IN8
py[6] => LessThan1.IN12
py[6] => Div1.IN7
py[7] => LessThan1.IN11
py[7] => Div1.IN6
py[8] => LessThan1.IN10
py[8] => Div1.IN5
ci[0] <= ci.DB_MAX_OUTPUT_PORT_TYPE
ci[1] <= ci.DB_MAX_OUTPUT_PORT_TYPE
ci[2] <= ci.DB_MAX_OUTPUT_PORT_TYPE
ci[3] <= ci.DB_MAX_OUTPUT_PORT_TYPE
ci[4] <= ci.DB_MAX_OUTPUT_PORT_TYPE
ci[5] <= ci.DB_MAX_OUTPUT_PORT_TYPE
ci[6] <= ci.DB_MAX_OUTPUT_PORT_TYPE
ci[7] <= ci.DB_MAX_OUTPUT_PORT_TYPE
ci[8] <= ci.DB_MAX_OUTPUT_PORT_TYPE
ci[9] <= ci.DB_MAX_OUTPUT_PORT_TYPE
off_limits <= off_limits.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|FI_Gen:font_index_gen
px[0] => Mod0.IN13
px[1] => Mod0.IN12
px[2] => Mod0.IN11
px[3] => Mod0.IN10
px[4] => Mod0.IN9
px[5] => Mod0.IN8
px[6] => Mod0.IN7
px[7] => Mod0.IN6
px[8] => Mod0.IN5
px[9] => Mod0.IN4
py[0] => Mod1.IN13
py[1] => Mod1.IN12
py[2] => Mod1.IN11
py[3] => Mod1.IN10
py[4] => Mod1.IN9
py[5] => Mod1.IN8
py[6] => Mod1.IN7
py[7] => Mod1.IN6
py[8] => Mod1.IN5
fi[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
fi[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
fi[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
fi[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
fi[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
fi[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
fi[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
fi[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
fi[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|Font_BMP:font_bitmap_mem
en => font_mem_addr.OUTPUTSELECT
en => font_mem_addr.OUTPUTSELECT
en => font_mem_addr.OUTPUTSELECT
en => font_mem_addr.OUTPUTSELECT
en => font_mem_addr.OUTPUTSELECT
en => font_mem_addr.OUTPUTSELECT
en => font_mem_addr.OUTPUTSELECT
en => pxi.OUTPUTSELECT
off_limits => always1.IN1
cc[0] => LessThan0.IN14
cc[0] => LessThan1.IN14
cc[0] => cpc[0].DATAB
cc[1] => LessThan0.IN13
cc[1] => LessThan1.IN13
cc[1] => cpc[1].DATAB
cc[2] => LessThan0.IN12
cc[2] => LessThan1.IN12
cc[2] => cpc[2].DATAB
cc[3] => LessThan0.IN11
cc[3] => LessThan1.IN11
cc[3] => cpc[3].DATAB
cc[4] => LessThan0.IN10
cc[4] => LessThan1.IN10
cc[4] => cpc[4].DATAB
cc[5] => LessThan0.IN9
cc[5] => LessThan1.IN9
cc[5] => Add0.IN4
cc[6] => LessThan0.IN8
cc[6] => LessThan1.IN8
cc[6] => Add0.IN3
fi[0] => LessThan2.IN18
fi[0] => Mux0.IN205
fi[1] => LessThan2.IN17
fi[1] => Mux0.IN204
fi[2] => LessThan2.IN16
fi[2] => Mux0.IN203
fi[3] => LessThan2.IN15
fi[3] => Mux0.IN202
fi[4] => LessThan2.IN14
fi[4] => Mux0.IN201
fi[5] => LessThan2.IN13
fi[5] => Mux0.IN200
fi[6] => LessThan2.IN12
fi[6] => Mux0.IN199
fi[7] => LessThan2.IN11
fi[7] => Mux0.IN198
fi[8] => LessThan2.IN10
fi[8] => Mux0.IN197
font_mem_dout[0] => Mux0.IN520
font_mem_dout[1] => Mux0.IN519
font_mem_dout[2] => Mux0.IN518
font_mem_dout[3] => Mux0.IN517
font_mem_dout[4] => Mux0.IN516
font_mem_dout[5] => Mux0.IN515
font_mem_dout[6] => Mux0.IN514
font_mem_dout[7] => Mux0.IN513
font_mem_dout[8] => Mux0.IN512
font_mem_dout[9] => Mux0.IN511
font_mem_dout[10] => Mux0.IN510
font_mem_dout[11] => Mux0.IN509
font_mem_dout[12] => Mux0.IN508
font_mem_dout[13] => Mux0.IN507
font_mem_dout[14] => Mux0.IN506
font_mem_dout[15] => Mux0.IN505
font_mem_dout[16] => Mux0.IN504
font_mem_dout[17] => Mux0.IN503
font_mem_dout[18] => Mux0.IN502
font_mem_dout[19] => Mux0.IN501
font_mem_dout[20] => Mux0.IN500
font_mem_dout[21] => Mux0.IN499
font_mem_dout[22] => Mux0.IN498
font_mem_dout[23] => Mux0.IN497
font_mem_dout[24] => Mux0.IN496
font_mem_dout[25] => Mux0.IN495
font_mem_dout[26] => Mux0.IN494
font_mem_dout[27] => Mux0.IN493
font_mem_dout[28] => Mux0.IN492
font_mem_dout[29] => Mux0.IN491
font_mem_dout[30] => Mux0.IN490
font_mem_dout[31] => Mux0.IN489
font_mem_dout[32] => Mux0.IN488
font_mem_dout[33] => Mux0.IN487
font_mem_dout[34] => Mux0.IN486
font_mem_dout[35] => Mux0.IN485
font_mem_dout[36] => Mux0.IN484
font_mem_dout[37] => Mux0.IN483
font_mem_dout[38] => Mux0.IN482
font_mem_dout[39] => Mux0.IN481
font_mem_dout[40] => Mux0.IN480
font_mem_dout[41] => Mux0.IN479
font_mem_dout[42] => Mux0.IN478
font_mem_dout[43] => Mux0.IN477
font_mem_dout[44] => Mux0.IN476
font_mem_dout[45] => Mux0.IN475
font_mem_dout[46] => Mux0.IN474
font_mem_dout[47] => Mux0.IN473
font_mem_dout[48] => Mux0.IN472
font_mem_dout[49] => Mux0.IN471
font_mem_dout[50] => Mux0.IN470
font_mem_dout[51] => Mux0.IN469
font_mem_dout[52] => Mux0.IN468
font_mem_dout[53] => Mux0.IN467
font_mem_dout[54] => Mux0.IN466
font_mem_dout[55] => Mux0.IN465
font_mem_dout[56] => Mux0.IN464
font_mem_dout[57] => Mux0.IN463
font_mem_dout[58] => Mux0.IN462
font_mem_dout[59] => Mux0.IN461
font_mem_dout[60] => Mux0.IN460
font_mem_dout[61] => Mux0.IN459
font_mem_dout[62] => Mux0.IN458
font_mem_dout[63] => Mux0.IN457
font_mem_dout[64] => Mux0.IN456
font_mem_dout[65] => Mux0.IN455
font_mem_dout[66] => Mux0.IN454
font_mem_dout[67] => Mux0.IN453
font_mem_dout[68] => Mux0.IN452
font_mem_dout[69] => Mux0.IN451
font_mem_dout[70] => Mux0.IN450
font_mem_dout[71] => Mux0.IN449
font_mem_dout[72] => Mux0.IN448
font_mem_dout[73] => Mux0.IN447
font_mem_dout[74] => Mux0.IN446
font_mem_dout[75] => Mux0.IN445
font_mem_dout[76] => Mux0.IN444
font_mem_dout[77] => Mux0.IN443
font_mem_dout[78] => Mux0.IN442
font_mem_dout[79] => Mux0.IN441
font_mem_dout[80] => Mux0.IN440
font_mem_dout[81] => Mux0.IN439
font_mem_dout[82] => Mux0.IN438
font_mem_dout[83] => Mux0.IN437
font_mem_dout[84] => Mux0.IN436
font_mem_dout[85] => Mux0.IN435
font_mem_dout[86] => Mux0.IN434
font_mem_dout[87] => Mux0.IN433
font_mem_dout[88] => Mux0.IN432
font_mem_dout[89] => Mux0.IN431
font_mem_dout[90] => Mux0.IN430
font_mem_dout[91] => Mux0.IN429
font_mem_dout[92] => Mux0.IN428
font_mem_dout[93] => Mux0.IN427
font_mem_dout[94] => Mux0.IN426
font_mem_dout[95] => Mux0.IN425
font_mem_dout[96] => Mux0.IN424
font_mem_dout[97] => Mux0.IN423
font_mem_dout[98] => Mux0.IN422
font_mem_dout[99] => Mux0.IN421
font_mem_dout[100] => Mux0.IN420
font_mem_dout[101] => Mux0.IN419
font_mem_dout[102] => Mux0.IN418
font_mem_dout[103] => Mux0.IN417
font_mem_dout[104] => Mux0.IN416
font_mem_dout[105] => Mux0.IN415
font_mem_dout[106] => Mux0.IN414
font_mem_dout[107] => Mux0.IN413
font_mem_dout[108] => Mux0.IN412
font_mem_dout[109] => Mux0.IN411
font_mem_dout[110] => Mux0.IN410
font_mem_dout[111] => Mux0.IN409
font_mem_dout[112] => Mux0.IN408
font_mem_dout[113] => Mux0.IN407
font_mem_dout[114] => Mux0.IN406
font_mem_dout[115] => Mux0.IN405
font_mem_dout[116] => Mux0.IN404
font_mem_dout[117] => Mux0.IN403
font_mem_dout[118] => Mux0.IN402
font_mem_dout[119] => Mux0.IN401
font_mem_dout[120] => Mux0.IN400
font_mem_dout[121] => Mux0.IN399
font_mem_dout[122] => Mux0.IN398
font_mem_dout[123] => Mux0.IN397
font_mem_dout[124] => Mux0.IN396
font_mem_dout[125] => Mux0.IN395
font_mem_dout[126] => Mux0.IN394
font_mem_dout[127] => Mux0.IN393
font_mem_dout[128] => Mux0.IN392
font_mem_dout[129] => Mux0.IN391
font_mem_dout[130] => Mux0.IN390
font_mem_dout[131] => Mux0.IN389
font_mem_dout[132] => Mux0.IN388
font_mem_dout[133] => Mux0.IN387
font_mem_dout[134] => Mux0.IN386
font_mem_dout[135] => Mux0.IN385
font_mem_dout[136] => Mux0.IN384
font_mem_dout[137] => Mux0.IN383
font_mem_dout[138] => Mux0.IN382
font_mem_dout[139] => Mux0.IN381
font_mem_dout[140] => Mux0.IN380
font_mem_dout[141] => Mux0.IN379
font_mem_dout[142] => Mux0.IN378
font_mem_dout[143] => Mux0.IN377
font_mem_dout[144] => Mux0.IN376
font_mem_dout[145] => Mux0.IN375
font_mem_dout[146] => Mux0.IN374
font_mem_dout[147] => Mux0.IN373
font_mem_dout[148] => Mux0.IN372
font_mem_dout[149] => Mux0.IN371
font_mem_dout[150] => Mux0.IN370
font_mem_dout[151] => Mux0.IN369
font_mem_dout[152] => Mux0.IN368
font_mem_dout[153] => Mux0.IN367
font_mem_dout[154] => Mux0.IN366
font_mem_dout[155] => Mux0.IN365
font_mem_dout[156] => Mux0.IN364
font_mem_dout[157] => Mux0.IN363
font_mem_dout[158] => Mux0.IN362
font_mem_dout[159] => Mux0.IN361
font_mem_dout[160] => Mux0.IN360
font_mem_dout[161] => Mux0.IN359
font_mem_dout[162] => Mux0.IN358
font_mem_dout[163] => Mux0.IN357
font_mem_dout[164] => Mux0.IN356
font_mem_dout[165] => Mux0.IN355
font_mem_dout[166] => Mux0.IN354
font_mem_dout[167] => Mux0.IN353
font_mem_dout[168] => Mux0.IN352
font_mem_dout[169] => Mux0.IN351
font_mem_dout[170] => Mux0.IN350
font_mem_dout[171] => Mux0.IN349
font_mem_dout[172] => Mux0.IN348
font_mem_dout[173] => Mux0.IN347
font_mem_dout[174] => Mux0.IN346
font_mem_dout[175] => Mux0.IN345
font_mem_dout[176] => Mux0.IN344
font_mem_dout[177] => Mux0.IN343
font_mem_dout[178] => Mux0.IN342
font_mem_dout[179] => Mux0.IN341
font_mem_dout[180] => Mux0.IN340
font_mem_dout[181] => Mux0.IN339
font_mem_dout[182] => Mux0.IN338
font_mem_dout[183] => Mux0.IN337
font_mem_dout[184] => Mux0.IN336
font_mem_dout[185] => Mux0.IN335
font_mem_dout[186] => Mux0.IN334
font_mem_dout[187] => Mux0.IN333
font_mem_dout[188] => Mux0.IN332
font_mem_dout[189] => Mux0.IN331
font_mem_dout[190] => Mux0.IN330
font_mem_dout[191] => Mux0.IN329
font_mem_dout[192] => Mux0.IN328
font_mem_dout[193] => Mux0.IN327
font_mem_dout[194] => Mux0.IN326
font_mem_dout[195] => Mux0.IN325
font_mem_dout[196] => Mux0.IN324
font_mem_dout[197] => Mux0.IN323
font_mem_dout[198] => Mux0.IN322
font_mem_dout[199] => Mux0.IN321
font_mem_dout[200] => Mux0.IN320
font_mem_dout[201] => Mux0.IN319
font_mem_dout[202] => Mux0.IN318
font_mem_dout[203] => Mux0.IN317
font_mem_dout[204] => Mux0.IN316
font_mem_dout[205] => Mux0.IN315
font_mem_dout[206] => Mux0.IN314
font_mem_dout[207] => Mux0.IN313
font_mem_dout[208] => Mux0.IN312
font_mem_dout[209] => Mux0.IN311
font_mem_dout[210] => Mux0.IN310
font_mem_dout[211] => Mux0.IN309
font_mem_dout[212] => Mux0.IN308
font_mem_dout[213] => Mux0.IN307
font_mem_dout[214] => Mux0.IN306
font_mem_dout[215] => Mux0.IN305
font_mem_dout[216] => Mux0.IN304
font_mem_dout[217] => Mux0.IN303
font_mem_dout[218] => Mux0.IN302
font_mem_dout[219] => Mux0.IN301
font_mem_dout[220] => Mux0.IN300
font_mem_dout[221] => Mux0.IN299
font_mem_dout[222] => Mux0.IN298
font_mem_dout[223] => Mux0.IN297
font_mem_dout[224] => Mux0.IN296
font_mem_dout[225] => Mux0.IN295
font_mem_dout[226] => Mux0.IN294
font_mem_dout[227] => Mux0.IN293
font_mem_dout[228] => Mux0.IN292
font_mem_dout[229] => Mux0.IN291
font_mem_dout[230] => Mux0.IN290
font_mem_dout[231] => Mux0.IN289
font_mem_dout[232] => Mux0.IN288
font_mem_dout[233] => Mux0.IN287
font_mem_dout[234] => Mux0.IN286
font_mem_dout[235] => Mux0.IN285
font_mem_dout[236] => Mux0.IN284
font_mem_dout[237] => Mux0.IN283
font_mem_dout[238] => Mux0.IN282
font_mem_dout[239] => Mux0.IN281
font_mem_dout[240] => Mux0.IN280
font_mem_dout[241] => Mux0.IN279
font_mem_dout[242] => Mux0.IN278
font_mem_dout[243] => Mux0.IN277
font_mem_dout[244] => Mux0.IN276
font_mem_dout[245] => Mux0.IN275
font_mem_dout[246] => Mux0.IN274
font_mem_dout[247] => Mux0.IN273
font_mem_dout[248] => Mux0.IN272
font_mem_dout[249] => Mux0.IN271
font_mem_dout[250] => Mux0.IN270
font_mem_dout[251] => Mux0.IN269
font_mem_dout[252] => Mux0.IN268
font_mem_dout[253] => Mux0.IN267
font_mem_dout[254] => Mux0.IN266
font_mem_dout[255] => Mux0.IN265
font_mem_dout[256] => Mux0.IN264
font_mem_dout[257] => Mux0.IN263
font_mem_dout[258] => Mux0.IN262
font_mem_dout[259] => Mux0.IN261
font_mem_dout[260] => Mux0.IN260
font_mem_dout[261] => Mux0.IN259
font_mem_dout[262] => Mux0.IN258
font_mem_dout[263] => Mux0.IN257
font_mem_dout[264] => Mux0.IN256
font_mem_dout[265] => Mux0.IN255
font_mem_dout[266] => Mux0.IN254
font_mem_dout[267] => Mux0.IN253
font_mem_dout[268] => Mux0.IN252
font_mem_dout[269] => Mux0.IN251
font_mem_dout[270] => Mux0.IN250
font_mem_dout[271] => Mux0.IN249
font_mem_dout[272] => Mux0.IN248
font_mem_dout[273] => Mux0.IN247
font_mem_dout[274] => Mux0.IN246
font_mem_dout[275] => Mux0.IN245
font_mem_dout[276] => Mux0.IN244
font_mem_dout[277] => Mux0.IN243
font_mem_dout[278] => Mux0.IN242
font_mem_dout[279] => Mux0.IN241
font_mem_dout[280] => Mux0.IN240
font_mem_dout[281] => Mux0.IN239
font_mem_dout[282] => Mux0.IN238
font_mem_dout[283] => Mux0.IN237
font_mem_dout[284] => Mux0.IN236
font_mem_dout[285] => Mux0.IN235
font_mem_dout[286] => Mux0.IN234
font_mem_dout[287] => Mux0.IN233
font_mem_dout[288] => Mux0.IN232
font_mem_dout[289] => Mux0.IN231
font_mem_dout[290] => Mux0.IN230
font_mem_dout[291] => Mux0.IN229
font_mem_dout[292] => Mux0.IN228
font_mem_dout[293] => Mux0.IN227
font_mem_dout[294] => Mux0.IN226
font_mem_dout[295] => Mux0.IN225
font_mem_dout[296] => Mux0.IN224
font_mem_dout[297] => Mux0.IN223
font_mem_dout[298] => Mux0.IN222
font_mem_dout[299] => Mux0.IN221
font_mem_dout[300] => Mux0.IN220
font_mem_dout[301] => Mux0.IN219
font_mem_dout[302] => Mux0.IN218
font_mem_dout[303] => Mux0.IN217
font_mem_dout[304] => Mux0.IN216
font_mem_dout[305] => Mux0.IN215
font_mem_dout[306] => Mux0.IN214
font_mem_dout[307] => Mux0.IN213
font_mem_dout[308] => Mux0.IN212
font_mem_dout[309] => Mux0.IN211
font_mem_dout[310] => Mux0.IN210
font_mem_dout[311] => Mux0.IN209
font_mem_dout[312] => Mux0.IN208
font_mem_dout[313] => Mux0.IN207
font_mem_dout[314] => Mux0.IN206
font_mem_addr[0] <= font_mem_addr.DB_MAX_OUTPUT_PORT_TYPE
font_mem_addr[1] <= font_mem_addr.DB_MAX_OUTPUT_PORT_TYPE
font_mem_addr[2] <= font_mem_addr.DB_MAX_OUTPUT_PORT_TYPE
font_mem_addr[3] <= font_mem_addr.DB_MAX_OUTPUT_PORT_TYPE
font_mem_addr[4] <= font_mem_addr.DB_MAX_OUTPUT_PORT_TYPE
font_mem_addr[5] <= font_mem_addr.DB_MAX_OUTPUT_PORT_TYPE
font_mem_addr[6] <= font_mem_addr.DB_MAX_OUTPUT_PORT_TYPE
pxi <= pxi.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|Edge_Trigger:TH_SW
clk => state~2.DATAIN
rst => state~4.DATAIN
in => state.DATAB
in => state.DATAA
in => state.00.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|CNT:theme
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
rst => cnt[0]~reg0.ACLR
rst => cnt[1]~reg0.ACLR
rst => cnt[2]~reg0.ACLR
en => cnt[0]~reg0.ENA
en => cnt[2]~reg0.ENA
en => cnt[1]~reg0.ENA
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|Theme_Handler:TH
pxi => Mux0.IN4
pxi => Mux1.IN5
pxi => Mux2.IN4
pxi => Mux3.IN5
pxi => Mux4.IN5
pxi => Mux5.IN5
pxi => Mux6.IN5
pxi => Mux7.IN6
pxi => Mux8.IN4
pxi => Mux9.IN5
pxi => Mux10.IN3
pxi => Mux11.IN5
pxi => Mux12.IN4
pxi => Mux13.IN6
pxi => Mux14.IN4
pxi => Mux15.IN6
pxi => Mux16.IN4
pxi => Mux17.IN5
pxi => Mux18.IN5
pxi => Mux19.IN6
pxi => Mux20.IN6
pxi => Mux21.IN6
pxi => Mux22.IN4
pxi => Mux23.IN6
pxi => Mux8.IN5
pxi => Mux10.IN4
pxi => Mux12.IN5
pxi => Mux14.IN5
pxi => Mux0.IN5
pxi => Mux1.IN6
pxi => Mux2.IN5
pxi => Mux3.IN6
pxi => Mux4.IN6
pxi => Mux5.IN6
pxi => Mux6.IN6
pxi => Mux7.IN7
pxi => Mux8.IN6
pxi => Mux9.IN6
pxi => Mux10.IN5
pxi => Mux11.IN6
pxi => Mux12.IN6
pxi => Mux13.IN7
pxi => Mux14.IN6
pxi => Mux15.IN7
pxi => Mux16.IN5
pxi => Mux17.IN6
pxi => Mux22.IN5
pxi => Mux23.IN7
pxi => Mux0.IN6
pxi => Mux2.IN6
pxi => Mux4.IN7
pxi => Mux6.IN7
pxi => Mux8.IN7
pxi => Mux10.IN6
pxi => Mux12.IN7
pxi => Mux14.IN7
pxi => Mux16.IN6
pxi => Mux18.IN6
pxi => Mux20.IN7
pxi => Mux22.IN6
pxi => Mux0.IN7
pxi => Mux1.IN7
pxi => Mux2.IN7
pxi => Mux3.IN7
pxi => Mux5.IN7
pxi => Mux9.IN7
pxi => Mux10.IN7
pxi => Mux11.IN7
pxi => Mux16.IN7
pxi => Mux17.IN7
pxi => Mux18.IN7
pxi => Mux19.IN7
pxi => Mux21.IN7
pxi => Mux22.IN7
pxi => Mux0.IN2
pxi => Mux0.IN3
pxi => Mux1.IN4
pxi => Mux2.IN1
pxi => Mux2.IN2
pxi => Mux2.IN3
pxi => Mux3.IN4
pxi => Mux4.IN2
pxi => Mux4.IN3
pxi => Mux4.IN4
pxi => Mux5.IN4
pxi => Mux6.IN2
pxi => Mux6.IN3
pxi => Mux6.IN4
pxi => Mux7.IN5
pxi => Mux8.IN2
pxi => Mux8.IN3
pxi => Mux9.IN3
pxi => Mux9.IN4
pxi => Mux10.IN1
pxi => Mux10.IN2
pxi => Mux11.IN3
pxi => Mux11.IN4
pxi => Mux12.IN2
pxi => Mux12.IN3
pxi => Mux13.IN4
pxi => Mux13.IN5
pxi => Mux14.IN1
pxi => Mux14.IN2
pxi => Mux14.IN3
pxi => Mux15.IN4
pxi => Mux15.IN5
pxi => Mux16.IN2
pxi => Mux16.IN3
pxi => Mux17.IN4
pxi => Mux18.IN2
pxi => Mux18.IN3
pxi => Mux18.IN4
pxi => Mux19.IN5
pxi => Mux20.IN3
pxi => Mux20.IN4
pxi => Mux20.IN5
pxi => Mux21.IN5
pxi => Mux22.IN1
pxi => Mux22.IN2
pxi => Mux22.IN3
pxi => Mux23.IN5
theme[0] => Mux0.IN10
theme[0] => Mux1.IN10
theme[0] => Mux2.IN10
theme[0] => Mux3.IN10
theme[0] => Mux4.IN10
theme[0] => Mux5.IN10
theme[0] => Mux6.IN10
theme[0] => Mux7.IN10
theme[0] => Mux8.IN10
theme[0] => Mux9.IN10
theme[0] => Mux10.IN10
theme[0] => Mux11.IN10
theme[0] => Mux12.IN10
theme[0] => Mux13.IN10
theme[0] => Mux14.IN10
theme[0] => Mux15.IN10
theme[0] => Mux16.IN10
theme[0] => Mux17.IN10
theme[0] => Mux18.IN10
theme[0] => Mux19.IN10
theme[0] => Mux20.IN10
theme[0] => Mux21.IN10
theme[0] => Mux22.IN10
theme[0] => Mux23.IN10
theme[1] => Mux0.IN9
theme[1] => Mux1.IN9
theme[1] => Mux2.IN9
theme[1] => Mux3.IN9
theme[1] => Mux4.IN9
theme[1] => Mux5.IN9
theme[1] => Mux6.IN9
theme[1] => Mux7.IN9
theme[1] => Mux8.IN9
theme[1] => Mux9.IN9
theme[1] => Mux10.IN9
theme[1] => Mux11.IN9
theme[1] => Mux12.IN9
theme[1] => Mux13.IN9
theme[1] => Mux14.IN9
theme[1] => Mux15.IN9
theme[1] => Mux16.IN9
theme[1] => Mux17.IN9
theme[1] => Mux18.IN9
theme[1] => Mux19.IN9
theme[1] => Mux20.IN9
theme[1] => Mux21.IN9
theme[1] => Mux22.IN9
theme[1] => Mux23.IN9
theme[2] => Mux0.IN8
theme[2] => Mux1.IN8
theme[2] => Mux2.IN8
theme[2] => Mux3.IN8
theme[2] => Mux4.IN8
theme[2] => Mux5.IN8
theme[2] => Mux6.IN8
theme[2] => Mux7.IN8
theme[2] => Mux8.IN8
theme[2] => Mux9.IN8
theme[2] => Mux10.IN8
theme[2] => Mux11.IN8
theme[2] => Mux12.IN8
theme[2] => Mux13.IN8
theme[2] => Mux14.IN8
theme[2] => Mux15.IN8
theme[2] => Mux16.IN8
theme[2] => Mux17.IN8
theme[2] => Mux18.IN8
theme[2] => Mux19.IN8
theme[2] => Mux20.IN8
theme[2] => Mux21.IN8
theme[2] => Mux22.IN8
theme[2] => Mux23.IN8
R[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
G[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
G[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
G[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
G[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
G[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
G[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
G[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
G[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
B[0] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|T_FF:TFF
clk => q~reg0.CLK
rst => q~reg0.ACLR
t => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|Edge_Trigger:sens_mode_SW
clk => state~2.DATAIN
rst => state~4.DATAIN
in => state.DATAB
in => state.DATAA
in => state.00.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|CNT:sens_mode_CNT
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
rst => cnt[0]~reg0.ACLR
rst => cnt[1]~reg0.ACLR
rst => cnt[2]~reg0.ACLR
en => cnt[0]~reg0.ENA
en => cnt[2]~reg0.ENA
en => cnt[1]~reg0.ENA
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|BCD_7Seg:sens_mode_7seg
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
HEX0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|Edge_Trigger:sens_t_SW
clk => state~2.DATAIN
rst => state~4.DATAIN
in => state.DATAB
in => state.DATAA
in => state.00.DATAIN
out <= out.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|UDL_CNT:sens_t_CNT
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
rst => cnt[0]~reg0.ACLR
rst => cnt[1]~reg0.ACLR
rst => cnt[2]~reg0.ACLR
en => cnt[0]~reg0.ENA
en => cnt[2]~reg0.ENA
en => cnt[1]~reg0.ENA
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
d_nu => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pl => cnt.OUTPUTSELECT
pin[0] => cnt.DATAB
pin[1] => cnt.DATAB
pin[2] => cnt.DATAB
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Txt_Renderer|BCD_7Seg:sens_t_7seg
A[0] => Decoder0.IN3
A[1] => Decoder0.IN2
A[2] => Decoder0.IN1
A[3] => Decoder0.IN0
HEX0[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX0[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX0[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX0[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX0[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX0[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX0[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


