
DCMotor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ae0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003bc  08008c80  08008c80  00018c80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800903c  0800903c  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800903c  0800903c  0001903c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009044  08009044  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009044  08009044  00019044  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009048  08009048  00019048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800904c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  200001d8  08009224  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000580  08009224  00020580  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000dfac  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002186  00000000  00000000  0002e1f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d78  00000000  00000000  00030380  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a76  00000000  00000000  000310f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000174d0  00000000  00000000  00031b6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000fb9b  00000000  00000000  0004903e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008fd2e  00000000  00000000  00058bd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004950  00000000  00000000  000e8908  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000ed258  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008c68 	.word	0x08008c68

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	08008c68 	.word	0x08008c68

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b970 	b.w	8000ef0 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9e08      	ldr	r6, [sp, #32]
 8000c2e:	460d      	mov	r5, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	460f      	mov	r7, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4694      	mov	ip, r2
 8000c3c:	d965      	bls.n	8000d0a <__udivmoddi4+0xe2>
 8000c3e:	fab2 f382 	clz	r3, r2
 8000c42:	b143      	cbz	r3, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c48:	f1c3 0220 	rsb	r2, r3, #32
 8000c4c:	409f      	lsls	r7, r3
 8000c4e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c52:	4317      	orrs	r7, r2
 8000c54:	409c      	lsls	r4, r3
 8000c56:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c5a:	fa1f f58c 	uxth.w	r5, ip
 8000c5e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c62:	0c22      	lsrs	r2, r4, #16
 8000c64:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c68:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c6c:	fb01 f005 	mul.w	r0, r1, r5
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d90a      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c74:	eb1c 0202 	adds.w	r2, ip, r2
 8000c78:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c7c:	f080 811c 	bcs.w	8000eb8 <__udivmoddi4+0x290>
 8000c80:	4290      	cmp	r0, r2
 8000c82:	f240 8119 	bls.w	8000eb8 <__udivmoddi4+0x290>
 8000c86:	3902      	subs	r1, #2
 8000c88:	4462      	add	r2, ip
 8000c8a:	1a12      	subs	r2, r2, r0
 8000c8c:	b2a4      	uxth	r4, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c9a:	fb00 f505 	mul.w	r5, r0, r5
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x90>
 8000ca2:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000caa:	f080 8107 	bcs.w	8000ebc <__udivmoddi4+0x294>
 8000cae:	42a5      	cmp	r5, r4
 8000cb0:	f240 8104 	bls.w	8000ebc <__udivmoddi4+0x294>
 8000cb4:	4464      	add	r4, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cbc:	1b64      	subs	r4, r4, r5
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11e      	cbz	r6, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40dc      	lsrs	r4, r3
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d908      	bls.n	8000ce4 <__udivmoddi4+0xbc>
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	f000 80ed 	beq.w	8000eb2 <__udivmoddi4+0x28a>
 8000cd8:	2100      	movs	r1, #0
 8000cda:	e9c6 0500 	strd	r0, r5, [r6]
 8000cde:	4608      	mov	r0, r1
 8000ce0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce4:	fab3 f183 	clz	r1, r3
 8000ce8:	2900      	cmp	r1, #0
 8000cea:	d149      	bne.n	8000d80 <__udivmoddi4+0x158>
 8000cec:	42ab      	cmp	r3, r5
 8000cee:	d302      	bcc.n	8000cf6 <__udivmoddi4+0xce>
 8000cf0:	4282      	cmp	r2, r0
 8000cf2:	f200 80f8 	bhi.w	8000ee6 <__udivmoddi4+0x2be>
 8000cf6:	1a84      	subs	r4, r0, r2
 8000cf8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4617      	mov	r7, r2
 8000d00:	2e00      	cmp	r6, #0
 8000d02:	d0e2      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	e9c6 4700 	strd	r4, r7, [r6]
 8000d08:	e7df      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d0a:	b902      	cbnz	r2, 8000d0e <__udivmoddi4+0xe6>
 8000d0c:	deff      	udf	#255	; 0xff
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f040 8090 	bne.w	8000e38 <__udivmoddi4+0x210>
 8000d18:	1a8a      	subs	r2, r1, r2
 8000d1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d1e:	fa1f fe8c 	uxth.w	lr, ip
 8000d22:	2101      	movs	r1, #1
 8000d24:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d28:	fb07 2015 	mls	r0, r7, r5, r2
 8000d2c:	0c22      	lsrs	r2, r4, #16
 8000d2e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d32:	fb0e f005 	mul.w	r0, lr, r5
 8000d36:	4290      	cmp	r0, r2
 8000d38:	d908      	bls.n	8000d4c <__udivmoddi4+0x124>
 8000d3a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d3e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d42:	d202      	bcs.n	8000d4a <__udivmoddi4+0x122>
 8000d44:	4290      	cmp	r0, r2
 8000d46:	f200 80cb 	bhi.w	8000ee0 <__udivmoddi4+0x2b8>
 8000d4a:	4645      	mov	r5, r8
 8000d4c:	1a12      	subs	r2, r2, r0
 8000d4e:	b2a4      	uxth	r4, r4
 8000d50:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d54:	fb07 2210 	mls	r2, r7, r0, r2
 8000d58:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d5c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d60:	45a6      	cmp	lr, r4
 8000d62:	d908      	bls.n	8000d76 <__udivmoddi4+0x14e>
 8000d64:	eb1c 0404 	adds.w	r4, ip, r4
 8000d68:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d6c:	d202      	bcs.n	8000d74 <__udivmoddi4+0x14c>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f200 80bb 	bhi.w	8000eea <__udivmoddi4+0x2c2>
 8000d74:	4610      	mov	r0, r2
 8000d76:	eba4 040e 	sub.w	r4, r4, lr
 8000d7a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d7e:	e79f      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d80:	f1c1 0720 	rsb	r7, r1, #32
 8000d84:	408b      	lsls	r3, r1
 8000d86:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d8a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d92:	fa20 f307 	lsr.w	r3, r0, r7
 8000d96:	40fd      	lsrs	r5, r7
 8000d98:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d9c:	4323      	orrs	r3, r4
 8000d9e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000da2:	fa1f fe8c 	uxth.w	lr, ip
 8000da6:	fb09 5518 	mls	r5, r9, r8, r5
 8000daa:	0c1c      	lsrs	r4, r3, #16
 8000dac:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000db0:	fb08 f50e 	mul.w	r5, r8, lr
 8000db4:	42a5      	cmp	r5, r4
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	fa00 f001 	lsl.w	r0, r0, r1
 8000dbe:	d90b      	bls.n	8000dd8 <__udivmoddi4+0x1b0>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc8:	f080 8088 	bcs.w	8000edc <__udivmoddi4+0x2b4>
 8000dcc:	42a5      	cmp	r5, r4
 8000dce:	f240 8085 	bls.w	8000edc <__udivmoddi4+0x2b4>
 8000dd2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dd6:	4464      	add	r4, ip
 8000dd8:	1b64      	subs	r4, r4, r5
 8000dda:	b29d      	uxth	r5, r3
 8000ddc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000de0:	fb09 4413 	mls	r4, r9, r3, r4
 8000de4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000de8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dec:	45a6      	cmp	lr, r4
 8000dee:	d908      	bls.n	8000e02 <__udivmoddi4+0x1da>
 8000df0:	eb1c 0404 	adds.w	r4, ip, r4
 8000df4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000df8:	d26c      	bcs.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfa:	45a6      	cmp	lr, r4
 8000dfc:	d96a      	bls.n	8000ed4 <__udivmoddi4+0x2ac>
 8000dfe:	3b02      	subs	r3, #2
 8000e00:	4464      	add	r4, ip
 8000e02:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e06:	fba3 9502 	umull	r9, r5, r3, r2
 8000e0a:	eba4 040e 	sub.w	r4, r4, lr
 8000e0e:	42ac      	cmp	r4, r5
 8000e10:	46c8      	mov	r8, r9
 8000e12:	46ae      	mov	lr, r5
 8000e14:	d356      	bcc.n	8000ec4 <__udivmoddi4+0x29c>
 8000e16:	d053      	beq.n	8000ec0 <__udivmoddi4+0x298>
 8000e18:	b156      	cbz	r6, 8000e30 <__udivmoddi4+0x208>
 8000e1a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e1e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e22:	fa04 f707 	lsl.w	r7, r4, r7
 8000e26:	40ca      	lsrs	r2, r1
 8000e28:	40cc      	lsrs	r4, r1
 8000e2a:	4317      	orrs	r7, r2
 8000e2c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e30:	4618      	mov	r0, r3
 8000e32:	2100      	movs	r1, #0
 8000e34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e38:	f1c3 0120 	rsb	r1, r3, #32
 8000e3c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e40:	fa20 f201 	lsr.w	r2, r0, r1
 8000e44:	fa25 f101 	lsr.w	r1, r5, r1
 8000e48:	409d      	lsls	r5, r3
 8000e4a:	432a      	orrs	r2, r5
 8000e4c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e58:	fb07 1510 	mls	r5, r7, r0, r1
 8000e5c:	0c11      	lsrs	r1, r2, #16
 8000e5e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e62:	fb00 f50e 	mul.w	r5, r0, lr
 8000e66:	428d      	cmp	r5, r1
 8000e68:	fa04 f403 	lsl.w	r4, r4, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x258>
 8000e6e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e72:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e76:	d22f      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e78:	428d      	cmp	r5, r1
 8000e7a:	d92d      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1b49      	subs	r1, r1, r5
 8000e82:	b292      	uxth	r2, r2
 8000e84:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e88:	fb07 1115 	mls	r1, r7, r5, r1
 8000e8c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e90:	fb05 f10e 	mul.w	r1, r5, lr
 8000e94:	4291      	cmp	r1, r2
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x282>
 8000e98:	eb1c 0202 	adds.w	r2, ip, r2
 8000e9c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ea0:	d216      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea2:	4291      	cmp	r1, r2
 8000ea4:	d914      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000ea6:	3d02      	subs	r5, #2
 8000ea8:	4462      	add	r2, ip
 8000eaa:	1a52      	subs	r2, r2, r1
 8000eac:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000eb0:	e738      	b.n	8000d24 <__udivmoddi4+0xfc>
 8000eb2:	4631      	mov	r1, r6
 8000eb4:	4630      	mov	r0, r6
 8000eb6:	e708      	b.n	8000cca <__udivmoddi4+0xa2>
 8000eb8:	4639      	mov	r1, r7
 8000eba:	e6e6      	b.n	8000c8a <__udivmoddi4+0x62>
 8000ebc:	4610      	mov	r0, r2
 8000ebe:	e6fb      	b.n	8000cb8 <__udivmoddi4+0x90>
 8000ec0:	4548      	cmp	r0, r9
 8000ec2:	d2a9      	bcs.n	8000e18 <__udivmoddi4+0x1f0>
 8000ec4:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	e7a3      	b.n	8000e18 <__udivmoddi4+0x1f0>
 8000ed0:	4645      	mov	r5, r8
 8000ed2:	e7ea      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ed4:	462b      	mov	r3, r5
 8000ed6:	e794      	b.n	8000e02 <__udivmoddi4+0x1da>
 8000ed8:	4640      	mov	r0, r8
 8000eda:	e7d1      	b.n	8000e80 <__udivmoddi4+0x258>
 8000edc:	46d0      	mov	r8, sl
 8000ede:	e77b      	b.n	8000dd8 <__udivmoddi4+0x1b0>
 8000ee0:	3d02      	subs	r5, #2
 8000ee2:	4462      	add	r2, ip
 8000ee4:	e732      	b.n	8000d4c <__udivmoddi4+0x124>
 8000ee6:	4608      	mov	r0, r1
 8000ee8:	e70a      	b.n	8000d00 <__udivmoddi4+0xd8>
 8000eea:	4464      	add	r4, ip
 8000eec:	3802      	subs	r0, #2
 8000eee:	e742      	b.n	8000d76 <__udivmoddi4+0x14e>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <updatePID>:
#include "PID.h"

void updatePID(PID_Controller* pid, double current) {
 8000ef4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000ef8:	b08a      	sub	sp, #40	; 0x28
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	60f8      	str	r0, [r7, #12]
 8000efe:	ed87 0b00 	vstr	d0, [r7]
    double error = pid->target - current;
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8000f08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000f0c:	f7ff f9c4 	bl	8000298 <__aeabi_dsub>
 8000f10:	4602      	mov	r2, r0
 8000f12:	460b      	mov	r3, r1
 8000f14:	e9c7 2308 	strd	r2, r3, [r7, #32]
    // Proportional
    double P = pid->Kp * error;
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f1e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000f22:	f7ff fb71 	bl	8000608 <__aeabi_dmul>
 8000f26:	4602      	mov	r2, r0
 8000f28:	460b      	mov	r3, r1
 8000f2a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    // Integral term (with anti-windup)
    pid->integral += pid->Ki * error * (pid->dt/1000);
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8000f3a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000f3e:	f7ff fb63 	bl	8000608 <__aeabi_dmul>
 8000f42:	4602      	mov	r2, r0
 8000f44:	460b      	mov	r3, r1
 8000f46:	4690      	mov	r8, r2
 8000f48:	4699      	mov	r9, r3
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8000f50:	f04f 0200 	mov.w	r2, #0
 8000f54:	4b4e      	ldr	r3, [pc, #312]	; (8001090 <updatePID+0x19c>)
 8000f56:	f7ff fc81 	bl	800085c <__aeabi_ddiv>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	4640      	mov	r0, r8
 8000f60:	4649      	mov	r1, r9
 8000f62:	f7ff fb51 	bl	8000608 <__aeabi_dmul>
 8000f66:	4602      	mov	r2, r0
 8000f68:	460b      	mov	r3, r1
 8000f6a:	4620      	mov	r0, r4
 8000f6c:	4629      	mov	r1, r5
 8000f6e:	f7ff f995 	bl	800029c <__adddf3>
 8000f72:	4602      	mov	r2, r0
 8000f74:	460b      	mov	r3, r1
 8000f76:	68f9      	ldr	r1, [r7, #12]
 8000f78:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    if (pid->integral > pid->max_output) {
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000f88:	f7ff fdce 	bl	8000b28 <__aeabi_dcmpgt>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d006      	beq.n	8000fa0 <updatePID+0xac>
        pid->integral = pid->max_output;
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8000f98:	68f9      	ldr	r1, [r7, #12]
 8000f9a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8000f9e:	e010      	b.n	8000fc2 <updatePID+0xce>
    } else if (pid->integral < pid->min_output) {
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000fac:	f7ff fd9e 	bl	8000aec <__aeabi_dcmplt>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d005      	beq.n	8000fc2 <updatePID+0xce>
        pid->integral = pid->min_output;
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000fbc:	68f9      	ldr	r1, [r7, #12]
 8000fbe:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    }
    // Derivative
    double D = pid->Kd * (error - pid->prev_error) / (pid->dt/1000);
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8000fce:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8000fd2:	f7ff f961 	bl	8000298 <__aeabi_dsub>
 8000fd6:	4602      	mov	r2, r0
 8000fd8:	460b      	mov	r3, r1
 8000fda:	4620      	mov	r0, r4
 8000fdc:	4629      	mov	r1, r5
 8000fde:	f7ff fb13 	bl	8000608 <__aeabi_dmul>
 8000fe2:	4602      	mov	r2, r0
 8000fe4:	460b      	mov	r3, r1
 8000fe6:	4614      	mov	r4, r2
 8000fe8:	461d      	mov	r5, r3
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8000ff0:	f04f 0200 	mov.w	r2, #0
 8000ff4:	4b26      	ldr	r3, [pc, #152]	; (8001090 <updatePID+0x19c>)
 8000ff6:	f7ff fc31 	bl	800085c <__aeabi_ddiv>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	4620      	mov	r0, r4
 8001000:	4629      	mov	r1, r5
 8001002:	f7ff fc2b 	bl	800085c <__aeabi_ddiv>
 8001006:	4602      	mov	r2, r0
 8001008:	460b      	mov	r3, r1
 800100a:	e9c7 2304 	strd	r2, r3, [r7, #16]
    // Total
    pid->output = P + pid->integral + D;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001014:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001018:	f7ff f940 	bl	800029c <__adddf3>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	4610      	mov	r0, r2
 8001022:	4619      	mov	r1, r3
 8001024:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001028:	f7ff f938 	bl	800029c <__adddf3>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	68f9      	ldr	r1, [r7, #12]
 8001032:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
    // Saturate output within limits
    if (pid->output > pid->max_output) {
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001042:	f7ff fd71 	bl	8000b28 <__aeabi_dcmpgt>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d006      	beq.n	800105a <updatePID+0x166>
    	pid->output = pid->max_output;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001052:	68f9      	ldr	r1, [r7, #12]
 8001054:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 8001058:	e010      	b.n	800107c <updatePID+0x188>
    } else if (pid->output < pid->min_output) {
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001066:	f7ff fd41 	bl	8000aec <__aeabi_dcmplt>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d005      	beq.n	800107c <updatePID+0x188>
    	pid->output = pid->min_output;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001076:	68f9      	ldr	r1, [r7, #12]
 8001078:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
    }
    pid->prev_error = error;
 800107c:	68f9      	ldr	r1, [r7, #12]
 800107e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001082:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
}
 8001086:	bf00      	nop
 8001088:	3728      	adds	r7, #40	; 0x28
 800108a:	46bd      	mov	sp, r7
 800108c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001090:	408f4000 	.word	0x408f4000

08001094 <ParseSBUS>:
#include "Sbus.h"

void ParseSBUS(tsbus* sbus){
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
	sbus->ch[0]  = ( (sbus->ReceivedData[1]		| sbus->ReceivedData[2]<<8) 								& 0x07FF );
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	785b      	ldrb	r3, [r3, #1]
 80010a0:	b21a      	sxth	r2, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	789b      	ldrb	r3, [r3, #2]
 80010a6:	021b      	lsls	r3, r3, #8
 80010a8:	b21b      	sxth	r3, r3
 80010aa:	4313      	orrs	r3, r2
 80010ac:	b21b      	sxth	r3, r3
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010b4:	b29a      	uxth	r2, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	835a      	strh	r2, [r3, #26]
	sbus->ch[1]  = ( (sbus->ReceivedData[2]>>3	| sbus->ReceivedData[3]<<5) 								& 0x07FF );
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	789b      	ldrb	r3, [r3, #2]
 80010be:	08db      	lsrs	r3, r3, #3
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	b21a      	sxth	r2, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	78db      	ldrb	r3, [r3, #3]
 80010c8:	015b      	lsls	r3, r3, #5
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	4313      	orrs	r3, r2
 80010ce:	b21b      	sxth	r3, r3
 80010d0:	b29b      	uxth	r3, r3
 80010d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010d6:	b29a      	uxth	r2, r3
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	839a      	strh	r2, [r3, #28]
	sbus->ch[2]  = ( (sbus->ReceivedData[3]>>6	| sbus->ReceivedData[4]<<2 	| sbus->ReceivedData[5]<<10 ) 	& 0x07FF );
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	78db      	ldrb	r3, [r3, #3]
 80010e0:	099b      	lsrs	r3, r3, #6
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	b21a      	sxth	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	791b      	ldrb	r3, [r3, #4]
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b21a      	sxth	r2, r3
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	795b      	ldrb	r3, [r3, #5]
 80010f6:	029b      	lsls	r3, r3, #10
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	4313      	orrs	r3, r2
 80010fc:	b21b      	sxth	r3, r3
 80010fe:	b29b      	uxth	r3, r3
 8001100:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001104:	b29a      	uxth	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	83da      	strh	r2, [r3, #30]
	sbus->ch[3]  = ( (sbus->ReceivedData[5]>>1	| sbus->ReceivedData[6]<<7) 								& 0x07FF );
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	795b      	ldrb	r3, [r3, #5]
 800110e:	085b      	lsrs	r3, r3, #1
 8001110:	b2db      	uxtb	r3, r3
 8001112:	b21a      	sxth	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	799b      	ldrb	r3, [r3, #6]
 8001118:	01db      	lsls	r3, r3, #7
 800111a:	b21b      	sxth	r3, r3
 800111c:	4313      	orrs	r3, r2
 800111e:	b21b      	sxth	r3, r3
 8001120:	b29b      	uxth	r3, r3
 8001122:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001126:	b29a      	uxth	r2, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	841a      	strh	r2, [r3, #32]
	sbus->ch[4]  = ( (sbus->ReceivedData[6]>>4	| sbus->ReceivedData[7]<<4) 								& 0x07FF );
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	799b      	ldrb	r3, [r3, #6]
 8001130:	091b      	lsrs	r3, r3, #4
 8001132:	b2db      	uxtb	r3, r3
 8001134:	b21a      	sxth	r2, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	79db      	ldrb	r3, [r3, #7]
 800113a:	011b      	lsls	r3, r3, #4
 800113c:	b21b      	sxth	r3, r3
 800113e:	4313      	orrs	r3, r2
 8001140:	b21b      	sxth	r3, r3
 8001142:	b29b      	uxth	r3, r3
 8001144:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001148:	b29a      	uxth	r2, r3
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	845a      	strh	r2, [r3, #34]	; 0x22
	sbus->ch[5]  = ( (sbus->ReceivedData[7]>>7	| sbus->ReceivedData[8]<<1	| sbus->ReceivedData[9]<<9 ) 	& 0x07FF );
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	79db      	ldrb	r3, [r3, #7]
 8001152:	09db      	lsrs	r3, r3, #7
 8001154:	b2db      	uxtb	r3, r3
 8001156:	b21a      	sxth	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	7a1b      	ldrb	r3, [r3, #8]
 800115c:	005b      	lsls	r3, r3, #1
 800115e:	b21b      	sxth	r3, r3
 8001160:	4313      	orrs	r3, r2
 8001162:	b21a      	sxth	r2, r3
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	7a5b      	ldrb	r3, [r3, #9]
 8001168:	025b      	lsls	r3, r3, #9
 800116a:	b21b      	sxth	r3, r3
 800116c:	4313      	orrs	r3, r2
 800116e:	b21b      	sxth	r3, r3
 8001170:	b29b      	uxth	r3, r3
 8001172:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001176:	b29a      	uxth	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	849a      	strh	r2, [r3, #36]	; 0x24
	sbus->ch[6]  = ( (sbus->ReceivedData[9]>>2 	| sbus->ReceivedData[10]<<6) 								& 0x07FF );
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	7a5b      	ldrb	r3, [r3, #9]
 8001180:	089b      	lsrs	r3, r3, #2
 8001182:	b2db      	uxtb	r3, r3
 8001184:	b21a      	sxth	r2, r3
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	7a9b      	ldrb	r3, [r3, #10]
 800118a:	019b      	lsls	r3, r3, #6
 800118c:	b21b      	sxth	r3, r3
 800118e:	4313      	orrs	r3, r2
 8001190:	b21b      	sxth	r3, r3
 8001192:	b29b      	uxth	r3, r3
 8001194:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001198:	b29a      	uxth	r2, r3
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	84da      	strh	r2, [r3, #38]	; 0x26
	sbus->ch[7]  = ( (sbus->ReceivedData[10]>>5 | sbus->ReceivedData[11]<<3) 								& 0x07FF );
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	7a9b      	ldrb	r3, [r3, #10]
 80011a2:	095b      	lsrs	r3, r3, #5
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	b21a      	sxth	r2, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	7adb      	ldrb	r3, [r3, #11]
 80011ac:	00db      	lsls	r3, r3, #3
 80011ae:	b21b      	sxth	r3, r3
 80011b0:	4313      	orrs	r3, r2
 80011b2:	b21b      	sxth	r3, r3
 80011b4:	b29b      	uxth	r3, r3
 80011b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	851a      	strh	r2, [r3, #40]	; 0x28
	sbus->ch[8]  = ( (sbus->ReceivedData[12]	| sbus->ReceivedData[13]<<8) 								& 0x07FF );
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	7b1b      	ldrb	r3, [r3, #12]
 80011c4:	b21a      	sxth	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	7b5b      	ldrb	r3, [r3, #13]
 80011ca:	021b      	lsls	r3, r3, #8
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	4313      	orrs	r3, r2
 80011d0:	b21b      	sxth	r3, r3
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011d8:	b29a      	uxth	r2, r3
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	855a      	strh	r2, [r3, #42]	; 0x2a
	sbus->ch[9]  = ( (sbus->ReceivedData[13]>>3 | sbus->ReceivedData[14]<<5) 								& 0x07FF );
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	7b5b      	ldrb	r3, [r3, #13]
 80011e2:	08db      	lsrs	r3, r3, #3
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	b21a      	sxth	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	7b9b      	ldrb	r3, [r3, #14]
 80011ec:	015b      	lsls	r3, r3, #5
 80011ee:	b21b      	sxth	r3, r3
 80011f0:	4313      	orrs	r3, r2
 80011f2:	b21b      	sxth	r3, r3
 80011f4:	b29b      	uxth	r3, r3
 80011f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011fa:	b29a      	uxth	r2, r3
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	859a      	strh	r2, [r3, #44]	; 0x2c
	sbus->ch[10] = ( (sbus->ReceivedData[14]>>6 | sbus->ReceivedData[15]<<2 | sbus->ReceivedData[16]<<10) 	& 0x07FF );
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	7b9b      	ldrb	r3, [r3, #14]
 8001204:	099b      	lsrs	r3, r3, #6
 8001206:	b2db      	uxtb	r3, r3
 8001208:	b21a      	sxth	r2, r3
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	7bdb      	ldrb	r3, [r3, #15]
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	b21b      	sxth	r3, r3
 8001212:	4313      	orrs	r3, r2
 8001214:	b21a      	sxth	r2, r3
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	7c1b      	ldrb	r3, [r3, #16]
 800121a:	029b      	lsls	r3, r3, #10
 800121c:	b21b      	sxth	r3, r3
 800121e:	4313      	orrs	r3, r2
 8001220:	b21b      	sxth	r3, r3
 8001222:	b29b      	uxth	r3, r3
 8001224:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001228:	b29a      	uxth	r2, r3
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	85da      	strh	r2, [r3, #46]	; 0x2e
	sbus->ch[11] = ( (sbus->ReceivedData[16]>>1 | sbus->ReceivedData[17]<<7)								& 0x07FF );
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	7c1b      	ldrb	r3, [r3, #16]
 8001232:	085b      	lsrs	r3, r3, #1
 8001234:	b2db      	uxtb	r3, r3
 8001236:	b21a      	sxth	r2, r3
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	7c5b      	ldrb	r3, [r3, #17]
 800123c:	01db      	lsls	r3, r3, #7
 800123e:	b21b      	sxth	r3, r3
 8001240:	4313      	orrs	r3, r2
 8001242:	b21b      	sxth	r3, r3
 8001244:	b29b      	uxth	r3, r3
 8001246:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800124a:	b29a      	uxth	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	861a      	strh	r2, [r3, #48]	; 0x30
	sbus->ch[12] = ( (sbus->ReceivedData[17]>>4 | sbus->ReceivedData[18]<<4)								& 0x07FF );
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	7c5b      	ldrb	r3, [r3, #17]
 8001254:	091b      	lsrs	r3, r3, #4
 8001256:	b2db      	uxtb	r3, r3
 8001258:	b21a      	sxth	r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	7c9b      	ldrb	r3, [r3, #18]
 800125e:	011b      	lsls	r3, r3, #4
 8001260:	b21b      	sxth	r3, r3
 8001262:	4313      	orrs	r3, r2
 8001264:	b21b      	sxth	r3, r3
 8001266:	b29b      	uxth	r3, r3
 8001268:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800126c:	b29a      	uxth	r2, r3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	865a      	strh	r2, [r3, #50]	; 0x32
	sbus->ch[13] = ( (sbus->ReceivedData[18]>>7 | sbus->ReceivedData[19]<<1 | sbus->ReceivedData[20]<<9) 	& 0x07FF );
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	7c9b      	ldrb	r3, [r3, #18]
 8001276:	09db      	lsrs	r3, r3, #7
 8001278:	b2db      	uxtb	r3, r3
 800127a:	b21a      	sxth	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	7cdb      	ldrb	r3, [r3, #19]
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	b21b      	sxth	r3, r3
 8001284:	4313      	orrs	r3, r2
 8001286:	b21a      	sxth	r2, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	7d1b      	ldrb	r3, [r3, #20]
 800128c:	025b      	lsls	r3, r3, #9
 800128e:	b21b      	sxth	r3, r3
 8001290:	4313      	orrs	r3, r2
 8001292:	b21b      	sxth	r3, r3
 8001294:	b29b      	uxth	r3, r3
 8001296:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800129a:	b29a      	uxth	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	869a      	strh	r2, [r3, #52]	; 0x34
	sbus->ch[14] = ( (sbus->ReceivedData[20]>>2 | sbus->ReceivedData[21]<<6) 								& 0x07FF );
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	7d1b      	ldrb	r3, [r3, #20]
 80012a4:	089b      	lsrs	r3, r3, #2
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	b21a      	sxth	r2, r3
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	7d5b      	ldrb	r3, [r3, #21]
 80012ae:	019b      	lsls	r3, r3, #6
 80012b0:	b21b      	sxth	r3, r3
 80012b2:	4313      	orrs	r3, r2
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	b29b      	uxth	r3, r3
 80012b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80012bc:	b29a      	uxth	r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	86da      	strh	r2, [r3, #54]	; 0x36
	sbus->ch[15] = ( (sbus->ReceivedData[21]>>5 | sbus->ReceivedData[22]<<3) 								& 0x07FF );
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	7d5b      	ldrb	r3, [r3, #21]
 80012c6:	095b      	lsrs	r3, r3, #5
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	b21a      	sxth	r2, r3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	7d9b      	ldrb	r3, [r3, #22]
 80012d0:	00db      	lsls	r3, r3, #3
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	4313      	orrs	r3, r2
 80012d6:	b21b      	sxth	r3, r3
 80012d8:	b29b      	uxth	r3, r3
 80012da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80012de:	b29a      	uxth	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	871a      	strh	r2, [r3, #56]	; 0x38
	sbus->ch[16] = (  sbus->ReceivedData[23] 	& 0x0001 ) ? 2047: 0;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	7ddb      	ldrb	r3, [r3, #23]
 80012e8:	f003 0301 	and.w	r3, r3, #1
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d002      	beq.n	80012f6 <ParseSBUS+0x262>
 80012f0:	f240 72ff 	movw	r2, #2047	; 0x7ff
 80012f4:	e000      	b.n	80012f8 <ParseSBUS+0x264>
 80012f6:	2200      	movs	r2, #0
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	875a      	strh	r2, [r3, #58]	; 0x3a
	sbus->ch[17] = (  sbus->ReceivedData[23]>>1 & 0x0001 ) ? 2047: 0;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	7ddb      	ldrb	r3, [r3, #23]
 8001300:	085b      	lsrs	r3, r3, #1
 8001302:	b2db      	uxtb	r3, r3
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	2b00      	cmp	r3, #0
 800130a:	d002      	beq.n	8001312 <ParseSBUS+0x27e>
 800130c:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8001310:	e000      	b.n	8001314 <ParseSBUS+0x280>
 8001312:	2200      	movs	r2, #0
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	879a      	strh	r2, [r3, #60]	; 0x3c
}
 8001318:	bf00      	nop
 800131a:	370c      	adds	r7, #12
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr

08001324 <GetEncoderValue>:
#include "encoder.h"
#include "main.h"

void GetEncoderValue(encoder_data *encoder){
 8001324:	b490      	push	{r4, r7}
 8001326:	b088      	sub	sp, #32
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	  int EncoderGrayCode = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	61fb      	str	r3, [r7, #28]
	  int GrayCodeConvert[]={0,1,3,2};
 8001330:	4b0a      	ldr	r3, [pc, #40]	; (800135c <GetEncoderValue+0x38>)
 8001332:	f107 040c 	add.w	r4, r7, #12
 8001336:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001338:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			  encoder->EncoderValue--;
		  }
		  encoder->PreviusGrayCode=EncoderGrayCode;
	 }
#else
	  if (encoder->EncoderValue >=0){ encoder->direction = CW;}
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	691b      	ldr	r3, [r3, #16]
 8001340:	2b00      	cmp	r3, #0
 8001342:	db03      	blt.n	800134c <GetEncoderValue+0x28>
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	2201      	movs	r2, #1
 8001348:	731a      	strb	r2, [r3, #12]
	  else {encoder->direction = CCW;}
#endif
}
 800134a:	e002      	b.n	8001352 <GetEncoderValue+0x2e>
	  else {encoder->direction = CCW;}
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2202      	movs	r2, #2
 8001350:	731a      	strb	r2, [r3, #12]
}
 8001352:	bf00      	nop
 8001354:	3720      	adds	r7, #32
 8001356:	46bd      	mov	sp, r7
 8001358:	bc90      	pop	{r4, r7}
 800135a:	4770      	bx	lr
 800135c:	08008c80 	.word	0x08008c80

08001360 <HAL_UART_RxCpltCallback>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart2;
DMA_HandleTypeDef hdma_usart1_rx;

/* USER CODE BEGIN PV */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
	if (huart == &huart1){
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	4a05      	ldr	r2, [pc, #20]	; (8001380 <HAL_UART_RxCpltCallback+0x20>)
 800136c:	4293      	cmp	r3, r2
 800136e:	d102      	bne.n	8001376 <HAL_UART_RxCpltCallback+0x16>
		ParseSBUS(&receivedSBUS);
 8001370:	4804      	ldr	r0, [pc, #16]	; (8001384 <HAL_UART_RxCpltCallback+0x24>)
 8001372:	f7ff fe8f 	bl	8001094 <ParseSBUS>
	}
}
 8001376:	bf00      	nop
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	20000344 	.word	0x20000344
 8001384:	200001f4 	.word	0x200001f4

08001388 <HAL_UART_TxCpltCallback>:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
	if (huart == &huart2){
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	4a06      	ldr	r2, [pc, #24]	; (80013ac <HAL_UART_TxCpltCallback+0x24>)
 8001394:	4293      	cmp	r3, r2
 8001396:	d102      	bne.n	800139e <HAL_UART_TxCpltCallback+0x16>
		uart2Free=1;
 8001398:	4b05      	ldr	r3, [pc, #20]	; (80013b0 <HAL_UART_TxCpltCallback+0x28>)
 800139a:	2201      	movs	r2, #1
 800139c:	601a      	str	r2, [r3, #0]
	}
}
 800139e:	bf00      	nop
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	20000388 	.word	0x20000388
 80013b0:	20000000 	.word	0x20000000

080013b4 <HAL_TIM_IC_CaptureCallback>:
  if(GPIO_Pin==Encoder_A_Pin){TestEncoder.IT_EncoderChA= HAL_GPIO_ReadPin(Encoder_A_GPIO_Port, Encoder_A_Pin);}
  else if (GPIO_Pin==Encoder_B_Pin){TestEncoder.IT_EncoderChB= HAL_GPIO_ReadPin(Encoder_B_GPIO_Port, Encoder_B_Pin);}
}
#endif
#ifdef ENCODER_TIMER_MODE
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
	if (htim == &htim2){
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	4a07      	ldr	r2, [pc, #28]	; (80013dc <HAL_TIM_IC_CaptureCallback+0x28>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d105      	bne.n	80013d0 <HAL_TIM_IC_CaptureCallback+0x1c>
		TestEncoder.EncoderValue = __HAL_TIM_GET_COUNTER(htim);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ca:	461a      	mov	r2, r3
 80013cc:	4b04      	ldr	r3, [pc, #16]	; (80013e0 <HAL_TIM_IC_CaptureCallback+0x2c>)
 80013ce:	611a      	str	r2, [r3, #16]
	}
}
 80013d0:	bf00      	nop
 80013d2:	370c      	adds	r7, #12
 80013d4:	46bd      	mov	sp, r7
 80013d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013da:	4770      	bx	lr
 80013dc:	200002fc 	.word	0x200002fc
 80013e0:	20000238 	.word	0x20000238
 80013e4:	00000000 	.word	0x00000000

080013e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013e8:	b5b0      	push	{r4, r5, r7, lr}
 80013ea:	b09e      	sub	sp, #120	; 0x78
 80013ec:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013ee:	f000 ff19 	bl	8002224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013f2:	f000 f9df 	bl	80017b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013f6:	f000 fbaf 	bl	8001b58 <MX_GPIO_Init>
  MX_DMA_Init();
 80013fa:	f000 fb8d 	bl	8001b18 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80013fe:	f000 fb61 	bl	8001ac4 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001402:	f000 fa3f 	bl	8001884 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8001406:	f000 fb31 	bl	8001a6c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800140a:	f000 fadb 	bl	80019c4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart1, &receivedSBUS.ReceivedData[0], SBUS_LEN);
 800140e:	2219      	movs	r2, #25
 8001410:	496d      	ldr	r1, [pc, #436]	; (80015c8 <main+0x1e0>)
 8001412:	486e      	ldr	r0, [pc, #440]	; (80015cc <main+0x1e4>)
 8001414:	f003 fcfa 	bl	8004e0c <HAL_UART_Receive_DMA>
  HAL_TIM_Base_Start_IT(&htim1);
 8001418:	486d      	ldr	r0, [pc, #436]	; (80015d0 <main+0x1e8>)
 800141a:	f002 fb4b 	bl	8003ab4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800141e:	2100      	movs	r1, #0
 8001420:	486b      	ldr	r0, [pc, #428]	; (80015d0 <main+0x1e8>)
 8001422:	f002 fc03 	bl	8003c2c <HAL_TIM_PWM_Start>
  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL);
 8001426:	213c      	movs	r1, #60	; 0x3c
 8001428:	486a      	ldr	r0, [pc, #424]	; (80015d4 <main+0x1ec>)
 800142a:	f002 fd55 	bl	8003ed8 <HAL_TIM_Encoder_Start_IT>
  SystemTime=HAL_GetTick();
 800142e:	f000 ff5f 	bl	80022f0 <HAL_GetTick>
 8001432:	4603      	mov	r3, r0
 8001434:	4a68      	ldr	r2, [pc, #416]	; (80015d8 <main+0x1f0>)
 8001436:	6013      	str	r3, [r2, #0]
  TestEncoder.PreviusGrayCode=0;
 8001438:	4b68      	ldr	r3, [pc, #416]	; (80015dc <main+0x1f4>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  TestEncoder.EncoderValue=0;
 800143e:	4b67      	ldr	r3, [pc, #412]	; (80015dc <main+0x1f4>)
 8001440:	2200      	movs	r2, #0
 8001442:	611a      	str	r2, [r3, #16]
  TestEncoder.PreviousEncoderValue=0;
 8001444:	4b65      	ldr	r3, [pc, #404]	; (80015dc <main+0x1f4>)
 8001446:	2200      	movs	r2, #0
 8001448:	615a      	str	r2, [r3, #20]
  TestEncoder.SpeedRPM=0;
 800144a:	4b64      	ldr	r3, [pc, #400]	; (80015dc <main+0x1f4>)
 800144c:	2200      	movs	r2, #0
 800144e:	619a      	str	r2, [r3, #24]
  TestEncoder.direction=CW;
 8001450:	4b62      	ldr	r3, [pc, #392]	; (80015dc <main+0x1f4>)
 8001452:	2201      	movs	r2, #1
 8001454:	731a      	strb	r2, [r3, #12]
  PID.Kp=0.2;
 8001456:	4962      	ldr	r1, [pc, #392]	; (80015e0 <main+0x1f8>)
 8001458:	a357      	add	r3, pc, #348	; (adr r3, 80015b8 <main+0x1d0>)
 800145a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145e:	e9c1 2300 	strd	r2, r3, [r1]
  PID.Ki=4;
 8001462:	495f      	ldr	r1, [pc, #380]	; (80015e0 <main+0x1f8>)
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	4b5e      	ldr	r3, [pc, #376]	; (80015e4 <main+0x1fc>)
 800146a:	e9c1 2302 	strd	r2, r3, [r1, #8]
  PID.Kd=0.001;
 800146e:	495c      	ldr	r1, [pc, #368]	; (80015e0 <main+0x1f8>)
 8001470:	a353      	add	r3, pc, #332	; (adr r3, 80015c0 <main+0x1d8>)
 8001472:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001476:	e9c1 2304 	strd	r2, r3, [r1, #16]
  PID.dt=1;
 800147a:	4959      	ldr	r1, [pc, #356]	; (80015e0 <main+0x1f8>)
 800147c:	f04f 0200 	mov.w	r2, #0
 8001480:	4b59      	ldr	r3, [pc, #356]	; (80015e8 <main+0x200>)
 8001482:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
  PID.integral=0;
 8001486:	4956      	ldr	r1, [pc, #344]	; (80015e0 <main+0x1f8>)
 8001488:	f04f 0200 	mov.w	r2, #0
 800148c:	f04f 0300 	mov.w	r3, #0
 8001490:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
  PID.min_output=0;
 8001494:	4952      	ldr	r1, [pc, #328]	; (80015e0 <main+0x1f8>)
 8001496:	f04f 0200 	mov.w	r2, #0
 800149a:	f04f 0300 	mov.w	r3, #0
 800149e:	e9c1 2306 	strd	r2, r3, [r1, #24]
  PID.max_output=1000;
 80014a2:	494f      	ldr	r1, [pc, #316]	; (80015e0 <main+0x1f8>)
 80014a4:	f04f 0200 	mov.w	r2, #0
 80014a8:	4b50      	ldr	r3, [pc, #320]	; (80015ec <main+0x204>)
 80014aa:	e9c1 2308 	strd	r2, r3, [r1, #32]
  PID.output=0;
 80014ae:	494c      	ldr	r1, [pc, #304]	; (80015e0 <main+0x1f8>)
 80014b0:	f04f 0200 	mov.w	r2, #0
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
  PID.target=0;
 80014bc:	4948      	ldr	r1, [pc, #288]	; (80015e0 <main+0x1f8>)
 80014be:	f04f 0200 	mov.w	r2, #0
 80014c2:	f04f 0300 	mov.w	r3, #0
 80014c6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  //reading SBUS from remote controller and writing PWM output
	  if (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)){
 80014ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014ce:	4848      	ldr	r0, [pc, #288]	; (80015f0 <main+0x208>)
 80014d0:	f001 fdb2 	bl	8003038 <HAL_GPIO_ReadPin>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d11d      	bne.n	8001516 <main+0x12e>
		  while(!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)){}
 80014da:	bf00      	nop
 80014dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014e0:	4843      	ldr	r0, [pc, #268]	; (80015f0 <main+0x208>)
 80014e2:	f001 fda9 	bl	8003038 <HAL_GPIO_ReadPin>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d0f7      	beq.n	80014dc <main+0xf4>
		  if (ToggleSetpointInput==0){ToggleSetpointInput=1;}
 80014ec:	4b41      	ldr	r3, [pc, #260]	; (80015f4 <main+0x20c>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d103      	bne.n	80014fc <main+0x114>
 80014f4:	4b3f      	ldr	r3, [pc, #252]	; (80015f4 <main+0x20c>)
 80014f6:	2201      	movs	r2, #1
 80014f8:	601a      	str	r2, [r3, #0]
 80014fa:	e00c      	b.n	8001516 <main+0x12e>
		  else if (ToggleSetpointInput==1){
 80014fc:	4b3d      	ldr	r3, [pc, #244]	; (80015f4 <main+0x20c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d108      	bne.n	8001516 <main+0x12e>
			  ToggleSetpointInput=0;
 8001504:	4b3b      	ldr	r3, [pc, #236]	; (80015f4 <main+0x20c>)
 8001506:	2200      	movs	r2, #0
 8001508:	601a      	str	r2, [r3, #0]
			  PID.target=250;
 800150a:	4935      	ldr	r1, [pc, #212]	; (80015e0 <main+0x1f8>)
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	4b39      	ldr	r3, [pc, #228]	; (80015f8 <main+0x210>)
 8001512:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		  }
	  }
	  if (ToggleSetpointInput){
 8001516:	4b37      	ldr	r3, [pc, #220]	; (80015f4 <main+0x20c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d02a      	beq.n	8001574 <main+0x18c>
		  if (receivedSBUS.ch[2]>200 && receivedSBUS.ch[2]<2000){
 800151e:	4b2a      	ldr	r3, [pc, #168]	; (80015c8 <main+0x1e0>)
 8001520:	8bdb      	ldrh	r3, [r3, #30]
 8001522:	2bc8      	cmp	r3, #200	; 0xc8
 8001524:	d91e      	bls.n	8001564 <main+0x17c>
 8001526:	4b28      	ldr	r3, [pc, #160]	; (80015c8 <main+0x1e0>)
 8001528:	8bdb      	ldrh	r3, [r3, #30]
 800152a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800152e:	d219      	bcs.n	8001564 <main+0x17c>
			  PID.target = ((receivedSBUS.ch[2]-200)/2)*1000/700;
 8001530:	4b25      	ldr	r3, [pc, #148]	; (80015c8 <main+0x1e0>)
 8001532:	8bdb      	ldrh	r3, [r3, #30]
 8001534:	3bc8      	subs	r3, #200	; 0xc8
 8001536:	0fda      	lsrs	r2, r3, #31
 8001538:	4413      	add	r3, r2
 800153a:	105b      	asrs	r3, r3, #1
 800153c:	461a      	mov	r2, r3
 800153e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001542:	fb02 f303 	mul.w	r3, r2, r3
 8001546:	4a2d      	ldr	r2, [pc, #180]	; (80015fc <main+0x214>)
 8001548:	fb82 1203 	smull	r1, r2, r2, r3
 800154c:	1212      	asrs	r2, r2, #8
 800154e:	17db      	asrs	r3, r3, #31
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	4618      	mov	r0, r3
 8001554:	f7fe ffee 	bl	8000534 <__aeabi_i2d>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	4920      	ldr	r1, [pc, #128]	; (80015e0 <main+0x1f8>)
 800155e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 8001562:	e068      	b.n	8001636 <main+0x24e>
		  }
		  else{
			  PID.target=0;
 8001564:	491e      	ldr	r1, [pc, #120]	; (80015e0 <main+0x1f8>)
 8001566:	f04f 0200 	mov.w	r2, #0
 800156a:	f04f 0300 	mov.w	r3, #0
 800156e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 8001572:	e060      	b.n	8001636 <main+0x24e>
		  }
	  }
	  else if(!ToggleSetpointInput){
 8001574:	4b1f      	ldr	r3, [pc, #124]	; (80015f4 <main+0x20c>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d15c      	bne.n	8001636 <main+0x24e>
		  if(HAL_GetTick()-speedUpdateTime>=10000){
 800157c:	f000 feb8 	bl	80022f0 <HAL_GetTick>
 8001580:	4603      	mov	r3, r0
 8001582:	4a1f      	ldr	r2, [pc, #124]	; (8001600 <main+0x218>)
 8001584:	6812      	ldr	r2, [r2, #0]
 8001586:	1a9b      	subs	r3, r3, r2
 8001588:	f242 720f 	movw	r2, #9999	; 0x270f
 800158c:	4293      	cmp	r3, r2
 800158e:	d952      	bls.n	8001636 <main+0x24e>
	 		  if(PID.target==250) PID.target=600;
 8001590:	4b13      	ldr	r3, [pc, #76]	; (80015e0 <main+0x1f8>)
 8001592:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001596:	f04f 0200 	mov.w	r2, #0
 800159a:	4b17      	ldr	r3, [pc, #92]	; (80015f8 <main+0x210>)
 800159c:	f7ff fa9c 	bl	8000ad8 <__aeabi_dcmpeq>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d030      	beq.n	8001608 <main+0x220>
 80015a6:	490e      	ldr	r1, [pc, #56]	; (80015e0 <main+0x1f8>)
 80015a8:	f04f 0200 	mov.w	r2, #0
 80015ac:	4b15      	ldr	r3, [pc, #84]	; (8001604 <main+0x21c>)
 80015ae:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 80015b2:	e03a      	b.n	800162a <main+0x242>
 80015b4:	f3af 8000 	nop.w
 80015b8:	9999999a 	.word	0x9999999a
 80015bc:	3fc99999 	.word	0x3fc99999
 80015c0:	d2f1a9fc 	.word	0xd2f1a9fc
 80015c4:	3f50624d 	.word	0x3f50624d
 80015c8:	200001f4 	.word	0x200001f4
 80015cc:	20000344 	.word	0x20000344
 80015d0:	200002b4 	.word	0x200002b4
 80015d4:	200002fc 	.word	0x200002fc
 80015d8:	20000234 	.word	0x20000234
 80015dc:	20000238 	.word	0x20000238
 80015e0:	20000258 	.word	0x20000258
 80015e4:	40100000 	.word	0x40100000
 80015e8:	3ff00000 	.word	0x3ff00000
 80015ec:	408f4000 	.word	0x408f4000
 80015f0:	40020800 	.word	0x40020800
 80015f4:	200002b0 	.word	0x200002b0
 80015f8:	406f4000 	.word	0x406f4000
 80015fc:	5d9f7391 	.word	0x5d9f7391
 8001600:	200002ac 	.word	0x200002ac
 8001604:	4082c000 	.word	0x4082c000
	 		  else if (PID.target==600) PID.target=250;
 8001608:	4b5b      	ldr	r3, [pc, #364]	; (8001778 <main+0x390>)
 800160a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800160e:	f04f 0200 	mov.w	r2, #0
 8001612:	4b5a      	ldr	r3, [pc, #360]	; (800177c <main+0x394>)
 8001614:	f7ff fa60 	bl	8000ad8 <__aeabi_dcmpeq>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d005      	beq.n	800162a <main+0x242>
 800161e:	4956      	ldr	r1, [pc, #344]	; (8001778 <main+0x390>)
 8001620:	f04f 0200 	mov.w	r2, #0
 8001624:	4b56      	ldr	r3, [pc, #344]	; (8001780 <main+0x398>)
 8001626:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	 		  speedUpdateTime=HAL_GetTick();
 800162a:	f000 fe61 	bl	80022f0 <HAL_GetTick>
 800162e:	4603      	mov	r3, r0
 8001630:	461a      	mov	r2, r3
 8001632:	4b54      	ldr	r3, [pc, #336]	; (8001784 <main+0x39c>)
 8001634:	601a      	str	r2, [r3, #0]
		  }
	  }
	  GetEncoderValue(&TestEncoder);
 8001636:	4854      	ldr	r0, [pc, #336]	; (8001788 <main+0x3a0>)
 8001638:	f7ff fe74 	bl	8001324 <GetEncoderValue>
	  //Calculate RPM
	  if (HAL_GetTick()-SystemTime>=(PID.dt)){
 800163c:	f000 fe58 	bl	80022f0 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	4b52      	ldr	r3, [pc, #328]	; (800178c <main+0x3a4>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	4618      	mov	r0, r3
 800164a:	f7fe ff63 	bl	8000514 <__aeabi_ui2d>
 800164e:	4b4a      	ldr	r3, [pc, #296]	; (8001778 <main+0x390>)
 8001650:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8001654:	f7ff fa5e 	bl	8000b14 <__aeabi_dcmpge>
 8001658:	4603      	mov	r3, r0
 800165a:	2b00      	cmp	r3, #0
 800165c:	d05b      	beq.n	8001716 <main+0x32e>
		  TestEncoder.SpeedRPM=(TestEncoder.EncoderValue-TestEncoder.PreviousEncoderValue)*(1000/PID.dt)*60/1024/4;//1000/dt for converting to pulse per second - 60 for 1sec to 1min - 1024 for pules/rev - 4 for gray code to pulse
 800165e:	4b4a      	ldr	r3, [pc, #296]	; (8001788 <main+0x3a0>)
 8001660:	691a      	ldr	r2, [r3, #16]
 8001662:	4b49      	ldr	r3, [pc, #292]	; (8001788 <main+0x3a0>)
 8001664:	695b      	ldr	r3, [r3, #20]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	4618      	mov	r0, r3
 800166a:	f7fe ff63 	bl	8000534 <__aeabi_i2d>
 800166e:	4604      	mov	r4, r0
 8001670:	460d      	mov	r5, r1
 8001672:	4b41      	ldr	r3, [pc, #260]	; (8001778 <main+0x390>)
 8001674:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8001678:	f04f 0000 	mov.w	r0, #0
 800167c:	4944      	ldr	r1, [pc, #272]	; (8001790 <main+0x3a8>)
 800167e:	f7ff f8ed 	bl	800085c <__aeabi_ddiv>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	4620      	mov	r0, r4
 8001688:	4629      	mov	r1, r5
 800168a:	f7fe ffbd 	bl	8000608 <__aeabi_dmul>
 800168e:	4602      	mov	r2, r0
 8001690:	460b      	mov	r3, r1
 8001692:	4610      	mov	r0, r2
 8001694:	4619      	mov	r1, r3
 8001696:	f04f 0200 	mov.w	r2, #0
 800169a:	4b3e      	ldr	r3, [pc, #248]	; (8001794 <main+0x3ac>)
 800169c:	f7fe ffb4 	bl	8000608 <__aeabi_dmul>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
 80016a4:	4610      	mov	r0, r2
 80016a6:	4619      	mov	r1, r3
 80016a8:	f04f 0200 	mov.w	r2, #0
 80016ac:	4b3a      	ldr	r3, [pc, #232]	; (8001798 <main+0x3b0>)
 80016ae:	f7ff f8d5 	bl	800085c <__aeabi_ddiv>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4610      	mov	r0, r2
 80016b8:	4619      	mov	r1, r3
 80016ba:	f04f 0200 	mov.w	r2, #0
 80016be:	4b37      	ldr	r3, [pc, #220]	; (800179c <main+0x3b4>)
 80016c0:	f7ff f8cc 	bl	800085c <__aeabi_ddiv>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4619      	mov	r1, r3
 80016cc:	f7ff fa4c 	bl	8000b68 <__aeabi_d2iz>
 80016d0:	4603      	mov	r3, r0
 80016d2:	4a2d      	ldr	r2, [pc, #180]	; (8001788 <main+0x3a0>)
 80016d4:	6193      	str	r3, [r2, #24]
		  TestEncoder.PreviousEncoderValue=TestEncoder.EncoderValue;
 80016d6:	4b2c      	ldr	r3, [pc, #176]	; (8001788 <main+0x3a0>)
 80016d8:	691b      	ldr	r3, [r3, #16]
 80016da:	4a2b      	ldr	r2, [pc, #172]	; (8001788 <main+0x3a0>)
 80016dc:	6153      	str	r3, [r2, #20]
		  SystemTime=HAL_GetTick();
 80016de:	f000 fe07 	bl	80022f0 <HAL_GetTick>
 80016e2:	4603      	mov	r3, r0
 80016e4:	4a29      	ldr	r2, [pc, #164]	; (800178c <main+0x3a4>)
 80016e6:	6013      	str	r3, [r2, #0]
		  updatePID(&PID, TestEncoder.SpeedRPM);
 80016e8:	4b27      	ldr	r3, [pc, #156]	; (8001788 <main+0x3a0>)
 80016ea:	699b      	ldr	r3, [r3, #24]
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7fe ff21 	bl	8000534 <__aeabi_i2d>
 80016f2:	4602      	mov	r2, r0
 80016f4:	460b      	mov	r3, r1
 80016f6:	ec43 2b10 	vmov	d0, r2, r3
 80016fa:	481f      	ldr	r0, [pc, #124]	; (8001778 <main+0x390>)
 80016fc:	f7ff fbfa 	bl	8000ef4 <updatePID>
		  __HAL_TIM_SET_COMPARE(&htim1,TIM_CHANNEL_1,PID.output);
 8001700:	4b1d      	ldr	r3, [pc, #116]	; (8001778 <main+0x390>)
 8001702:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8001706:	4926      	ldr	r1, [pc, #152]	; (80017a0 <main+0x3b8>)
 8001708:	680c      	ldr	r4, [r1, #0]
 800170a:	4610      	mov	r0, r2
 800170c:	4619      	mov	r1, r3
 800170e:	f7ff fa53 	bl	8000bb8 <__aeabi_d2uiz>
 8001712:	4603      	mov	r3, r0
 8001714:	6363      	str	r3, [r4, #52]	; 0x34
	  }
	  if (HAL_GetTick()-messageUpdateTime>=50){
 8001716:	f000 fdeb 	bl	80022f0 <HAL_GetTick>
 800171a:	4603      	mov	r3, r0
 800171c:	4a21      	ldr	r2, [pc, #132]	; (80017a4 <main+0x3bc>)
 800171e:	6812      	ldr	r2, [r2, #0]
 8001720:	1a9b      	subs	r3, r3, r2
 8001722:	2b31      	cmp	r3, #49	; 0x31
 8001724:	f67f aed1 	bls.w	80014ca <main+0xe2>
		  char message[100];
		  int messagaLen=0;
 8001728:	2300      	movs	r3, #0
 800172a:	667b      	str	r3, [r7, #100]	; 0x64
		  messagaLen=sprintf(&message,"G1=%ld, G2=%f, T1=%ld ,\n",TestEncoder.SpeedRPM,PID.target,messageUpdateTime);
 800172c:	4b16      	ldr	r3, [pc, #88]	; (8001788 <main+0x3a0>)
 800172e:	699c      	ldr	r4, [r3, #24]
 8001730:	4b11      	ldr	r3, [pc, #68]	; (8001778 <main+0x390>)
 8001732:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001736:	491b      	ldr	r1, [pc, #108]	; (80017a4 <main+0x3bc>)
 8001738:	6809      	ldr	r1, [r1, #0]
 800173a:	4638      	mov	r0, r7
 800173c:	9102      	str	r1, [sp, #8]
 800173e:	e9cd 2300 	strd	r2, r3, [sp]
 8001742:	4622      	mov	r2, r4
 8001744:	4918      	ldr	r1, [pc, #96]	; (80017a8 <main+0x3c0>)
 8001746:	f005 f933 	bl	80069b0 <siprintf>
 800174a:	6678      	str	r0, [r7, #100]	; 0x64
		  if (uart2Free==1){
 800174c:	4b17      	ldr	r3, [pc, #92]	; (80017ac <main+0x3c4>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2b01      	cmp	r3, #1
 8001752:	d109      	bne.n	8001768 <main+0x380>
			  HAL_UART_Transmit_IT(&huart2, message, messagaLen);
 8001754:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001756:	b29a      	uxth	r2, r3
 8001758:	463b      	mov	r3, r7
 800175a:	4619      	mov	r1, r3
 800175c:	4814      	ldr	r0, [pc, #80]	; (80017b0 <main+0x3c8>)
 800175e:	f003 fb10 	bl	8004d82 <HAL_UART_Transmit_IT>
			  uart2Free=0;
 8001762:	4b12      	ldr	r3, [pc, #72]	; (80017ac <main+0x3c4>)
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
		  }
		  messageUpdateTime=HAL_GetTick();
 8001768:	f000 fdc2 	bl	80022f0 <HAL_GetTick>
 800176c:	4603      	mov	r3, r0
 800176e:	461a      	mov	r2, r3
 8001770:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <main+0x3bc>)
 8001772:	601a      	str	r2, [r3, #0]
	  if (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)){
 8001774:	e6a9      	b.n	80014ca <main+0xe2>
 8001776:	bf00      	nop
 8001778:	20000258 	.word	0x20000258
 800177c:	4082c000 	.word	0x4082c000
 8001780:	406f4000 	.word	0x406f4000
 8001784:	200002ac 	.word	0x200002ac
 8001788:	20000238 	.word	0x20000238
 800178c:	20000234 	.word	0x20000234
 8001790:	408f4000 	.word	0x408f4000
 8001794:	404e0000 	.word	0x404e0000
 8001798:	40900000 	.word	0x40900000
 800179c:	40100000 	.word	0x40100000
 80017a0:	200002b4 	.word	0x200002b4
 80017a4:	200002a8 	.word	0x200002a8
 80017a8:	08008c90 	.word	0x08008c90
 80017ac:	20000000 	.word	0x20000000
 80017b0:	20000388 	.word	0x20000388

080017b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b094      	sub	sp, #80	; 0x50
 80017b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ba:	f107 0320 	add.w	r3, r7, #32
 80017be:	2230      	movs	r2, #48	; 0x30
 80017c0:	2100      	movs	r1, #0
 80017c2:	4618      	mov	r0, r3
 80017c4:	f005 f957 	bl	8006a76 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017c8:	f107 030c 	add.w	r3, r7, #12
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]
 80017d0:	605a      	str	r2, [r3, #4]
 80017d2:	609a      	str	r2, [r3, #8]
 80017d4:	60da      	str	r2, [r3, #12]
 80017d6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80017d8:	2300      	movs	r3, #0
 80017da:	60bb      	str	r3, [r7, #8]
 80017dc:	4b27      	ldr	r3, [pc, #156]	; (800187c <SystemClock_Config+0xc8>)
 80017de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e0:	4a26      	ldr	r2, [pc, #152]	; (800187c <SystemClock_Config+0xc8>)
 80017e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017e6:	6413      	str	r3, [r2, #64]	; 0x40
 80017e8:	4b24      	ldr	r3, [pc, #144]	; (800187c <SystemClock_Config+0xc8>)
 80017ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017f0:	60bb      	str	r3, [r7, #8]
 80017f2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017f4:	2300      	movs	r3, #0
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	4b21      	ldr	r3, [pc, #132]	; (8001880 <SystemClock_Config+0xcc>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a20      	ldr	r2, [pc, #128]	; (8001880 <SystemClock_Config+0xcc>)
 80017fe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001802:	6013      	str	r3, [r2, #0]
 8001804:	4b1e      	ldr	r3, [pc, #120]	; (8001880 <SystemClock_Config+0xcc>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800180c:	607b      	str	r3, [r7, #4]
 800180e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001810:	2302      	movs	r3, #2
 8001812:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001814:	2301      	movs	r3, #1
 8001816:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001818:	2310      	movs	r3, #16
 800181a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800181c:	2302      	movs	r3, #2
 800181e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001820:	2300      	movs	r3, #0
 8001822:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001824:	2308      	movs	r3, #8
 8001826:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001828:	2364      	movs	r3, #100	; 0x64
 800182a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800182c:	2302      	movs	r3, #2
 800182e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001830:	2304      	movs	r3, #4
 8001832:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001834:	f107 0320 	add.w	r3, r7, #32
 8001838:	4618      	mov	r0, r3
 800183a:	f001 fc53 	bl	80030e4 <HAL_RCC_OscConfig>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d001      	beq.n	8001848 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001844:	f000 fa0a 	bl	8001c5c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001848:	230f      	movs	r3, #15
 800184a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800184c:	2302      	movs	r3, #2
 800184e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001850:	2300      	movs	r3, #0
 8001852:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001854:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001858:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800185a:	2300      	movs	r3, #0
 800185c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800185e:	f107 030c 	add.w	r3, r7, #12
 8001862:	2103      	movs	r1, #3
 8001864:	4618      	mov	r0, r3
 8001866:	f001 feb5 	bl	80035d4 <HAL_RCC_ClockConfig>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001870:	f000 f9f4 	bl	8001c5c <Error_Handler>
  }
}
 8001874:	bf00      	nop
 8001876:	3750      	adds	r7, #80	; 0x50
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}
 800187c:	40023800 	.word	0x40023800
 8001880:	40007000 	.word	0x40007000

08001884 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b096      	sub	sp, #88	; 0x58
 8001888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800188a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
 8001892:	605a      	str	r2, [r3, #4]
 8001894:	609a      	str	r2, [r3, #8]
 8001896:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001898:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	605a      	str	r2, [r3, #4]
 80018ac:	609a      	str	r2, [r3, #8]
 80018ae:	60da      	str	r2, [r3, #12]
 80018b0:	611a      	str	r2, [r3, #16]
 80018b2:	615a      	str	r2, [r3, #20]
 80018b4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018b6:	1d3b      	adds	r3, r7, #4
 80018b8:	2220      	movs	r2, #32
 80018ba:	2100      	movs	r1, #0
 80018bc:	4618      	mov	r0, r3
 80018be:	f005 f8da 	bl	8006a76 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018c2:	4b3e      	ldr	r3, [pc, #248]	; (80019bc <MX_TIM1_Init+0x138>)
 80018c4:	4a3e      	ldr	r2, [pc, #248]	; (80019c0 <MX_TIM1_Init+0x13c>)
 80018c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 4-1;
 80018c8:	4b3c      	ldr	r3, [pc, #240]	; (80019bc <MX_TIM1_Init+0x138>)
 80018ca:	2203      	movs	r2, #3
 80018cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ce:	4b3b      	ldr	r3, [pc, #236]	; (80019bc <MX_TIM1_Init+0x138>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 80018d4:	4b39      	ldr	r3, [pc, #228]	; (80019bc <MX_TIM1_Init+0x138>)
 80018d6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80018da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018dc:	4b37      	ldr	r3, [pc, #220]	; (80019bc <MX_TIM1_Init+0x138>)
 80018de:	2200      	movs	r2, #0
 80018e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018e2:	4b36      	ldr	r3, [pc, #216]	; (80019bc <MX_TIM1_Init+0x138>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018e8:	4b34      	ldr	r3, [pc, #208]	; (80019bc <MX_TIM1_Init+0x138>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018ee:	4833      	ldr	r0, [pc, #204]	; (80019bc <MX_TIM1_Init+0x138>)
 80018f0:	f002 f890 	bl	8003a14 <HAL_TIM_Base_Init>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80018fa:	f000 f9af 	bl	8001c5c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001902:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001904:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001908:	4619      	mov	r1, r3
 800190a:	482c      	ldr	r0, [pc, #176]	; (80019bc <MX_TIM1_Init+0x138>)
 800190c:	f002 fd5c 	bl	80043c8 <HAL_TIM_ConfigClockSource>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d001      	beq.n	800191a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001916:	f000 f9a1 	bl	8001c5c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800191a:	4828      	ldr	r0, [pc, #160]	; (80019bc <MX_TIM1_Init+0x138>)
 800191c:	f002 f92c 	bl	8003b78 <HAL_TIM_PWM_Init>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001926:	f000 f999 	bl	8001c5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800192a:	2300      	movs	r3, #0
 800192c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800192e:	2300      	movs	r3, #0
 8001930:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001932:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001936:	4619      	mov	r1, r3
 8001938:	4820      	ldr	r0, [pc, #128]	; (80019bc <MX_TIM1_Init+0x138>)
 800193a:	f003 f901 	bl	8004b40 <HAL_TIMEx_MasterConfigSynchronization>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001944:	f000 f98a 	bl	8001c5c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001948:	2360      	movs	r3, #96	; 0x60
 800194a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001950:	2300      	movs	r3, #0
 8001952:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001954:	2300      	movs	r3, #0
 8001956:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001958:	2304      	movs	r3, #4
 800195a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800195c:	2300      	movs	r3, #0
 800195e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001960:	2300      	movs	r3, #0
 8001962:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001964:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001968:	2200      	movs	r2, #0
 800196a:	4619      	mov	r1, r3
 800196c:	4813      	ldr	r0, [pc, #76]	; (80019bc <MX_TIM1_Init+0x138>)
 800196e:	f002 fc69 	bl	8004244 <HAL_TIM_PWM_ConfigChannel>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001978:	f000 f970 	bl	8001c5c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800197c:	2300      	movs	r3, #0
 800197e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001980:	2300      	movs	r3, #0
 8001982:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001984:	2300      	movs	r3, #0
 8001986:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001988:	2300      	movs	r3, #0
 800198a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800198c:	2300      	movs	r3, #0
 800198e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001990:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001994:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001996:	2300      	movs	r3, #0
 8001998:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800199a:	1d3b      	adds	r3, r7, #4
 800199c:	4619      	mov	r1, r3
 800199e:	4807      	ldr	r0, [pc, #28]	; (80019bc <MX_TIM1_Init+0x138>)
 80019a0:	f003 f93c 	bl	8004c1c <HAL_TIMEx_ConfigBreakDeadTime>
 80019a4:	4603      	mov	r3, r0
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80019aa:	f000 f957 	bl	8001c5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80019ae:	4803      	ldr	r0, [pc, #12]	; (80019bc <MX_TIM1_Init+0x138>)
 80019b0:	f000 f9f2 	bl	8001d98 <HAL_TIM_MspPostInit>

}
 80019b4:	bf00      	nop
 80019b6:	3758      	adds	r7, #88	; 0x58
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	200002b4 	.word	0x200002b4
 80019c0:	40010000 	.word	0x40010000

080019c4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b08c      	sub	sp, #48	; 0x30
 80019c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80019ca:	f107 030c 	add.w	r3, r7, #12
 80019ce:	2224      	movs	r2, #36	; 0x24
 80019d0:	2100      	movs	r1, #0
 80019d2:	4618      	mov	r0, r3
 80019d4:	f005 f84f 	bl	8006a76 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019d8:	1d3b      	adds	r3, r7, #4
 80019da:	2200      	movs	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019e0:	4b21      	ldr	r3, [pc, #132]	; (8001a68 <MX_TIM2_Init+0xa4>)
 80019e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80019e8:	4b1f      	ldr	r3, [pc, #124]	; (8001a68 <MX_TIM2_Init+0xa4>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019ee:	4b1e      	ldr	r3, [pc, #120]	; (8001a68 <MX_TIM2_Init+0xa4>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80019f4:	4b1c      	ldr	r3, [pc, #112]	; (8001a68 <MX_TIM2_Init+0xa4>)
 80019f6:	f04f 32ff 	mov.w	r2, #4294967295
 80019fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019fc:	4b1a      	ldr	r3, [pc, #104]	; (8001a68 <MX_TIM2_Init+0xa4>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a02:	4b19      	ldr	r3, [pc, #100]	; (8001a68 <MX_TIM2_Init+0xa4>)
 8001a04:	2200      	movs	r2, #0
 8001a06:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a10:	2301      	movs	r3, #1
 8001a12:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a14:	2300      	movs	r3, #0
 8001a16:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a20:	2301      	movs	r3, #1
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a24:	2300      	movs	r3, #0
 8001a26:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001a2c:	f107 030c 	add.w	r3, r7, #12
 8001a30:	4619      	mov	r1, r3
 8001a32:	480d      	ldr	r0, [pc, #52]	; (8001a68 <MX_TIM2_Init+0xa4>)
 8001a34:	f002 f9aa 	bl	8003d8c <HAL_TIM_Encoder_Init>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001a3e:	f000 f90d 	bl	8001c5c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a42:	2300      	movs	r3, #0
 8001a44:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a46:	2300      	movs	r3, #0
 8001a48:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001a4a:	1d3b      	adds	r3, r7, #4
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4806      	ldr	r0, [pc, #24]	; (8001a68 <MX_TIM2_Init+0xa4>)
 8001a50:	f003 f876 	bl	8004b40 <HAL_TIMEx_MasterConfigSynchronization>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001a5a:	f000 f8ff 	bl	8001c5c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001a5e:	bf00      	nop
 8001a60:	3730      	adds	r7, #48	; 0x30
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	200002fc 	.word	0x200002fc

08001a6c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001a70:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <MX_USART1_UART_Init+0x4c>)
 8001a72:	4a12      	ldr	r2, [pc, #72]	; (8001abc <MX_USART1_UART_Init+0x50>)
 8001a74:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 100000;
 8001a76:	4b10      	ldr	r3, [pc, #64]	; (8001ab8 <MX_USART1_UART_Init+0x4c>)
 8001a78:	4a11      	ldr	r2, [pc, #68]	; (8001ac0 <MX_USART1_UART_Init+0x54>)
 8001a7a:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a7c:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <MX_USART1_UART_Init+0x4c>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_2;
 8001a82:	4b0d      	ldr	r3, [pc, #52]	; (8001ab8 <MX_USART1_UART_Init+0x4c>)
 8001a84:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a88:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_EVEN;
 8001a8a:	4b0b      	ldr	r3, [pc, #44]	; (8001ab8 <MX_USART1_UART_Init+0x4c>)
 8001a8c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a90:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_RX;
 8001a92:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <MX_USART1_UART_Init+0x4c>)
 8001a94:	2204      	movs	r2, #4
 8001a96:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a98:	4b07      	ldr	r3, [pc, #28]	; (8001ab8 <MX_USART1_UART_Init+0x4c>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a9e:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <MX_USART1_UART_Init+0x4c>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001aa4:	4804      	ldr	r0, [pc, #16]	; (8001ab8 <MX_USART1_UART_Init+0x4c>)
 8001aa6:	f003 f91f 	bl	8004ce8 <HAL_UART_Init>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <MX_USART1_UART_Init+0x48>
  {
    Error_Handler();
 8001ab0:	f000 f8d4 	bl	8001c5c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	20000344 	.word	0x20000344
 8001abc:	40011000 	.word	0x40011000
 8001ac0:	000186a0 	.word	0x000186a0

08001ac4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ac8:	4b11      	ldr	r3, [pc, #68]	; (8001b10 <MX_USART2_UART_Init+0x4c>)
 8001aca:	4a12      	ldr	r2, [pc, #72]	; (8001b14 <MX_USART2_UART_Init+0x50>)
 8001acc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001ace:	4b10      	ldr	r3, [pc, #64]	; (8001b10 <MX_USART2_UART_Init+0x4c>)
 8001ad0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ad4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ad6:	4b0e      	ldr	r3, [pc, #56]	; (8001b10 <MX_USART2_UART_Init+0x4c>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001adc:	4b0c      	ldr	r3, [pc, #48]	; (8001b10 <MX_USART2_UART_Init+0x4c>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ae2:	4b0b      	ldr	r3, [pc, #44]	; (8001b10 <MX_USART2_UART_Init+0x4c>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ae8:	4b09      	ldr	r3, [pc, #36]	; (8001b10 <MX_USART2_UART_Init+0x4c>)
 8001aea:	220c      	movs	r2, #12
 8001aec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aee:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <MX_USART2_UART_Init+0x4c>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001af4:	4b06      	ldr	r3, [pc, #24]	; (8001b10 <MX_USART2_UART_Init+0x4c>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001afa:	4805      	ldr	r0, [pc, #20]	; (8001b10 <MX_USART2_UART_Init+0x4c>)
 8001afc:	f003 f8f4 	bl	8004ce8 <HAL_UART_Init>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001b06:	f000 f8a9 	bl	8001c5c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	20000388 	.word	0x20000388
 8001b14:	40004400 	.word	0x40004400

08001b18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	607b      	str	r3, [r7, #4]
 8001b22:	4b0c      	ldr	r3, [pc, #48]	; (8001b54 <MX_DMA_Init+0x3c>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	4a0b      	ldr	r2, [pc, #44]	; (8001b54 <MX_DMA_Init+0x3c>)
 8001b28:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2e:	4b09      	ldr	r3, [pc, #36]	; (8001b54 <MX_DMA_Init+0x3c>)
 8001b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	203a      	movs	r0, #58	; 0x3a
 8001b40:	f000 fcbd 	bl	80024be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001b44:	203a      	movs	r0, #58	; 0x3a
 8001b46:	f000 fcd6 	bl	80024f6 <HAL_NVIC_EnableIRQ>

}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800

08001b58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08a      	sub	sp, #40	; 0x28
 8001b5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5e:	f107 0314 	add.w	r3, r7, #20
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	605a      	str	r2, [r3, #4]
 8001b68:	609a      	str	r2, [r3, #8]
 8001b6a:	60da      	str	r2, [r3, #12]
 8001b6c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	4b37      	ldr	r3, [pc, #220]	; (8001c50 <MX_GPIO_Init+0xf8>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	4a36      	ldr	r2, [pc, #216]	; (8001c50 <MX_GPIO_Init+0xf8>)
 8001b78:	f043 0304 	orr.w	r3, r3, #4
 8001b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7e:	4b34      	ldr	r3, [pc, #208]	; (8001c50 <MX_GPIO_Init+0xf8>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	f003 0304 	and.w	r3, r3, #4
 8001b86:	613b      	str	r3, [r7, #16]
 8001b88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60fb      	str	r3, [r7, #12]
 8001b8e:	4b30      	ldr	r3, [pc, #192]	; (8001c50 <MX_GPIO_Init+0xf8>)
 8001b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b92:	4a2f      	ldr	r2, [pc, #188]	; (8001c50 <MX_GPIO_Init+0xf8>)
 8001b94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b98:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9a:	4b2d      	ldr	r3, [pc, #180]	; (8001c50 <MX_GPIO_Init+0xf8>)
 8001b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ba2:	60fb      	str	r3, [r7, #12]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	60bb      	str	r3, [r7, #8]
 8001baa:	4b29      	ldr	r3, [pc, #164]	; (8001c50 <MX_GPIO_Init+0xf8>)
 8001bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bae:	4a28      	ldr	r2, [pc, #160]	; (8001c50 <MX_GPIO_Init+0xf8>)
 8001bb0:	f043 0301 	orr.w	r3, r3, #1
 8001bb4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bb6:	4b26      	ldr	r3, [pc, #152]	; (8001c50 <MX_GPIO_Init+0xf8>)
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	f003 0301 	and.w	r3, r3, #1
 8001bbe:	60bb      	str	r3, [r7, #8]
 8001bc0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	607b      	str	r3, [r7, #4]
 8001bc6:	4b22      	ldr	r3, [pc, #136]	; (8001c50 <MX_GPIO_Init+0xf8>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	4a21      	ldr	r2, [pc, #132]	; (8001c50 <MX_GPIO_Init+0xf8>)
 8001bcc:	f043 0302 	orr.w	r3, r3, #2
 8001bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd2:	4b1f      	ldr	r3, [pc, #124]	; (8001c50 <MX_GPIO_Init+0xf8>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	607b      	str	r3, [r7, #4]
 8001bdc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001bde:	2200      	movs	r2, #0
 8001be0:	2120      	movs	r1, #32
 8001be2:	481c      	ldr	r0, [pc, #112]	; (8001c54 <MX_GPIO_Init+0xfc>)
 8001be4:	f001 fa40 	bl	8003068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001be8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001bf6:	f107 0314 	add.w	r3, r7, #20
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4816      	ldr	r0, [pc, #88]	; (8001c58 <MX_GPIO_Init+0x100>)
 8001bfe:	f001 f897 	bl	8002d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001c02:	2320      	movs	r3, #32
 8001c04:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c06:	2301      	movs	r3, #1
 8001c08:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001c12:	f107 0314 	add.w	r3, r7, #20
 8001c16:	4619      	mov	r1, r3
 8001c18:	480e      	ldr	r0, [pc, #56]	; (8001c54 <MX_GPIO_Init+0xfc>)
 8001c1a:	f001 f889 	bl	8002d30 <HAL_GPIO_Init>

  /*Configure GPIO pins : Encoder_A_Pin Encoder_B_Pin */
  GPIO_InitStruct.Pin = Encoder_A_Pin|Encoder_B_Pin;
 8001c1e:	23c0      	movs	r3, #192	; 0xc0
 8001c20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c22:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001c26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2c:	f107 0314 	add.w	r3, r7, #20
 8001c30:	4619      	mov	r1, r3
 8001c32:	4808      	ldr	r0, [pc, #32]	; (8001c54 <MX_GPIO_Init+0xfc>)
 8001c34:	f001 f87c 	bl	8002d30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001c38:	2200      	movs	r2, #0
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	2017      	movs	r0, #23
 8001c3e:	f000 fc3e 	bl	80024be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001c42:	2017      	movs	r0, #23
 8001c44:	f000 fc57 	bl	80024f6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001c48:	bf00      	nop
 8001c4a:	3728      	adds	r7, #40	; 0x28
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40020000 	.word	0x40020000
 8001c58:	40020800 	.word	0x40020800

08001c5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c60:	b672      	cpsid	i
}
 8001c62:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c64:	e7fe      	b.n	8001c64 <Error_Handler+0x8>
	...

08001c68 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	607b      	str	r3, [r7, #4]
 8001c72:	4b10      	ldr	r3, [pc, #64]	; (8001cb4 <HAL_MspInit+0x4c>)
 8001c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c76:	4a0f      	ldr	r2, [pc, #60]	; (8001cb4 <HAL_MspInit+0x4c>)
 8001c78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c7c:	6453      	str	r3, [r2, #68]	; 0x44
 8001c7e:	4b0d      	ldr	r3, [pc, #52]	; (8001cb4 <HAL_MspInit+0x4c>)
 8001c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c86:	607b      	str	r3, [r7, #4]
 8001c88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	603b      	str	r3, [r7, #0]
 8001c8e:	4b09      	ldr	r3, [pc, #36]	; (8001cb4 <HAL_MspInit+0x4c>)
 8001c90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c92:	4a08      	ldr	r2, [pc, #32]	; (8001cb4 <HAL_MspInit+0x4c>)
 8001c94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c98:	6413      	str	r3, [r2, #64]	; 0x40
 8001c9a:	4b06      	ldr	r3, [pc, #24]	; (8001cb4 <HAL_MspInit+0x4c>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ca2:	603b      	str	r3, [r7, #0]
 8001ca4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ca6:	2007      	movs	r0, #7
 8001ca8:	f000 fbfe 	bl	80024a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cac:	bf00      	nop
 8001cae:	3708      	adds	r7, #8
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	40023800 	.word	0x40023800

08001cb8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	4a0b      	ldr	r2, [pc, #44]	; (8001cf4 <HAL_TIM_Base_MspInit+0x3c>)
 8001cc6:	4293      	cmp	r3, r2
 8001cc8:	d10d      	bne.n	8001ce6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
 8001cce:	4b0a      	ldr	r3, [pc, #40]	; (8001cf8 <HAL_TIM_Base_MspInit+0x40>)
 8001cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd2:	4a09      	ldr	r2, [pc, #36]	; (8001cf8 <HAL_TIM_Base_MspInit+0x40>)
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cda:	4b07      	ldr	r3, [pc, #28]	; (8001cf8 <HAL_TIM_Base_MspInit+0x40>)
 8001cdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cde:	f003 0301 	and.w	r3, r3, #1
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001ce6:	bf00      	nop
 8001ce8:	3714      	adds	r7, #20
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop
 8001cf4:	40010000 	.word	0x40010000
 8001cf8:	40023800 	.word	0x40023800

08001cfc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b08a      	sub	sp, #40	; 0x28
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d04:	f107 0314 	add.w	r3, r7, #20
 8001d08:	2200      	movs	r2, #0
 8001d0a:	601a      	str	r2, [r3, #0]
 8001d0c:	605a      	str	r2, [r3, #4]
 8001d0e:	609a      	str	r2, [r3, #8]
 8001d10:	60da      	str	r2, [r3, #12]
 8001d12:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d1c:	d133      	bne.n	8001d86 <HAL_TIM_Encoder_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	613b      	str	r3, [r7, #16]
 8001d22:	4b1b      	ldr	r3, [pc, #108]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x94>)
 8001d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d26:	4a1a      	ldr	r2, [pc, #104]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x94>)
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d2e:	4b18      	ldr	r3, [pc, #96]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x94>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	613b      	str	r3, [r7, #16]
 8001d38:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60fb      	str	r3, [r7, #12]
 8001d3e:	4b14      	ldr	r3, [pc, #80]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x94>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	4a13      	ldr	r2, [pc, #76]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x94>)
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4a:	4b11      	ldr	r3, [pc, #68]	; (8001d90 <HAL_TIM_Encoder_MspInit+0x94>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d56:	2303      	movs	r3, #3
 8001d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d62:	2300      	movs	r3, #0
 8001d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001d66:	2301      	movs	r3, #1
 8001d68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d6a:	f107 0314 	add.w	r3, r7, #20
 8001d6e:	4619      	mov	r1, r3
 8001d70:	4808      	ldr	r0, [pc, #32]	; (8001d94 <HAL_TIM_Encoder_MspInit+0x98>)
 8001d72:	f000 ffdd 	bl	8002d30 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d76:	2200      	movs	r2, #0
 8001d78:	2100      	movs	r1, #0
 8001d7a:	201c      	movs	r0, #28
 8001d7c:	f000 fb9f 	bl	80024be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d80:	201c      	movs	r0, #28
 8001d82:	f000 fbb8 	bl	80024f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001d86:	bf00      	nop
 8001d88:	3728      	adds	r7, #40	; 0x28
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	40023800 	.word	0x40023800
 8001d94:	40020000 	.word	0x40020000

08001d98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b088      	sub	sp, #32
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da0:	f107 030c 	add.w	r3, r7, #12
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a12      	ldr	r2, [pc, #72]	; (8001e00 <HAL_TIM_MspPostInit+0x68>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d11e      	bne.n	8001df8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60bb      	str	r3, [r7, #8]
 8001dbe:	4b11      	ldr	r3, [pc, #68]	; (8001e04 <HAL_TIM_MspPostInit+0x6c>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	4a10      	ldr	r2, [pc, #64]	; (8001e04 <HAL_TIM_MspPostInit+0x6c>)
 8001dc4:	f043 0301 	orr.w	r3, r3, #1
 8001dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dca:	4b0e      	ldr	r3, [pc, #56]	; (8001e04 <HAL_TIM_MspPostInit+0x6c>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	f003 0301 	and.w	r3, r3, #1
 8001dd2:	60bb      	str	r3, [r7, #8]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001dd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dda:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de4:	2300      	movs	r3, #0
 8001de6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001de8:	2301      	movs	r3, #1
 8001dea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dec:	f107 030c 	add.w	r3, r7, #12
 8001df0:	4619      	mov	r1, r3
 8001df2:	4805      	ldr	r0, [pc, #20]	; (8001e08 <HAL_TIM_MspPostInit+0x70>)
 8001df4:	f000 ff9c 	bl	8002d30 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001df8:	bf00      	nop
 8001dfa:	3720      	adds	r7, #32
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40010000 	.word	0x40010000
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40020000 	.word	0x40020000

08001e0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b08c      	sub	sp, #48	; 0x30
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e14:	f107 031c 	add.w	r3, r7, #28
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a4e      	ldr	r2, [pc, #312]	; (8001f64 <HAL_UART_MspInit+0x158>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d15c      	bne.n	8001ee8 <HAL_UART_MspInit+0xdc>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001e2e:	2300      	movs	r3, #0
 8001e30:	61bb      	str	r3, [r7, #24]
 8001e32:	4b4d      	ldr	r3, [pc, #308]	; (8001f68 <HAL_UART_MspInit+0x15c>)
 8001e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e36:	4a4c      	ldr	r2, [pc, #304]	; (8001f68 <HAL_UART_MspInit+0x15c>)
 8001e38:	f043 0310 	orr.w	r3, r3, #16
 8001e3c:	6453      	str	r3, [r2, #68]	; 0x44
 8001e3e:	4b4a      	ldr	r3, [pc, #296]	; (8001f68 <HAL_UART_MspInit+0x15c>)
 8001e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e42:	f003 0310 	and.w	r3, r3, #16
 8001e46:	61bb      	str	r3, [r7, #24]
 8001e48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	617b      	str	r3, [r7, #20]
 8001e4e:	4b46      	ldr	r3, [pc, #280]	; (8001f68 <HAL_UART_MspInit+0x15c>)
 8001e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e52:	4a45      	ldr	r2, [pc, #276]	; (8001f68 <HAL_UART_MspInit+0x15c>)
 8001e54:	f043 0301 	orr.w	r3, r3, #1
 8001e58:	6313      	str	r3, [r2, #48]	; 0x30
 8001e5a:	4b43      	ldr	r3, [pc, #268]	; (8001f68 <HAL_UART_MspInit+0x15c>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	f003 0301 	and.w	r3, r3, #1
 8001e62:	617b      	str	r3, [r7, #20]
 8001e64:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001e66:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001e6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e74:	2303      	movs	r3, #3
 8001e76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e78:	2307      	movs	r3, #7
 8001e7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e7c:	f107 031c 	add.w	r3, r7, #28
 8001e80:	4619      	mov	r1, r3
 8001e82:	483a      	ldr	r0, [pc, #232]	; (8001f6c <HAL_UART_MspInit+0x160>)
 8001e84:	f000 ff54 	bl	8002d30 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8001e88:	4b39      	ldr	r3, [pc, #228]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001e8a:	4a3a      	ldr	r2, [pc, #232]	; (8001f74 <HAL_UART_MspInit+0x168>)
 8001e8c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8001e8e:	4b38      	ldr	r3, [pc, #224]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001e90:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e94:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e96:	4b36      	ldr	r3, [pc, #216]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e9c:	4b34      	ldr	r3, [pc, #208]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001ea2:	4b33      	ldr	r3, [pc, #204]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001ea4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ea8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001eaa:	4b31      	ldr	r3, [pc, #196]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001eb0:	4b2f      	ldr	r3, [pc, #188]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001eb6:	4b2e      	ldr	r3, [pc, #184]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001eb8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ebc:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ebe:	4b2c      	ldr	r3, [pc, #176]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001ec4:	4b2a      	ldr	r3, [pc, #168]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001eca:	4829      	ldr	r0, [pc, #164]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001ecc:	f000 fb2e 	bl	800252c <HAL_DMA_Init>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001ed6:	f7ff fec1 	bl	8001c5c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a24      	ldr	r2, [pc, #144]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001ede:	639a      	str	r2, [r3, #56]	; 0x38
 8001ee0:	4a23      	ldr	r2, [pc, #140]	; (8001f70 <HAL_UART_MspInit+0x164>)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ee6:	e038      	b.n	8001f5a <HAL_UART_MspInit+0x14e>
  else if(huart->Instance==USART2)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a22      	ldr	r2, [pc, #136]	; (8001f78 <HAL_UART_MspInit+0x16c>)
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	d133      	bne.n	8001f5a <HAL_UART_MspInit+0x14e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	613b      	str	r3, [r7, #16]
 8001ef6:	4b1c      	ldr	r3, [pc, #112]	; (8001f68 <HAL_UART_MspInit+0x15c>)
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efa:	4a1b      	ldr	r2, [pc, #108]	; (8001f68 <HAL_UART_MspInit+0x15c>)
 8001efc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f00:	6413      	str	r3, [r2, #64]	; 0x40
 8001f02:	4b19      	ldr	r3, [pc, #100]	; (8001f68 <HAL_UART_MspInit+0x15c>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0a:	613b      	str	r3, [r7, #16]
 8001f0c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60fb      	str	r3, [r7, #12]
 8001f12:	4b15      	ldr	r3, [pc, #84]	; (8001f68 <HAL_UART_MspInit+0x15c>)
 8001f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f16:	4a14      	ldr	r2, [pc, #80]	; (8001f68 <HAL_UART_MspInit+0x15c>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f1e:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <HAL_UART_MspInit+0x15c>)
 8001f20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	60fb      	str	r3, [r7, #12]
 8001f28:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001f2a:	230c      	movs	r3, #12
 8001f2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2e:	2302      	movs	r3, #2
 8001f30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f32:	2300      	movs	r3, #0
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f36:	2303      	movs	r3, #3
 8001f38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001f3a:	2307      	movs	r3, #7
 8001f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f3e:	f107 031c 	add.w	r3, r7, #28
 8001f42:	4619      	mov	r1, r3
 8001f44:	4809      	ldr	r0, [pc, #36]	; (8001f6c <HAL_UART_MspInit+0x160>)
 8001f46:	f000 fef3 	bl	8002d30 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	2026      	movs	r0, #38	; 0x26
 8001f50:	f000 fab5 	bl	80024be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001f54:	2026      	movs	r0, #38	; 0x26
 8001f56:	f000 face 	bl	80024f6 <HAL_NVIC_EnableIRQ>
}
 8001f5a:	bf00      	nop
 8001f5c:	3730      	adds	r7, #48	; 0x30
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	40011000 	.word	0x40011000
 8001f68:	40023800 	.word	0x40023800
 8001f6c:	40020000 	.word	0x40020000
 8001f70:	200003cc 	.word	0x200003cc
 8001f74:	40026440 	.word	0x40026440
 8001f78:	40004400 	.word	0x40004400

08001f7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f80:	e7fe      	b.n	8001f80 <NMI_Handler+0x4>

08001f82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f82:	b480      	push	{r7}
 8001f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f86:	e7fe      	b.n	8001f86 <HardFault_Handler+0x4>

08001f88 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f8c:	e7fe      	b.n	8001f8c <MemManage_Handler+0x4>

08001f8e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f8e:	b480      	push	{r7}
 8001f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f92:	e7fe      	b.n	8001f92 <BusFault_Handler+0x4>

08001f94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f98:	e7fe      	b.n	8001f98 <UsageFault_Handler+0x4>

08001f9a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f9a:	b480      	push	{r7}
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa6:	4770      	bx	lr

08001fa8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fac:	bf00      	nop
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr

08001fb6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fb6:	b480      	push	{r7}
 8001fb8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fba:	bf00      	nop
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc2:	4770      	bx	lr

08001fc4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fc8:	f000 f97e 	bl	80022c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fcc:	bf00      	nop
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Encoder_A_Pin);
 8001fd4:	2040      	movs	r0, #64	; 0x40
 8001fd6:	f001 f861 	bl	800309c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Encoder_B_Pin);
 8001fda:	2080      	movs	r0, #128	; 0x80
 8001fdc:	f001 f85e 	bl	800309c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001fe0:	bf00      	nop
 8001fe2:	bd80      	pop	{r7, pc}

08001fe4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001fe8:	4802      	ldr	r0, [pc, #8]	; (8001ff4 <TIM2_IRQHandler+0x10>)
 8001fea:	f002 f823 	bl	8004034 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001fee:	bf00      	nop
 8001ff0:	bd80      	pop	{r7, pc}
 8001ff2:	bf00      	nop
 8001ff4:	200002fc 	.word	0x200002fc

08001ff8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ffc:	4802      	ldr	r0, [pc, #8]	; (8002008 <USART2_IRQHandler+0x10>)
 8001ffe:	f002 ff35 	bl	8004e6c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	20000388 	.word	0x20000388

0800200c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002010:	4802      	ldr	r0, [pc, #8]	; (800201c <DMA2_Stream2_IRQHandler+0x10>)
 8002012:	f000 fc23 	bl	800285c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002016:	bf00      	nop
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	200003cc 	.word	0x200003cc

08002020 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  return 1;
 8002024:	2301      	movs	r3, #1
}
 8002026:	4618      	mov	r0, r3
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <_kill>:

int _kill(int pid, int sig)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
 8002038:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800203a:	f004 fd6f 	bl	8006b1c <__errno>
 800203e:	4603      	mov	r3, r0
 8002040:	2216      	movs	r2, #22
 8002042:	601a      	str	r2, [r3, #0]
  return -1;
 8002044:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002048:	4618      	mov	r0, r3
 800204a:	3708      	adds	r7, #8
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}

08002050 <_exit>:

void _exit (int status)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002058:	f04f 31ff 	mov.w	r1, #4294967295
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f7ff ffe7 	bl	8002030 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002062:	e7fe      	b.n	8002062 <_exit+0x12>

08002064 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002070:	2300      	movs	r3, #0
 8002072:	617b      	str	r3, [r7, #20]
 8002074:	e00a      	b.n	800208c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002076:	f3af 8000 	nop.w
 800207a:	4601      	mov	r1, r0
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	1c5a      	adds	r2, r3, #1
 8002080:	60ba      	str	r2, [r7, #8]
 8002082:	b2ca      	uxtb	r2, r1
 8002084:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	3301      	adds	r3, #1
 800208a:	617b      	str	r3, [r7, #20]
 800208c:	697a      	ldr	r2, [r7, #20]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	429a      	cmp	r2, r3
 8002092:	dbf0      	blt.n	8002076 <_read+0x12>
  }

  return len;
 8002094:	687b      	ldr	r3, [r7, #4]
}
 8002096:	4618      	mov	r0, r3
 8002098:	3718      	adds	r7, #24
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b086      	sub	sp, #24
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	60f8      	str	r0, [r7, #12]
 80020a6:	60b9      	str	r1, [r7, #8]
 80020a8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020aa:	2300      	movs	r3, #0
 80020ac:	617b      	str	r3, [r7, #20]
 80020ae:	e009      	b.n	80020c4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020b0:	68bb      	ldr	r3, [r7, #8]
 80020b2:	1c5a      	adds	r2, r3, #1
 80020b4:	60ba      	str	r2, [r7, #8]
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	4618      	mov	r0, r3
 80020ba:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	3301      	adds	r3, #1
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	697a      	ldr	r2, [r7, #20]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	429a      	cmp	r2, r3
 80020ca:	dbf1      	blt.n	80020b0 <_write+0x12>
  }
  return len;
 80020cc:	687b      	ldr	r3, [r7, #4]
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3718      	adds	r7, #24
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <_close>:

int _close(int file)
{
 80020d6:	b480      	push	{r7}
 80020d8:	b083      	sub	sp, #12
 80020da:	af00      	add	r7, sp, #0
 80020dc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b083      	sub	sp, #12
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	6078      	str	r0, [r7, #4]
 80020f6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020fe:	605a      	str	r2, [r3, #4]
  return 0;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	370c      	adds	r7, #12
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr

0800210e <_isatty>:

int _isatty(int file)
{
 800210e:	b480      	push	{r7}
 8002110:	b083      	sub	sp, #12
 8002112:	af00      	add	r7, sp, #0
 8002114:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002116:	2301      	movs	r3, #1
}
 8002118:	4618      	mov	r0, r3
 800211a:	370c      	adds	r7, #12
 800211c:	46bd      	mov	sp, r7
 800211e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002122:	4770      	bx	lr

08002124 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002124:	b480      	push	{r7}
 8002126:	b085      	sub	sp, #20
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002130:	2300      	movs	r3, #0
}
 8002132:	4618      	mov	r0, r3
 8002134:	3714      	adds	r7, #20
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
	...

08002140 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002148:	4a14      	ldr	r2, [pc, #80]	; (800219c <_sbrk+0x5c>)
 800214a:	4b15      	ldr	r3, [pc, #84]	; (80021a0 <_sbrk+0x60>)
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002154:	4b13      	ldr	r3, [pc, #76]	; (80021a4 <_sbrk+0x64>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d102      	bne.n	8002162 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800215c:	4b11      	ldr	r3, [pc, #68]	; (80021a4 <_sbrk+0x64>)
 800215e:	4a12      	ldr	r2, [pc, #72]	; (80021a8 <_sbrk+0x68>)
 8002160:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002162:	4b10      	ldr	r3, [pc, #64]	; (80021a4 <_sbrk+0x64>)
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	4413      	add	r3, r2
 800216a:	693a      	ldr	r2, [r7, #16]
 800216c:	429a      	cmp	r2, r3
 800216e:	d207      	bcs.n	8002180 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002170:	f004 fcd4 	bl	8006b1c <__errno>
 8002174:	4603      	mov	r3, r0
 8002176:	220c      	movs	r2, #12
 8002178:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800217a:	f04f 33ff 	mov.w	r3, #4294967295
 800217e:	e009      	b.n	8002194 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002180:	4b08      	ldr	r3, [pc, #32]	; (80021a4 <_sbrk+0x64>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002186:	4b07      	ldr	r3, [pc, #28]	; (80021a4 <_sbrk+0x64>)
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4413      	add	r3, r2
 800218e:	4a05      	ldr	r2, [pc, #20]	; (80021a4 <_sbrk+0x64>)
 8002190:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002192:	68fb      	ldr	r3, [r7, #12]
}
 8002194:	4618      	mov	r0, r3
 8002196:	3718      	adds	r7, #24
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	20020000 	.word	0x20020000
 80021a0:	00000400 	.word	0x00000400
 80021a4:	2000042c 	.word	0x2000042c
 80021a8:	20000580 	.word	0x20000580

080021ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021b0:	4b06      	ldr	r3, [pc, #24]	; (80021cc <SystemInit+0x20>)
 80021b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021b6:	4a05      	ldr	r2, [pc, #20]	; (80021cc <SystemInit+0x20>)
 80021b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021c0:	bf00      	nop
 80021c2:	46bd      	mov	sp, r7
 80021c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c8:	4770      	bx	lr
 80021ca:	bf00      	nop
 80021cc:	e000ed00 	.word	0xe000ed00

080021d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80021d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002208 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021d4:	480d      	ldr	r0, [pc, #52]	; (800220c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80021d6:	490e      	ldr	r1, [pc, #56]	; (8002210 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80021d8:	4a0e      	ldr	r2, [pc, #56]	; (8002214 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021dc:	e002      	b.n	80021e4 <LoopCopyDataInit>

080021de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021e2:	3304      	adds	r3, #4

080021e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021e8:	d3f9      	bcc.n	80021de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ea:	4a0b      	ldr	r2, [pc, #44]	; (8002218 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021ec:	4c0b      	ldr	r4, [pc, #44]	; (800221c <LoopFillZerobss+0x26>)
  movs r3, #0
 80021ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021f0:	e001      	b.n	80021f6 <LoopFillZerobss>

080021f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021f4:	3204      	adds	r2, #4

080021f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021f8:	d3fb      	bcc.n	80021f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80021fa:	f7ff ffd7 	bl	80021ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021fe:	f004 fc93 	bl	8006b28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002202:	f7ff f8f1 	bl	80013e8 <main>
  bx  lr    
 8002206:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002208:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800220c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002210:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002214:	0800904c 	.word	0x0800904c
  ldr r2, =_sbss
 8002218:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800221c:	20000580 	.word	0x20000580

08002220 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002220:	e7fe      	b.n	8002220 <ADC_IRQHandler>
	...

08002224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002228:	4b0e      	ldr	r3, [pc, #56]	; (8002264 <HAL_Init+0x40>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a0d      	ldr	r2, [pc, #52]	; (8002264 <HAL_Init+0x40>)
 800222e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002232:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002234:	4b0b      	ldr	r3, [pc, #44]	; (8002264 <HAL_Init+0x40>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a0a      	ldr	r2, [pc, #40]	; (8002264 <HAL_Init+0x40>)
 800223a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800223e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002240:	4b08      	ldr	r3, [pc, #32]	; (8002264 <HAL_Init+0x40>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a07      	ldr	r2, [pc, #28]	; (8002264 <HAL_Init+0x40>)
 8002246:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800224a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800224c:	2003      	movs	r0, #3
 800224e:	f000 f92b 	bl	80024a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002252:	2000      	movs	r0, #0
 8002254:	f000 f808 	bl	8002268 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002258:	f7ff fd06 	bl	8001c68 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	4618      	mov	r0, r3
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40023c00 	.word	0x40023c00

08002268 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b082      	sub	sp, #8
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002270:	4b12      	ldr	r3, [pc, #72]	; (80022bc <HAL_InitTick+0x54>)
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4b12      	ldr	r3, [pc, #72]	; (80022c0 <HAL_InitTick+0x58>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	4619      	mov	r1, r3
 800227a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800227e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002282:	fbb2 f3f3 	udiv	r3, r2, r3
 8002286:	4618      	mov	r0, r3
 8002288:	f000 f943 	bl	8002512 <HAL_SYSTICK_Config>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002292:	2301      	movs	r3, #1
 8002294:	e00e      	b.n	80022b4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2b0f      	cmp	r3, #15
 800229a:	d80a      	bhi.n	80022b2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800229c:	2200      	movs	r2, #0
 800229e:	6879      	ldr	r1, [r7, #4]
 80022a0:	f04f 30ff 	mov.w	r0, #4294967295
 80022a4:	f000 f90b 	bl	80024be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022a8:	4a06      	ldr	r2, [pc, #24]	; (80022c4 <HAL_InitTick+0x5c>)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022ae:	2300      	movs	r3, #0
 80022b0:	e000      	b.n	80022b4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3708      	adds	r7, #8
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	20000004 	.word	0x20000004
 80022c0:	2000000c 	.word	0x2000000c
 80022c4:	20000008 	.word	0x20000008

080022c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80022cc:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <HAL_IncTick+0x20>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	461a      	mov	r2, r3
 80022d2:	4b06      	ldr	r3, [pc, #24]	; (80022ec <HAL_IncTick+0x24>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4413      	add	r3, r2
 80022d8:	4a04      	ldr	r2, [pc, #16]	; (80022ec <HAL_IncTick+0x24>)
 80022da:	6013      	str	r3, [r2, #0]
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	2000000c 	.word	0x2000000c
 80022ec:	20000430 	.word	0x20000430

080022f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  return uwTick;
 80022f4:	4b03      	ldr	r3, [pc, #12]	; (8002304 <HAL_GetTick+0x14>)
 80022f6:	681b      	ldr	r3, [r3, #0]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop
 8002304:	20000430 	.word	0x20000430

08002308 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f003 0307 	and.w	r3, r3, #7
 8002316:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002318:	4b0c      	ldr	r3, [pc, #48]	; (800234c <__NVIC_SetPriorityGrouping+0x44>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800231e:	68ba      	ldr	r2, [r7, #8]
 8002320:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002324:	4013      	ands	r3, r2
 8002326:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002330:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002334:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002338:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800233a:	4a04      	ldr	r2, [pc, #16]	; (800234c <__NVIC_SetPriorityGrouping+0x44>)
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	60d3      	str	r3, [r2, #12]
}
 8002340:	bf00      	nop
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234a:	4770      	bx	lr
 800234c:	e000ed00 	.word	0xe000ed00

08002350 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002354:	4b04      	ldr	r3, [pc, #16]	; (8002368 <__NVIC_GetPriorityGrouping+0x18>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	0a1b      	lsrs	r3, r3, #8
 800235a:	f003 0307 	and.w	r3, r3, #7
}
 800235e:	4618      	mov	r0, r3
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr
 8002368:	e000ed00 	.word	0xe000ed00

0800236c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800237a:	2b00      	cmp	r3, #0
 800237c:	db0b      	blt.n	8002396 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	f003 021f 	and.w	r2, r3, #31
 8002384:	4907      	ldr	r1, [pc, #28]	; (80023a4 <__NVIC_EnableIRQ+0x38>)
 8002386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800238a:	095b      	lsrs	r3, r3, #5
 800238c:	2001      	movs	r0, #1
 800238e:	fa00 f202 	lsl.w	r2, r0, r2
 8002392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002396:	bf00      	nop
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a0:	4770      	bx	lr
 80023a2:	bf00      	nop
 80023a4:	e000e100 	.word	0xe000e100

080023a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	6039      	str	r1, [r7, #0]
 80023b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	db0a      	blt.n	80023d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	b2da      	uxtb	r2, r3
 80023c0:	490c      	ldr	r1, [pc, #48]	; (80023f4 <__NVIC_SetPriority+0x4c>)
 80023c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c6:	0112      	lsls	r2, r2, #4
 80023c8:	b2d2      	uxtb	r2, r2
 80023ca:	440b      	add	r3, r1
 80023cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023d0:	e00a      	b.n	80023e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	b2da      	uxtb	r2, r3
 80023d6:	4908      	ldr	r1, [pc, #32]	; (80023f8 <__NVIC_SetPriority+0x50>)
 80023d8:	79fb      	ldrb	r3, [r7, #7]
 80023da:	f003 030f 	and.w	r3, r3, #15
 80023de:	3b04      	subs	r3, #4
 80023e0:	0112      	lsls	r2, r2, #4
 80023e2:	b2d2      	uxtb	r2, r2
 80023e4:	440b      	add	r3, r1
 80023e6:	761a      	strb	r2, [r3, #24]
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	e000e100 	.word	0xe000e100
 80023f8:	e000ed00 	.word	0xe000ed00

080023fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b089      	sub	sp, #36	; 0x24
 8002400:	af00      	add	r7, sp, #0
 8002402:	60f8      	str	r0, [r7, #12]
 8002404:	60b9      	str	r1, [r7, #8]
 8002406:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f003 0307 	and.w	r3, r3, #7
 800240e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	f1c3 0307 	rsb	r3, r3, #7
 8002416:	2b04      	cmp	r3, #4
 8002418:	bf28      	it	cs
 800241a:	2304      	movcs	r3, #4
 800241c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	3304      	adds	r3, #4
 8002422:	2b06      	cmp	r3, #6
 8002424:	d902      	bls.n	800242c <NVIC_EncodePriority+0x30>
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	3b03      	subs	r3, #3
 800242a:	e000      	b.n	800242e <NVIC_EncodePriority+0x32>
 800242c:	2300      	movs	r3, #0
 800242e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002430:	f04f 32ff 	mov.w	r2, #4294967295
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	fa02 f303 	lsl.w	r3, r2, r3
 800243a:	43da      	mvns	r2, r3
 800243c:	68bb      	ldr	r3, [r7, #8]
 800243e:	401a      	ands	r2, r3
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002444:	f04f 31ff 	mov.w	r1, #4294967295
 8002448:	697b      	ldr	r3, [r7, #20]
 800244a:	fa01 f303 	lsl.w	r3, r1, r3
 800244e:	43d9      	mvns	r1, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002454:	4313      	orrs	r3, r2
         );
}
 8002456:	4618      	mov	r0, r3
 8002458:	3724      	adds	r7, #36	; 0x24
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr
	...

08002464 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3b01      	subs	r3, #1
 8002470:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002474:	d301      	bcc.n	800247a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002476:	2301      	movs	r3, #1
 8002478:	e00f      	b.n	800249a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800247a:	4a0a      	ldr	r2, [pc, #40]	; (80024a4 <SysTick_Config+0x40>)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	3b01      	subs	r3, #1
 8002480:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002482:	210f      	movs	r1, #15
 8002484:	f04f 30ff 	mov.w	r0, #4294967295
 8002488:	f7ff ff8e 	bl	80023a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800248c:	4b05      	ldr	r3, [pc, #20]	; (80024a4 <SysTick_Config+0x40>)
 800248e:	2200      	movs	r2, #0
 8002490:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002492:	4b04      	ldr	r3, [pc, #16]	; (80024a4 <SysTick_Config+0x40>)
 8002494:	2207      	movs	r2, #7
 8002496:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002498:	2300      	movs	r3, #0
}
 800249a:	4618      	mov	r0, r3
 800249c:	3708      	adds	r7, #8
 800249e:	46bd      	mov	sp, r7
 80024a0:	bd80      	pop	{r7, pc}
 80024a2:	bf00      	nop
 80024a4:	e000e010 	.word	0xe000e010

080024a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f7ff ff29 	bl	8002308 <__NVIC_SetPriorityGrouping>
}
 80024b6:	bf00      	nop
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80024be:	b580      	push	{r7, lr}
 80024c0:	b086      	sub	sp, #24
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	4603      	mov	r3, r0
 80024c6:	60b9      	str	r1, [r7, #8]
 80024c8:	607a      	str	r2, [r7, #4]
 80024ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80024cc:	2300      	movs	r3, #0
 80024ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80024d0:	f7ff ff3e 	bl	8002350 <__NVIC_GetPriorityGrouping>
 80024d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	68b9      	ldr	r1, [r7, #8]
 80024da:	6978      	ldr	r0, [r7, #20]
 80024dc:	f7ff ff8e 	bl	80023fc <NVIC_EncodePriority>
 80024e0:	4602      	mov	r2, r0
 80024e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024e6:	4611      	mov	r1, r2
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7ff ff5d 	bl	80023a8 <__NVIC_SetPriority>
}
 80024ee:	bf00      	nop
 80024f0:	3718      	adds	r7, #24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}

080024f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b082      	sub	sp, #8
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	4603      	mov	r3, r0
 80024fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002504:	4618      	mov	r0, r3
 8002506:	f7ff ff31 	bl	800236c <__NVIC_EnableIRQ>
}
 800250a:	bf00      	nop
 800250c:	3708      	adds	r7, #8
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	b082      	sub	sp, #8
 8002516:	af00      	add	r7, sp, #0
 8002518:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f7ff ffa2 	bl	8002464 <SysTick_Config>
 8002520:	4603      	mov	r3, r0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3708      	adds	r7, #8
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
	...

0800252c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b086      	sub	sp, #24
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002534:	2300      	movs	r3, #0
 8002536:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002538:	f7ff feda 	bl	80022f0 <HAL_GetTick>
 800253c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e099      	b.n	800267c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2202      	movs	r2, #2
 800254c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f022 0201 	bic.w	r2, r2, #1
 8002566:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002568:	e00f      	b.n	800258a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800256a:	f7ff fec1 	bl	80022f0 <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	2b05      	cmp	r3, #5
 8002576:	d908      	bls.n	800258a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	2220      	movs	r2, #32
 800257c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2203      	movs	r2, #3
 8002582:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e078      	b.n	800267c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f003 0301 	and.w	r3, r3, #1
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1e8      	bne.n	800256a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80025a0:	697a      	ldr	r2, [r7, #20]
 80025a2:	4b38      	ldr	r3, [pc, #224]	; (8002684 <HAL_DMA_Init+0x158>)
 80025a4:	4013      	ands	r3, r2
 80025a6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	685a      	ldr	r2, [r3, #4]
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691b      	ldr	r3, [r3, #16]
 80025bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	699b      	ldr	r3, [r3, #24]
 80025c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6a1b      	ldr	r3, [r3, #32]
 80025d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	4313      	orrs	r3, r2
 80025da:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025e0:	2b04      	cmp	r3, #4
 80025e2:	d107      	bne.n	80025f4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ec:	4313      	orrs	r3, r2
 80025ee:	697a      	ldr	r2, [r7, #20]
 80025f0:	4313      	orrs	r3, r2
 80025f2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	697a      	ldr	r2, [r7, #20]
 80025fa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	f023 0307 	bic.w	r3, r3, #7
 800260a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002610:	697a      	ldr	r2, [r7, #20]
 8002612:	4313      	orrs	r3, r2
 8002614:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261a:	2b04      	cmp	r3, #4
 800261c:	d117      	bne.n	800264e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002622:	697a      	ldr	r2, [r7, #20]
 8002624:	4313      	orrs	r3, r2
 8002626:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00e      	beq.n	800264e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002630:	6878      	ldr	r0, [r7, #4]
 8002632:	f000 fb01 	bl	8002c38 <DMA_CheckFifoParam>
 8002636:	4603      	mov	r3, r0
 8002638:	2b00      	cmp	r3, #0
 800263a:	d008      	beq.n	800264e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2240      	movs	r2, #64	; 0x40
 8002640:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2201      	movs	r2, #1
 8002646:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800264a:	2301      	movs	r3, #1
 800264c:	e016      	b.n	800267c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	697a      	ldr	r2, [r7, #20]
 8002654:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f000 fab8 	bl	8002bcc <DMA_CalcBaseAndBitshift>
 800265c:	4603      	mov	r3, r0
 800265e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002664:	223f      	movs	r2, #63	; 0x3f
 8002666:	409a      	lsls	r2, r3
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2200      	movs	r2, #0
 8002670:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	2201      	movs	r2, #1
 8002676:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	3718      	adds	r7, #24
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	f010803f 	.word	0xf010803f

08002688 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
 800268e:	60f8      	str	r0, [r7, #12]
 8002690:	60b9      	str	r1, [r7, #8]
 8002692:	607a      	str	r2, [r7, #4]
 8002694:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002696:	2300      	movs	r3, #0
 8002698:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800269e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d101      	bne.n	80026ae <HAL_DMA_Start_IT+0x26>
 80026aa:	2302      	movs	r3, #2
 80026ac:	e040      	b.n	8002730 <HAL_DMA_Start_IT+0xa8>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2201      	movs	r2, #1
 80026b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d12f      	bne.n	8002722 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2202      	movs	r2, #2
 80026c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2200      	movs	r2, #0
 80026ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	687a      	ldr	r2, [r7, #4]
 80026d4:	68b9      	ldr	r1, [r7, #8]
 80026d6:	68f8      	ldr	r0, [r7, #12]
 80026d8:	f000 fa4a 	bl	8002b70 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026e0:	223f      	movs	r2, #63	; 0x3f
 80026e2:	409a      	lsls	r2, r3
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f042 0216 	orr.w	r2, r2, #22
 80026f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d007      	beq.n	8002710 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0208 	orr.w	r2, r2, #8
 800270e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f042 0201 	orr.w	r2, r2, #1
 800271e:	601a      	str	r2, [r3, #0]
 8002720:	e005      	b.n	800272e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	2200      	movs	r2, #0
 8002726:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800272a:	2302      	movs	r3, #2
 800272c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800272e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002730:	4618      	mov	r0, r3
 8002732:	3718      	adds	r7, #24
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b084      	sub	sp, #16
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002744:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002746:	f7ff fdd3 	bl	80022f0 <HAL_GetTick>
 800274a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002752:	b2db      	uxtb	r3, r3
 8002754:	2b02      	cmp	r3, #2
 8002756:	d008      	beq.n	800276a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2280      	movs	r2, #128	; 0x80
 800275c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e052      	b.n	8002810 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f022 0216 	bic.w	r2, r2, #22
 8002778:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	695a      	ldr	r2, [r3, #20]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002788:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800278e:	2b00      	cmp	r3, #0
 8002790:	d103      	bne.n	800279a <HAL_DMA_Abort+0x62>
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002796:	2b00      	cmp	r3, #0
 8002798:	d007      	beq.n	80027aa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	681a      	ldr	r2, [r3, #0]
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f022 0208 	bic.w	r2, r2, #8
 80027a8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	681a      	ldr	r2, [r3, #0]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f022 0201 	bic.w	r2, r2, #1
 80027b8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027ba:	e013      	b.n	80027e4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80027bc:	f7ff fd98 	bl	80022f0 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	68bb      	ldr	r3, [r7, #8]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b05      	cmp	r3, #5
 80027c8:	d90c      	bls.n	80027e4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2220      	movs	r2, #32
 80027ce:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2203      	movs	r2, #3
 80027d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80027e0:	2303      	movs	r3, #3
 80027e2:	e015      	b.n	8002810 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1e4      	bne.n	80027bc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027f6:	223f      	movs	r2, #63	; 0x3f
 80027f8:	409a      	lsls	r2, r3
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2200      	movs	r2, #0
 800280a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	3710      	adds	r7, #16
 8002814:	46bd      	mov	sp, r7
 8002816:	bd80      	pop	{r7, pc}

08002818 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002818:	b480      	push	{r7}
 800281a:	b083      	sub	sp, #12
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002826:	b2db      	uxtb	r3, r3
 8002828:	2b02      	cmp	r3, #2
 800282a:	d004      	beq.n	8002836 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2280      	movs	r2, #128	; 0x80
 8002830:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e00c      	b.n	8002850 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2205      	movs	r2, #5
 800283a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f022 0201 	bic.w	r2, r2, #1
 800284c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800284e:	2300      	movs	r3, #0
}
 8002850:	4618      	mov	r0, r3
 8002852:	370c      	adds	r7, #12
 8002854:	46bd      	mov	sp, r7
 8002856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285a:	4770      	bx	lr

0800285c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002864:	2300      	movs	r3, #0
 8002866:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002868:	4b8e      	ldr	r3, [pc, #568]	; (8002aa4 <HAL_DMA_IRQHandler+0x248>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a8e      	ldr	r2, [pc, #568]	; (8002aa8 <HAL_DMA_IRQHandler+0x24c>)
 800286e:	fba2 2303 	umull	r2, r3, r2, r3
 8002872:	0a9b      	lsrs	r3, r3, #10
 8002874:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800287a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800287c:	693b      	ldr	r3, [r7, #16]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002886:	2208      	movs	r2, #8
 8002888:	409a      	lsls	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	4013      	ands	r3, r2
 800288e:	2b00      	cmp	r3, #0
 8002890:	d01a      	beq.n	80028c8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f003 0304 	and.w	r3, r3, #4
 800289c:	2b00      	cmp	r3, #0
 800289e:	d013      	beq.n	80028c8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f022 0204 	bic.w	r2, r2, #4
 80028ae:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028b4:	2208      	movs	r2, #8
 80028b6:	409a      	lsls	r2, r3
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028c0:	f043 0201 	orr.w	r2, r3, #1
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028cc:	2201      	movs	r2, #1
 80028ce:	409a      	lsls	r2, r3
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	4013      	ands	r3, r2
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d012      	beq.n	80028fe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	695b      	ldr	r3, [r3, #20]
 80028de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d00b      	beq.n	80028fe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ea:	2201      	movs	r2, #1
 80028ec:	409a      	lsls	r2, r3
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028f6:	f043 0202 	orr.w	r2, r3, #2
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002902:	2204      	movs	r2, #4
 8002904:	409a      	lsls	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	4013      	ands	r3, r2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d012      	beq.n	8002934 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0302 	and.w	r3, r3, #2
 8002918:	2b00      	cmp	r3, #0
 800291a:	d00b      	beq.n	8002934 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002920:	2204      	movs	r2, #4
 8002922:	409a      	lsls	r2, r3
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800292c:	f043 0204 	orr.w	r2, r3, #4
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002938:	2210      	movs	r2, #16
 800293a:	409a      	lsls	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	4013      	ands	r3, r2
 8002940:	2b00      	cmp	r3, #0
 8002942:	d043      	beq.n	80029cc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0308 	and.w	r3, r3, #8
 800294e:	2b00      	cmp	r3, #0
 8002950:	d03c      	beq.n	80029cc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002956:	2210      	movs	r2, #16
 8002958:	409a      	lsls	r2, r3
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002968:	2b00      	cmp	r3, #0
 800296a:	d018      	beq.n	800299e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d108      	bne.n	800298c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800297e:	2b00      	cmp	r3, #0
 8002980:	d024      	beq.n	80029cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	4798      	blx	r3
 800298a:	e01f      	b.n	80029cc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002990:	2b00      	cmp	r3, #0
 8002992:	d01b      	beq.n	80029cc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	4798      	blx	r3
 800299c:	e016      	b.n	80029cc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d107      	bne.n	80029bc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681a      	ldr	r2, [r3, #0]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f022 0208 	bic.w	r2, r2, #8
 80029ba:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029d0:	2220      	movs	r2, #32
 80029d2:	409a      	lsls	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	4013      	ands	r3, r2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	f000 808f 	beq.w	8002afc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0310 	and.w	r3, r3, #16
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	f000 8087 	beq.w	8002afc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029f2:	2220      	movs	r2, #32
 80029f4:	409a      	lsls	r2, r3
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b05      	cmp	r3, #5
 8002a04:	d136      	bne.n	8002a74 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 0216 	bic.w	r2, r2, #22
 8002a14:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	695a      	ldr	r2, [r3, #20]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a24:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d103      	bne.n	8002a36 <HAL_DMA_IRQHandler+0x1da>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d007      	beq.n	8002a46 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f022 0208 	bic.w	r2, r2, #8
 8002a44:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a4a:	223f      	movs	r2, #63	; 0x3f
 8002a4c:	409a      	lsls	r2, r3
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2201      	movs	r2, #1
 8002a56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d07e      	beq.n	8002b68 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	4798      	blx	r3
        }
        return;
 8002a72:	e079      	b.n	8002b68 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d01d      	beq.n	8002abe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d10d      	bne.n	8002aac <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d031      	beq.n	8002afc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	4798      	blx	r3
 8002aa0:	e02c      	b.n	8002afc <HAL_DMA_IRQHandler+0x2a0>
 8002aa2:	bf00      	nop
 8002aa4:	20000004 	.word	0x20000004
 8002aa8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d023      	beq.n	8002afc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	4798      	blx	r3
 8002abc:	e01e      	b.n	8002afc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d10f      	bne.n	8002aec <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f022 0210 	bic.w	r2, r2, #16
 8002ada:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002af8:	6878      	ldr	r0, [r7, #4]
 8002afa:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d032      	beq.n	8002b6a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b08:	f003 0301 	and.w	r3, r3, #1
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d022      	beq.n	8002b56 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	2205      	movs	r2, #5
 8002b14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f022 0201 	bic.w	r2, r2, #1
 8002b26:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	60bb      	str	r3, [r7, #8]
 8002b2e:	697a      	ldr	r2, [r7, #20]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d307      	bcc.n	8002b44 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d1f2      	bne.n	8002b28 <HAL_DMA_IRQHandler+0x2cc>
 8002b42:	e000      	b.n	8002b46 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002b44:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d005      	beq.n	8002b6a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b62:	6878      	ldr	r0, [r7, #4]
 8002b64:	4798      	blx	r3
 8002b66:	e000      	b.n	8002b6a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002b68:	bf00      	nop
    }
  }
}
 8002b6a:	3718      	adds	r7, #24
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}

08002b70 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b085      	sub	sp, #20
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	60f8      	str	r0, [r7, #12]
 8002b78:	60b9      	str	r1, [r7, #8]
 8002b7a:	607a      	str	r2, [r7, #4]
 8002b7c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002b8c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	683a      	ldr	r2, [r7, #0]
 8002b94:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	689b      	ldr	r3, [r3, #8]
 8002b9a:	2b40      	cmp	r3, #64	; 0x40
 8002b9c:	d108      	bne.n	8002bb0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	68ba      	ldr	r2, [r7, #8]
 8002bac:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002bae:	e007      	b.n	8002bc0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	68ba      	ldr	r2, [r7, #8]
 8002bb6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	60da      	str	r2, [r3, #12]
}
 8002bc0:	bf00      	nop
 8002bc2:	3714      	adds	r7, #20
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bca:	4770      	bx	lr

08002bcc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b085      	sub	sp, #20
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	3b10      	subs	r3, #16
 8002bdc:	4a14      	ldr	r2, [pc, #80]	; (8002c30 <DMA_CalcBaseAndBitshift+0x64>)
 8002bde:	fba2 2303 	umull	r2, r3, r2, r3
 8002be2:	091b      	lsrs	r3, r3, #4
 8002be4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002be6:	4a13      	ldr	r2, [pc, #76]	; (8002c34 <DMA_CalcBaseAndBitshift+0x68>)
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	4413      	add	r3, r2
 8002bec:	781b      	ldrb	r3, [r3, #0]
 8002bee:	461a      	mov	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	2b03      	cmp	r3, #3
 8002bf8:	d909      	bls.n	8002c0e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002c02:	f023 0303 	bic.w	r3, r3, #3
 8002c06:	1d1a      	adds	r2, r3, #4
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	659a      	str	r2, [r3, #88]	; 0x58
 8002c0c:	e007      	b.n	8002c1e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002c16:	f023 0303 	bic.w	r3, r3, #3
 8002c1a:	687a      	ldr	r2, [r7, #4]
 8002c1c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3714      	adds	r7, #20
 8002c26:	46bd      	mov	sp, r7
 8002c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2c:	4770      	bx	lr
 8002c2e:	bf00      	nop
 8002c30:	aaaaaaab 	.word	0xaaaaaaab
 8002c34:	08008cc4 	.word	0x08008cc4

08002c38 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	b085      	sub	sp, #20
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c40:	2300      	movs	r3, #0
 8002c42:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c48:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	699b      	ldr	r3, [r3, #24]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d11f      	bne.n	8002c92 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	2b03      	cmp	r3, #3
 8002c56:	d856      	bhi.n	8002d06 <DMA_CheckFifoParam+0xce>
 8002c58:	a201      	add	r2, pc, #4	; (adr r2, 8002c60 <DMA_CheckFifoParam+0x28>)
 8002c5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c5e:	bf00      	nop
 8002c60:	08002c71 	.word	0x08002c71
 8002c64:	08002c83 	.word	0x08002c83
 8002c68:	08002c71 	.word	0x08002c71
 8002c6c:	08002d07 	.word	0x08002d07
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d046      	beq.n	8002d0a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c80:	e043      	b.n	8002d0a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c86:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002c8a:	d140      	bne.n	8002d0e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c90:	e03d      	b.n	8002d0e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c9a:	d121      	bne.n	8002ce0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	2b03      	cmp	r3, #3
 8002ca0:	d837      	bhi.n	8002d12 <DMA_CheckFifoParam+0xda>
 8002ca2:	a201      	add	r2, pc, #4	; (adr r2, 8002ca8 <DMA_CheckFifoParam+0x70>)
 8002ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca8:	08002cb9 	.word	0x08002cb9
 8002cac:	08002cbf 	.word	0x08002cbf
 8002cb0:	08002cb9 	.word	0x08002cb9
 8002cb4:	08002cd1 	.word	0x08002cd1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	73fb      	strb	r3, [r7, #15]
      break;
 8002cbc:	e030      	b.n	8002d20 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d025      	beq.n	8002d16 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002cce:	e022      	b.n	8002d16 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cd4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002cd8:	d11f      	bne.n	8002d1a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002cde:	e01c      	b.n	8002d1a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	2b02      	cmp	r3, #2
 8002ce4:	d903      	bls.n	8002cee <DMA_CheckFifoParam+0xb6>
 8002ce6:	68bb      	ldr	r3, [r7, #8]
 8002ce8:	2b03      	cmp	r3, #3
 8002cea:	d003      	beq.n	8002cf4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002cec:	e018      	b.n	8002d20 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	73fb      	strb	r3, [r7, #15]
      break;
 8002cf2:	e015      	b.n	8002d20 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cf8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d00e      	beq.n	8002d1e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	73fb      	strb	r3, [r7, #15]
      break;
 8002d04:	e00b      	b.n	8002d1e <DMA_CheckFifoParam+0xe6>
      break;
 8002d06:	bf00      	nop
 8002d08:	e00a      	b.n	8002d20 <DMA_CheckFifoParam+0xe8>
      break;
 8002d0a:	bf00      	nop
 8002d0c:	e008      	b.n	8002d20 <DMA_CheckFifoParam+0xe8>
      break;
 8002d0e:	bf00      	nop
 8002d10:	e006      	b.n	8002d20 <DMA_CheckFifoParam+0xe8>
      break;
 8002d12:	bf00      	nop
 8002d14:	e004      	b.n	8002d20 <DMA_CheckFifoParam+0xe8>
      break;
 8002d16:	bf00      	nop
 8002d18:	e002      	b.n	8002d20 <DMA_CheckFifoParam+0xe8>
      break;   
 8002d1a:	bf00      	nop
 8002d1c:	e000      	b.n	8002d20 <DMA_CheckFifoParam+0xe8>
      break;
 8002d1e:	bf00      	nop
    }
  } 
  
  return status; 
 8002d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3714      	adds	r7, #20
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop

08002d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b089      	sub	sp, #36	; 0x24
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
 8002d38:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d42:	2300      	movs	r3, #0
 8002d44:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d46:	2300      	movs	r3, #0
 8002d48:	61fb      	str	r3, [r7, #28]
 8002d4a:	e159      	b.n	8003000 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	697a      	ldr	r2, [r7, #20]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d60:	693a      	ldr	r2, [r7, #16]
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	f040 8148 	bne.w	8002ffa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	f003 0303 	and.w	r3, r3, #3
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d005      	beq.n	8002d82 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d7e:	2b02      	cmp	r3, #2
 8002d80:	d130      	bne.n	8002de4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	2203      	movs	r2, #3
 8002d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d92:	43db      	mvns	r3, r3
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	4013      	ands	r3, r2
 8002d98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	68da      	ldr	r2, [r3, #12]
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	005b      	lsls	r3, r3, #1
 8002da2:	fa02 f303 	lsl.w	r3, r2, r3
 8002da6:	69ba      	ldr	r2, [r7, #24]
 8002da8:	4313      	orrs	r3, r2
 8002daa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002db8:	2201      	movs	r2, #1
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc0:	43db      	mvns	r3, r3
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	091b      	lsrs	r3, r3, #4
 8002dce:	f003 0201 	and.w	r2, r3, #1
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f003 0303 	and.w	r3, r3, #3
 8002dec:	2b03      	cmp	r3, #3
 8002dee:	d017      	beq.n	8002e20 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002df6:	69fb      	ldr	r3, [r7, #28]
 8002df8:	005b      	lsls	r3, r3, #1
 8002dfa:	2203      	movs	r2, #3
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	43db      	mvns	r3, r3
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	4013      	ands	r3, r2
 8002e06:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f003 0303 	and.w	r3, r3, #3
 8002e28:	2b02      	cmp	r3, #2
 8002e2a:	d123      	bne.n	8002e74 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	08da      	lsrs	r2, r3, #3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	3208      	adds	r2, #8
 8002e34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e38:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	f003 0307 	and.w	r3, r3, #7
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	220f      	movs	r2, #15
 8002e44:	fa02 f303 	lsl.w	r3, r2, r3
 8002e48:	43db      	mvns	r3, r3
 8002e4a:	69ba      	ldr	r2, [r7, #24]
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	691a      	ldr	r2, [r3, #16]
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	f003 0307 	and.w	r3, r3, #7
 8002e5a:	009b      	lsls	r3, r3, #2
 8002e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e60:	69ba      	ldr	r2, [r7, #24]
 8002e62:	4313      	orrs	r3, r2
 8002e64:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	08da      	lsrs	r2, r3, #3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	3208      	adds	r2, #8
 8002e6e:	69b9      	ldr	r1, [r7, #24]
 8002e70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e7a:	69fb      	ldr	r3, [r7, #28]
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	2203      	movs	r2, #3
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	43db      	mvns	r3, r3
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f003 0203 	and.w	r2, r3, #3
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	005b      	lsls	r3, r3, #1
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	f000 80a2 	beq.w	8002ffa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	4b57      	ldr	r3, [pc, #348]	; (8003018 <HAL_GPIO_Init+0x2e8>)
 8002ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ebe:	4a56      	ldr	r2, [pc, #344]	; (8003018 <HAL_GPIO_Init+0x2e8>)
 8002ec0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ec4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ec6:	4b54      	ldr	r3, [pc, #336]	; (8003018 <HAL_GPIO_Init+0x2e8>)
 8002ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ed2:	4a52      	ldr	r2, [pc, #328]	; (800301c <HAL_GPIO_Init+0x2ec>)
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	089b      	lsrs	r3, r3, #2
 8002ed8:	3302      	adds	r3, #2
 8002eda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ee0:	69fb      	ldr	r3, [r7, #28]
 8002ee2:	f003 0303 	and.w	r3, r3, #3
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	220f      	movs	r2, #15
 8002eea:	fa02 f303 	lsl.w	r3, r2, r3
 8002eee:	43db      	mvns	r3, r3
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a49      	ldr	r2, [pc, #292]	; (8003020 <HAL_GPIO_Init+0x2f0>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d019      	beq.n	8002f32 <HAL_GPIO_Init+0x202>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a48      	ldr	r2, [pc, #288]	; (8003024 <HAL_GPIO_Init+0x2f4>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d013      	beq.n	8002f2e <HAL_GPIO_Init+0x1fe>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a47      	ldr	r2, [pc, #284]	; (8003028 <HAL_GPIO_Init+0x2f8>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d00d      	beq.n	8002f2a <HAL_GPIO_Init+0x1fa>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a46      	ldr	r2, [pc, #280]	; (800302c <HAL_GPIO_Init+0x2fc>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d007      	beq.n	8002f26 <HAL_GPIO_Init+0x1f6>
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	4a45      	ldr	r2, [pc, #276]	; (8003030 <HAL_GPIO_Init+0x300>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d101      	bne.n	8002f22 <HAL_GPIO_Init+0x1f2>
 8002f1e:	2304      	movs	r3, #4
 8002f20:	e008      	b.n	8002f34 <HAL_GPIO_Init+0x204>
 8002f22:	2307      	movs	r3, #7
 8002f24:	e006      	b.n	8002f34 <HAL_GPIO_Init+0x204>
 8002f26:	2303      	movs	r3, #3
 8002f28:	e004      	b.n	8002f34 <HAL_GPIO_Init+0x204>
 8002f2a:	2302      	movs	r3, #2
 8002f2c:	e002      	b.n	8002f34 <HAL_GPIO_Init+0x204>
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e000      	b.n	8002f34 <HAL_GPIO_Init+0x204>
 8002f32:	2300      	movs	r3, #0
 8002f34:	69fa      	ldr	r2, [r7, #28]
 8002f36:	f002 0203 	and.w	r2, r2, #3
 8002f3a:	0092      	lsls	r2, r2, #2
 8002f3c:	4093      	lsls	r3, r2
 8002f3e:	69ba      	ldr	r2, [r7, #24]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f44:	4935      	ldr	r1, [pc, #212]	; (800301c <HAL_GPIO_Init+0x2ec>)
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	089b      	lsrs	r3, r3, #2
 8002f4a:	3302      	adds	r3, #2
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f52:	4b38      	ldr	r3, [pc, #224]	; (8003034 <HAL_GPIO_Init+0x304>)
 8002f54:	689b      	ldr	r3, [r3, #8]
 8002f56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	43db      	mvns	r3, r3
 8002f5c:	69ba      	ldr	r2, [r7, #24]
 8002f5e:	4013      	ands	r3, r2
 8002f60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d003      	beq.n	8002f76 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002f6e:	69ba      	ldr	r2, [r7, #24]
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f76:	4a2f      	ldr	r2, [pc, #188]	; (8003034 <HAL_GPIO_Init+0x304>)
 8002f78:	69bb      	ldr	r3, [r7, #24]
 8002f7a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f7c:	4b2d      	ldr	r3, [pc, #180]	; (8003034 <HAL_GPIO_Init+0x304>)
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	43db      	mvns	r3, r3
 8002f86:	69ba      	ldr	r2, [r7, #24]
 8002f88:	4013      	ands	r3, r2
 8002f8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d003      	beq.n	8002fa0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002f98:	69ba      	ldr	r2, [r7, #24]
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002fa0:	4a24      	ldr	r2, [pc, #144]	; (8003034 <HAL_GPIO_Init+0x304>)
 8002fa2:	69bb      	ldr	r3, [r7, #24]
 8002fa4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002fa6:	4b23      	ldr	r3, [pc, #140]	; (8003034 <HAL_GPIO_Init+0x304>)
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d003      	beq.n	8002fca <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fca:	4a1a      	ldr	r2, [pc, #104]	; (8003034 <HAL_GPIO_Init+0x304>)
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fd0:	4b18      	ldr	r3, [pc, #96]	; (8003034 <HAL_GPIO_Init+0x304>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	4013      	ands	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d003      	beq.n	8002ff4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ff4:	4a0f      	ldr	r2, [pc, #60]	; (8003034 <HAL_GPIO_Init+0x304>)
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	3301      	adds	r3, #1
 8002ffe:	61fb      	str	r3, [r7, #28]
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	2b0f      	cmp	r3, #15
 8003004:	f67f aea2 	bls.w	8002d4c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003008:	bf00      	nop
 800300a:	bf00      	nop
 800300c:	3724      	adds	r7, #36	; 0x24
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr
 8003016:	bf00      	nop
 8003018:	40023800 	.word	0x40023800
 800301c:	40013800 	.word	0x40013800
 8003020:	40020000 	.word	0x40020000
 8003024:	40020400 	.word	0x40020400
 8003028:	40020800 	.word	0x40020800
 800302c:	40020c00 	.word	0x40020c00
 8003030:	40021000 	.word	0x40021000
 8003034:	40013c00 	.word	0x40013c00

08003038 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	460b      	mov	r3, r1
 8003042:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	691a      	ldr	r2, [r3, #16]
 8003048:	887b      	ldrh	r3, [r7, #2]
 800304a:	4013      	ands	r3, r2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d002      	beq.n	8003056 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003050:	2301      	movs	r3, #1
 8003052:	73fb      	strb	r3, [r7, #15]
 8003054:	e001      	b.n	800305a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003056:	2300      	movs	r3, #0
 8003058:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800305a:	7bfb      	ldrb	r3, [r7, #15]
}
 800305c:	4618      	mov	r0, r3
 800305e:	3714      	adds	r7, #20
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	460b      	mov	r3, r1
 8003072:	807b      	strh	r3, [r7, #2]
 8003074:	4613      	mov	r3, r2
 8003076:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003078:	787b      	ldrb	r3, [r7, #1]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d003      	beq.n	8003086 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800307e:	887a      	ldrh	r2, [r7, #2]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003084:	e003      	b.n	800308e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003086:	887b      	ldrh	r3, [r7, #2]
 8003088:	041a      	lsls	r2, r3, #16
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	619a      	str	r2, [r3, #24]
}
 800308e:	bf00      	nop
 8003090:	370c      	adds	r7, #12
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
	...

0800309c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	4603      	mov	r3, r0
 80030a4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80030a6:	4b08      	ldr	r3, [pc, #32]	; (80030c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030a8:	695a      	ldr	r2, [r3, #20]
 80030aa:	88fb      	ldrh	r3, [r7, #6]
 80030ac:	4013      	ands	r3, r2
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d006      	beq.n	80030c0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80030b2:	4a05      	ldr	r2, [pc, #20]	; (80030c8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030b4:	88fb      	ldrh	r3, [r7, #6]
 80030b6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80030b8:	88fb      	ldrh	r3, [r7, #6]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f000 f806 	bl	80030cc <HAL_GPIO_EXTI_Callback>
  }
}
 80030c0:	bf00      	nop
 80030c2:	3708      	adds	r7, #8
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	40013c00 	.word	0x40013c00

080030cc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	4603      	mov	r3, r0
 80030d4:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80030d6:	bf00      	nop
 80030d8:	370c      	adds	r7, #12
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
	...

080030e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d101      	bne.n	80030f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e267      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d075      	beq.n	80031ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003102:	4b88      	ldr	r3, [pc, #544]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003104:	689b      	ldr	r3, [r3, #8]
 8003106:	f003 030c 	and.w	r3, r3, #12
 800310a:	2b04      	cmp	r3, #4
 800310c:	d00c      	beq.n	8003128 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800310e:	4b85      	ldr	r3, [pc, #532]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003116:	2b08      	cmp	r3, #8
 8003118:	d112      	bne.n	8003140 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800311a:	4b82      	ldr	r3, [pc, #520]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003122:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003126:	d10b      	bne.n	8003140 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003128:	4b7e      	ldr	r3, [pc, #504]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003130:	2b00      	cmp	r3, #0
 8003132:	d05b      	beq.n	80031ec <HAL_RCC_OscConfig+0x108>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d157      	bne.n	80031ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e242      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003148:	d106      	bne.n	8003158 <HAL_RCC_OscConfig+0x74>
 800314a:	4b76      	ldr	r3, [pc, #472]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	4a75      	ldr	r2, [pc, #468]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003150:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003154:	6013      	str	r3, [r2, #0]
 8003156:	e01d      	b.n	8003194 <HAL_RCC_OscConfig+0xb0>
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685b      	ldr	r3, [r3, #4]
 800315c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003160:	d10c      	bne.n	800317c <HAL_RCC_OscConfig+0x98>
 8003162:	4b70      	ldr	r3, [pc, #448]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a6f      	ldr	r2, [pc, #444]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003168:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800316c:	6013      	str	r3, [r2, #0]
 800316e:	4b6d      	ldr	r3, [pc, #436]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a6c      	ldr	r2, [pc, #432]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003178:	6013      	str	r3, [r2, #0]
 800317a:	e00b      	b.n	8003194 <HAL_RCC_OscConfig+0xb0>
 800317c:	4b69      	ldr	r3, [pc, #420]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a68      	ldr	r2, [pc, #416]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003182:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003186:	6013      	str	r3, [r2, #0]
 8003188:	4b66      	ldr	r3, [pc, #408]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a65      	ldr	r2, [pc, #404]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 800318e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003192:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	685b      	ldr	r3, [r3, #4]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d013      	beq.n	80031c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800319c:	f7ff f8a8 	bl	80022f0 <HAL_GetTick>
 80031a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031a2:	e008      	b.n	80031b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031a4:	f7ff f8a4 	bl	80022f0 <HAL_GetTick>
 80031a8:	4602      	mov	r2, r0
 80031aa:	693b      	ldr	r3, [r7, #16]
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	2b64      	cmp	r3, #100	; 0x64
 80031b0:	d901      	bls.n	80031b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e207      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031b6:	4b5b      	ldr	r3, [pc, #364]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d0f0      	beq.n	80031a4 <HAL_RCC_OscConfig+0xc0>
 80031c2:	e014      	b.n	80031ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031c4:	f7ff f894 	bl	80022f0 <HAL_GetTick>
 80031c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031ca:	e008      	b.n	80031de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031cc:	f7ff f890 	bl	80022f0 <HAL_GetTick>
 80031d0:	4602      	mov	r2, r0
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	2b64      	cmp	r3, #100	; 0x64
 80031d8:	d901      	bls.n	80031de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031da:	2303      	movs	r3, #3
 80031dc:	e1f3      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031de:	4b51      	ldr	r3, [pc, #324]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1f0      	bne.n	80031cc <HAL_RCC_OscConfig+0xe8>
 80031ea:	e000      	b.n	80031ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d063      	beq.n	80032c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031fa:	4b4a      	ldr	r3, [pc, #296]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 80031fc:	689b      	ldr	r3, [r3, #8]
 80031fe:	f003 030c 	and.w	r3, r3, #12
 8003202:	2b00      	cmp	r3, #0
 8003204:	d00b      	beq.n	800321e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003206:	4b47      	ldr	r3, [pc, #284]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800320e:	2b08      	cmp	r3, #8
 8003210:	d11c      	bne.n	800324c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003212:	4b44      	ldr	r3, [pc, #272]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800321a:	2b00      	cmp	r3, #0
 800321c:	d116      	bne.n	800324c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800321e:	4b41      	ldr	r3, [pc, #260]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d005      	beq.n	8003236 <HAL_RCC_OscConfig+0x152>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	2b01      	cmp	r3, #1
 8003230:	d001      	beq.n	8003236 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e1c7      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003236:	4b3b      	ldr	r3, [pc, #236]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	00db      	lsls	r3, r3, #3
 8003244:	4937      	ldr	r1, [pc, #220]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003246:	4313      	orrs	r3, r2
 8003248:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800324a:	e03a      	b.n	80032c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d020      	beq.n	8003296 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003254:	4b34      	ldr	r3, [pc, #208]	; (8003328 <HAL_RCC_OscConfig+0x244>)
 8003256:	2201      	movs	r2, #1
 8003258:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800325a:	f7ff f849 	bl	80022f0 <HAL_GetTick>
 800325e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003260:	e008      	b.n	8003274 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003262:	f7ff f845 	bl	80022f0 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	2b02      	cmp	r3, #2
 800326e:	d901      	bls.n	8003274 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	e1a8      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003274:	4b2b      	ldr	r3, [pc, #172]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d0f0      	beq.n	8003262 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003280:	4b28      	ldr	r3, [pc, #160]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	00db      	lsls	r3, r3, #3
 800328e:	4925      	ldr	r1, [pc, #148]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 8003290:	4313      	orrs	r3, r2
 8003292:	600b      	str	r3, [r1, #0]
 8003294:	e015      	b.n	80032c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003296:	4b24      	ldr	r3, [pc, #144]	; (8003328 <HAL_RCC_OscConfig+0x244>)
 8003298:	2200      	movs	r2, #0
 800329a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800329c:	f7ff f828 	bl	80022f0 <HAL_GetTick>
 80032a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032a2:	e008      	b.n	80032b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032a4:	f7ff f824 	bl	80022f0 <HAL_GetTick>
 80032a8:	4602      	mov	r2, r0
 80032aa:	693b      	ldr	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b02      	cmp	r3, #2
 80032b0:	d901      	bls.n	80032b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	e187      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032b6:	4b1b      	ldr	r3, [pc, #108]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1f0      	bne.n	80032a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0308 	and.w	r3, r3, #8
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d036      	beq.n	800333c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	695b      	ldr	r3, [r3, #20]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d016      	beq.n	8003304 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032d6:	4b15      	ldr	r3, [pc, #84]	; (800332c <HAL_RCC_OscConfig+0x248>)
 80032d8:	2201      	movs	r2, #1
 80032da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032dc:	f7ff f808 	bl	80022f0 <HAL_GetTick>
 80032e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032e2:	e008      	b.n	80032f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032e4:	f7ff f804 	bl	80022f0 <HAL_GetTick>
 80032e8:	4602      	mov	r2, r0
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	2b02      	cmp	r3, #2
 80032f0:	d901      	bls.n	80032f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032f2:	2303      	movs	r3, #3
 80032f4:	e167      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032f6:	4b0b      	ldr	r3, [pc, #44]	; (8003324 <HAL_RCC_OscConfig+0x240>)
 80032f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d0f0      	beq.n	80032e4 <HAL_RCC_OscConfig+0x200>
 8003302:	e01b      	b.n	800333c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003304:	4b09      	ldr	r3, [pc, #36]	; (800332c <HAL_RCC_OscConfig+0x248>)
 8003306:	2200      	movs	r2, #0
 8003308:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800330a:	f7fe fff1 	bl	80022f0 <HAL_GetTick>
 800330e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003310:	e00e      	b.n	8003330 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003312:	f7fe ffed 	bl	80022f0 <HAL_GetTick>
 8003316:	4602      	mov	r2, r0
 8003318:	693b      	ldr	r3, [r7, #16]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	2b02      	cmp	r3, #2
 800331e:	d907      	bls.n	8003330 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003320:	2303      	movs	r3, #3
 8003322:	e150      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
 8003324:	40023800 	.word	0x40023800
 8003328:	42470000 	.word	0x42470000
 800332c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003330:	4b88      	ldr	r3, [pc, #544]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 8003332:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d1ea      	bne.n	8003312 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 0304 	and.w	r3, r3, #4
 8003344:	2b00      	cmp	r3, #0
 8003346:	f000 8097 	beq.w	8003478 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800334a:	2300      	movs	r3, #0
 800334c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800334e:	4b81      	ldr	r3, [pc, #516]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 8003350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003356:	2b00      	cmp	r3, #0
 8003358:	d10f      	bne.n	800337a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800335a:	2300      	movs	r3, #0
 800335c:	60bb      	str	r3, [r7, #8]
 800335e:	4b7d      	ldr	r3, [pc, #500]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 8003360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003362:	4a7c      	ldr	r2, [pc, #496]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 8003364:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003368:	6413      	str	r3, [r2, #64]	; 0x40
 800336a:	4b7a      	ldr	r3, [pc, #488]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 800336c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003372:	60bb      	str	r3, [r7, #8]
 8003374:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003376:	2301      	movs	r3, #1
 8003378:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800337a:	4b77      	ldr	r3, [pc, #476]	; (8003558 <HAL_RCC_OscConfig+0x474>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003382:	2b00      	cmp	r3, #0
 8003384:	d118      	bne.n	80033b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003386:	4b74      	ldr	r3, [pc, #464]	; (8003558 <HAL_RCC_OscConfig+0x474>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4a73      	ldr	r2, [pc, #460]	; (8003558 <HAL_RCC_OscConfig+0x474>)
 800338c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003390:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003392:	f7fe ffad 	bl	80022f0 <HAL_GetTick>
 8003396:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003398:	e008      	b.n	80033ac <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800339a:	f7fe ffa9 	bl	80022f0 <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	2b02      	cmp	r3, #2
 80033a6:	d901      	bls.n	80033ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
 80033aa:	e10c      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ac:	4b6a      	ldr	r3, [pc, #424]	; (8003558 <HAL_RCC_OscConfig+0x474>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d0f0      	beq.n	800339a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	2b01      	cmp	r3, #1
 80033be:	d106      	bne.n	80033ce <HAL_RCC_OscConfig+0x2ea>
 80033c0:	4b64      	ldr	r3, [pc, #400]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 80033c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c4:	4a63      	ldr	r2, [pc, #396]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 80033c6:	f043 0301 	orr.w	r3, r3, #1
 80033ca:	6713      	str	r3, [r2, #112]	; 0x70
 80033cc:	e01c      	b.n	8003408 <HAL_RCC_OscConfig+0x324>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	2b05      	cmp	r3, #5
 80033d4:	d10c      	bne.n	80033f0 <HAL_RCC_OscConfig+0x30c>
 80033d6:	4b5f      	ldr	r3, [pc, #380]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 80033d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033da:	4a5e      	ldr	r2, [pc, #376]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 80033dc:	f043 0304 	orr.w	r3, r3, #4
 80033e0:	6713      	str	r3, [r2, #112]	; 0x70
 80033e2:	4b5c      	ldr	r3, [pc, #368]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 80033e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e6:	4a5b      	ldr	r2, [pc, #364]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 80033e8:	f043 0301 	orr.w	r3, r3, #1
 80033ec:	6713      	str	r3, [r2, #112]	; 0x70
 80033ee:	e00b      	b.n	8003408 <HAL_RCC_OscConfig+0x324>
 80033f0:	4b58      	ldr	r3, [pc, #352]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 80033f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033f4:	4a57      	ldr	r2, [pc, #348]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 80033f6:	f023 0301 	bic.w	r3, r3, #1
 80033fa:	6713      	str	r3, [r2, #112]	; 0x70
 80033fc:	4b55      	ldr	r3, [pc, #340]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 80033fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003400:	4a54      	ldr	r2, [pc, #336]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 8003402:	f023 0304 	bic.w	r3, r3, #4
 8003406:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d015      	beq.n	800343c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003410:	f7fe ff6e 	bl	80022f0 <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003416:	e00a      	b.n	800342e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003418:	f7fe ff6a 	bl	80022f0 <HAL_GetTick>
 800341c:	4602      	mov	r2, r0
 800341e:	693b      	ldr	r3, [r7, #16]
 8003420:	1ad3      	subs	r3, r2, r3
 8003422:	f241 3288 	movw	r2, #5000	; 0x1388
 8003426:	4293      	cmp	r3, r2
 8003428:	d901      	bls.n	800342e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800342a:	2303      	movs	r3, #3
 800342c:	e0cb      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800342e:	4b49      	ldr	r3, [pc, #292]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 8003430:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003432:	f003 0302 	and.w	r3, r3, #2
 8003436:	2b00      	cmp	r3, #0
 8003438:	d0ee      	beq.n	8003418 <HAL_RCC_OscConfig+0x334>
 800343a:	e014      	b.n	8003466 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800343c:	f7fe ff58 	bl	80022f0 <HAL_GetTick>
 8003440:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003442:	e00a      	b.n	800345a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003444:	f7fe ff54 	bl	80022f0 <HAL_GetTick>
 8003448:	4602      	mov	r2, r0
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003452:	4293      	cmp	r3, r2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e0b5      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800345a:	4b3e      	ldr	r3, [pc, #248]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 800345c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800345e:	f003 0302 	and.w	r3, r3, #2
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1ee      	bne.n	8003444 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003466:	7dfb      	ldrb	r3, [r7, #23]
 8003468:	2b01      	cmp	r3, #1
 800346a:	d105      	bne.n	8003478 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800346c:	4b39      	ldr	r3, [pc, #228]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 800346e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003470:	4a38      	ldr	r2, [pc, #224]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 8003472:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003476:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	699b      	ldr	r3, [r3, #24]
 800347c:	2b00      	cmp	r3, #0
 800347e:	f000 80a1 	beq.w	80035c4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003482:	4b34      	ldr	r3, [pc, #208]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	f003 030c 	and.w	r3, r3, #12
 800348a:	2b08      	cmp	r3, #8
 800348c:	d05c      	beq.n	8003548 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	699b      	ldr	r3, [r3, #24]
 8003492:	2b02      	cmp	r3, #2
 8003494:	d141      	bne.n	800351a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003496:	4b31      	ldr	r3, [pc, #196]	; (800355c <HAL_RCC_OscConfig+0x478>)
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800349c:	f7fe ff28 	bl	80022f0 <HAL_GetTick>
 80034a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034a2:	e008      	b.n	80034b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034a4:	f7fe ff24 	bl	80022f0 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d901      	bls.n	80034b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e087      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034b6:	4b27      	ldr	r3, [pc, #156]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d1f0      	bne.n	80034a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	69da      	ldr	r2, [r3, #28]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a1b      	ldr	r3, [r3, #32]
 80034ca:	431a      	orrs	r2, r3
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034d0:	019b      	lsls	r3, r3, #6
 80034d2:	431a      	orrs	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034d8:	085b      	lsrs	r3, r3, #1
 80034da:	3b01      	subs	r3, #1
 80034dc:	041b      	lsls	r3, r3, #16
 80034de:	431a      	orrs	r2, r3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e4:	061b      	lsls	r3, r3, #24
 80034e6:	491b      	ldr	r1, [pc, #108]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034ec:	4b1b      	ldr	r3, [pc, #108]	; (800355c <HAL_RCC_OscConfig+0x478>)
 80034ee:	2201      	movs	r2, #1
 80034f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034f2:	f7fe fefd 	bl	80022f0 <HAL_GetTick>
 80034f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034f8:	e008      	b.n	800350c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034fa:	f7fe fef9 	bl	80022f0 <HAL_GetTick>
 80034fe:	4602      	mov	r2, r0
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	1ad3      	subs	r3, r2, r3
 8003504:	2b02      	cmp	r3, #2
 8003506:	d901      	bls.n	800350c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003508:	2303      	movs	r3, #3
 800350a:	e05c      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800350c:	4b11      	ldr	r3, [pc, #68]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d0f0      	beq.n	80034fa <HAL_RCC_OscConfig+0x416>
 8003518:	e054      	b.n	80035c4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800351a:	4b10      	ldr	r3, [pc, #64]	; (800355c <HAL_RCC_OscConfig+0x478>)
 800351c:	2200      	movs	r2, #0
 800351e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003520:	f7fe fee6 	bl	80022f0 <HAL_GetTick>
 8003524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003528:	f7fe fee2 	bl	80022f0 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	693b      	ldr	r3, [r7, #16]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b02      	cmp	r3, #2
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e045      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800353a:	4b06      	ldr	r3, [pc, #24]	; (8003554 <HAL_RCC_OscConfig+0x470>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d1f0      	bne.n	8003528 <HAL_RCC_OscConfig+0x444>
 8003546:	e03d      	b.n	80035c4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	2b01      	cmp	r3, #1
 800354e:	d107      	bne.n	8003560 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003550:	2301      	movs	r3, #1
 8003552:	e038      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
 8003554:	40023800 	.word	0x40023800
 8003558:	40007000 	.word	0x40007000
 800355c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003560:	4b1b      	ldr	r3, [pc, #108]	; (80035d0 <HAL_RCC_OscConfig+0x4ec>)
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d028      	beq.n	80035c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003578:	429a      	cmp	r2, r3
 800357a:	d121      	bne.n	80035c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003586:	429a      	cmp	r2, r3
 8003588:	d11a      	bne.n	80035c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800358a:	68fa      	ldr	r2, [r7, #12]
 800358c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003590:	4013      	ands	r3, r2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003596:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003598:	4293      	cmp	r3, r2
 800359a:	d111      	bne.n	80035c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a6:	085b      	lsrs	r3, r3, #1
 80035a8:	3b01      	subs	r3, #1
 80035aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035ac:	429a      	cmp	r2, r3
 80035ae:	d107      	bne.n	80035c0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035bc:	429a      	cmp	r2, r3
 80035be:	d001      	beq.n	80035c4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e000      	b.n	80035c6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80035c4:	2300      	movs	r3, #0
}
 80035c6:	4618      	mov	r0, r3
 80035c8:	3718      	adds	r7, #24
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bd80      	pop	{r7, pc}
 80035ce:	bf00      	nop
 80035d0:	40023800 	.word	0x40023800

080035d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d101      	bne.n	80035e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035e4:	2301      	movs	r3, #1
 80035e6:	e0cc      	b.n	8003782 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80035e8:	4b68      	ldr	r3, [pc, #416]	; (800378c <HAL_RCC_ClockConfig+0x1b8>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0307 	and.w	r3, r3, #7
 80035f0:	683a      	ldr	r2, [r7, #0]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d90c      	bls.n	8003610 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035f6:	4b65      	ldr	r3, [pc, #404]	; (800378c <HAL_RCC_ClockConfig+0x1b8>)
 80035f8:	683a      	ldr	r2, [r7, #0]
 80035fa:	b2d2      	uxtb	r2, r2
 80035fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035fe:	4b63      	ldr	r3, [pc, #396]	; (800378c <HAL_RCC_ClockConfig+0x1b8>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0307 	and.w	r3, r3, #7
 8003606:	683a      	ldr	r2, [r7, #0]
 8003608:	429a      	cmp	r2, r3
 800360a:	d001      	beq.n	8003610 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800360c:	2301      	movs	r3, #1
 800360e:	e0b8      	b.n	8003782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	f003 0302 	and.w	r3, r3, #2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d020      	beq.n	800365e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0304 	and.w	r3, r3, #4
 8003624:	2b00      	cmp	r3, #0
 8003626:	d005      	beq.n	8003634 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003628:	4b59      	ldr	r3, [pc, #356]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	4a58      	ldr	r2, [pc, #352]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 800362e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003632:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0308 	and.w	r3, r3, #8
 800363c:	2b00      	cmp	r3, #0
 800363e:	d005      	beq.n	800364c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003640:	4b53      	ldr	r3, [pc, #332]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	4a52      	ldr	r2, [pc, #328]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 8003646:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800364a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800364c:	4b50      	ldr	r3, [pc, #320]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	689b      	ldr	r3, [r3, #8]
 8003658:	494d      	ldr	r1, [pc, #308]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 800365a:	4313      	orrs	r3, r2
 800365c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	2b00      	cmp	r3, #0
 8003668:	d044      	beq.n	80036f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	2b01      	cmp	r3, #1
 8003670:	d107      	bne.n	8003682 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003672:	4b47      	ldr	r3, [pc, #284]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d119      	bne.n	80036b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e07f      	b.n	8003782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	2b02      	cmp	r3, #2
 8003688:	d003      	beq.n	8003692 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800368e:	2b03      	cmp	r3, #3
 8003690:	d107      	bne.n	80036a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003692:	4b3f      	ldr	r3, [pc, #252]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800369a:	2b00      	cmp	r3, #0
 800369c:	d109      	bne.n	80036b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e06f      	b.n	8003782 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036a2:	4b3b      	ldr	r3, [pc, #236]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d101      	bne.n	80036b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e067      	b.n	8003782 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036b2:	4b37      	ldr	r3, [pc, #220]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 80036b4:	689b      	ldr	r3, [r3, #8]
 80036b6:	f023 0203 	bic.w	r2, r3, #3
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
 80036be:	4934      	ldr	r1, [pc, #208]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 80036c0:	4313      	orrs	r3, r2
 80036c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036c4:	f7fe fe14 	bl	80022f0 <HAL_GetTick>
 80036c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ca:	e00a      	b.n	80036e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036cc:	f7fe fe10 	bl	80022f0 <HAL_GetTick>
 80036d0:	4602      	mov	r2, r0
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	1ad3      	subs	r3, r2, r3
 80036d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80036da:	4293      	cmp	r3, r2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e04f      	b.n	8003782 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036e2:	4b2b      	ldr	r3, [pc, #172]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f003 020c 	and.w	r2, r3, #12
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d1eb      	bne.n	80036cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036f4:	4b25      	ldr	r3, [pc, #148]	; (800378c <HAL_RCC_ClockConfig+0x1b8>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0307 	and.w	r3, r3, #7
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d20c      	bcs.n	800371c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003702:	4b22      	ldr	r3, [pc, #136]	; (800378c <HAL_RCC_ClockConfig+0x1b8>)
 8003704:	683a      	ldr	r2, [r7, #0]
 8003706:	b2d2      	uxtb	r2, r2
 8003708:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800370a:	4b20      	ldr	r3, [pc, #128]	; (800378c <HAL_RCC_ClockConfig+0x1b8>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	683a      	ldr	r2, [r7, #0]
 8003714:	429a      	cmp	r2, r3
 8003716:	d001      	beq.n	800371c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003718:	2301      	movs	r3, #1
 800371a:	e032      	b.n	8003782 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0304 	and.w	r3, r3, #4
 8003724:	2b00      	cmp	r3, #0
 8003726:	d008      	beq.n	800373a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003728:	4b19      	ldr	r3, [pc, #100]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	4916      	ldr	r1, [pc, #88]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 8003736:	4313      	orrs	r3, r2
 8003738:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0308 	and.w	r3, r3, #8
 8003742:	2b00      	cmp	r3, #0
 8003744:	d009      	beq.n	800375a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003746:	4b12      	ldr	r3, [pc, #72]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 8003748:	689b      	ldr	r3, [r3, #8]
 800374a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	691b      	ldr	r3, [r3, #16]
 8003752:	00db      	lsls	r3, r3, #3
 8003754:	490e      	ldr	r1, [pc, #56]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 8003756:	4313      	orrs	r3, r2
 8003758:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800375a:	f000 f821 	bl	80037a0 <HAL_RCC_GetSysClockFreq>
 800375e:	4602      	mov	r2, r0
 8003760:	4b0b      	ldr	r3, [pc, #44]	; (8003790 <HAL_RCC_ClockConfig+0x1bc>)
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	091b      	lsrs	r3, r3, #4
 8003766:	f003 030f 	and.w	r3, r3, #15
 800376a:	490a      	ldr	r1, [pc, #40]	; (8003794 <HAL_RCC_ClockConfig+0x1c0>)
 800376c:	5ccb      	ldrb	r3, [r1, r3]
 800376e:	fa22 f303 	lsr.w	r3, r2, r3
 8003772:	4a09      	ldr	r2, [pc, #36]	; (8003798 <HAL_RCC_ClockConfig+0x1c4>)
 8003774:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003776:	4b09      	ldr	r3, [pc, #36]	; (800379c <HAL_RCC_ClockConfig+0x1c8>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4618      	mov	r0, r3
 800377c:	f7fe fd74 	bl	8002268 <HAL_InitTick>

  return HAL_OK;
 8003780:	2300      	movs	r3, #0
}
 8003782:	4618      	mov	r0, r3
 8003784:	3710      	adds	r7, #16
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	40023c00 	.word	0x40023c00
 8003790:	40023800 	.word	0x40023800
 8003794:	08008cac 	.word	0x08008cac
 8003798:	20000004 	.word	0x20000004
 800379c:	20000008 	.word	0x20000008

080037a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037a4:	b094      	sub	sp, #80	; 0x50
 80037a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80037a8:	2300      	movs	r3, #0
 80037aa:	647b      	str	r3, [r7, #68]	; 0x44
 80037ac:	2300      	movs	r3, #0
 80037ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80037b0:	2300      	movs	r3, #0
 80037b2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80037b4:	2300      	movs	r3, #0
 80037b6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037b8:	4b79      	ldr	r3, [pc, #484]	; (80039a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f003 030c 	and.w	r3, r3, #12
 80037c0:	2b08      	cmp	r3, #8
 80037c2:	d00d      	beq.n	80037e0 <HAL_RCC_GetSysClockFreq+0x40>
 80037c4:	2b08      	cmp	r3, #8
 80037c6:	f200 80e1 	bhi.w	800398c <HAL_RCC_GetSysClockFreq+0x1ec>
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d002      	beq.n	80037d4 <HAL_RCC_GetSysClockFreq+0x34>
 80037ce:	2b04      	cmp	r3, #4
 80037d0:	d003      	beq.n	80037da <HAL_RCC_GetSysClockFreq+0x3a>
 80037d2:	e0db      	b.n	800398c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037d4:	4b73      	ldr	r3, [pc, #460]	; (80039a4 <HAL_RCC_GetSysClockFreq+0x204>)
 80037d6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80037d8:	e0db      	b.n	8003992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037da:	4b73      	ldr	r3, [pc, #460]	; (80039a8 <HAL_RCC_GetSysClockFreq+0x208>)
 80037dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80037de:	e0d8      	b.n	8003992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037e0:	4b6f      	ldr	r3, [pc, #444]	; (80039a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037e8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037ea:	4b6d      	ldr	r3, [pc, #436]	; (80039a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d063      	beq.n	80038be <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037f6:	4b6a      	ldr	r3, [pc, #424]	; (80039a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	099b      	lsrs	r3, r3, #6
 80037fc:	2200      	movs	r2, #0
 80037fe:	63bb      	str	r3, [r7, #56]	; 0x38
 8003800:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003802:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003804:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003808:	633b      	str	r3, [r7, #48]	; 0x30
 800380a:	2300      	movs	r3, #0
 800380c:	637b      	str	r3, [r7, #52]	; 0x34
 800380e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003812:	4622      	mov	r2, r4
 8003814:	462b      	mov	r3, r5
 8003816:	f04f 0000 	mov.w	r0, #0
 800381a:	f04f 0100 	mov.w	r1, #0
 800381e:	0159      	lsls	r1, r3, #5
 8003820:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003824:	0150      	lsls	r0, r2, #5
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	4621      	mov	r1, r4
 800382c:	1a51      	subs	r1, r2, r1
 800382e:	6139      	str	r1, [r7, #16]
 8003830:	4629      	mov	r1, r5
 8003832:	eb63 0301 	sbc.w	r3, r3, r1
 8003836:	617b      	str	r3, [r7, #20]
 8003838:	f04f 0200 	mov.w	r2, #0
 800383c:	f04f 0300 	mov.w	r3, #0
 8003840:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003844:	4659      	mov	r1, fp
 8003846:	018b      	lsls	r3, r1, #6
 8003848:	4651      	mov	r1, sl
 800384a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800384e:	4651      	mov	r1, sl
 8003850:	018a      	lsls	r2, r1, #6
 8003852:	4651      	mov	r1, sl
 8003854:	ebb2 0801 	subs.w	r8, r2, r1
 8003858:	4659      	mov	r1, fp
 800385a:	eb63 0901 	sbc.w	r9, r3, r1
 800385e:	f04f 0200 	mov.w	r2, #0
 8003862:	f04f 0300 	mov.w	r3, #0
 8003866:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800386a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800386e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003872:	4690      	mov	r8, r2
 8003874:	4699      	mov	r9, r3
 8003876:	4623      	mov	r3, r4
 8003878:	eb18 0303 	adds.w	r3, r8, r3
 800387c:	60bb      	str	r3, [r7, #8]
 800387e:	462b      	mov	r3, r5
 8003880:	eb49 0303 	adc.w	r3, r9, r3
 8003884:	60fb      	str	r3, [r7, #12]
 8003886:	f04f 0200 	mov.w	r2, #0
 800388a:	f04f 0300 	mov.w	r3, #0
 800388e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003892:	4629      	mov	r1, r5
 8003894:	024b      	lsls	r3, r1, #9
 8003896:	4621      	mov	r1, r4
 8003898:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800389c:	4621      	mov	r1, r4
 800389e:	024a      	lsls	r2, r1, #9
 80038a0:	4610      	mov	r0, r2
 80038a2:	4619      	mov	r1, r3
 80038a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80038a6:	2200      	movs	r2, #0
 80038a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80038aa:	62fa      	str	r2, [r7, #44]	; 0x2c
 80038ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80038b0:	f7fd f9a2 	bl	8000bf8 <__aeabi_uldivmod>
 80038b4:	4602      	mov	r2, r0
 80038b6:	460b      	mov	r3, r1
 80038b8:	4613      	mov	r3, r2
 80038ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80038bc:	e058      	b.n	8003970 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038be:	4b38      	ldr	r3, [pc, #224]	; (80039a0 <HAL_RCC_GetSysClockFreq+0x200>)
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	099b      	lsrs	r3, r3, #6
 80038c4:	2200      	movs	r2, #0
 80038c6:	4618      	mov	r0, r3
 80038c8:	4611      	mov	r1, r2
 80038ca:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80038ce:	623b      	str	r3, [r7, #32]
 80038d0:	2300      	movs	r3, #0
 80038d2:	627b      	str	r3, [r7, #36]	; 0x24
 80038d4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80038d8:	4642      	mov	r2, r8
 80038da:	464b      	mov	r3, r9
 80038dc:	f04f 0000 	mov.w	r0, #0
 80038e0:	f04f 0100 	mov.w	r1, #0
 80038e4:	0159      	lsls	r1, r3, #5
 80038e6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038ea:	0150      	lsls	r0, r2, #5
 80038ec:	4602      	mov	r2, r0
 80038ee:	460b      	mov	r3, r1
 80038f0:	4641      	mov	r1, r8
 80038f2:	ebb2 0a01 	subs.w	sl, r2, r1
 80038f6:	4649      	mov	r1, r9
 80038f8:	eb63 0b01 	sbc.w	fp, r3, r1
 80038fc:	f04f 0200 	mov.w	r2, #0
 8003900:	f04f 0300 	mov.w	r3, #0
 8003904:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003908:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800390c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003910:	ebb2 040a 	subs.w	r4, r2, sl
 8003914:	eb63 050b 	sbc.w	r5, r3, fp
 8003918:	f04f 0200 	mov.w	r2, #0
 800391c:	f04f 0300 	mov.w	r3, #0
 8003920:	00eb      	lsls	r3, r5, #3
 8003922:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003926:	00e2      	lsls	r2, r4, #3
 8003928:	4614      	mov	r4, r2
 800392a:	461d      	mov	r5, r3
 800392c:	4643      	mov	r3, r8
 800392e:	18e3      	adds	r3, r4, r3
 8003930:	603b      	str	r3, [r7, #0]
 8003932:	464b      	mov	r3, r9
 8003934:	eb45 0303 	adc.w	r3, r5, r3
 8003938:	607b      	str	r3, [r7, #4]
 800393a:	f04f 0200 	mov.w	r2, #0
 800393e:	f04f 0300 	mov.w	r3, #0
 8003942:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003946:	4629      	mov	r1, r5
 8003948:	028b      	lsls	r3, r1, #10
 800394a:	4621      	mov	r1, r4
 800394c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003950:	4621      	mov	r1, r4
 8003952:	028a      	lsls	r2, r1, #10
 8003954:	4610      	mov	r0, r2
 8003956:	4619      	mov	r1, r3
 8003958:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800395a:	2200      	movs	r2, #0
 800395c:	61bb      	str	r3, [r7, #24]
 800395e:	61fa      	str	r2, [r7, #28]
 8003960:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003964:	f7fd f948 	bl	8000bf8 <__aeabi_uldivmod>
 8003968:	4602      	mov	r2, r0
 800396a:	460b      	mov	r3, r1
 800396c:	4613      	mov	r3, r2
 800396e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003970:	4b0b      	ldr	r3, [pc, #44]	; (80039a0 <HAL_RCC_GetSysClockFreq+0x200>)
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	0c1b      	lsrs	r3, r3, #16
 8003976:	f003 0303 	and.w	r3, r3, #3
 800397a:	3301      	adds	r3, #1
 800397c:	005b      	lsls	r3, r3, #1
 800397e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003980:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003982:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003984:	fbb2 f3f3 	udiv	r3, r2, r3
 8003988:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800398a:	e002      	b.n	8003992 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800398c:	4b05      	ldr	r3, [pc, #20]	; (80039a4 <HAL_RCC_GetSysClockFreq+0x204>)
 800398e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003990:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003992:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003994:	4618      	mov	r0, r3
 8003996:	3750      	adds	r7, #80	; 0x50
 8003998:	46bd      	mov	sp, r7
 800399a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800399e:	bf00      	nop
 80039a0:	40023800 	.word	0x40023800
 80039a4:	00f42400 	.word	0x00f42400
 80039a8:	007a1200 	.word	0x007a1200

080039ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039b0:	4b03      	ldr	r3, [pc, #12]	; (80039c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80039b2:	681b      	ldr	r3, [r3, #0]
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	46bd      	mov	sp, r7
 80039b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	20000004 	.word	0x20000004

080039c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80039c8:	f7ff fff0 	bl	80039ac <HAL_RCC_GetHCLKFreq>
 80039cc:	4602      	mov	r2, r0
 80039ce:	4b05      	ldr	r3, [pc, #20]	; (80039e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	0a9b      	lsrs	r3, r3, #10
 80039d4:	f003 0307 	and.w	r3, r3, #7
 80039d8:	4903      	ldr	r1, [pc, #12]	; (80039e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039da:	5ccb      	ldrb	r3, [r1, r3]
 80039dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	40023800 	.word	0x40023800
 80039e8:	08008cbc 	.word	0x08008cbc

080039ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80039f0:	f7ff ffdc 	bl	80039ac <HAL_RCC_GetHCLKFreq>
 80039f4:	4602      	mov	r2, r0
 80039f6:	4b05      	ldr	r3, [pc, #20]	; (8003a0c <HAL_RCC_GetPCLK2Freq+0x20>)
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	0b5b      	lsrs	r3, r3, #13
 80039fc:	f003 0307 	and.w	r3, r3, #7
 8003a00:	4903      	ldr	r1, [pc, #12]	; (8003a10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a02:	5ccb      	ldrb	r3, [r1, r3]
 8003a04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	bd80      	pop	{r7, pc}
 8003a0c:	40023800 	.word	0x40023800
 8003a10:	08008cbc 	.word	0x08008cbc

08003a14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e041      	b.n	8003aaa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d106      	bne.n	8003a40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	f7fe f93c 	bl	8001cb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2202      	movs	r2, #2
 8003a44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	3304      	adds	r3, #4
 8003a50:	4619      	mov	r1, r3
 8003a52:	4610      	mov	r0, r2
 8003a54:	f000 fda8 	bl	80045a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003aa8:	2300      	movs	r3, #0
}
 8003aaa:	4618      	mov	r0, r3
 8003aac:	3708      	adds	r7, #8
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
	...

08003ab4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	b085      	sub	sp, #20
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ac2:	b2db      	uxtb	r3, r3
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d001      	beq.n	8003acc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003ac8:	2301      	movs	r3, #1
 8003aca:	e044      	b.n	8003b56 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2202      	movs	r2, #2
 8003ad0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68da      	ldr	r2, [r3, #12]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f042 0201 	orr.w	r2, r2, #1
 8003ae2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a1e      	ldr	r2, [pc, #120]	; (8003b64 <HAL_TIM_Base_Start_IT+0xb0>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d018      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x6c>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003af6:	d013      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x6c>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a1a      	ldr	r2, [pc, #104]	; (8003b68 <HAL_TIM_Base_Start_IT+0xb4>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d00e      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x6c>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a19      	ldr	r2, [pc, #100]	; (8003b6c <HAL_TIM_Base_Start_IT+0xb8>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d009      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x6c>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a17      	ldr	r2, [pc, #92]	; (8003b70 <HAL_TIM_Base_Start_IT+0xbc>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d004      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x6c>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4a16      	ldr	r2, [pc, #88]	; (8003b74 <HAL_TIM_Base_Start_IT+0xc0>)
 8003b1c:	4293      	cmp	r3, r2
 8003b1e:	d111      	bne.n	8003b44 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f003 0307 	and.w	r3, r3, #7
 8003b2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2b06      	cmp	r3, #6
 8003b30:	d010      	beq.n	8003b54 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f042 0201 	orr.w	r2, r2, #1
 8003b40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b42:	e007      	b.n	8003b54 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f042 0201 	orr.w	r2, r2, #1
 8003b52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b54:	2300      	movs	r3, #0
}
 8003b56:	4618      	mov	r0, r3
 8003b58:	3714      	adds	r7, #20
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	40010000 	.word	0x40010000
 8003b68:	40000400 	.word	0x40000400
 8003b6c:	40000800 	.word	0x40000800
 8003b70:	40000c00 	.word	0x40000c00
 8003b74:	40014000 	.word	0x40014000

08003b78 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e041      	b.n	8003c0e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b90:	b2db      	uxtb	r3, r3
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d106      	bne.n	8003ba4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f839 	bl	8003c16 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2202      	movs	r2, #2
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	3304      	adds	r3, #4
 8003bb4:	4619      	mov	r1, r3
 8003bb6:	4610      	mov	r0, r2
 8003bb8:	f000 fcf6 	bl	80045a8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2201      	movs	r2, #1
 8003bd0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2201      	movs	r2, #1
 8003be0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2201      	movs	r2, #1
 8003be8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2201      	movs	r2, #1
 8003bf0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2201      	movs	r2, #1
 8003c00:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c0c:	2300      	movs	r3, #0
}
 8003c0e:	4618      	mov	r0, r3
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003c16:	b480      	push	{r7}
 8003c18:	b083      	sub	sp, #12
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003c1e:	bf00      	nop
 8003c20:	370c      	adds	r7, #12
 8003c22:	46bd      	mov	sp, r7
 8003c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c28:	4770      	bx	lr
	...

08003c2c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b084      	sub	sp, #16
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
 8003c34:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d109      	bne.n	8003c50 <HAL_TIM_PWM_Start+0x24>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c42:	b2db      	uxtb	r3, r3
 8003c44:	2b01      	cmp	r3, #1
 8003c46:	bf14      	ite	ne
 8003c48:	2301      	movne	r3, #1
 8003c4a:	2300      	moveq	r3, #0
 8003c4c:	b2db      	uxtb	r3, r3
 8003c4e:	e022      	b.n	8003c96 <HAL_TIM_PWM_Start+0x6a>
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	2b04      	cmp	r3, #4
 8003c54:	d109      	bne.n	8003c6a <HAL_TIM_PWM_Start+0x3e>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	bf14      	ite	ne
 8003c62:	2301      	movne	r3, #1
 8003c64:	2300      	moveq	r3, #0
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	e015      	b.n	8003c96 <HAL_TIM_PWM_Start+0x6a>
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	2b08      	cmp	r3, #8
 8003c6e:	d109      	bne.n	8003c84 <HAL_TIM_PWM_Start+0x58>
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	bf14      	ite	ne
 8003c7c:	2301      	movne	r3, #1
 8003c7e:	2300      	moveq	r3, #0
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	e008      	b.n	8003c96 <HAL_TIM_PWM_Start+0x6a>
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	bf14      	ite	ne
 8003c90:	2301      	movne	r3, #1
 8003c92:	2300      	moveq	r3, #0
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e068      	b.n	8003d70 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d104      	bne.n	8003cae <HAL_TIM_PWM_Start+0x82>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2202      	movs	r2, #2
 8003ca8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cac:	e013      	b.n	8003cd6 <HAL_TIM_PWM_Start+0xaa>
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	2b04      	cmp	r3, #4
 8003cb2:	d104      	bne.n	8003cbe <HAL_TIM_PWM_Start+0x92>
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2202      	movs	r2, #2
 8003cb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003cbc:	e00b      	b.n	8003cd6 <HAL_TIM_PWM_Start+0xaa>
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	2b08      	cmp	r3, #8
 8003cc2:	d104      	bne.n	8003cce <HAL_TIM_PWM_Start+0xa2>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ccc:	e003      	b.n	8003cd6 <HAL_TIM_PWM_Start+0xaa>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2202      	movs	r2, #2
 8003cd2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2201      	movs	r2, #1
 8003cdc:	6839      	ldr	r1, [r7, #0]
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f000 ff08 	bl	8004af4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a23      	ldr	r2, [pc, #140]	; (8003d78 <HAL_TIM_PWM_Start+0x14c>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d107      	bne.n	8003cfe <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cfc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a1d      	ldr	r2, [pc, #116]	; (8003d78 <HAL_TIM_PWM_Start+0x14c>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d018      	beq.n	8003d3a <HAL_TIM_PWM_Start+0x10e>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d10:	d013      	beq.n	8003d3a <HAL_TIM_PWM_Start+0x10e>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	4a19      	ldr	r2, [pc, #100]	; (8003d7c <HAL_TIM_PWM_Start+0x150>)
 8003d18:	4293      	cmp	r3, r2
 8003d1a:	d00e      	beq.n	8003d3a <HAL_TIM_PWM_Start+0x10e>
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	4a17      	ldr	r2, [pc, #92]	; (8003d80 <HAL_TIM_PWM_Start+0x154>)
 8003d22:	4293      	cmp	r3, r2
 8003d24:	d009      	beq.n	8003d3a <HAL_TIM_PWM_Start+0x10e>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a16      	ldr	r2, [pc, #88]	; (8003d84 <HAL_TIM_PWM_Start+0x158>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d004      	beq.n	8003d3a <HAL_TIM_PWM_Start+0x10e>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	4a14      	ldr	r2, [pc, #80]	; (8003d88 <HAL_TIM_PWM_Start+0x15c>)
 8003d36:	4293      	cmp	r3, r2
 8003d38:	d111      	bne.n	8003d5e <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f003 0307 	and.w	r3, r3, #7
 8003d44:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	2b06      	cmp	r3, #6
 8003d4a:	d010      	beq.n	8003d6e <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0201 	orr.w	r2, r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d5c:	e007      	b.n	8003d6e <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	681a      	ldr	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f042 0201 	orr.w	r2, r2, #1
 8003d6c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d6e:	2300      	movs	r3, #0
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3710      	adds	r7, #16
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	40010000 	.word	0x40010000
 8003d7c:	40000400 	.word	0x40000400
 8003d80:	40000800 	.word	0x40000800
 8003d84:	40000c00 	.word	0x40000c00
 8003d88:	40014000 	.word	0x40014000

08003d8c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b086      	sub	sp, #24
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
 8003d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d101      	bne.n	8003da0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	e097      	b.n	8003ed0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d106      	bne.n	8003dba <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003db4:	6878      	ldr	r0, [r7, #4]
 8003db6:	f7fd ffa1 	bl	8001cfc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	687a      	ldr	r2, [r7, #4]
 8003dca:	6812      	ldr	r2, [r2, #0]
 8003dcc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003dd0:	f023 0307 	bic.w	r3, r3, #7
 8003dd4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	3304      	adds	r3, #4
 8003dde:	4619      	mov	r1, r3
 8003de0:	4610      	mov	r0, r2
 8003de2:	f000 fbe1 	bl	80045a8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	699b      	ldr	r3, [r3, #24]
 8003df4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	6a1b      	ldr	r3, [r3, #32]
 8003dfc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	697a      	ldr	r2, [r7, #20]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e0e:	f023 0303 	bic.w	r3, r3, #3
 8003e12:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	683b      	ldr	r3, [r7, #0]
 8003e1a:	699b      	ldr	r3, [r3, #24]
 8003e1c:	021b      	lsls	r3, r3, #8
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003e26:	693b      	ldr	r3, [r7, #16]
 8003e28:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003e2c:	f023 030c 	bic.w	r3, r3, #12
 8003e30:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003e38:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003e3c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	68da      	ldr	r2, [r3, #12]
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	69db      	ldr	r3, [r3, #28]
 8003e46:	021b      	lsls	r3, r3, #8
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	693a      	ldr	r2, [r7, #16]
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	691b      	ldr	r3, [r3, #16]
 8003e54:	011a      	lsls	r2, r3, #4
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	031b      	lsls	r3, r3, #12
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	4313      	orrs	r3, r2
 8003e62:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003e6a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003e72:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	685a      	ldr	r2, [r3, #4]
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	695b      	ldr	r3, [r3, #20]
 8003e7c:	011b      	lsls	r3, r3, #4
 8003e7e:	4313      	orrs	r3, r2
 8003e80:	68fa      	ldr	r2, [r7, #12]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	697a      	ldr	r2, [r7, #20]
 8003e8c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	693a      	ldr	r2, [r7, #16]
 8003e94:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	68fa      	ldr	r2, [r7, #12]
 8003e9c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2201      	movs	r2, #1
 8003ea2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ece:	2300      	movs	r3, #0
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3718      	adds	r7, #24
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ee8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003ef0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003ef8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003f00:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d110      	bne.n	8003f2a <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f08:	7bfb      	ldrb	r3, [r7, #15]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d102      	bne.n	8003f14 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f0e:	7b7b      	ldrb	r3, [r7, #13]
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d001      	beq.n	8003f18 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e089      	b.n	800402c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2202      	movs	r2, #2
 8003f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2202      	movs	r2, #2
 8003f24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f28:	e031      	b.n	8003f8e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	2b04      	cmp	r3, #4
 8003f2e:	d110      	bne.n	8003f52 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f30:	7bbb      	ldrb	r3, [r7, #14]
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d102      	bne.n	8003f3c <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f36:	7b3b      	ldrb	r3, [r7, #12]
 8003f38:	2b01      	cmp	r3, #1
 8003f3a:	d001      	beq.n	8003f40 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e075      	b.n	800402c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2202      	movs	r2, #2
 8003f44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f50:	e01d      	b.n	8003f8e <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f52:	7bfb      	ldrb	r3, [r7, #15]
 8003f54:	2b01      	cmp	r3, #1
 8003f56:	d108      	bne.n	8003f6a <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f58:	7bbb      	ldrb	r3, [r7, #14]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d105      	bne.n	8003f6a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003f5e:	7b7b      	ldrb	r3, [r7, #13]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d102      	bne.n	8003f6a <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003f64:	7b3b      	ldrb	r3, [r7, #12]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d001      	beq.n	8003f6e <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	e05e      	b.n	800402c <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2202      	movs	r2, #2
 8003f72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2202      	movs	r2, #2
 8003f7a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2202      	movs	r2, #2
 8003f82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2202      	movs	r2, #2
 8003f8a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d003      	beq.n	8003f9c <HAL_TIM_Encoder_Start_IT+0xc4>
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	2b04      	cmp	r3, #4
 8003f98:	d010      	beq.n	8003fbc <HAL_TIM_Encoder_Start_IT+0xe4>
 8003f9a:	e01f      	b.n	8003fdc <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	2100      	movs	r1, #0
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f000 fda5 	bl	8004af4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68da      	ldr	r2, [r3, #12]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f042 0202 	orr.w	r2, r2, #2
 8003fb8:	60da      	str	r2, [r3, #12]
      break;
 8003fba:	e02e      	b.n	800401a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	2104      	movs	r1, #4
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f000 fd95 	bl	8004af4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	68da      	ldr	r2, [r3, #12]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f042 0204 	orr.w	r2, r2, #4
 8003fd8:	60da      	str	r2, [r3, #12]
      break;
 8003fda:	e01e      	b.n	800401a <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	2100      	movs	r1, #0
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f000 fd85 	bl	8004af4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	2104      	movs	r1, #4
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f000 fd7e 	bl	8004af4 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68da      	ldr	r2, [r3, #12]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f042 0202 	orr.w	r2, r2, #2
 8004006:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68da      	ldr	r2, [r3, #12]
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f042 0204 	orr.w	r2, r2, #4
 8004016:	60da      	str	r2, [r3, #12]
      break;
 8004018:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f042 0201 	orr.w	r2, r2, #1
 8004028:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	f003 0302 	and.w	r3, r3, #2
 8004046:	2b02      	cmp	r3, #2
 8004048:	d122      	bne.n	8004090 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	68db      	ldr	r3, [r3, #12]
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	2b02      	cmp	r3, #2
 8004056:	d11b      	bne.n	8004090 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f06f 0202 	mvn.w	r2, #2
 8004060:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2201      	movs	r2, #1
 8004066:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	699b      	ldr	r3, [r3, #24]
 800406e:	f003 0303 	and.w	r3, r3, #3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d003      	beq.n	800407e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f7fd f99c 	bl	80013b4 <HAL_TIM_IC_CaptureCallback>
 800407c:	e005      	b.n	800408a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f000 fa73 	bl	800456a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004084:	6878      	ldr	r0, [r7, #4]
 8004086:	f000 fa7a 	bl	800457e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	f003 0304 	and.w	r3, r3, #4
 800409a:	2b04      	cmp	r3, #4
 800409c:	d122      	bne.n	80040e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	f003 0304 	and.w	r3, r3, #4
 80040a8:	2b04      	cmp	r3, #4
 80040aa:	d11b      	bne.n	80040e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f06f 0204 	mvn.w	r2, #4
 80040b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2202      	movs	r2, #2
 80040ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	699b      	ldr	r3, [r3, #24]
 80040c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d003      	beq.n	80040d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040ca:	6878      	ldr	r0, [r7, #4]
 80040cc:	f7fd f972 	bl	80013b4 <HAL_TIM_IC_CaptureCallback>
 80040d0:	e005      	b.n	80040de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 fa49 	bl	800456a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f000 fa50 	bl	800457e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2200      	movs	r2, #0
 80040e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	f003 0308 	and.w	r3, r3, #8
 80040ee:	2b08      	cmp	r3, #8
 80040f0:	d122      	bne.n	8004138 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	f003 0308 	and.w	r3, r3, #8
 80040fc:	2b08      	cmp	r3, #8
 80040fe:	d11b      	bne.n	8004138 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f06f 0208 	mvn.w	r2, #8
 8004108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2204      	movs	r2, #4
 800410e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	69db      	ldr	r3, [r3, #28]
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f7fd f948 	bl	80013b4 <HAL_TIM_IC_CaptureCallback>
 8004124:	e005      	b.n	8004132 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 fa1f 	bl	800456a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f000 fa26 	bl	800457e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	f003 0310 	and.w	r3, r3, #16
 8004142:	2b10      	cmp	r3, #16
 8004144:	d122      	bne.n	800418c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	f003 0310 	and.w	r3, r3, #16
 8004150:	2b10      	cmp	r3, #16
 8004152:	d11b      	bne.n	800418c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f06f 0210 	mvn.w	r2, #16
 800415c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2208      	movs	r2, #8
 8004162:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	69db      	ldr	r3, [r3, #28]
 800416a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800416e:	2b00      	cmp	r3, #0
 8004170:	d003      	beq.n	800417a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f7fd f91e 	bl	80013b4 <HAL_TIM_IC_CaptureCallback>
 8004178:	e005      	b.n	8004186 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 f9f5 	bl	800456a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 f9fc 	bl	800457e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	691b      	ldr	r3, [r3, #16]
 8004192:	f003 0301 	and.w	r3, r3, #1
 8004196:	2b01      	cmp	r3, #1
 8004198:	d10e      	bne.n	80041b8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	68db      	ldr	r3, [r3, #12]
 80041a0:	f003 0301 	and.w	r3, r3, #1
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d107      	bne.n	80041b8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f06f 0201 	mvn.w	r2, #1
 80041b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80041b2:	6878      	ldr	r0, [r7, #4]
 80041b4:	f000 f9cf 	bl	8004556 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	691b      	ldr	r3, [r3, #16]
 80041be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041c2:	2b80      	cmp	r3, #128	; 0x80
 80041c4:	d10e      	bne.n	80041e4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041d0:	2b80      	cmp	r3, #128	; 0x80
 80041d2:	d107      	bne.n	80041e4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fd78 	bl	8004cd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	691b      	ldr	r3, [r3, #16]
 80041ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041ee:	2b40      	cmp	r3, #64	; 0x40
 80041f0:	d10e      	bne.n	8004210 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041fc:	2b40      	cmp	r3, #64	; 0x40
 80041fe:	d107      	bne.n	8004210 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004208:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800420a:	6878      	ldr	r0, [r7, #4]
 800420c:	f000 f9c1 	bl	8004592 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	691b      	ldr	r3, [r3, #16]
 8004216:	f003 0320 	and.w	r3, r3, #32
 800421a:	2b20      	cmp	r3, #32
 800421c:	d10e      	bne.n	800423c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68db      	ldr	r3, [r3, #12]
 8004224:	f003 0320 	and.w	r3, r3, #32
 8004228:	2b20      	cmp	r3, #32
 800422a:	d107      	bne.n	800423c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f06f 0220 	mvn.w	r2, #32
 8004234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 fd42 	bl	8004cc0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800423c:	bf00      	nop
 800423e:	3708      	adds	r7, #8
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004250:	2300      	movs	r3, #0
 8004252:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800425a:	2b01      	cmp	r3, #1
 800425c:	d101      	bne.n	8004262 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800425e:	2302      	movs	r3, #2
 8004260:	e0ae      	b.n	80043c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b0c      	cmp	r3, #12
 800426e:	f200 809f 	bhi.w	80043b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004272:	a201      	add	r2, pc, #4	; (adr r2, 8004278 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004278:	080042ad 	.word	0x080042ad
 800427c:	080043b1 	.word	0x080043b1
 8004280:	080043b1 	.word	0x080043b1
 8004284:	080043b1 	.word	0x080043b1
 8004288:	080042ed 	.word	0x080042ed
 800428c:	080043b1 	.word	0x080043b1
 8004290:	080043b1 	.word	0x080043b1
 8004294:	080043b1 	.word	0x080043b1
 8004298:	0800432f 	.word	0x0800432f
 800429c:	080043b1 	.word	0x080043b1
 80042a0:	080043b1 	.word	0x080043b1
 80042a4:	080043b1 	.word	0x080043b1
 80042a8:	0800436f 	.word	0x0800436f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68b9      	ldr	r1, [r7, #8]
 80042b2:	4618      	mov	r0, r3
 80042b4:	f000 f9f8 	bl	80046a8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	699a      	ldr	r2, [r3, #24]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f042 0208 	orr.w	r2, r2, #8
 80042c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	699a      	ldr	r2, [r3, #24]
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f022 0204 	bic.w	r2, r2, #4
 80042d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	6999      	ldr	r1, [r3, #24]
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	691a      	ldr	r2, [r3, #16]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	430a      	orrs	r2, r1
 80042e8:	619a      	str	r2, [r3, #24]
      break;
 80042ea:	e064      	b.n	80043b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	68b9      	ldr	r1, [r7, #8]
 80042f2:	4618      	mov	r0, r3
 80042f4:	f000 fa3e 	bl	8004774 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	699a      	ldr	r2, [r3, #24]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004306:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	699a      	ldr	r2, [r3, #24]
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004316:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	6999      	ldr	r1, [r3, #24]
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	021a      	lsls	r2, r3, #8
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	430a      	orrs	r2, r1
 800432a:	619a      	str	r2, [r3, #24]
      break;
 800432c:	e043      	b.n	80043b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68b9      	ldr	r1, [r7, #8]
 8004334:	4618      	mov	r0, r3
 8004336:	f000 fa89 	bl	800484c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	69da      	ldr	r2, [r3, #28]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f042 0208 	orr.w	r2, r2, #8
 8004348:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	69da      	ldr	r2, [r3, #28]
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f022 0204 	bic.w	r2, r2, #4
 8004358:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	69d9      	ldr	r1, [r3, #28]
 8004360:	68bb      	ldr	r3, [r7, #8]
 8004362:	691a      	ldr	r2, [r3, #16]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	61da      	str	r2, [r3, #28]
      break;
 800436c:	e023      	b.n	80043b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	68b9      	ldr	r1, [r7, #8]
 8004374:	4618      	mov	r0, r3
 8004376:	f000 fad3 	bl	8004920 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	69da      	ldr	r2, [r3, #28]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004388:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	69da      	ldr	r2, [r3, #28]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004398:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	69d9      	ldr	r1, [r3, #28]
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	691b      	ldr	r3, [r3, #16]
 80043a4:	021a      	lsls	r2, r3, #8
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	430a      	orrs	r2, r1
 80043ac:	61da      	str	r2, [r3, #28]
      break;
 80043ae:	e002      	b.n	80043b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	75fb      	strb	r3, [r7, #23]
      break;
 80043b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80043be:	7dfb      	ldrb	r3, [r7, #23]
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3718      	adds	r7, #24
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}

080043c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	b084      	sub	sp, #16
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
 80043d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80043d2:	2300      	movs	r3, #0
 80043d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d101      	bne.n	80043e4 <HAL_TIM_ConfigClockSource+0x1c>
 80043e0:	2302      	movs	r3, #2
 80043e2:	e0b4      	b.n	800454e <HAL_TIM_ConfigClockSource+0x186>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2202      	movs	r2, #2
 80043f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004402:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800440a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	68ba      	ldr	r2, [r7, #8]
 8004412:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800441c:	d03e      	beq.n	800449c <HAL_TIM_ConfigClockSource+0xd4>
 800441e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004422:	f200 8087 	bhi.w	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 8004426:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800442a:	f000 8086 	beq.w	800453a <HAL_TIM_ConfigClockSource+0x172>
 800442e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004432:	d87f      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 8004434:	2b70      	cmp	r3, #112	; 0x70
 8004436:	d01a      	beq.n	800446e <HAL_TIM_ConfigClockSource+0xa6>
 8004438:	2b70      	cmp	r3, #112	; 0x70
 800443a:	d87b      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 800443c:	2b60      	cmp	r3, #96	; 0x60
 800443e:	d050      	beq.n	80044e2 <HAL_TIM_ConfigClockSource+0x11a>
 8004440:	2b60      	cmp	r3, #96	; 0x60
 8004442:	d877      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 8004444:	2b50      	cmp	r3, #80	; 0x50
 8004446:	d03c      	beq.n	80044c2 <HAL_TIM_ConfigClockSource+0xfa>
 8004448:	2b50      	cmp	r3, #80	; 0x50
 800444a:	d873      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 800444c:	2b40      	cmp	r3, #64	; 0x40
 800444e:	d058      	beq.n	8004502 <HAL_TIM_ConfigClockSource+0x13a>
 8004450:	2b40      	cmp	r3, #64	; 0x40
 8004452:	d86f      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 8004454:	2b30      	cmp	r3, #48	; 0x30
 8004456:	d064      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0x15a>
 8004458:	2b30      	cmp	r3, #48	; 0x30
 800445a:	d86b      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 800445c:	2b20      	cmp	r3, #32
 800445e:	d060      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0x15a>
 8004460:	2b20      	cmp	r3, #32
 8004462:	d867      	bhi.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
 8004464:	2b00      	cmp	r3, #0
 8004466:	d05c      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0x15a>
 8004468:	2b10      	cmp	r3, #16
 800446a:	d05a      	beq.n	8004522 <HAL_TIM_ConfigClockSource+0x15a>
 800446c:	e062      	b.n	8004534 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6818      	ldr	r0, [r3, #0]
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	6899      	ldr	r1, [r3, #8]
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	685a      	ldr	r2, [r3, #4]
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	f000 fb19 	bl	8004ab4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800448a:	68bb      	ldr	r3, [r7, #8]
 800448c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004490:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	609a      	str	r2, [r3, #8]
      break;
 800449a:	e04f      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6818      	ldr	r0, [r3, #0]
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	6899      	ldr	r1, [r3, #8]
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	685a      	ldr	r2, [r3, #4]
 80044a8:	683b      	ldr	r3, [r7, #0]
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	f000 fb02 	bl	8004ab4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	689a      	ldr	r2, [r3, #8]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80044be:	609a      	str	r2, [r3, #8]
      break;
 80044c0:	e03c      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6818      	ldr	r0, [r3, #0]
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	6859      	ldr	r1, [r3, #4]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	461a      	mov	r2, r3
 80044d0:	f000 fa76 	bl	80049c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	2150      	movs	r1, #80	; 0x50
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 facf 	bl	8004a7e <TIM_ITRx_SetConfig>
      break;
 80044e0:	e02c      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6818      	ldr	r0, [r3, #0]
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	6859      	ldr	r1, [r3, #4]
 80044ea:	683b      	ldr	r3, [r7, #0]
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	461a      	mov	r2, r3
 80044f0:	f000 fa95 	bl	8004a1e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2160      	movs	r1, #96	; 0x60
 80044fa:	4618      	mov	r0, r3
 80044fc:	f000 fabf 	bl	8004a7e <TIM_ITRx_SetConfig>
      break;
 8004500:	e01c      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6818      	ldr	r0, [r3, #0]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	6859      	ldr	r1, [r3, #4]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	461a      	mov	r2, r3
 8004510:	f000 fa56 	bl	80049c0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	2140      	movs	r1, #64	; 0x40
 800451a:	4618      	mov	r0, r3
 800451c:	f000 faaf 	bl	8004a7e <TIM_ITRx_SetConfig>
      break;
 8004520:	e00c      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	4619      	mov	r1, r3
 800452c:	4610      	mov	r0, r2
 800452e:	f000 faa6 	bl	8004a7e <TIM_ITRx_SetConfig>
      break;
 8004532:	e003      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004534:	2301      	movs	r3, #1
 8004536:	73fb      	strb	r3, [r7, #15]
      break;
 8004538:	e000      	b.n	800453c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800453a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800454c:	7bfb      	ldrb	r3, [r7, #15]
}
 800454e:	4618      	mov	r0, r3
 8004550:	3710      	adds	r7, #16
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}

08004556 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004556:	b480      	push	{r7}
 8004558:	b083      	sub	sp, #12
 800455a:	af00      	add	r7, sp, #0
 800455c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800455e:	bf00      	nop
 8004560:	370c      	adds	r7, #12
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr

0800456a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800456a:	b480      	push	{r7}
 800456c:	b083      	sub	sp, #12
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004572:	bf00      	nop
 8004574:	370c      	adds	r7, #12
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr

0800457e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800457e:	b480      	push	{r7}
 8004580:	b083      	sub	sp, #12
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004586:	bf00      	nop
 8004588:	370c      	adds	r7, #12
 800458a:	46bd      	mov	sp, r7
 800458c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004590:	4770      	bx	lr

08004592 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004592:	b480      	push	{r7}
 8004594:	b083      	sub	sp, #12
 8004596:	af00      	add	r7, sp, #0
 8004598:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800459a:	bf00      	nop
 800459c:	370c      	adds	r7, #12
 800459e:	46bd      	mov	sp, r7
 80045a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a4:	4770      	bx	lr
	...

080045a8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b085      	sub	sp, #20
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
 80045b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	4a34      	ldr	r2, [pc, #208]	; (800468c <TIM_Base_SetConfig+0xe4>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d00f      	beq.n	80045e0 <TIM_Base_SetConfig+0x38>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045c6:	d00b      	beq.n	80045e0 <TIM_Base_SetConfig+0x38>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a31      	ldr	r2, [pc, #196]	; (8004690 <TIM_Base_SetConfig+0xe8>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d007      	beq.n	80045e0 <TIM_Base_SetConfig+0x38>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a30      	ldr	r2, [pc, #192]	; (8004694 <TIM_Base_SetConfig+0xec>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d003      	beq.n	80045e0 <TIM_Base_SetConfig+0x38>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4a2f      	ldr	r2, [pc, #188]	; (8004698 <TIM_Base_SetConfig+0xf0>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d108      	bne.n	80045f2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045e6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	68fa      	ldr	r2, [r7, #12]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a25      	ldr	r2, [pc, #148]	; (800468c <TIM_Base_SetConfig+0xe4>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d01b      	beq.n	8004632 <TIM_Base_SetConfig+0x8a>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004600:	d017      	beq.n	8004632 <TIM_Base_SetConfig+0x8a>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a22      	ldr	r2, [pc, #136]	; (8004690 <TIM_Base_SetConfig+0xe8>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d013      	beq.n	8004632 <TIM_Base_SetConfig+0x8a>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a21      	ldr	r2, [pc, #132]	; (8004694 <TIM_Base_SetConfig+0xec>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d00f      	beq.n	8004632 <TIM_Base_SetConfig+0x8a>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a20      	ldr	r2, [pc, #128]	; (8004698 <TIM_Base_SetConfig+0xf0>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d00b      	beq.n	8004632 <TIM_Base_SetConfig+0x8a>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a1f      	ldr	r2, [pc, #124]	; (800469c <TIM_Base_SetConfig+0xf4>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d007      	beq.n	8004632 <TIM_Base_SetConfig+0x8a>
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	4a1e      	ldr	r2, [pc, #120]	; (80046a0 <TIM_Base_SetConfig+0xf8>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d003      	beq.n	8004632 <TIM_Base_SetConfig+0x8a>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	4a1d      	ldr	r2, [pc, #116]	; (80046a4 <TIM_Base_SetConfig+0xfc>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d108      	bne.n	8004644 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004638:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	68db      	ldr	r3, [r3, #12]
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	4313      	orrs	r3, r2
 8004642:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	695b      	ldr	r3, [r3, #20]
 800464e:	4313      	orrs	r3, r2
 8004650:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	689a      	ldr	r2, [r3, #8]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4a08      	ldr	r2, [pc, #32]	; (800468c <TIM_Base_SetConfig+0xe4>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d103      	bne.n	8004678 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004670:	683b      	ldr	r3, [r7, #0]
 8004672:	691a      	ldr	r2, [r3, #16]
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	615a      	str	r2, [r3, #20]
}
 800467e:	bf00      	nop
 8004680:	3714      	adds	r7, #20
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	40010000 	.word	0x40010000
 8004690:	40000400 	.word	0x40000400
 8004694:	40000800 	.word	0x40000800
 8004698:	40000c00 	.word	0x40000c00
 800469c:	40014000 	.word	0x40014000
 80046a0:	40014400 	.word	0x40014400
 80046a4:	40014800 	.word	0x40014800

080046a8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b087      	sub	sp, #28
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
 80046b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a1b      	ldr	r3, [r3, #32]
 80046b6:	f023 0201 	bic.w	r2, r3, #1
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a1b      	ldr	r3, [r3, #32]
 80046c2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	685b      	ldr	r3, [r3, #4]
 80046c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	699b      	ldr	r3, [r3, #24]
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f023 0303 	bic.w	r3, r3, #3
 80046de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	4313      	orrs	r3, r2
 80046e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	f023 0302 	bic.w	r3, r3, #2
 80046f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	697a      	ldr	r2, [r7, #20]
 80046f8:	4313      	orrs	r3, r2
 80046fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a1c      	ldr	r2, [pc, #112]	; (8004770 <TIM_OC1_SetConfig+0xc8>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d10c      	bne.n	800471e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004704:	697b      	ldr	r3, [r7, #20]
 8004706:	f023 0308 	bic.w	r3, r3, #8
 800470a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	697a      	ldr	r2, [r7, #20]
 8004712:	4313      	orrs	r3, r2
 8004714:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	f023 0304 	bic.w	r3, r3, #4
 800471c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a13      	ldr	r2, [pc, #76]	; (8004770 <TIM_OC1_SetConfig+0xc8>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d111      	bne.n	800474a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800472c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800472e:	693b      	ldr	r3, [r7, #16]
 8004730:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004734:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	695b      	ldr	r3, [r3, #20]
 800473a:	693a      	ldr	r2, [r7, #16]
 800473c:	4313      	orrs	r3, r2
 800473e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	693a      	ldr	r2, [r7, #16]
 8004746:	4313      	orrs	r3, r2
 8004748:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	693a      	ldr	r2, [r7, #16]
 800474e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	68fa      	ldr	r2, [r7, #12]
 8004754:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004756:	683b      	ldr	r3, [r7, #0]
 8004758:	685a      	ldr	r2, [r3, #4]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	697a      	ldr	r2, [r7, #20]
 8004762:	621a      	str	r2, [r3, #32]
}
 8004764:	bf00      	nop
 8004766:	371c      	adds	r7, #28
 8004768:	46bd      	mov	sp, r7
 800476a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476e:	4770      	bx	lr
 8004770:	40010000 	.word	0x40010000

08004774 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004774:	b480      	push	{r7}
 8004776:	b087      	sub	sp, #28
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6a1b      	ldr	r3, [r3, #32]
 8004782:	f023 0210 	bic.w	r2, r3, #16
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a1b      	ldr	r3, [r3, #32]
 800478e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	685b      	ldr	r3, [r3, #4]
 8004794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	699b      	ldr	r3, [r3, #24]
 800479a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	021b      	lsls	r3, r3, #8
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	4313      	orrs	r3, r2
 80047b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	f023 0320 	bic.w	r3, r3, #32
 80047be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	011b      	lsls	r3, r3, #4
 80047c6:	697a      	ldr	r2, [r7, #20]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a1e      	ldr	r2, [pc, #120]	; (8004848 <TIM_OC2_SetConfig+0xd4>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d10d      	bne.n	80047f0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80047da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	68db      	ldr	r3, [r3, #12]
 80047e0:	011b      	lsls	r3, r3, #4
 80047e2:	697a      	ldr	r2, [r7, #20]
 80047e4:	4313      	orrs	r3, r2
 80047e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80047e8:	697b      	ldr	r3, [r7, #20]
 80047ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a15      	ldr	r2, [pc, #84]	; (8004848 <TIM_OC2_SetConfig+0xd4>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d113      	bne.n	8004820 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004806:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	695b      	ldr	r3, [r3, #20]
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	4313      	orrs	r3, r2
 8004812:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	693a      	ldr	r2, [r7, #16]
 800481c:	4313      	orrs	r3, r2
 800481e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	693a      	ldr	r2, [r7, #16]
 8004824:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	685a      	ldr	r2, [r3, #4]
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	621a      	str	r2, [r3, #32]
}
 800483a:	bf00      	nop
 800483c:	371c      	adds	r7, #28
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr
 8004846:	bf00      	nop
 8004848:	40010000 	.word	0x40010000

0800484c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800484c:	b480      	push	{r7}
 800484e:	b087      	sub	sp, #28
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
 8004854:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	69db      	ldr	r3, [r3, #28]
 8004872:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800487a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f023 0303 	bic.w	r3, r3, #3
 8004882:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	68fa      	ldr	r2, [r7, #12]
 800488a:	4313      	orrs	r3, r2
 800488c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800488e:	697b      	ldr	r3, [r7, #20]
 8004890:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004894:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	021b      	lsls	r3, r3, #8
 800489c:	697a      	ldr	r2, [r7, #20]
 800489e:	4313      	orrs	r3, r2
 80048a0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	4a1d      	ldr	r2, [pc, #116]	; (800491c <TIM_OC3_SetConfig+0xd0>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d10d      	bne.n	80048c6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80048aa:	697b      	ldr	r3, [r7, #20]
 80048ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80048b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	68db      	ldr	r3, [r3, #12]
 80048b6:	021b      	lsls	r3, r3, #8
 80048b8:	697a      	ldr	r2, [r7, #20]
 80048ba:	4313      	orrs	r3, r2
 80048bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80048c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	4a14      	ldr	r2, [pc, #80]	; (800491c <TIM_OC3_SetConfig+0xd0>)
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d113      	bne.n	80048f6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80048d6:	693b      	ldr	r3, [r7, #16]
 80048d8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	695b      	ldr	r3, [r3, #20]
 80048e2:	011b      	lsls	r3, r3, #4
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	011b      	lsls	r3, r3, #4
 80048f0:	693a      	ldr	r2, [r7, #16]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	693a      	ldr	r2, [r7, #16]
 80048fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685a      	ldr	r2, [r3, #4]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	697a      	ldr	r2, [r7, #20]
 800490e:	621a      	str	r2, [r3, #32]
}
 8004910:	bf00      	nop
 8004912:	371c      	adds	r7, #28
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr
 800491c:	40010000 	.word	0x40010000

08004920 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004920:	b480      	push	{r7}
 8004922:	b087      	sub	sp, #28
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a1b      	ldr	r3, [r3, #32]
 800492e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a1b      	ldr	r3, [r3, #32]
 800493a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	69db      	ldr	r3, [r3, #28]
 8004946:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800494e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004956:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	021b      	lsls	r3, r3, #8
 800495e:	68fa      	ldr	r2, [r7, #12]
 8004960:	4313      	orrs	r3, r2
 8004962:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800496a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	031b      	lsls	r3, r3, #12
 8004972:	693a      	ldr	r2, [r7, #16]
 8004974:	4313      	orrs	r3, r2
 8004976:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a10      	ldr	r2, [pc, #64]	; (80049bc <TIM_OC4_SetConfig+0x9c>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d109      	bne.n	8004994 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004986:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	695b      	ldr	r3, [r3, #20]
 800498c:	019b      	lsls	r3, r3, #6
 800498e:	697a      	ldr	r2, [r7, #20]
 8004990:	4313      	orrs	r3, r2
 8004992:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	685a      	ldr	r2, [r3, #4]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	693a      	ldr	r2, [r7, #16]
 80049ac:	621a      	str	r2, [r3, #32]
}
 80049ae:	bf00      	nop
 80049b0:	371c      	adds	r7, #28
 80049b2:	46bd      	mov	sp, r7
 80049b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b8:	4770      	bx	lr
 80049ba:	bf00      	nop
 80049bc:	40010000 	.word	0x40010000

080049c0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80049c0:	b480      	push	{r7}
 80049c2:	b087      	sub	sp, #28
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	6a1b      	ldr	r3, [r3, #32]
 80049d0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	6a1b      	ldr	r3, [r3, #32]
 80049d6:	f023 0201 	bic.w	r2, r3, #1
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	699b      	ldr	r3, [r3, #24]
 80049e2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049e4:	693b      	ldr	r3, [r7, #16]
 80049e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	011b      	lsls	r3, r3, #4
 80049f0:	693a      	ldr	r2, [r7, #16]
 80049f2:	4313      	orrs	r3, r2
 80049f4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f023 030a 	bic.w	r3, r3, #10
 80049fc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80049fe:	697a      	ldr	r2, [r7, #20]
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	693a      	ldr	r2, [r7, #16]
 8004a0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	697a      	ldr	r2, [r7, #20]
 8004a10:	621a      	str	r2, [r3, #32]
}
 8004a12:	bf00      	nop
 8004a14:	371c      	adds	r7, #28
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a1e:	b480      	push	{r7}
 8004a20:	b087      	sub	sp, #28
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	60f8      	str	r0, [r7, #12]
 8004a26:	60b9      	str	r1, [r7, #8]
 8004a28:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6a1b      	ldr	r3, [r3, #32]
 8004a2e:	f023 0210 	bic.w	r2, r3, #16
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a48:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	031b      	lsls	r3, r3, #12
 8004a4e:	697a      	ldr	r2, [r7, #20]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a54:	693b      	ldr	r3, [r7, #16]
 8004a56:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a5a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	011b      	lsls	r3, r3, #4
 8004a60:	693a      	ldr	r2, [r7, #16]
 8004a62:	4313      	orrs	r3, r2
 8004a64:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	697a      	ldr	r2, [r7, #20]
 8004a6a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	693a      	ldr	r2, [r7, #16]
 8004a70:	621a      	str	r2, [r3, #32]
}
 8004a72:	bf00      	nop
 8004a74:	371c      	adds	r7, #28
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr

08004a7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a7e:	b480      	push	{r7}
 8004a80:	b085      	sub	sp, #20
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	6078      	str	r0, [r7, #4]
 8004a86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a96:	683a      	ldr	r2, [r7, #0]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	f043 0307 	orr.w	r3, r3, #7
 8004aa0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	609a      	str	r2, [r3, #8]
}
 8004aa8:	bf00      	nop
 8004aaa:	3714      	adds	r7, #20
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b087      	sub	sp, #28
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	60f8      	str	r0, [r7, #12]
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
 8004ac0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	689b      	ldr	r3, [r3, #8]
 8004ac6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ac8:	697b      	ldr	r3, [r7, #20]
 8004aca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ace:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	021a      	lsls	r2, r3, #8
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	431a      	orrs	r2, r3
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	697a      	ldr	r2, [r7, #20]
 8004ade:	4313      	orrs	r3, r2
 8004ae0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	697a      	ldr	r2, [r7, #20]
 8004ae6:	609a      	str	r2, [r3, #8]
}
 8004ae8:	bf00      	nop
 8004aea:	371c      	adds	r7, #28
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr

08004af4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b087      	sub	sp, #28
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	60f8      	str	r0, [r7, #12]
 8004afc:	60b9      	str	r1, [r7, #8]
 8004afe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	f003 031f 	and.w	r3, r3, #31
 8004b06:	2201      	movs	r2, #1
 8004b08:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a1a      	ldr	r2, [r3, #32]
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	43db      	mvns	r3, r3
 8004b16:	401a      	ands	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6a1a      	ldr	r2, [r3, #32]
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	f003 031f 	and.w	r3, r3, #31
 8004b26:	6879      	ldr	r1, [r7, #4]
 8004b28:	fa01 f303 	lsl.w	r3, r1, r3
 8004b2c:	431a      	orrs	r2, r3
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	621a      	str	r2, [r3, #32]
}
 8004b32:	bf00      	nop
 8004b34:	371c      	adds	r7, #28
 8004b36:	46bd      	mov	sp, r7
 8004b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3c:	4770      	bx	lr
	...

08004b40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d101      	bne.n	8004b58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b54:	2302      	movs	r3, #2
 8004b56:	e050      	b.n	8004bfa <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2202      	movs	r2, #2
 8004b64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	68fa      	ldr	r2, [r7, #12]
 8004b86:	4313      	orrs	r3, r2
 8004b88:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a1c      	ldr	r2, [pc, #112]	; (8004c08 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d018      	beq.n	8004bce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ba4:	d013      	beq.n	8004bce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a18      	ldr	r2, [pc, #96]	; (8004c0c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d00e      	beq.n	8004bce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4a16      	ldr	r2, [pc, #88]	; (8004c10 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d009      	beq.n	8004bce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a15      	ldr	r2, [pc, #84]	; (8004c14 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d004      	beq.n	8004bce <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	4a13      	ldr	r2, [pc, #76]	; (8004c18 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d10c      	bne.n	8004be8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	68ba      	ldr	r2, [r7, #8]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	68ba      	ldr	r2, [r7, #8]
 8004be6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bf8:	2300      	movs	r3, #0
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3714      	adds	r7, #20
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	40010000 	.word	0x40010000
 8004c0c:	40000400 	.word	0x40000400
 8004c10:	40000800 	.word	0x40000800
 8004c14:	40000c00 	.word	0x40000c00
 8004c18:	40014000 	.word	0x40014000

08004c1c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004c1c:	b480      	push	{r7}
 8004c1e:	b085      	sub	sp, #20
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
 8004c24:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004c26:	2300      	movs	r3, #0
 8004c28:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c30:	2b01      	cmp	r3, #1
 8004c32:	d101      	bne.n	8004c38 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004c34:	2302      	movs	r3, #2
 8004c36:	e03d      	b.n	8004cb4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004c46:	683b      	ldr	r3, [r7, #0]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	4313      	orrs	r3, r2
 8004c5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4313      	orrs	r3, r2
 8004c76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	4313      	orrs	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004c8c:	683b      	ldr	r3, [r7, #0]
 8004c8e:	695b      	ldr	r3, [r3, #20]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	69db      	ldr	r3, [r3, #28]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2200      	movs	r2, #0
 8004cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3714      	adds	r7, #20
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e03f      	b.n	8004d7a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d106      	bne.n	8004d14 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2200      	movs	r2, #0
 8004d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	f7fd f87c 	bl	8001e0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2224      	movs	r2, #36	; 0x24
 8004d18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	68da      	ldr	r2, [r3, #12]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d2a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d2c:	6878      	ldr	r0, [r7, #4]
 8004d2e:	f000 fea3 	bl	8005a78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	691a      	ldr	r2, [r3, #16]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d40:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	695a      	ldr	r2, [r3, #20]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d50:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	68da      	ldr	r2, [r3, #12]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d60:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2200      	movs	r2, #0
 8004d66:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2220      	movs	r2, #32
 8004d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2220      	movs	r2, #32
 8004d74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3708      	adds	r7, #8
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}

08004d82 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004d82:	b480      	push	{r7}
 8004d84:	b085      	sub	sp, #20
 8004d86:	af00      	add	r7, sp, #0
 8004d88:	60f8      	str	r0, [r7, #12]
 8004d8a:	60b9      	str	r1, [r7, #8]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	2b20      	cmp	r3, #32
 8004d9a:	d130      	bne.n	8004dfe <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d002      	beq.n	8004da8 <HAL_UART_Transmit_IT+0x26>
 8004da2:	88fb      	ldrh	r3, [r7, #6]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d101      	bne.n	8004dac <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e029      	b.n	8004e00 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004db2:	2b01      	cmp	r3, #1
 8004db4:	d101      	bne.n	8004dba <HAL_UART_Transmit_IT+0x38>
 8004db6:	2302      	movs	r3, #2
 8004db8:	e022      	b.n	8004e00 <HAL_UART_Transmit_IT+0x7e>
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	68ba      	ldr	r2, [r7, #8]
 8004dc6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	88fa      	ldrh	r2, [r7, #6]
 8004dcc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	88fa      	ldrh	r2, [r7, #6]
 8004dd2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2221      	movs	r2, #33	; 0x21
 8004dde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	2200      	movs	r2, #0
 8004de6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68da      	ldr	r2, [r3, #12]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004df8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	e000      	b.n	8004e00 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004dfe:	2302      	movs	r3, #2
  }
}
 8004e00:	4618      	mov	r0, r3
 8004e02:	3714      	adds	r7, #20
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b084      	sub	sp, #16
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	4613      	mov	r3, r2
 8004e18:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004e20:	b2db      	uxtb	r3, r3
 8004e22:	2b20      	cmp	r3, #32
 8004e24:	d11d      	bne.n	8004e62 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e26:	68bb      	ldr	r3, [r7, #8]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d002      	beq.n	8004e32 <HAL_UART_Receive_DMA+0x26>
 8004e2c:	88fb      	ldrh	r3, [r7, #6]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d101      	bne.n	8004e36 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e016      	b.n	8004e64 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d101      	bne.n	8004e44 <HAL_UART_Receive_DMA+0x38>
 8004e40:	2302      	movs	r3, #2
 8004e42:	e00f      	b.n	8004e64 <HAL_UART_Receive_DMA+0x58>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8004e52:	88fb      	ldrh	r3, [r7, #6]
 8004e54:	461a      	mov	r2, r3
 8004e56:	68b9      	ldr	r1, [r7, #8]
 8004e58:	68f8      	ldr	r0, [r7, #12]
 8004e5a:	f000 fbad 	bl	80055b8 <UART_Start_Receive_DMA>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	e000      	b.n	8004e64 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004e62:	2302      	movs	r3, #2
  }
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	3710      	adds	r7, #16
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b0ba      	sub	sp, #232	; 0xe8
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	695b      	ldr	r3, [r3, #20]
 8004e8e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004e92:	2300      	movs	r3, #0
 8004e94:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004e9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ea2:	f003 030f 	and.w	r3, r3, #15
 8004ea6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004eaa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d10f      	bne.n	8004ed2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004eb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eb6:	f003 0320 	and.w	r3, r3, #32
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d009      	beq.n	8004ed2 <HAL_UART_IRQHandler+0x66>
 8004ebe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ec2:	f003 0320 	and.w	r3, r3, #32
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d003      	beq.n	8004ed2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 fd19 	bl	8005902 <UART_Receive_IT>
      return;
 8004ed0:	e256      	b.n	8005380 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ed2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	f000 80de 	beq.w	8005098 <HAL_UART_IRQHandler+0x22c>
 8004edc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004ee0:	f003 0301 	and.w	r3, r3, #1
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d106      	bne.n	8004ef6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004ee8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004eec:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f000 80d1 	beq.w	8005098 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d00b      	beq.n	8004f1a <HAL_UART_IRQHandler+0xae>
 8004f02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d005      	beq.n	8004f1a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f12:	f043 0201 	orr.w	r2, r3, #1
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f1e:	f003 0304 	and.w	r3, r3, #4
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d00b      	beq.n	8004f3e <HAL_UART_IRQHandler+0xd2>
 8004f26:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f2a:	f003 0301 	and.w	r3, r3, #1
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d005      	beq.n	8004f3e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f36:	f043 0202 	orr.w	r2, r3, #2
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004f3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f42:	f003 0302 	and.w	r3, r3, #2
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d00b      	beq.n	8004f62 <HAL_UART_IRQHandler+0xf6>
 8004f4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f4e:	f003 0301 	and.w	r3, r3, #1
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d005      	beq.n	8004f62 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5a:	f043 0204 	orr.w	r2, r3, #4
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f66:	f003 0308 	and.w	r3, r3, #8
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d011      	beq.n	8004f92 <HAL_UART_IRQHandler+0x126>
 8004f6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f72:	f003 0320 	and.w	r3, r3, #32
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d105      	bne.n	8004f86 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004f7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004f7e:	f003 0301 	and.w	r3, r3, #1
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d005      	beq.n	8004f92 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8a:	f043 0208 	orr.w	r2, r3, #8
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	f000 81ed 	beq.w	8005376 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fa0:	f003 0320 	and.w	r3, r3, #32
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d008      	beq.n	8004fba <HAL_UART_IRQHandler+0x14e>
 8004fa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fac:	f003 0320 	and.w	r3, r3, #32
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d002      	beq.n	8004fba <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004fb4:	6878      	ldr	r0, [r7, #4]
 8004fb6:	f000 fca4 	bl	8005902 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	695b      	ldr	r3, [r3, #20]
 8004fc0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fc4:	2b40      	cmp	r3, #64	; 0x40
 8004fc6:	bf0c      	ite	eq
 8004fc8:	2301      	moveq	r3, #1
 8004fca:	2300      	movne	r3, #0
 8004fcc:	b2db      	uxtb	r3, r3
 8004fce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd6:	f003 0308 	and.w	r3, r3, #8
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d103      	bne.n	8004fe6 <HAL_UART_IRQHandler+0x17a>
 8004fde:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d04f      	beq.n	8005086 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f000 fbac 	bl	8005744 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	695b      	ldr	r3, [r3, #20]
 8004ff2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ff6:	2b40      	cmp	r3, #64	; 0x40
 8004ff8:	d141      	bne.n	800507e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	3314      	adds	r3, #20
 8005000:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005004:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005008:	e853 3f00 	ldrex	r3, [r3]
 800500c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005010:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005014:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005018:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	3314      	adds	r3, #20
 8005022:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005026:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800502a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800502e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005032:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005036:	e841 2300 	strex	r3, r2, [r1]
 800503a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800503e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005042:	2b00      	cmp	r3, #0
 8005044:	d1d9      	bne.n	8004ffa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800504a:	2b00      	cmp	r3, #0
 800504c:	d013      	beq.n	8005076 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005052:	4a7d      	ldr	r2, [pc, #500]	; (8005248 <HAL_UART_IRQHandler+0x3dc>)
 8005054:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505a:	4618      	mov	r0, r3
 800505c:	f7fd fbdc 	bl	8002818 <HAL_DMA_Abort_IT>
 8005060:	4603      	mov	r3, r0
 8005062:	2b00      	cmp	r3, #0
 8005064:	d016      	beq.n	8005094 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800506a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800506c:	687a      	ldr	r2, [r7, #4]
 800506e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005070:	4610      	mov	r0, r2
 8005072:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005074:	e00e      	b.n	8005094 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f000 f990 	bl	800539c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800507c:	e00a      	b.n	8005094 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 f98c 	bl	800539c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005084:	e006      	b.n	8005094 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f000 f988 	bl	800539c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005092:	e170      	b.n	8005376 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005094:	bf00      	nop
    return;
 8005096:	e16e      	b.n	8005376 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800509c:	2b01      	cmp	r3, #1
 800509e:	f040 814a 	bne.w	8005336 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80050a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050a6:	f003 0310 	and.w	r3, r3, #16
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	f000 8143 	beq.w	8005336 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80050b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050b4:	f003 0310 	and.w	r3, r3, #16
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f000 813c 	beq.w	8005336 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80050be:	2300      	movs	r3, #0
 80050c0:	60bb      	str	r3, [r7, #8]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	60bb      	str	r3, [r7, #8]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	60bb      	str	r3, [r7, #8]
 80050d2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	695b      	ldr	r3, [r3, #20]
 80050da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050de:	2b40      	cmp	r3, #64	; 0x40
 80050e0:	f040 80b4 	bne.w	800524c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80050f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	f000 8140 	beq.w	800537a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80050fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005102:	429a      	cmp	r2, r3
 8005104:	f080 8139 	bcs.w	800537a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800510e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800511a:	f000 8088 	beq.w	800522e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	330c      	adds	r3, #12
 8005124:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005128:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800512c:	e853 3f00 	ldrex	r3, [r3]
 8005130:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005134:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005138:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800513c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	330c      	adds	r3, #12
 8005146:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800514a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800514e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005152:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005156:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800515a:	e841 2300 	strex	r3, r2, [r1]
 800515e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005162:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1d9      	bne.n	800511e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	3314      	adds	r3, #20
 8005170:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005172:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005174:	e853 3f00 	ldrex	r3, [r3]
 8005178:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800517a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800517c:	f023 0301 	bic.w	r3, r3, #1
 8005180:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	3314      	adds	r3, #20
 800518a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800518e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005192:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005194:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005196:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800519a:	e841 2300 	strex	r3, r2, [r1]
 800519e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80051a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1e1      	bne.n	800516a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	3314      	adds	r3, #20
 80051ac:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80051b0:	e853 3f00 	ldrex	r3, [r3]
 80051b4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80051b6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80051b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80051bc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	3314      	adds	r3, #20
 80051c6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80051ca:	66fa      	str	r2, [r7, #108]	; 0x6c
 80051cc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ce:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80051d0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80051d2:	e841 2300 	strex	r3, r2, [r1]
 80051d6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80051d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d1e3      	bne.n	80051a6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2220      	movs	r2, #32
 80051e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2200      	movs	r2, #0
 80051ea:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	330c      	adds	r3, #12
 80051f2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80051f6:	e853 3f00 	ldrex	r3, [r3]
 80051fa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80051fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80051fe:	f023 0310 	bic.w	r3, r3, #16
 8005202:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	330c      	adds	r3, #12
 800520c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005210:	65ba      	str	r2, [r7, #88]	; 0x58
 8005212:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005214:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005216:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005218:	e841 2300 	strex	r3, r2, [r1]
 800521c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800521e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005220:	2b00      	cmp	r3, #0
 8005222:	d1e3      	bne.n	80051ec <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005228:	4618      	mov	r0, r3
 800522a:	f7fd fa85 	bl	8002738 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005236:	b29b      	uxth	r3, r3
 8005238:	1ad3      	subs	r3, r2, r3
 800523a:	b29b      	uxth	r3, r3
 800523c:	4619      	mov	r1, r3
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 f8b6 	bl	80053b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005244:	e099      	b.n	800537a <HAL_UART_IRQHandler+0x50e>
 8005246:	bf00      	nop
 8005248:	0800580b 	.word	0x0800580b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005254:	b29b      	uxth	r3, r3
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005260:	b29b      	uxth	r3, r3
 8005262:	2b00      	cmp	r3, #0
 8005264:	f000 808b 	beq.w	800537e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005268:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800526c:	2b00      	cmp	r3, #0
 800526e:	f000 8086 	beq.w	800537e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	330c      	adds	r3, #12
 8005278:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800527a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800527c:	e853 3f00 	ldrex	r3, [r3]
 8005280:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005282:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005284:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005288:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	330c      	adds	r3, #12
 8005292:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005296:	647a      	str	r2, [r7, #68]	; 0x44
 8005298:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800529a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800529c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800529e:	e841 2300 	strex	r3, r2, [r1]
 80052a2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80052a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d1e3      	bne.n	8005272 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	3314      	adds	r3, #20
 80052b0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b4:	e853 3f00 	ldrex	r3, [r3]
 80052b8:	623b      	str	r3, [r7, #32]
   return(result);
 80052ba:	6a3b      	ldr	r3, [r7, #32]
 80052bc:	f023 0301 	bic.w	r3, r3, #1
 80052c0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	3314      	adds	r3, #20
 80052ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80052ce:	633a      	str	r2, [r7, #48]	; 0x30
 80052d0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80052d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052d6:	e841 2300 	strex	r3, r2, [r1]
 80052da:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80052dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d1e3      	bne.n	80052aa <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2220      	movs	r2, #32
 80052e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	330c      	adds	r3, #12
 80052f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f8:	693b      	ldr	r3, [r7, #16]
 80052fa:	e853 3f00 	ldrex	r3, [r3]
 80052fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	f023 0310 	bic.w	r3, r3, #16
 8005306:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	330c      	adds	r3, #12
 8005310:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005314:	61fa      	str	r2, [r7, #28]
 8005316:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005318:	69b9      	ldr	r1, [r7, #24]
 800531a:	69fa      	ldr	r2, [r7, #28]
 800531c:	e841 2300 	strex	r3, r2, [r1]
 8005320:	617b      	str	r3, [r7, #20]
   return(result);
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1e3      	bne.n	80052f0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005328:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800532c:	4619      	mov	r1, r3
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 f83e 	bl	80053b0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005334:	e023      	b.n	800537e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800533a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800533e:	2b00      	cmp	r3, #0
 8005340:	d009      	beq.n	8005356 <HAL_UART_IRQHandler+0x4ea>
 8005342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800534a:	2b00      	cmp	r3, #0
 800534c:	d003      	beq.n	8005356 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 fa6f 	bl	8005832 <UART_Transmit_IT>
    return;
 8005354:	e014      	b.n	8005380 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005356:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800535a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800535e:	2b00      	cmp	r3, #0
 8005360:	d00e      	beq.n	8005380 <HAL_UART_IRQHandler+0x514>
 8005362:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005366:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800536a:	2b00      	cmp	r3, #0
 800536c:	d008      	beq.n	8005380 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 faaf 	bl	80058d2 <UART_EndTransmit_IT>
    return;
 8005374:	e004      	b.n	8005380 <HAL_UART_IRQHandler+0x514>
    return;
 8005376:	bf00      	nop
 8005378:	e002      	b.n	8005380 <HAL_UART_IRQHandler+0x514>
      return;
 800537a:	bf00      	nop
 800537c:	e000      	b.n	8005380 <HAL_UART_IRQHandler+0x514>
      return;
 800537e:	bf00      	nop
  }
}
 8005380:	37e8      	adds	r7, #232	; 0xe8
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop

08005388 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005388:	b480      	push	{r7}
 800538a:	b083      	sub	sp, #12
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8005390:	bf00      	nop
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
 80053b8:	460b      	mov	r3, r1
 80053ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80053bc:	bf00      	nop
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b09c      	sub	sp, #112	; 0x70
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d4:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d172      	bne.n	80054ca <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80053e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053e6:	2200      	movs	r2, #0
 80053e8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80053ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	330c      	adds	r3, #12
 80053f0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80053f4:	e853 3f00 	ldrex	r3, [r3]
 80053f8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80053fa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80053fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005400:	66bb      	str	r3, [r7, #104]	; 0x68
 8005402:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	330c      	adds	r3, #12
 8005408:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800540a:	65ba      	str	r2, [r7, #88]	; 0x58
 800540c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800540e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005410:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005412:	e841 2300 	strex	r3, r2, [r1]
 8005416:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005418:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800541a:	2b00      	cmp	r3, #0
 800541c:	d1e5      	bne.n	80053ea <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800541e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	3314      	adds	r3, #20
 8005424:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005428:	e853 3f00 	ldrex	r3, [r3]
 800542c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800542e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005430:	f023 0301 	bic.w	r3, r3, #1
 8005434:	667b      	str	r3, [r7, #100]	; 0x64
 8005436:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	3314      	adds	r3, #20
 800543c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800543e:	647a      	str	r2, [r7, #68]	; 0x44
 8005440:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005442:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005444:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005446:	e841 2300 	strex	r3, r2, [r1]
 800544a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800544c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800544e:	2b00      	cmp	r3, #0
 8005450:	d1e5      	bne.n	800541e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	3314      	adds	r3, #20
 8005458:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800545a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545c:	e853 3f00 	ldrex	r3, [r3]
 8005460:	623b      	str	r3, [r7, #32]
   return(result);
 8005462:	6a3b      	ldr	r3, [r7, #32]
 8005464:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005468:	663b      	str	r3, [r7, #96]	; 0x60
 800546a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	3314      	adds	r3, #20
 8005470:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005472:	633a      	str	r2, [r7, #48]	; 0x30
 8005474:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005476:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005478:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800547a:	e841 2300 	strex	r3, r2, [r1]
 800547e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005480:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005482:	2b00      	cmp	r3, #0
 8005484:	d1e5      	bne.n	8005452 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005486:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005488:	2220      	movs	r2, #32
 800548a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800548e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005492:	2b01      	cmp	r3, #1
 8005494:	d119      	bne.n	80054ca <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005496:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	330c      	adds	r3, #12
 800549c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	e853 3f00 	ldrex	r3, [r3]
 80054a4:	60fb      	str	r3, [r7, #12]
   return(result);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f023 0310 	bic.w	r3, r3, #16
 80054ac:	65fb      	str	r3, [r7, #92]	; 0x5c
 80054ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	330c      	adds	r3, #12
 80054b4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80054b6:	61fa      	str	r2, [r7, #28]
 80054b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ba:	69b9      	ldr	r1, [r7, #24]
 80054bc:	69fa      	ldr	r2, [r7, #28]
 80054be:	e841 2300 	strex	r3, r2, [r1]
 80054c2:	617b      	str	r3, [r7, #20]
   return(result);
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d1e5      	bne.n	8005496 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d106      	bne.n	80054e0 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80054d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80054d6:	4619      	mov	r1, r3
 80054d8:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80054da:	f7ff ff69 	bl	80053b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80054de:	e002      	b.n	80054e6 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80054e0:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80054e2:	f7fb ff3d 	bl	8001360 <HAL_UART_RxCpltCallback>
}
 80054e6:	bf00      	nop
 80054e8:	3770      	adds	r7, #112	; 0x70
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}

080054ee <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b084      	sub	sp, #16
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054fa:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005500:	2b01      	cmp	r3, #1
 8005502:	d108      	bne.n	8005516 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005508:	085b      	lsrs	r3, r3, #1
 800550a:	b29b      	uxth	r3, r3
 800550c:	4619      	mov	r1, r3
 800550e:	68f8      	ldr	r0, [r7, #12]
 8005510:	f7ff ff4e 	bl	80053b0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005514:	e002      	b.n	800551c <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8005516:	68f8      	ldr	r0, [r7, #12]
 8005518:	f7ff ff36 	bl	8005388 <HAL_UART_RxHalfCpltCallback>
}
 800551c:	bf00      	nop
 800551e:	3710      	adds	r7, #16
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800552c:	2300      	movs	r3, #0
 800552e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005534:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	695b      	ldr	r3, [r3, #20]
 800553c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005540:	2b80      	cmp	r3, #128	; 0x80
 8005542:	bf0c      	ite	eq
 8005544:	2301      	moveq	r3, #1
 8005546:	2300      	movne	r3, #0
 8005548:	b2db      	uxtb	r3, r3
 800554a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005552:	b2db      	uxtb	r3, r3
 8005554:	2b21      	cmp	r3, #33	; 0x21
 8005556:	d108      	bne.n	800556a <UART_DMAError+0x46>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d005      	beq.n	800556a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800555e:	68bb      	ldr	r3, [r7, #8]
 8005560:	2200      	movs	r2, #0
 8005562:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8005564:	68b8      	ldr	r0, [r7, #8]
 8005566:	f000 f8c5 	bl	80056f4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	695b      	ldr	r3, [r3, #20]
 8005570:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005574:	2b40      	cmp	r3, #64	; 0x40
 8005576:	bf0c      	ite	eq
 8005578:	2301      	moveq	r3, #1
 800557a:	2300      	movne	r3, #0
 800557c:	b2db      	uxtb	r3, r3
 800557e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8005580:	68bb      	ldr	r3, [r7, #8]
 8005582:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005586:	b2db      	uxtb	r3, r3
 8005588:	2b22      	cmp	r3, #34	; 0x22
 800558a:	d108      	bne.n	800559e <UART_DMAError+0x7a>
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d005      	beq.n	800559e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	2200      	movs	r2, #0
 8005596:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8005598:	68b8      	ldr	r0, [r7, #8]
 800559a:	f000 f8d3 	bl	8005744 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800559e:	68bb      	ldr	r3, [r7, #8]
 80055a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055a2:	f043 0210 	orr.w	r2, r3, #16
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80055aa:	68b8      	ldr	r0, [r7, #8]
 80055ac:	f7ff fef6 	bl	800539c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80055b0:	bf00      	nop
 80055b2:	3710      	adds	r7, #16
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b098      	sub	sp, #96	; 0x60
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	4613      	mov	r3, r2
 80055c4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80055c6:	68ba      	ldr	r2, [r7, #8]
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	88fa      	ldrh	r2, [r7, #6]
 80055d0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	2200      	movs	r2, #0
 80055d6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2222      	movs	r2, #34	; 0x22
 80055dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055e4:	4a40      	ldr	r2, [pc, #256]	; (80056e8 <UART_Start_Receive_DMA+0x130>)
 80055e6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055ec:	4a3f      	ldr	r2, [pc, #252]	; (80056ec <UART_Start_Receive_DMA+0x134>)
 80055ee:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f4:	4a3e      	ldr	r2, [pc, #248]	; (80056f0 <UART_Start_Receive_DMA+0x138>)
 80055f6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055fc:	2200      	movs	r2, #0
 80055fe:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8005600:	f107 0308 	add.w	r3, r7, #8
 8005604:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	3304      	adds	r3, #4
 8005610:	4619      	mov	r1, r3
 8005612:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	88fb      	ldrh	r3, [r7, #6]
 8005618:	f7fd f836 	bl	8002688 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800561c:	2300      	movs	r3, #0
 800561e:	613b      	str	r3, [r7, #16]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	613b      	str	r3, [r7, #16]
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	613b      	str	r3, [r7, #16]
 8005630:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	691b      	ldr	r3, [r3, #16]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d019      	beq.n	8005676 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	330c      	adds	r3, #12
 8005648:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800564c:	e853 3f00 	ldrex	r3, [r3]
 8005650:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005652:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005658:	65bb      	str	r3, [r7, #88]	; 0x58
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	330c      	adds	r3, #12
 8005660:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005662:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005664:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005666:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8005668:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800566a:	e841 2300 	strex	r3, r2, [r1]
 800566e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005670:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005672:	2b00      	cmp	r3, #0
 8005674:	d1e5      	bne.n	8005642 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	3314      	adds	r3, #20
 800567c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800567e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005680:	e853 3f00 	ldrex	r3, [r3]
 8005684:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005688:	f043 0301 	orr.w	r3, r3, #1
 800568c:	657b      	str	r3, [r7, #84]	; 0x54
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	3314      	adds	r3, #20
 8005694:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005696:	63ba      	str	r2, [r7, #56]	; 0x38
 8005698:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800569c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800569e:	e841 2300 	strex	r3, r2, [r1]
 80056a2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80056a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d1e5      	bne.n	8005676 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	3314      	adds	r3, #20
 80056b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056b2:	69bb      	ldr	r3, [r7, #24]
 80056b4:	e853 3f00 	ldrex	r3, [r3]
 80056b8:	617b      	str	r3, [r7, #20]
   return(result);
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056c0:	653b      	str	r3, [r7, #80]	; 0x50
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	3314      	adds	r3, #20
 80056c8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80056ca:	627a      	str	r2, [r7, #36]	; 0x24
 80056cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056ce:	6a39      	ldr	r1, [r7, #32]
 80056d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056d2:	e841 2300 	strex	r3, r2, [r1]
 80056d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80056d8:	69fb      	ldr	r3, [r7, #28]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d1e5      	bne.n	80056aa <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80056de:	2300      	movs	r3, #0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3760      	adds	r7, #96	; 0x60
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	080053c9 	.word	0x080053c9
 80056ec:	080054ef 	.word	0x080054ef
 80056f0:	08005525 	.word	0x08005525

080056f4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b089      	sub	sp, #36	; 0x24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	330c      	adds	r3, #12
 8005702:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	e853 3f00 	ldrex	r3, [r3]
 800570a:	60bb      	str	r3, [r7, #8]
   return(result);
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8005712:	61fb      	str	r3, [r7, #28]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	330c      	adds	r3, #12
 800571a:	69fa      	ldr	r2, [r7, #28]
 800571c:	61ba      	str	r2, [r7, #24]
 800571e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005720:	6979      	ldr	r1, [r7, #20]
 8005722:	69ba      	ldr	r2, [r7, #24]
 8005724:	e841 2300 	strex	r3, r2, [r1]
 8005728:	613b      	str	r3, [r7, #16]
   return(result);
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d1e5      	bne.n	80056fc <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2220      	movs	r2, #32
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8005738:	bf00      	nop
 800573a:	3724      	adds	r7, #36	; 0x24
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005744:	b480      	push	{r7}
 8005746:	b095      	sub	sp, #84	; 0x54
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	330c      	adds	r3, #12
 8005752:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005754:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005756:	e853 3f00 	ldrex	r3, [r3]
 800575a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800575c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800575e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005762:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	330c      	adds	r3, #12
 800576a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800576c:	643a      	str	r2, [r7, #64]	; 0x40
 800576e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005770:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005772:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005774:	e841 2300 	strex	r3, r2, [r1]
 8005778:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800577a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1e5      	bne.n	800574c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	3314      	adds	r3, #20
 8005786:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005788:	6a3b      	ldr	r3, [r7, #32]
 800578a:	e853 3f00 	ldrex	r3, [r3]
 800578e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	f023 0301 	bic.w	r3, r3, #1
 8005796:	64bb      	str	r3, [r7, #72]	; 0x48
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	3314      	adds	r3, #20
 800579e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80057a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80057a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80057a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80057a8:	e841 2300 	strex	r3, r2, [r1]
 80057ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80057ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d1e5      	bne.n	8005780 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d119      	bne.n	80057f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	330c      	adds	r3, #12
 80057c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	e853 3f00 	ldrex	r3, [r3]
 80057ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	f023 0310 	bic.w	r3, r3, #16
 80057d2:	647b      	str	r3, [r7, #68]	; 0x44
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	330c      	adds	r3, #12
 80057da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80057dc:	61ba      	str	r2, [r7, #24]
 80057de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057e0:	6979      	ldr	r1, [r7, #20]
 80057e2:	69ba      	ldr	r2, [r7, #24]
 80057e4:	e841 2300 	strex	r3, r2, [r1]
 80057e8:	613b      	str	r3, [r7, #16]
   return(result);
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d1e5      	bne.n	80057bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2220      	movs	r2, #32
 80057f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2200      	movs	r2, #0
 80057fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80057fe:	bf00      	nop
 8005800:	3754      	adds	r7, #84	; 0x54
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr

0800580a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800580a:	b580      	push	{r7, lr}
 800580c:	b084      	sub	sp, #16
 800580e:	af00      	add	r7, sp, #0
 8005810:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005816:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2200      	movs	r2, #0
 800581c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2200      	movs	r2, #0
 8005822:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005824:	68f8      	ldr	r0, [r7, #12]
 8005826:	f7ff fdb9 	bl	800539c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800582a:	bf00      	nop
 800582c:	3710      	adds	r7, #16
 800582e:	46bd      	mov	sp, r7
 8005830:	bd80      	pop	{r7, pc}

08005832 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005832:	b480      	push	{r7}
 8005834:	b085      	sub	sp, #20
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b21      	cmp	r3, #33	; 0x21
 8005844:	d13e      	bne.n	80058c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800584e:	d114      	bne.n	800587a <UART_Transmit_IT+0x48>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d110      	bne.n	800587a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a1b      	ldr	r3, [r3, #32]
 800585c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	881b      	ldrh	r3, [r3, #0]
 8005862:	461a      	mov	r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800586c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a1b      	ldr	r3, [r3, #32]
 8005872:	1c9a      	adds	r2, r3, #2
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	621a      	str	r2, [r3, #32]
 8005878:	e008      	b.n	800588c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	6a1b      	ldr	r3, [r3, #32]
 800587e:	1c59      	adds	r1, r3, #1
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	6211      	str	r1, [r2, #32]
 8005884:	781a      	ldrb	r2, [r3, #0]
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005890:	b29b      	uxth	r3, r3
 8005892:	3b01      	subs	r3, #1
 8005894:	b29b      	uxth	r3, r3
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	4619      	mov	r1, r3
 800589a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800589c:	2b00      	cmp	r3, #0
 800589e:	d10f      	bne.n	80058c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	68da      	ldr	r2, [r3, #12]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80058ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	68da      	ldr	r2, [r3, #12]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80058c0:	2300      	movs	r3, #0
 80058c2:	e000      	b.n	80058c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80058c4:	2302      	movs	r3, #2
  }
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3714      	adds	r7, #20
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr

080058d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80058d2:	b580      	push	{r7, lr}
 80058d4:	b082      	sub	sp, #8
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68da      	ldr	r2, [r3, #12]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80058e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2220      	movs	r2, #32
 80058ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7fb fd48 	bl	8001388 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80058f8:	2300      	movs	r3, #0
}
 80058fa:	4618      	mov	r0, r3
 80058fc:	3708      	adds	r7, #8
 80058fe:	46bd      	mov	sp, r7
 8005900:	bd80      	pop	{r7, pc}

08005902 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005902:	b580      	push	{r7, lr}
 8005904:	b08c      	sub	sp, #48	; 0x30
 8005906:	af00      	add	r7, sp, #0
 8005908:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005910:	b2db      	uxtb	r3, r3
 8005912:	2b22      	cmp	r3, #34	; 0x22
 8005914:	f040 80ab 	bne.w	8005a6e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005920:	d117      	bne.n	8005952 <UART_Receive_IT+0x50>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	2b00      	cmp	r3, #0
 8005928:	d113      	bne.n	8005952 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800592a:	2300      	movs	r3, #0
 800592c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005932:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	b29b      	uxth	r3, r3
 800593c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005940:	b29a      	uxth	r2, r3
 8005942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005944:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800594a:	1c9a      	adds	r2, r3, #2
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	629a      	str	r2, [r3, #40]	; 0x28
 8005950:	e026      	b.n	80059a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005956:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005958:	2300      	movs	r3, #0
 800595a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005964:	d007      	beq.n	8005976 <UART_Receive_IT+0x74>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	2b00      	cmp	r3, #0
 800596c:	d10a      	bne.n	8005984 <UART_Receive_IT+0x82>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	691b      	ldr	r3, [r3, #16]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d106      	bne.n	8005984 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	b2da      	uxtb	r2, r3
 800597e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005980:	701a      	strb	r2, [r3, #0]
 8005982:	e008      	b.n	8005996 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	b2db      	uxtb	r3, r3
 800598c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005990:	b2da      	uxtb	r2, r3
 8005992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005994:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800599a:	1c5a      	adds	r2, r3, #1
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059a4:	b29b      	uxth	r3, r3
 80059a6:	3b01      	subs	r3, #1
 80059a8:	b29b      	uxth	r3, r3
 80059aa:	687a      	ldr	r2, [r7, #4]
 80059ac:	4619      	mov	r1, r3
 80059ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d15a      	bne.n	8005a6a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68da      	ldr	r2, [r3, #12]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f022 0220 	bic.w	r2, r2, #32
 80059c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	68da      	ldr	r2, [r3, #12]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80059d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	695a      	ldr	r2, [r3, #20]
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f022 0201 	bic.w	r2, r2, #1
 80059e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2220      	movs	r2, #32
 80059e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d135      	bne.n	8005a60 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2200      	movs	r2, #0
 80059f8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	330c      	adds	r3, #12
 8005a00:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	e853 3f00 	ldrex	r3, [r3]
 8005a08:	613b      	str	r3, [r7, #16]
   return(result);
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	f023 0310 	bic.w	r3, r3, #16
 8005a10:	627b      	str	r3, [r7, #36]	; 0x24
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	330c      	adds	r3, #12
 8005a18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a1a:	623a      	str	r2, [r7, #32]
 8005a1c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a1e:	69f9      	ldr	r1, [r7, #28]
 8005a20:	6a3a      	ldr	r2, [r7, #32]
 8005a22:	e841 2300 	strex	r3, r2, [r1]
 8005a26:	61bb      	str	r3, [r7, #24]
   return(result);
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d1e5      	bne.n	80059fa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f003 0310 	and.w	r3, r3, #16
 8005a38:	2b10      	cmp	r3, #16
 8005a3a:	d10a      	bne.n	8005a52 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	60fb      	str	r3, [r7, #12]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	60fb      	str	r3, [r7, #12]
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	60fb      	str	r3, [r7, #12]
 8005a50:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a56:	4619      	mov	r1, r3
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f7ff fca9 	bl	80053b0 <HAL_UARTEx_RxEventCallback>
 8005a5e:	e002      	b.n	8005a66 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f7fb fc7d 	bl	8001360 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005a66:	2300      	movs	r3, #0
 8005a68:	e002      	b.n	8005a70 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	e000      	b.n	8005a70 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005a6e:	2302      	movs	r3, #2
  }
}
 8005a70:	4618      	mov	r0, r3
 8005a72:	3730      	adds	r7, #48	; 0x30
 8005a74:	46bd      	mov	sp, r7
 8005a76:	bd80      	pop	{r7, pc}

08005a78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005a78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a7c:	b0c0      	sub	sp, #256	; 0x100
 8005a7e:	af00      	add	r7, sp, #0
 8005a80:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	691b      	ldr	r3, [r3, #16]
 8005a8c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a94:	68d9      	ldr	r1, [r3, #12]
 8005a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a9a:	681a      	ldr	r2, [r3, #0]
 8005a9c:	ea40 0301 	orr.w	r3, r0, r1
 8005aa0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aa6:	689a      	ldr	r2, [r3, #8]
 8005aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005aac:	691b      	ldr	r3, [r3, #16]
 8005aae:	431a      	orrs	r2, r3
 8005ab0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ab4:	695b      	ldr	r3, [r3, #20]
 8005ab6:	431a      	orrs	r2, r3
 8005ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005abc:	69db      	ldr	r3, [r3, #28]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68db      	ldr	r3, [r3, #12]
 8005acc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005ad0:	f021 010c 	bic.w	r1, r1, #12
 8005ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005ade:	430b      	orrs	r3, r1
 8005ae0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005aee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005af2:	6999      	ldr	r1, [r3, #24]
 8005af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	ea40 0301 	orr.w	r3, r0, r1
 8005afe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b04:	681a      	ldr	r2, [r3, #0]
 8005b06:	4b8f      	ldr	r3, [pc, #572]	; (8005d44 <UART_SetConfig+0x2cc>)
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	d005      	beq.n	8005b18 <UART_SetConfig+0xa0>
 8005b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b10:	681a      	ldr	r2, [r3, #0]
 8005b12:	4b8d      	ldr	r3, [pc, #564]	; (8005d48 <UART_SetConfig+0x2d0>)
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d104      	bne.n	8005b22 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005b18:	f7fd ff68 	bl	80039ec <HAL_RCC_GetPCLK2Freq>
 8005b1c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005b20:	e003      	b.n	8005b2a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005b22:	f7fd ff4f 	bl	80039c4 <HAL_RCC_GetPCLK1Freq>
 8005b26:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b2e:	69db      	ldr	r3, [r3, #28]
 8005b30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005b34:	f040 810c 	bne.w	8005d50 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005b38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005b42:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005b46:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005b4a:	4622      	mov	r2, r4
 8005b4c:	462b      	mov	r3, r5
 8005b4e:	1891      	adds	r1, r2, r2
 8005b50:	65b9      	str	r1, [r7, #88]	; 0x58
 8005b52:	415b      	adcs	r3, r3
 8005b54:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005b56:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005b5a:	4621      	mov	r1, r4
 8005b5c:	eb12 0801 	adds.w	r8, r2, r1
 8005b60:	4629      	mov	r1, r5
 8005b62:	eb43 0901 	adc.w	r9, r3, r1
 8005b66:	f04f 0200 	mov.w	r2, #0
 8005b6a:	f04f 0300 	mov.w	r3, #0
 8005b6e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b72:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b76:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b7a:	4690      	mov	r8, r2
 8005b7c:	4699      	mov	r9, r3
 8005b7e:	4623      	mov	r3, r4
 8005b80:	eb18 0303 	adds.w	r3, r8, r3
 8005b84:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005b88:	462b      	mov	r3, r5
 8005b8a:	eb49 0303 	adc.w	r3, r9, r3
 8005b8e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	2200      	movs	r2, #0
 8005b9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005b9e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005ba2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005ba6:	460b      	mov	r3, r1
 8005ba8:	18db      	adds	r3, r3, r3
 8005baa:	653b      	str	r3, [r7, #80]	; 0x50
 8005bac:	4613      	mov	r3, r2
 8005bae:	eb42 0303 	adc.w	r3, r2, r3
 8005bb2:	657b      	str	r3, [r7, #84]	; 0x54
 8005bb4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005bb8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005bbc:	f7fb f81c 	bl	8000bf8 <__aeabi_uldivmod>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	4b61      	ldr	r3, [pc, #388]	; (8005d4c <UART_SetConfig+0x2d4>)
 8005bc6:	fba3 2302 	umull	r2, r3, r3, r2
 8005bca:	095b      	lsrs	r3, r3, #5
 8005bcc:	011c      	lsls	r4, r3, #4
 8005bce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005bd8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005bdc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005be0:	4642      	mov	r2, r8
 8005be2:	464b      	mov	r3, r9
 8005be4:	1891      	adds	r1, r2, r2
 8005be6:	64b9      	str	r1, [r7, #72]	; 0x48
 8005be8:	415b      	adcs	r3, r3
 8005bea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005bec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005bf0:	4641      	mov	r1, r8
 8005bf2:	eb12 0a01 	adds.w	sl, r2, r1
 8005bf6:	4649      	mov	r1, r9
 8005bf8:	eb43 0b01 	adc.w	fp, r3, r1
 8005bfc:	f04f 0200 	mov.w	r2, #0
 8005c00:	f04f 0300 	mov.w	r3, #0
 8005c04:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005c08:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005c0c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c10:	4692      	mov	sl, r2
 8005c12:	469b      	mov	fp, r3
 8005c14:	4643      	mov	r3, r8
 8005c16:	eb1a 0303 	adds.w	r3, sl, r3
 8005c1a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005c1e:	464b      	mov	r3, r9
 8005c20:	eb4b 0303 	adc.w	r3, fp, r3
 8005c24:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005c28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c34:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005c38:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005c3c:	460b      	mov	r3, r1
 8005c3e:	18db      	adds	r3, r3, r3
 8005c40:	643b      	str	r3, [r7, #64]	; 0x40
 8005c42:	4613      	mov	r3, r2
 8005c44:	eb42 0303 	adc.w	r3, r2, r3
 8005c48:	647b      	str	r3, [r7, #68]	; 0x44
 8005c4a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005c4e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005c52:	f7fa ffd1 	bl	8000bf8 <__aeabi_uldivmod>
 8005c56:	4602      	mov	r2, r0
 8005c58:	460b      	mov	r3, r1
 8005c5a:	4611      	mov	r1, r2
 8005c5c:	4b3b      	ldr	r3, [pc, #236]	; (8005d4c <UART_SetConfig+0x2d4>)
 8005c5e:	fba3 2301 	umull	r2, r3, r3, r1
 8005c62:	095b      	lsrs	r3, r3, #5
 8005c64:	2264      	movs	r2, #100	; 0x64
 8005c66:	fb02 f303 	mul.w	r3, r2, r3
 8005c6a:	1acb      	subs	r3, r1, r3
 8005c6c:	00db      	lsls	r3, r3, #3
 8005c6e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005c72:	4b36      	ldr	r3, [pc, #216]	; (8005d4c <UART_SetConfig+0x2d4>)
 8005c74:	fba3 2302 	umull	r2, r3, r3, r2
 8005c78:	095b      	lsrs	r3, r3, #5
 8005c7a:	005b      	lsls	r3, r3, #1
 8005c7c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005c80:	441c      	add	r4, r3
 8005c82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c86:	2200      	movs	r2, #0
 8005c88:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c8c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005c90:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005c94:	4642      	mov	r2, r8
 8005c96:	464b      	mov	r3, r9
 8005c98:	1891      	adds	r1, r2, r2
 8005c9a:	63b9      	str	r1, [r7, #56]	; 0x38
 8005c9c:	415b      	adcs	r3, r3
 8005c9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005ca0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005ca4:	4641      	mov	r1, r8
 8005ca6:	1851      	adds	r1, r2, r1
 8005ca8:	6339      	str	r1, [r7, #48]	; 0x30
 8005caa:	4649      	mov	r1, r9
 8005cac:	414b      	adcs	r3, r1
 8005cae:	637b      	str	r3, [r7, #52]	; 0x34
 8005cb0:	f04f 0200 	mov.w	r2, #0
 8005cb4:	f04f 0300 	mov.w	r3, #0
 8005cb8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005cbc:	4659      	mov	r1, fp
 8005cbe:	00cb      	lsls	r3, r1, #3
 8005cc0:	4651      	mov	r1, sl
 8005cc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005cc6:	4651      	mov	r1, sl
 8005cc8:	00ca      	lsls	r2, r1, #3
 8005cca:	4610      	mov	r0, r2
 8005ccc:	4619      	mov	r1, r3
 8005cce:	4603      	mov	r3, r0
 8005cd0:	4642      	mov	r2, r8
 8005cd2:	189b      	adds	r3, r3, r2
 8005cd4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005cd8:	464b      	mov	r3, r9
 8005cda:	460a      	mov	r2, r1
 8005cdc:	eb42 0303 	adc.w	r3, r2, r3
 8005ce0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	2200      	movs	r2, #0
 8005cec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005cf0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005cf4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	18db      	adds	r3, r3, r3
 8005cfc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cfe:	4613      	mov	r3, r2
 8005d00:	eb42 0303 	adc.w	r3, r2, r3
 8005d04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005d0a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005d0e:	f7fa ff73 	bl	8000bf8 <__aeabi_uldivmod>
 8005d12:	4602      	mov	r2, r0
 8005d14:	460b      	mov	r3, r1
 8005d16:	4b0d      	ldr	r3, [pc, #52]	; (8005d4c <UART_SetConfig+0x2d4>)
 8005d18:	fba3 1302 	umull	r1, r3, r3, r2
 8005d1c:	095b      	lsrs	r3, r3, #5
 8005d1e:	2164      	movs	r1, #100	; 0x64
 8005d20:	fb01 f303 	mul.w	r3, r1, r3
 8005d24:	1ad3      	subs	r3, r2, r3
 8005d26:	00db      	lsls	r3, r3, #3
 8005d28:	3332      	adds	r3, #50	; 0x32
 8005d2a:	4a08      	ldr	r2, [pc, #32]	; (8005d4c <UART_SetConfig+0x2d4>)
 8005d2c:	fba2 2303 	umull	r2, r3, r2, r3
 8005d30:	095b      	lsrs	r3, r3, #5
 8005d32:	f003 0207 	and.w	r2, r3, #7
 8005d36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4422      	add	r2, r4
 8005d3e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005d40:	e106      	b.n	8005f50 <UART_SetConfig+0x4d8>
 8005d42:	bf00      	nop
 8005d44:	40011000 	.word	0x40011000
 8005d48:	40011400 	.word	0x40011400
 8005d4c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d54:	2200      	movs	r2, #0
 8005d56:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005d5a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005d5e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005d62:	4642      	mov	r2, r8
 8005d64:	464b      	mov	r3, r9
 8005d66:	1891      	adds	r1, r2, r2
 8005d68:	6239      	str	r1, [r7, #32]
 8005d6a:	415b      	adcs	r3, r3
 8005d6c:	627b      	str	r3, [r7, #36]	; 0x24
 8005d6e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005d72:	4641      	mov	r1, r8
 8005d74:	1854      	adds	r4, r2, r1
 8005d76:	4649      	mov	r1, r9
 8005d78:	eb43 0501 	adc.w	r5, r3, r1
 8005d7c:	f04f 0200 	mov.w	r2, #0
 8005d80:	f04f 0300 	mov.w	r3, #0
 8005d84:	00eb      	lsls	r3, r5, #3
 8005d86:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d8a:	00e2      	lsls	r2, r4, #3
 8005d8c:	4614      	mov	r4, r2
 8005d8e:	461d      	mov	r5, r3
 8005d90:	4643      	mov	r3, r8
 8005d92:	18e3      	adds	r3, r4, r3
 8005d94:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005d98:	464b      	mov	r3, r9
 8005d9a:	eb45 0303 	adc.w	r3, r5, r3
 8005d9e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005da6:	685b      	ldr	r3, [r3, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005dae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005db2:	f04f 0200 	mov.w	r2, #0
 8005db6:	f04f 0300 	mov.w	r3, #0
 8005dba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005dbe:	4629      	mov	r1, r5
 8005dc0:	008b      	lsls	r3, r1, #2
 8005dc2:	4621      	mov	r1, r4
 8005dc4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005dc8:	4621      	mov	r1, r4
 8005dca:	008a      	lsls	r2, r1, #2
 8005dcc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005dd0:	f7fa ff12 	bl	8000bf8 <__aeabi_uldivmod>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	460b      	mov	r3, r1
 8005dd8:	4b60      	ldr	r3, [pc, #384]	; (8005f5c <UART_SetConfig+0x4e4>)
 8005dda:	fba3 2302 	umull	r2, r3, r3, r2
 8005dde:	095b      	lsrs	r3, r3, #5
 8005de0:	011c      	lsls	r4, r3, #4
 8005de2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005de6:	2200      	movs	r2, #0
 8005de8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005dec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005df0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005df4:	4642      	mov	r2, r8
 8005df6:	464b      	mov	r3, r9
 8005df8:	1891      	adds	r1, r2, r2
 8005dfa:	61b9      	str	r1, [r7, #24]
 8005dfc:	415b      	adcs	r3, r3
 8005dfe:	61fb      	str	r3, [r7, #28]
 8005e00:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e04:	4641      	mov	r1, r8
 8005e06:	1851      	adds	r1, r2, r1
 8005e08:	6139      	str	r1, [r7, #16]
 8005e0a:	4649      	mov	r1, r9
 8005e0c:	414b      	adcs	r3, r1
 8005e0e:	617b      	str	r3, [r7, #20]
 8005e10:	f04f 0200 	mov.w	r2, #0
 8005e14:	f04f 0300 	mov.w	r3, #0
 8005e18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e1c:	4659      	mov	r1, fp
 8005e1e:	00cb      	lsls	r3, r1, #3
 8005e20:	4651      	mov	r1, sl
 8005e22:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005e26:	4651      	mov	r1, sl
 8005e28:	00ca      	lsls	r2, r1, #3
 8005e2a:	4610      	mov	r0, r2
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	4603      	mov	r3, r0
 8005e30:	4642      	mov	r2, r8
 8005e32:	189b      	adds	r3, r3, r2
 8005e34:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005e38:	464b      	mov	r3, r9
 8005e3a:	460a      	mov	r2, r1
 8005e3c:	eb42 0303 	adc.w	r3, r2, r3
 8005e40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005e44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	67bb      	str	r3, [r7, #120]	; 0x78
 8005e4e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005e50:	f04f 0200 	mov.w	r2, #0
 8005e54:	f04f 0300 	mov.w	r3, #0
 8005e58:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005e5c:	4649      	mov	r1, r9
 8005e5e:	008b      	lsls	r3, r1, #2
 8005e60:	4641      	mov	r1, r8
 8005e62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e66:	4641      	mov	r1, r8
 8005e68:	008a      	lsls	r2, r1, #2
 8005e6a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005e6e:	f7fa fec3 	bl	8000bf8 <__aeabi_uldivmod>
 8005e72:	4602      	mov	r2, r0
 8005e74:	460b      	mov	r3, r1
 8005e76:	4611      	mov	r1, r2
 8005e78:	4b38      	ldr	r3, [pc, #224]	; (8005f5c <UART_SetConfig+0x4e4>)
 8005e7a:	fba3 2301 	umull	r2, r3, r3, r1
 8005e7e:	095b      	lsrs	r3, r3, #5
 8005e80:	2264      	movs	r2, #100	; 0x64
 8005e82:	fb02 f303 	mul.w	r3, r2, r3
 8005e86:	1acb      	subs	r3, r1, r3
 8005e88:	011b      	lsls	r3, r3, #4
 8005e8a:	3332      	adds	r3, #50	; 0x32
 8005e8c:	4a33      	ldr	r2, [pc, #204]	; (8005f5c <UART_SetConfig+0x4e4>)
 8005e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e92:	095b      	lsrs	r3, r3, #5
 8005e94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e98:	441c      	add	r4, r3
 8005e9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	673b      	str	r3, [r7, #112]	; 0x70
 8005ea2:	677a      	str	r2, [r7, #116]	; 0x74
 8005ea4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005ea8:	4642      	mov	r2, r8
 8005eaa:	464b      	mov	r3, r9
 8005eac:	1891      	adds	r1, r2, r2
 8005eae:	60b9      	str	r1, [r7, #8]
 8005eb0:	415b      	adcs	r3, r3
 8005eb2:	60fb      	str	r3, [r7, #12]
 8005eb4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005eb8:	4641      	mov	r1, r8
 8005eba:	1851      	adds	r1, r2, r1
 8005ebc:	6039      	str	r1, [r7, #0]
 8005ebe:	4649      	mov	r1, r9
 8005ec0:	414b      	adcs	r3, r1
 8005ec2:	607b      	str	r3, [r7, #4]
 8005ec4:	f04f 0200 	mov.w	r2, #0
 8005ec8:	f04f 0300 	mov.w	r3, #0
 8005ecc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005ed0:	4659      	mov	r1, fp
 8005ed2:	00cb      	lsls	r3, r1, #3
 8005ed4:	4651      	mov	r1, sl
 8005ed6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005eda:	4651      	mov	r1, sl
 8005edc:	00ca      	lsls	r2, r1, #3
 8005ede:	4610      	mov	r0, r2
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	4642      	mov	r2, r8
 8005ee6:	189b      	adds	r3, r3, r2
 8005ee8:	66bb      	str	r3, [r7, #104]	; 0x68
 8005eea:	464b      	mov	r3, r9
 8005eec:	460a      	mov	r2, r1
 8005eee:	eb42 0303 	adc.w	r3, r2, r3
 8005ef2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	2200      	movs	r2, #0
 8005efc:	663b      	str	r3, [r7, #96]	; 0x60
 8005efe:	667a      	str	r2, [r7, #100]	; 0x64
 8005f00:	f04f 0200 	mov.w	r2, #0
 8005f04:	f04f 0300 	mov.w	r3, #0
 8005f08:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005f0c:	4649      	mov	r1, r9
 8005f0e:	008b      	lsls	r3, r1, #2
 8005f10:	4641      	mov	r1, r8
 8005f12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f16:	4641      	mov	r1, r8
 8005f18:	008a      	lsls	r2, r1, #2
 8005f1a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005f1e:	f7fa fe6b 	bl	8000bf8 <__aeabi_uldivmod>
 8005f22:	4602      	mov	r2, r0
 8005f24:	460b      	mov	r3, r1
 8005f26:	4b0d      	ldr	r3, [pc, #52]	; (8005f5c <UART_SetConfig+0x4e4>)
 8005f28:	fba3 1302 	umull	r1, r3, r3, r2
 8005f2c:	095b      	lsrs	r3, r3, #5
 8005f2e:	2164      	movs	r1, #100	; 0x64
 8005f30:	fb01 f303 	mul.w	r3, r1, r3
 8005f34:	1ad3      	subs	r3, r2, r3
 8005f36:	011b      	lsls	r3, r3, #4
 8005f38:	3332      	adds	r3, #50	; 0x32
 8005f3a:	4a08      	ldr	r2, [pc, #32]	; (8005f5c <UART_SetConfig+0x4e4>)
 8005f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f40:	095b      	lsrs	r3, r3, #5
 8005f42:	f003 020f 	and.w	r2, r3, #15
 8005f46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4422      	add	r2, r4
 8005f4e:	609a      	str	r2, [r3, #8]
}
 8005f50:	bf00      	nop
 8005f52:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005f56:	46bd      	mov	sp, r7
 8005f58:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f5c:	51eb851f 	.word	0x51eb851f

08005f60 <__cvt>:
 8005f60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f64:	ec55 4b10 	vmov	r4, r5, d0
 8005f68:	2d00      	cmp	r5, #0
 8005f6a:	460e      	mov	r6, r1
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	462b      	mov	r3, r5
 8005f70:	bfbb      	ittet	lt
 8005f72:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005f76:	461d      	movlt	r5, r3
 8005f78:	2300      	movge	r3, #0
 8005f7a:	232d      	movlt	r3, #45	; 0x2d
 8005f7c:	700b      	strb	r3, [r1, #0]
 8005f7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f80:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005f84:	4691      	mov	r9, r2
 8005f86:	f023 0820 	bic.w	r8, r3, #32
 8005f8a:	bfbc      	itt	lt
 8005f8c:	4622      	movlt	r2, r4
 8005f8e:	4614      	movlt	r4, r2
 8005f90:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f94:	d005      	beq.n	8005fa2 <__cvt+0x42>
 8005f96:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005f9a:	d100      	bne.n	8005f9e <__cvt+0x3e>
 8005f9c:	3601      	adds	r6, #1
 8005f9e:	2102      	movs	r1, #2
 8005fa0:	e000      	b.n	8005fa4 <__cvt+0x44>
 8005fa2:	2103      	movs	r1, #3
 8005fa4:	ab03      	add	r3, sp, #12
 8005fa6:	9301      	str	r3, [sp, #4]
 8005fa8:	ab02      	add	r3, sp, #8
 8005faa:	9300      	str	r3, [sp, #0]
 8005fac:	ec45 4b10 	vmov	d0, r4, r5
 8005fb0:	4653      	mov	r3, sl
 8005fb2:	4632      	mov	r2, r6
 8005fb4:	f000 fe68 	bl	8006c88 <_dtoa_r>
 8005fb8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005fbc:	4607      	mov	r7, r0
 8005fbe:	d102      	bne.n	8005fc6 <__cvt+0x66>
 8005fc0:	f019 0f01 	tst.w	r9, #1
 8005fc4:	d022      	beq.n	800600c <__cvt+0xac>
 8005fc6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005fca:	eb07 0906 	add.w	r9, r7, r6
 8005fce:	d110      	bne.n	8005ff2 <__cvt+0x92>
 8005fd0:	783b      	ldrb	r3, [r7, #0]
 8005fd2:	2b30      	cmp	r3, #48	; 0x30
 8005fd4:	d10a      	bne.n	8005fec <__cvt+0x8c>
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	2300      	movs	r3, #0
 8005fda:	4620      	mov	r0, r4
 8005fdc:	4629      	mov	r1, r5
 8005fde:	f7fa fd7b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005fe2:	b918      	cbnz	r0, 8005fec <__cvt+0x8c>
 8005fe4:	f1c6 0601 	rsb	r6, r6, #1
 8005fe8:	f8ca 6000 	str.w	r6, [sl]
 8005fec:	f8da 3000 	ldr.w	r3, [sl]
 8005ff0:	4499      	add	r9, r3
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	4620      	mov	r0, r4
 8005ff8:	4629      	mov	r1, r5
 8005ffa:	f7fa fd6d 	bl	8000ad8 <__aeabi_dcmpeq>
 8005ffe:	b108      	cbz	r0, 8006004 <__cvt+0xa4>
 8006000:	f8cd 900c 	str.w	r9, [sp, #12]
 8006004:	2230      	movs	r2, #48	; 0x30
 8006006:	9b03      	ldr	r3, [sp, #12]
 8006008:	454b      	cmp	r3, r9
 800600a:	d307      	bcc.n	800601c <__cvt+0xbc>
 800600c:	9b03      	ldr	r3, [sp, #12]
 800600e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006010:	1bdb      	subs	r3, r3, r7
 8006012:	4638      	mov	r0, r7
 8006014:	6013      	str	r3, [r2, #0]
 8006016:	b004      	add	sp, #16
 8006018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800601c:	1c59      	adds	r1, r3, #1
 800601e:	9103      	str	r1, [sp, #12]
 8006020:	701a      	strb	r2, [r3, #0]
 8006022:	e7f0      	b.n	8006006 <__cvt+0xa6>

08006024 <__exponent>:
 8006024:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006026:	4603      	mov	r3, r0
 8006028:	2900      	cmp	r1, #0
 800602a:	bfb8      	it	lt
 800602c:	4249      	neglt	r1, r1
 800602e:	f803 2b02 	strb.w	r2, [r3], #2
 8006032:	bfb4      	ite	lt
 8006034:	222d      	movlt	r2, #45	; 0x2d
 8006036:	222b      	movge	r2, #43	; 0x2b
 8006038:	2909      	cmp	r1, #9
 800603a:	7042      	strb	r2, [r0, #1]
 800603c:	dd2a      	ble.n	8006094 <__exponent+0x70>
 800603e:	f10d 0207 	add.w	r2, sp, #7
 8006042:	4617      	mov	r7, r2
 8006044:	260a      	movs	r6, #10
 8006046:	4694      	mov	ip, r2
 8006048:	fb91 f5f6 	sdiv	r5, r1, r6
 800604c:	fb06 1415 	mls	r4, r6, r5, r1
 8006050:	3430      	adds	r4, #48	; 0x30
 8006052:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006056:	460c      	mov	r4, r1
 8006058:	2c63      	cmp	r4, #99	; 0x63
 800605a:	f102 32ff 	add.w	r2, r2, #4294967295
 800605e:	4629      	mov	r1, r5
 8006060:	dcf1      	bgt.n	8006046 <__exponent+0x22>
 8006062:	3130      	adds	r1, #48	; 0x30
 8006064:	f1ac 0402 	sub.w	r4, ip, #2
 8006068:	f802 1c01 	strb.w	r1, [r2, #-1]
 800606c:	1c41      	adds	r1, r0, #1
 800606e:	4622      	mov	r2, r4
 8006070:	42ba      	cmp	r2, r7
 8006072:	d30a      	bcc.n	800608a <__exponent+0x66>
 8006074:	f10d 0209 	add.w	r2, sp, #9
 8006078:	eba2 020c 	sub.w	r2, r2, ip
 800607c:	42bc      	cmp	r4, r7
 800607e:	bf88      	it	hi
 8006080:	2200      	movhi	r2, #0
 8006082:	4413      	add	r3, r2
 8006084:	1a18      	subs	r0, r3, r0
 8006086:	b003      	add	sp, #12
 8006088:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800608a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800608e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006092:	e7ed      	b.n	8006070 <__exponent+0x4c>
 8006094:	2330      	movs	r3, #48	; 0x30
 8006096:	3130      	adds	r1, #48	; 0x30
 8006098:	7083      	strb	r3, [r0, #2]
 800609a:	70c1      	strb	r1, [r0, #3]
 800609c:	1d03      	adds	r3, r0, #4
 800609e:	e7f1      	b.n	8006084 <__exponent+0x60>

080060a0 <_printf_float>:
 80060a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a4:	ed2d 8b02 	vpush	{d8}
 80060a8:	b08d      	sub	sp, #52	; 0x34
 80060aa:	460c      	mov	r4, r1
 80060ac:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80060b0:	4616      	mov	r6, r2
 80060b2:	461f      	mov	r7, r3
 80060b4:	4605      	mov	r5, r0
 80060b6:	f000 fce7 	bl	8006a88 <_localeconv_r>
 80060ba:	f8d0 a000 	ldr.w	sl, [r0]
 80060be:	4650      	mov	r0, sl
 80060c0:	f7fa f8de 	bl	8000280 <strlen>
 80060c4:	2300      	movs	r3, #0
 80060c6:	930a      	str	r3, [sp, #40]	; 0x28
 80060c8:	6823      	ldr	r3, [r4, #0]
 80060ca:	9305      	str	r3, [sp, #20]
 80060cc:	f8d8 3000 	ldr.w	r3, [r8]
 80060d0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80060d4:	3307      	adds	r3, #7
 80060d6:	f023 0307 	bic.w	r3, r3, #7
 80060da:	f103 0208 	add.w	r2, r3, #8
 80060de:	f8c8 2000 	str.w	r2, [r8]
 80060e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80060ea:	9307      	str	r3, [sp, #28]
 80060ec:	f8cd 8018 	str.w	r8, [sp, #24]
 80060f0:	ee08 0a10 	vmov	s16, r0
 80060f4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80060f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060fc:	4b9e      	ldr	r3, [pc, #632]	; (8006378 <_printf_float+0x2d8>)
 80060fe:	f04f 32ff 	mov.w	r2, #4294967295
 8006102:	f7fa fd1b 	bl	8000b3c <__aeabi_dcmpun>
 8006106:	bb88      	cbnz	r0, 800616c <_printf_float+0xcc>
 8006108:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800610c:	4b9a      	ldr	r3, [pc, #616]	; (8006378 <_printf_float+0x2d8>)
 800610e:	f04f 32ff 	mov.w	r2, #4294967295
 8006112:	f7fa fcf5 	bl	8000b00 <__aeabi_dcmple>
 8006116:	bb48      	cbnz	r0, 800616c <_printf_float+0xcc>
 8006118:	2200      	movs	r2, #0
 800611a:	2300      	movs	r3, #0
 800611c:	4640      	mov	r0, r8
 800611e:	4649      	mov	r1, r9
 8006120:	f7fa fce4 	bl	8000aec <__aeabi_dcmplt>
 8006124:	b110      	cbz	r0, 800612c <_printf_float+0x8c>
 8006126:	232d      	movs	r3, #45	; 0x2d
 8006128:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800612c:	4a93      	ldr	r2, [pc, #588]	; (800637c <_printf_float+0x2dc>)
 800612e:	4b94      	ldr	r3, [pc, #592]	; (8006380 <_printf_float+0x2e0>)
 8006130:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006134:	bf94      	ite	ls
 8006136:	4690      	movls	r8, r2
 8006138:	4698      	movhi	r8, r3
 800613a:	2303      	movs	r3, #3
 800613c:	6123      	str	r3, [r4, #16]
 800613e:	9b05      	ldr	r3, [sp, #20]
 8006140:	f023 0304 	bic.w	r3, r3, #4
 8006144:	6023      	str	r3, [r4, #0]
 8006146:	f04f 0900 	mov.w	r9, #0
 800614a:	9700      	str	r7, [sp, #0]
 800614c:	4633      	mov	r3, r6
 800614e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006150:	4621      	mov	r1, r4
 8006152:	4628      	mov	r0, r5
 8006154:	f000 f9da 	bl	800650c <_printf_common>
 8006158:	3001      	adds	r0, #1
 800615a:	f040 8090 	bne.w	800627e <_printf_float+0x1de>
 800615e:	f04f 30ff 	mov.w	r0, #4294967295
 8006162:	b00d      	add	sp, #52	; 0x34
 8006164:	ecbd 8b02 	vpop	{d8}
 8006168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800616c:	4642      	mov	r2, r8
 800616e:	464b      	mov	r3, r9
 8006170:	4640      	mov	r0, r8
 8006172:	4649      	mov	r1, r9
 8006174:	f7fa fce2 	bl	8000b3c <__aeabi_dcmpun>
 8006178:	b140      	cbz	r0, 800618c <_printf_float+0xec>
 800617a:	464b      	mov	r3, r9
 800617c:	2b00      	cmp	r3, #0
 800617e:	bfbc      	itt	lt
 8006180:	232d      	movlt	r3, #45	; 0x2d
 8006182:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006186:	4a7f      	ldr	r2, [pc, #508]	; (8006384 <_printf_float+0x2e4>)
 8006188:	4b7f      	ldr	r3, [pc, #508]	; (8006388 <_printf_float+0x2e8>)
 800618a:	e7d1      	b.n	8006130 <_printf_float+0x90>
 800618c:	6863      	ldr	r3, [r4, #4]
 800618e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006192:	9206      	str	r2, [sp, #24]
 8006194:	1c5a      	adds	r2, r3, #1
 8006196:	d13f      	bne.n	8006218 <_printf_float+0x178>
 8006198:	2306      	movs	r3, #6
 800619a:	6063      	str	r3, [r4, #4]
 800619c:	9b05      	ldr	r3, [sp, #20]
 800619e:	6861      	ldr	r1, [r4, #4]
 80061a0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80061a4:	2300      	movs	r3, #0
 80061a6:	9303      	str	r3, [sp, #12]
 80061a8:	ab0a      	add	r3, sp, #40	; 0x28
 80061aa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80061ae:	ab09      	add	r3, sp, #36	; 0x24
 80061b0:	ec49 8b10 	vmov	d0, r8, r9
 80061b4:	9300      	str	r3, [sp, #0]
 80061b6:	6022      	str	r2, [r4, #0]
 80061b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80061bc:	4628      	mov	r0, r5
 80061be:	f7ff fecf 	bl	8005f60 <__cvt>
 80061c2:	9b06      	ldr	r3, [sp, #24]
 80061c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061c6:	2b47      	cmp	r3, #71	; 0x47
 80061c8:	4680      	mov	r8, r0
 80061ca:	d108      	bne.n	80061de <_printf_float+0x13e>
 80061cc:	1cc8      	adds	r0, r1, #3
 80061ce:	db02      	blt.n	80061d6 <_printf_float+0x136>
 80061d0:	6863      	ldr	r3, [r4, #4]
 80061d2:	4299      	cmp	r1, r3
 80061d4:	dd41      	ble.n	800625a <_printf_float+0x1ba>
 80061d6:	f1ab 0302 	sub.w	r3, fp, #2
 80061da:	fa5f fb83 	uxtb.w	fp, r3
 80061de:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80061e2:	d820      	bhi.n	8006226 <_printf_float+0x186>
 80061e4:	3901      	subs	r1, #1
 80061e6:	465a      	mov	r2, fp
 80061e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80061ec:	9109      	str	r1, [sp, #36]	; 0x24
 80061ee:	f7ff ff19 	bl	8006024 <__exponent>
 80061f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061f4:	1813      	adds	r3, r2, r0
 80061f6:	2a01      	cmp	r2, #1
 80061f8:	4681      	mov	r9, r0
 80061fa:	6123      	str	r3, [r4, #16]
 80061fc:	dc02      	bgt.n	8006204 <_printf_float+0x164>
 80061fe:	6822      	ldr	r2, [r4, #0]
 8006200:	07d2      	lsls	r2, r2, #31
 8006202:	d501      	bpl.n	8006208 <_printf_float+0x168>
 8006204:	3301      	adds	r3, #1
 8006206:	6123      	str	r3, [r4, #16]
 8006208:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800620c:	2b00      	cmp	r3, #0
 800620e:	d09c      	beq.n	800614a <_printf_float+0xaa>
 8006210:	232d      	movs	r3, #45	; 0x2d
 8006212:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006216:	e798      	b.n	800614a <_printf_float+0xaa>
 8006218:	9a06      	ldr	r2, [sp, #24]
 800621a:	2a47      	cmp	r2, #71	; 0x47
 800621c:	d1be      	bne.n	800619c <_printf_float+0xfc>
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1bc      	bne.n	800619c <_printf_float+0xfc>
 8006222:	2301      	movs	r3, #1
 8006224:	e7b9      	b.n	800619a <_printf_float+0xfa>
 8006226:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800622a:	d118      	bne.n	800625e <_printf_float+0x1be>
 800622c:	2900      	cmp	r1, #0
 800622e:	6863      	ldr	r3, [r4, #4]
 8006230:	dd0b      	ble.n	800624a <_printf_float+0x1aa>
 8006232:	6121      	str	r1, [r4, #16]
 8006234:	b913      	cbnz	r3, 800623c <_printf_float+0x19c>
 8006236:	6822      	ldr	r2, [r4, #0]
 8006238:	07d0      	lsls	r0, r2, #31
 800623a:	d502      	bpl.n	8006242 <_printf_float+0x1a2>
 800623c:	3301      	adds	r3, #1
 800623e:	440b      	add	r3, r1
 8006240:	6123      	str	r3, [r4, #16]
 8006242:	65a1      	str	r1, [r4, #88]	; 0x58
 8006244:	f04f 0900 	mov.w	r9, #0
 8006248:	e7de      	b.n	8006208 <_printf_float+0x168>
 800624a:	b913      	cbnz	r3, 8006252 <_printf_float+0x1b2>
 800624c:	6822      	ldr	r2, [r4, #0]
 800624e:	07d2      	lsls	r2, r2, #31
 8006250:	d501      	bpl.n	8006256 <_printf_float+0x1b6>
 8006252:	3302      	adds	r3, #2
 8006254:	e7f4      	b.n	8006240 <_printf_float+0x1a0>
 8006256:	2301      	movs	r3, #1
 8006258:	e7f2      	b.n	8006240 <_printf_float+0x1a0>
 800625a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800625e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006260:	4299      	cmp	r1, r3
 8006262:	db05      	blt.n	8006270 <_printf_float+0x1d0>
 8006264:	6823      	ldr	r3, [r4, #0]
 8006266:	6121      	str	r1, [r4, #16]
 8006268:	07d8      	lsls	r0, r3, #31
 800626a:	d5ea      	bpl.n	8006242 <_printf_float+0x1a2>
 800626c:	1c4b      	adds	r3, r1, #1
 800626e:	e7e7      	b.n	8006240 <_printf_float+0x1a0>
 8006270:	2900      	cmp	r1, #0
 8006272:	bfd4      	ite	le
 8006274:	f1c1 0202 	rsble	r2, r1, #2
 8006278:	2201      	movgt	r2, #1
 800627a:	4413      	add	r3, r2
 800627c:	e7e0      	b.n	8006240 <_printf_float+0x1a0>
 800627e:	6823      	ldr	r3, [r4, #0]
 8006280:	055a      	lsls	r2, r3, #21
 8006282:	d407      	bmi.n	8006294 <_printf_float+0x1f4>
 8006284:	6923      	ldr	r3, [r4, #16]
 8006286:	4642      	mov	r2, r8
 8006288:	4631      	mov	r1, r6
 800628a:	4628      	mov	r0, r5
 800628c:	47b8      	blx	r7
 800628e:	3001      	adds	r0, #1
 8006290:	d12c      	bne.n	80062ec <_printf_float+0x24c>
 8006292:	e764      	b.n	800615e <_printf_float+0xbe>
 8006294:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006298:	f240 80e0 	bls.w	800645c <_printf_float+0x3bc>
 800629c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062a0:	2200      	movs	r2, #0
 80062a2:	2300      	movs	r3, #0
 80062a4:	f7fa fc18 	bl	8000ad8 <__aeabi_dcmpeq>
 80062a8:	2800      	cmp	r0, #0
 80062aa:	d034      	beq.n	8006316 <_printf_float+0x276>
 80062ac:	4a37      	ldr	r2, [pc, #220]	; (800638c <_printf_float+0x2ec>)
 80062ae:	2301      	movs	r3, #1
 80062b0:	4631      	mov	r1, r6
 80062b2:	4628      	mov	r0, r5
 80062b4:	47b8      	blx	r7
 80062b6:	3001      	adds	r0, #1
 80062b8:	f43f af51 	beq.w	800615e <_printf_float+0xbe>
 80062bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062c0:	429a      	cmp	r2, r3
 80062c2:	db02      	blt.n	80062ca <_printf_float+0x22a>
 80062c4:	6823      	ldr	r3, [r4, #0]
 80062c6:	07d8      	lsls	r0, r3, #31
 80062c8:	d510      	bpl.n	80062ec <_printf_float+0x24c>
 80062ca:	ee18 3a10 	vmov	r3, s16
 80062ce:	4652      	mov	r2, sl
 80062d0:	4631      	mov	r1, r6
 80062d2:	4628      	mov	r0, r5
 80062d4:	47b8      	blx	r7
 80062d6:	3001      	adds	r0, #1
 80062d8:	f43f af41 	beq.w	800615e <_printf_float+0xbe>
 80062dc:	f04f 0800 	mov.w	r8, #0
 80062e0:	f104 091a 	add.w	r9, r4, #26
 80062e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062e6:	3b01      	subs	r3, #1
 80062e8:	4543      	cmp	r3, r8
 80062ea:	dc09      	bgt.n	8006300 <_printf_float+0x260>
 80062ec:	6823      	ldr	r3, [r4, #0]
 80062ee:	079b      	lsls	r3, r3, #30
 80062f0:	f100 8107 	bmi.w	8006502 <_printf_float+0x462>
 80062f4:	68e0      	ldr	r0, [r4, #12]
 80062f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062f8:	4298      	cmp	r0, r3
 80062fa:	bfb8      	it	lt
 80062fc:	4618      	movlt	r0, r3
 80062fe:	e730      	b.n	8006162 <_printf_float+0xc2>
 8006300:	2301      	movs	r3, #1
 8006302:	464a      	mov	r2, r9
 8006304:	4631      	mov	r1, r6
 8006306:	4628      	mov	r0, r5
 8006308:	47b8      	blx	r7
 800630a:	3001      	adds	r0, #1
 800630c:	f43f af27 	beq.w	800615e <_printf_float+0xbe>
 8006310:	f108 0801 	add.w	r8, r8, #1
 8006314:	e7e6      	b.n	80062e4 <_printf_float+0x244>
 8006316:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006318:	2b00      	cmp	r3, #0
 800631a:	dc39      	bgt.n	8006390 <_printf_float+0x2f0>
 800631c:	4a1b      	ldr	r2, [pc, #108]	; (800638c <_printf_float+0x2ec>)
 800631e:	2301      	movs	r3, #1
 8006320:	4631      	mov	r1, r6
 8006322:	4628      	mov	r0, r5
 8006324:	47b8      	blx	r7
 8006326:	3001      	adds	r0, #1
 8006328:	f43f af19 	beq.w	800615e <_printf_float+0xbe>
 800632c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006330:	4313      	orrs	r3, r2
 8006332:	d102      	bne.n	800633a <_printf_float+0x29a>
 8006334:	6823      	ldr	r3, [r4, #0]
 8006336:	07d9      	lsls	r1, r3, #31
 8006338:	d5d8      	bpl.n	80062ec <_printf_float+0x24c>
 800633a:	ee18 3a10 	vmov	r3, s16
 800633e:	4652      	mov	r2, sl
 8006340:	4631      	mov	r1, r6
 8006342:	4628      	mov	r0, r5
 8006344:	47b8      	blx	r7
 8006346:	3001      	adds	r0, #1
 8006348:	f43f af09 	beq.w	800615e <_printf_float+0xbe>
 800634c:	f04f 0900 	mov.w	r9, #0
 8006350:	f104 0a1a 	add.w	sl, r4, #26
 8006354:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006356:	425b      	negs	r3, r3
 8006358:	454b      	cmp	r3, r9
 800635a:	dc01      	bgt.n	8006360 <_printf_float+0x2c0>
 800635c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800635e:	e792      	b.n	8006286 <_printf_float+0x1e6>
 8006360:	2301      	movs	r3, #1
 8006362:	4652      	mov	r2, sl
 8006364:	4631      	mov	r1, r6
 8006366:	4628      	mov	r0, r5
 8006368:	47b8      	blx	r7
 800636a:	3001      	adds	r0, #1
 800636c:	f43f aef7 	beq.w	800615e <_printf_float+0xbe>
 8006370:	f109 0901 	add.w	r9, r9, #1
 8006374:	e7ee      	b.n	8006354 <_printf_float+0x2b4>
 8006376:	bf00      	nop
 8006378:	7fefffff 	.word	0x7fefffff
 800637c:	08008ccc 	.word	0x08008ccc
 8006380:	08008cd0 	.word	0x08008cd0
 8006384:	08008cd4 	.word	0x08008cd4
 8006388:	08008cd8 	.word	0x08008cd8
 800638c:	08008cdc 	.word	0x08008cdc
 8006390:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006392:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006394:	429a      	cmp	r2, r3
 8006396:	bfa8      	it	ge
 8006398:	461a      	movge	r2, r3
 800639a:	2a00      	cmp	r2, #0
 800639c:	4691      	mov	r9, r2
 800639e:	dc37      	bgt.n	8006410 <_printf_float+0x370>
 80063a0:	f04f 0b00 	mov.w	fp, #0
 80063a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063a8:	f104 021a 	add.w	r2, r4, #26
 80063ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80063ae:	9305      	str	r3, [sp, #20]
 80063b0:	eba3 0309 	sub.w	r3, r3, r9
 80063b4:	455b      	cmp	r3, fp
 80063b6:	dc33      	bgt.n	8006420 <_printf_float+0x380>
 80063b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063bc:	429a      	cmp	r2, r3
 80063be:	db3b      	blt.n	8006438 <_printf_float+0x398>
 80063c0:	6823      	ldr	r3, [r4, #0]
 80063c2:	07da      	lsls	r2, r3, #31
 80063c4:	d438      	bmi.n	8006438 <_printf_float+0x398>
 80063c6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80063ca:	eba2 0903 	sub.w	r9, r2, r3
 80063ce:	9b05      	ldr	r3, [sp, #20]
 80063d0:	1ad2      	subs	r2, r2, r3
 80063d2:	4591      	cmp	r9, r2
 80063d4:	bfa8      	it	ge
 80063d6:	4691      	movge	r9, r2
 80063d8:	f1b9 0f00 	cmp.w	r9, #0
 80063dc:	dc35      	bgt.n	800644a <_printf_float+0x3aa>
 80063de:	f04f 0800 	mov.w	r8, #0
 80063e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063e6:	f104 0a1a 	add.w	sl, r4, #26
 80063ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063ee:	1a9b      	subs	r3, r3, r2
 80063f0:	eba3 0309 	sub.w	r3, r3, r9
 80063f4:	4543      	cmp	r3, r8
 80063f6:	f77f af79 	ble.w	80062ec <_printf_float+0x24c>
 80063fa:	2301      	movs	r3, #1
 80063fc:	4652      	mov	r2, sl
 80063fe:	4631      	mov	r1, r6
 8006400:	4628      	mov	r0, r5
 8006402:	47b8      	blx	r7
 8006404:	3001      	adds	r0, #1
 8006406:	f43f aeaa 	beq.w	800615e <_printf_float+0xbe>
 800640a:	f108 0801 	add.w	r8, r8, #1
 800640e:	e7ec      	b.n	80063ea <_printf_float+0x34a>
 8006410:	4613      	mov	r3, r2
 8006412:	4631      	mov	r1, r6
 8006414:	4642      	mov	r2, r8
 8006416:	4628      	mov	r0, r5
 8006418:	47b8      	blx	r7
 800641a:	3001      	adds	r0, #1
 800641c:	d1c0      	bne.n	80063a0 <_printf_float+0x300>
 800641e:	e69e      	b.n	800615e <_printf_float+0xbe>
 8006420:	2301      	movs	r3, #1
 8006422:	4631      	mov	r1, r6
 8006424:	4628      	mov	r0, r5
 8006426:	9205      	str	r2, [sp, #20]
 8006428:	47b8      	blx	r7
 800642a:	3001      	adds	r0, #1
 800642c:	f43f ae97 	beq.w	800615e <_printf_float+0xbe>
 8006430:	9a05      	ldr	r2, [sp, #20]
 8006432:	f10b 0b01 	add.w	fp, fp, #1
 8006436:	e7b9      	b.n	80063ac <_printf_float+0x30c>
 8006438:	ee18 3a10 	vmov	r3, s16
 800643c:	4652      	mov	r2, sl
 800643e:	4631      	mov	r1, r6
 8006440:	4628      	mov	r0, r5
 8006442:	47b8      	blx	r7
 8006444:	3001      	adds	r0, #1
 8006446:	d1be      	bne.n	80063c6 <_printf_float+0x326>
 8006448:	e689      	b.n	800615e <_printf_float+0xbe>
 800644a:	9a05      	ldr	r2, [sp, #20]
 800644c:	464b      	mov	r3, r9
 800644e:	4442      	add	r2, r8
 8006450:	4631      	mov	r1, r6
 8006452:	4628      	mov	r0, r5
 8006454:	47b8      	blx	r7
 8006456:	3001      	adds	r0, #1
 8006458:	d1c1      	bne.n	80063de <_printf_float+0x33e>
 800645a:	e680      	b.n	800615e <_printf_float+0xbe>
 800645c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800645e:	2a01      	cmp	r2, #1
 8006460:	dc01      	bgt.n	8006466 <_printf_float+0x3c6>
 8006462:	07db      	lsls	r3, r3, #31
 8006464:	d53a      	bpl.n	80064dc <_printf_float+0x43c>
 8006466:	2301      	movs	r3, #1
 8006468:	4642      	mov	r2, r8
 800646a:	4631      	mov	r1, r6
 800646c:	4628      	mov	r0, r5
 800646e:	47b8      	blx	r7
 8006470:	3001      	adds	r0, #1
 8006472:	f43f ae74 	beq.w	800615e <_printf_float+0xbe>
 8006476:	ee18 3a10 	vmov	r3, s16
 800647a:	4652      	mov	r2, sl
 800647c:	4631      	mov	r1, r6
 800647e:	4628      	mov	r0, r5
 8006480:	47b8      	blx	r7
 8006482:	3001      	adds	r0, #1
 8006484:	f43f ae6b 	beq.w	800615e <_printf_float+0xbe>
 8006488:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800648c:	2200      	movs	r2, #0
 800648e:	2300      	movs	r3, #0
 8006490:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006494:	f7fa fb20 	bl	8000ad8 <__aeabi_dcmpeq>
 8006498:	b9d8      	cbnz	r0, 80064d2 <_printf_float+0x432>
 800649a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800649e:	f108 0201 	add.w	r2, r8, #1
 80064a2:	4631      	mov	r1, r6
 80064a4:	4628      	mov	r0, r5
 80064a6:	47b8      	blx	r7
 80064a8:	3001      	adds	r0, #1
 80064aa:	d10e      	bne.n	80064ca <_printf_float+0x42a>
 80064ac:	e657      	b.n	800615e <_printf_float+0xbe>
 80064ae:	2301      	movs	r3, #1
 80064b0:	4652      	mov	r2, sl
 80064b2:	4631      	mov	r1, r6
 80064b4:	4628      	mov	r0, r5
 80064b6:	47b8      	blx	r7
 80064b8:	3001      	adds	r0, #1
 80064ba:	f43f ae50 	beq.w	800615e <_printf_float+0xbe>
 80064be:	f108 0801 	add.w	r8, r8, #1
 80064c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064c4:	3b01      	subs	r3, #1
 80064c6:	4543      	cmp	r3, r8
 80064c8:	dcf1      	bgt.n	80064ae <_printf_float+0x40e>
 80064ca:	464b      	mov	r3, r9
 80064cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80064d0:	e6da      	b.n	8006288 <_printf_float+0x1e8>
 80064d2:	f04f 0800 	mov.w	r8, #0
 80064d6:	f104 0a1a 	add.w	sl, r4, #26
 80064da:	e7f2      	b.n	80064c2 <_printf_float+0x422>
 80064dc:	2301      	movs	r3, #1
 80064de:	4642      	mov	r2, r8
 80064e0:	e7df      	b.n	80064a2 <_printf_float+0x402>
 80064e2:	2301      	movs	r3, #1
 80064e4:	464a      	mov	r2, r9
 80064e6:	4631      	mov	r1, r6
 80064e8:	4628      	mov	r0, r5
 80064ea:	47b8      	blx	r7
 80064ec:	3001      	adds	r0, #1
 80064ee:	f43f ae36 	beq.w	800615e <_printf_float+0xbe>
 80064f2:	f108 0801 	add.w	r8, r8, #1
 80064f6:	68e3      	ldr	r3, [r4, #12]
 80064f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064fa:	1a5b      	subs	r3, r3, r1
 80064fc:	4543      	cmp	r3, r8
 80064fe:	dcf0      	bgt.n	80064e2 <_printf_float+0x442>
 8006500:	e6f8      	b.n	80062f4 <_printf_float+0x254>
 8006502:	f04f 0800 	mov.w	r8, #0
 8006506:	f104 0919 	add.w	r9, r4, #25
 800650a:	e7f4      	b.n	80064f6 <_printf_float+0x456>

0800650c <_printf_common>:
 800650c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006510:	4616      	mov	r6, r2
 8006512:	4699      	mov	r9, r3
 8006514:	688a      	ldr	r2, [r1, #8]
 8006516:	690b      	ldr	r3, [r1, #16]
 8006518:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800651c:	4293      	cmp	r3, r2
 800651e:	bfb8      	it	lt
 8006520:	4613      	movlt	r3, r2
 8006522:	6033      	str	r3, [r6, #0]
 8006524:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006528:	4607      	mov	r7, r0
 800652a:	460c      	mov	r4, r1
 800652c:	b10a      	cbz	r2, 8006532 <_printf_common+0x26>
 800652e:	3301      	adds	r3, #1
 8006530:	6033      	str	r3, [r6, #0]
 8006532:	6823      	ldr	r3, [r4, #0]
 8006534:	0699      	lsls	r1, r3, #26
 8006536:	bf42      	ittt	mi
 8006538:	6833      	ldrmi	r3, [r6, #0]
 800653a:	3302      	addmi	r3, #2
 800653c:	6033      	strmi	r3, [r6, #0]
 800653e:	6825      	ldr	r5, [r4, #0]
 8006540:	f015 0506 	ands.w	r5, r5, #6
 8006544:	d106      	bne.n	8006554 <_printf_common+0x48>
 8006546:	f104 0a19 	add.w	sl, r4, #25
 800654a:	68e3      	ldr	r3, [r4, #12]
 800654c:	6832      	ldr	r2, [r6, #0]
 800654e:	1a9b      	subs	r3, r3, r2
 8006550:	42ab      	cmp	r3, r5
 8006552:	dc26      	bgt.n	80065a2 <_printf_common+0x96>
 8006554:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006558:	1e13      	subs	r3, r2, #0
 800655a:	6822      	ldr	r2, [r4, #0]
 800655c:	bf18      	it	ne
 800655e:	2301      	movne	r3, #1
 8006560:	0692      	lsls	r2, r2, #26
 8006562:	d42b      	bmi.n	80065bc <_printf_common+0xb0>
 8006564:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006568:	4649      	mov	r1, r9
 800656a:	4638      	mov	r0, r7
 800656c:	47c0      	blx	r8
 800656e:	3001      	adds	r0, #1
 8006570:	d01e      	beq.n	80065b0 <_printf_common+0xa4>
 8006572:	6823      	ldr	r3, [r4, #0]
 8006574:	6922      	ldr	r2, [r4, #16]
 8006576:	f003 0306 	and.w	r3, r3, #6
 800657a:	2b04      	cmp	r3, #4
 800657c:	bf02      	ittt	eq
 800657e:	68e5      	ldreq	r5, [r4, #12]
 8006580:	6833      	ldreq	r3, [r6, #0]
 8006582:	1aed      	subeq	r5, r5, r3
 8006584:	68a3      	ldr	r3, [r4, #8]
 8006586:	bf0c      	ite	eq
 8006588:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800658c:	2500      	movne	r5, #0
 800658e:	4293      	cmp	r3, r2
 8006590:	bfc4      	itt	gt
 8006592:	1a9b      	subgt	r3, r3, r2
 8006594:	18ed      	addgt	r5, r5, r3
 8006596:	2600      	movs	r6, #0
 8006598:	341a      	adds	r4, #26
 800659a:	42b5      	cmp	r5, r6
 800659c:	d11a      	bne.n	80065d4 <_printf_common+0xc8>
 800659e:	2000      	movs	r0, #0
 80065a0:	e008      	b.n	80065b4 <_printf_common+0xa8>
 80065a2:	2301      	movs	r3, #1
 80065a4:	4652      	mov	r2, sl
 80065a6:	4649      	mov	r1, r9
 80065a8:	4638      	mov	r0, r7
 80065aa:	47c0      	blx	r8
 80065ac:	3001      	adds	r0, #1
 80065ae:	d103      	bne.n	80065b8 <_printf_common+0xac>
 80065b0:	f04f 30ff 	mov.w	r0, #4294967295
 80065b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065b8:	3501      	adds	r5, #1
 80065ba:	e7c6      	b.n	800654a <_printf_common+0x3e>
 80065bc:	18e1      	adds	r1, r4, r3
 80065be:	1c5a      	adds	r2, r3, #1
 80065c0:	2030      	movs	r0, #48	; 0x30
 80065c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065c6:	4422      	add	r2, r4
 80065c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065d0:	3302      	adds	r3, #2
 80065d2:	e7c7      	b.n	8006564 <_printf_common+0x58>
 80065d4:	2301      	movs	r3, #1
 80065d6:	4622      	mov	r2, r4
 80065d8:	4649      	mov	r1, r9
 80065da:	4638      	mov	r0, r7
 80065dc:	47c0      	blx	r8
 80065de:	3001      	adds	r0, #1
 80065e0:	d0e6      	beq.n	80065b0 <_printf_common+0xa4>
 80065e2:	3601      	adds	r6, #1
 80065e4:	e7d9      	b.n	800659a <_printf_common+0x8e>
	...

080065e8 <_printf_i>:
 80065e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065ec:	7e0f      	ldrb	r7, [r1, #24]
 80065ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065f0:	2f78      	cmp	r7, #120	; 0x78
 80065f2:	4691      	mov	r9, r2
 80065f4:	4680      	mov	r8, r0
 80065f6:	460c      	mov	r4, r1
 80065f8:	469a      	mov	sl, r3
 80065fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065fe:	d807      	bhi.n	8006610 <_printf_i+0x28>
 8006600:	2f62      	cmp	r7, #98	; 0x62
 8006602:	d80a      	bhi.n	800661a <_printf_i+0x32>
 8006604:	2f00      	cmp	r7, #0
 8006606:	f000 80d4 	beq.w	80067b2 <_printf_i+0x1ca>
 800660a:	2f58      	cmp	r7, #88	; 0x58
 800660c:	f000 80c0 	beq.w	8006790 <_printf_i+0x1a8>
 8006610:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006614:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006618:	e03a      	b.n	8006690 <_printf_i+0xa8>
 800661a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800661e:	2b15      	cmp	r3, #21
 8006620:	d8f6      	bhi.n	8006610 <_printf_i+0x28>
 8006622:	a101      	add	r1, pc, #4	; (adr r1, 8006628 <_printf_i+0x40>)
 8006624:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006628:	08006681 	.word	0x08006681
 800662c:	08006695 	.word	0x08006695
 8006630:	08006611 	.word	0x08006611
 8006634:	08006611 	.word	0x08006611
 8006638:	08006611 	.word	0x08006611
 800663c:	08006611 	.word	0x08006611
 8006640:	08006695 	.word	0x08006695
 8006644:	08006611 	.word	0x08006611
 8006648:	08006611 	.word	0x08006611
 800664c:	08006611 	.word	0x08006611
 8006650:	08006611 	.word	0x08006611
 8006654:	08006799 	.word	0x08006799
 8006658:	080066c1 	.word	0x080066c1
 800665c:	08006753 	.word	0x08006753
 8006660:	08006611 	.word	0x08006611
 8006664:	08006611 	.word	0x08006611
 8006668:	080067bb 	.word	0x080067bb
 800666c:	08006611 	.word	0x08006611
 8006670:	080066c1 	.word	0x080066c1
 8006674:	08006611 	.word	0x08006611
 8006678:	08006611 	.word	0x08006611
 800667c:	0800675b 	.word	0x0800675b
 8006680:	682b      	ldr	r3, [r5, #0]
 8006682:	1d1a      	adds	r2, r3, #4
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	602a      	str	r2, [r5, #0]
 8006688:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800668c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006690:	2301      	movs	r3, #1
 8006692:	e09f      	b.n	80067d4 <_printf_i+0x1ec>
 8006694:	6820      	ldr	r0, [r4, #0]
 8006696:	682b      	ldr	r3, [r5, #0]
 8006698:	0607      	lsls	r7, r0, #24
 800669a:	f103 0104 	add.w	r1, r3, #4
 800669e:	6029      	str	r1, [r5, #0]
 80066a0:	d501      	bpl.n	80066a6 <_printf_i+0xbe>
 80066a2:	681e      	ldr	r6, [r3, #0]
 80066a4:	e003      	b.n	80066ae <_printf_i+0xc6>
 80066a6:	0646      	lsls	r6, r0, #25
 80066a8:	d5fb      	bpl.n	80066a2 <_printf_i+0xba>
 80066aa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80066ae:	2e00      	cmp	r6, #0
 80066b0:	da03      	bge.n	80066ba <_printf_i+0xd2>
 80066b2:	232d      	movs	r3, #45	; 0x2d
 80066b4:	4276      	negs	r6, r6
 80066b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066ba:	485a      	ldr	r0, [pc, #360]	; (8006824 <_printf_i+0x23c>)
 80066bc:	230a      	movs	r3, #10
 80066be:	e012      	b.n	80066e6 <_printf_i+0xfe>
 80066c0:	682b      	ldr	r3, [r5, #0]
 80066c2:	6820      	ldr	r0, [r4, #0]
 80066c4:	1d19      	adds	r1, r3, #4
 80066c6:	6029      	str	r1, [r5, #0]
 80066c8:	0605      	lsls	r5, r0, #24
 80066ca:	d501      	bpl.n	80066d0 <_printf_i+0xe8>
 80066cc:	681e      	ldr	r6, [r3, #0]
 80066ce:	e002      	b.n	80066d6 <_printf_i+0xee>
 80066d0:	0641      	lsls	r1, r0, #25
 80066d2:	d5fb      	bpl.n	80066cc <_printf_i+0xe4>
 80066d4:	881e      	ldrh	r6, [r3, #0]
 80066d6:	4853      	ldr	r0, [pc, #332]	; (8006824 <_printf_i+0x23c>)
 80066d8:	2f6f      	cmp	r7, #111	; 0x6f
 80066da:	bf0c      	ite	eq
 80066dc:	2308      	moveq	r3, #8
 80066de:	230a      	movne	r3, #10
 80066e0:	2100      	movs	r1, #0
 80066e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066e6:	6865      	ldr	r5, [r4, #4]
 80066e8:	60a5      	str	r5, [r4, #8]
 80066ea:	2d00      	cmp	r5, #0
 80066ec:	bfa2      	ittt	ge
 80066ee:	6821      	ldrge	r1, [r4, #0]
 80066f0:	f021 0104 	bicge.w	r1, r1, #4
 80066f4:	6021      	strge	r1, [r4, #0]
 80066f6:	b90e      	cbnz	r6, 80066fc <_printf_i+0x114>
 80066f8:	2d00      	cmp	r5, #0
 80066fa:	d04b      	beq.n	8006794 <_printf_i+0x1ac>
 80066fc:	4615      	mov	r5, r2
 80066fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8006702:	fb03 6711 	mls	r7, r3, r1, r6
 8006706:	5dc7      	ldrb	r7, [r0, r7]
 8006708:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800670c:	4637      	mov	r7, r6
 800670e:	42bb      	cmp	r3, r7
 8006710:	460e      	mov	r6, r1
 8006712:	d9f4      	bls.n	80066fe <_printf_i+0x116>
 8006714:	2b08      	cmp	r3, #8
 8006716:	d10b      	bne.n	8006730 <_printf_i+0x148>
 8006718:	6823      	ldr	r3, [r4, #0]
 800671a:	07de      	lsls	r6, r3, #31
 800671c:	d508      	bpl.n	8006730 <_printf_i+0x148>
 800671e:	6923      	ldr	r3, [r4, #16]
 8006720:	6861      	ldr	r1, [r4, #4]
 8006722:	4299      	cmp	r1, r3
 8006724:	bfde      	ittt	le
 8006726:	2330      	movle	r3, #48	; 0x30
 8006728:	f805 3c01 	strble.w	r3, [r5, #-1]
 800672c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006730:	1b52      	subs	r2, r2, r5
 8006732:	6122      	str	r2, [r4, #16]
 8006734:	f8cd a000 	str.w	sl, [sp]
 8006738:	464b      	mov	r3, r9
 800673a:	aa03      	add	r2, sp, #12
 800673c:	4621      	mov	r1, r4
 800673e:	4640      	mov	r0, r8
 8006740:	f7ff fee4 	bl	800650c <_printf_common>
 8006744:	3001      	adds	r0, #1
 8006746:	d14a      	bne.n	80067de <_printf_i+0x1f6>
 8006748:	f04f 30ff 	mov.w	r0, #4294967295
 800674c:	b004      	add	sp, #16
 800674e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006752:	6823      	ldr	r3, [r4, #0]
 8006754:	f043 0320 	orr.w	r3, r3, #32
 8006758:	6023      	str	r3, [r4, #0]
 800675a:	4833      	ldr	r0, [pc, #204]	; (8006828 <_printf_i+0x240>)
 800675c:	2778      	movs	r7, #120	; 0x78
 800675e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006762:	6823      	ldr	r3, [r4, #0]
 8006764:	6829      	ldr	r1, [r5, #0]
 8006766:	061f      	lsls	r7, r3, #24
 8006768:	f851 6b04 	ldr.w	r6, [r1], #4
 800676c:	d402      	bmi.n	8006774 <_printf_i+0x18c>
 800676e:	065f      	lsls	r7, r3, #25
 8006770:	bf48      	it	mi
 8006772:	b2b6      	uxthmi	r6, r6
 8006774:	07df      	lsls	r7, r3, #31
 8006776:	bf48      	it	mi
 8006778:	f043 0320 	orrmi.w	r3, r3, #32
 800677c:	6029      	str	r1, [r5, #0]
 800677e:	bf48      	it	mi
 8006780:	6023      	strmi	r3, [r4, #0]
 8006782:	b91e      	cbnz	r6, 800678c <_printf_i+0x1a4>
 8006784:	6823      	ldr	r3, [r4, #0]
 8006786:	f023 0320 	bic.w	r3, r3, #32
 800678a:	6023      	str	r3, [r4, #0]
 800678c:	2310      	movs	r3, #16
 800678e:	e7a7      	b.n	80066e0 <_printf_i+0xf8>
 8006790:	4824      	ldr	r0, [pc, #144]	; (8006824 <_printf_i+0x23c>)
 8006792:	e7e4      	b.n	800675e <_printf_i+0x176>
 8006794:	4615      	mov	r5, r2
 8006796:	e7bd      	b.n	8006714 <_printf_i+0x12c>
 8006798:	682b      	ldr	r3, [r5, #0]
 800679a:	6826      	ldr	r6, [r4, #0]
 800679c:	6961      	ldr	r1, [r4, #20]
 800679e:	1d18      	adds	r0, r3, #4
 80067a0:	6028      	str	r0, [r5, #0]
 80067a2:	0635      	lsls	r5, r6, #24
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	d501      	bpl.n	80067ac <_printf_i+0x1c4>
 80067a8:	6019      	str	r1, [r3, #0]
 80067aa:	e002      	b.n	80067b2 <_printf_i+0x1ca>
 80067ac:	0670      	lsls	r0, r6, #25
 80067ae:	d5fb      	bpl.n	80067a8 <_printf_i+0x1c0>
 80067b0:	8019      	strh	r1, [r3, #0]
 80067b2:	2300      	movs	r3, #0
 80067b4:	6123      	str	r3, [r4, #16]
 80067b6:	4615      	mov	r5, r2
 80067b8:	e7bc      	b.n	8006734 <_printf_i+0x14c>
 80067ba:	682b      	ldr	r3, [r5, #0]
 80067bc:	1d1a      	adds	r2, r3, #4
 80067be:	602a      	str	r2, [r5, #0]
 80067c0:	681d      	ldr	r5, [r3, #0]
 80067c2:	6862      	ldr	r2, [r4, #4]
 80067c4:	2100      	movs	r1, #0
 80067c6:	4628      	mov	r0, r5
 80067c8:	f7f9 fd0a 	bl	80001e0 <memchr>
 80067cc:	b108      	cbz	r0, 80067d2 <_printf_i+0x1ea>
 80067ce:	1b40      	subs	r0, r0, r5
 80067d0:	6060      	str	r0, [r4, #4]
 80067d2:	6863      	ldr	r3, [r4, #4]
 80067d4:	6123      	str	r3, [r4, #16]
 80067d6:	2300      	movs	r3, #0
 80067d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067dc:	e7aa      	b.n	8006734 <_printf_i+0x14c>
 80067de:	6923      	ldr	r3, [r4, #16]
 80067e0:	462a      	mov	r2, r5
 80067e2:	4649      	mov	r1, r9
 80067e4:	4640      	mov	r0, r8
 80067e6:	47d0      	blx	sl
 80067e8:	3001      	adds	r0, #1
 80067ea:	d0ad      	beq.n	8006748 <_printf_i+0x160>
 80067ec:	6823      	ldr	r3, [r4, #0]
 80067ee:	079b      	lsls	r3, r3, #30
 80067f0:	d413      	bmi.n	800681a <_printf_i+0x232>
 80067f2:	68e0      	ldr	r0, [r4, #12]
 80067f4:	9b03      	ldr	r3, [sp, #12]
 80067f6:	4298      	cmp	r0, r3
 80067f8:	bfb8      	it	lt
 80067fa:	4618      	movlt	r0, r3
 80067fc:	e7a6      	b.n	800674c <_printf_i+0x164>
 80067fe:	2301      	movs	r3, #1
 8006800:	4632      	mov	r2, r6
 8006802:	4649      	mov	r1, r9
 8006804:	4640      	mov	r0, r8
 8006806:	47d0      	blx	sl
 8006808:	3001      	adds	r0, #1
 800680a:	d09d      	beq.n	8006748 <_printf_i+0x160>
 800680c:	3501      	adds	r5, #1
 800680e:	68e3      	ldr	r3, [r4, #12]
 8006810:	9903      	ldr	r1, [sp, #12]
 8006812:	1a5b      	subs	r3, r3, r1
 8006814:	42ab      	cmp	r3, r5
 8006816:	dcf2      	bgt.n	80067fe <_printf_i+0x216>
 8006818:	e7eb      	b.n	80067f2 <_printf_i+0x20a>
 800681a:	2500      	movs	r5, #0
 800681c:	f104 0619 	add.w	r6, r4, #25
 8006820:	e7f5      	b.n	800680e <_printf_i+0x226>
 8006822:	bf00      	nop
 8006824:	08008cde 	.word	0x08008cde
 8006828:	08008cef 	.word	0x08008cef

0800682c <std>:
 800682c:	2300      	movs	r3, #0
 800682e:	b510      	push	{r4, lr}
 8006830:	4604      	mov	r4, r0
 8006832:	e9c0 3300 	strd	r3, r3, [r0]
 8006836:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800683a:	6083      	str	r3, [r0, #8]
 800683c:	8181      	strh	r1, [r0, #12]
 800683e:	6643      	str	r3, [r0, #100]	; 0x64
 8006840:	81c2      	strh	r2, [r0, #14]
 8006842:	6183      	str	r3, [r0, #24]
 8006844:	4619      	mov	r1, r3
 8006846:	2208      	movs	r2, #8
 8006848:	305c      	adds	r0, #92	; 0x5c
 800684a:	f000 f914 	bl	8006a76 <memset>
 800684e:	4b0d      	ldr	r3, [pc, #52]	; (8006884 <std+0x58>)
 8006850:	6263      	str	r3, [r4, #36]	; 0x24
 8006852:	4b0d      	ldr	r3, [pc, #52]	; (8006888 <std+0x5c>)
 8006854:	62a3      	str	r3, [r4, #40]	; 0x28
 8006856:	4b0d      	ldr	r3, [pc, #52]	; (800688c <std+0x60>)
 8006858:	62e3      	str	r3, [r4, #44]	; 0x2c
 800685a:	4b0d      	ldr	r3, [pc, #52]	; (8006890 <std+0x64>)
 800685c:	6323      	str	r3, [r4, #48]	; 0x30
 800685e:	4b0d      	ldr	r3, [pc, #52]	; (8006894 <std+0x68>)
 8006860:	6224      	str	r4, [r4, #32]
 8006862:	429c      	cmp	r4, r3
 8006864:	d006      	beq.n	8006874 <std+0x48>
 8006866:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800686a:	4294      	cmp	r4, r2
 800686c:	d002      	beq.n	8006874 <std+0x48>
 800686e:	33d0      	adds	r3, #208	; 0xd0
 8006870:	429c      	cmp	r4, r3
 8006872:	d105      	bne.n	8006880 <std+0x54>
 8006874:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006878:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800687c:	f000 b978 	b.w	8006b70 <__retarget_lock_init_recursive>
 8006880:	bd10      	pop	{r4, pc}
 8006882:	bf00      	nop
 8006884:	080069f1 	.word	0x080069f1
 8006888:	08006a13 	.word	0x08006a13
 800688c:	08006a4b 	.word	0x08006a4b
 8006890:	08006a6f 	.word	0x08006a6f
 8006894:	20000434 	.word	0x20000434

08006898 <stdio_exit_handler>:
 8006898:	4a02      	ldr	r2, [pc, #8]	; (80068a4 <stdio_exit_handler+0xc>)
 800689a:	4903      	ldr	r1, [pc, #12]	; (80068a8 <stdio_exit_handler+0x10>)
 800689c:	4803      	ldr	r0, [pc, #12]	; (80068ac <stdio_exit_handler+0x14>)
 800689e:	f000 b869 	b.w	8006974 <_fwalk_sglue>
 80068a2:	bf00      	nop
 80068a4:	20000010 	.word	0x20000010
 80068a8:	08008521 	.word	0x08008521
 80068ac:	2000001c 	.word	0x2000001c

080068b0 <cleanup_stdio>:
 80068b0:	6841      	ldr	r1, [r0, #4]
 80068b2:	4b0c      	ldr	r3, [pc, #48]	; (80068e4 <cleanup_stdio+0x34>)
 80068b4:	4299      	cmp	r1, r3
 80068b6:	b510      	push	{r4, lr}
 80068b8:	4604      	mov	r4, r0
 80068ba:	d001      	beq.n	80068c0 <cleanup_stdio+0x10>
 80068bc:	f001 fe30 	bl	8008520 <_fflush_r>
 80068c0:	68a1      	ldr	r1, [r4, #8]
 80068c2:	4b09      	ldr	r3, [pc, #36]	; (80068e8 <cleanup_stdio+0x38>)
 80068c4:	4299      	cmp	r1, r3
 80068c6:	d002      	beq.n	80068ce <cleanup_stdio+0x1e>
 80068c8:	4620      	mov	r0, r4
 80068ca:	f001 fe29 	bl	8008520 <_fflush_r>
 80068ce:	68e1      	ldr	r1, [r4, #12]
 80068d0:	4b06      	ldr	r3, [pc, #24]	; (80068ec <cleanup_stdio+0x3c>)
 80068d2:	4299      	cmp	r1, r3
 80068d4:	d004      	beq.n	80068e0 <cleanup_stdio+0x30>
 80068d6:	4620      	mov	r0, r4
 80068d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068dc:	f001 be20 	b.w	8008520 <_fflush_r>
 80068e0:	bd10      	pop	{r4, pc}
 80068e2:	bf00      	nop
 80068e4:	20000434 	.word	0x20000434
 80068e8:	2000049c 	.word	0x2000049c
 80068ec:	20000504 	.word	0x20000504

080068f0 <global_stdio_init.part.0>:
 80068f0:	b510      	push	{r4, lr}
 80068f2:	4b0b      	ldr	r3, [pc, #44]	; (8006920 <global_stdio_init.part.0+0x30>)
 80068f4:	4c0b      	ldr	r4, [pc, #44]	; (8006924 <global_stdio_init.part.0+0x34>)
 80068f6:	4a0c      	ldr	r2, [pc, #48]	; (8006928 <global_stdio_init.part.0+0x38>)
 80068f8:	601a      	str	r2, [r3, #0]
 80068fa:	4620      	mov	r0, r4
 80068fc:	2200      	movs	r2, #0
 80068fe:	2104      	movs	r1, #4
 8006900:	f7ff ff94 	bl	800682c <std>
 8006904:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006908:	2201      	movs	r2, #1
 800690a:	2109      	movs	r1, #9
 800690c:	f7ff ff8e 	bl	800682c <std>
 8006910:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006914:	2202      	movs	r2, #2
 8006916:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800691a:	2112      	movs	r1, #18
 800691c:	f7ff bf86 	b.w	800682c <std>
 8006920:	2000056c 	.word	0x2000056c
 8006924:	20000434 	.word	0x20000434
 8006928:	08006899 	.word	0x08006899

0800692c <__sfp_lock_acquire>:
 800692c:	4801      	ldr	r0, [pc, #4]	; (8006934 <__sfp_lock_acquire+0x8>)
 800692e:	f000 b920 	b.w	8006b72 <__retarget_lock_acquire_recursive>
 8006932:	bf00      	nop
 8006934:	20000575 	.word	0x20000575

08006938 <__sfp_lock_release>:
 8006938:	4801      	ldr	r0, [pc, #4]	; (8006940 <__sfp_lock_release+0x8>)
 800693a:	f000 b91b 	b.w	8006b74 <__retarget_lock_release_recursive>
 800693e:	bf00      	nop
 8006940:	20000575 	.word	0x20000575

08006944 <__sinit>:
 8006944:	b510      	push	{r4, lr}
 8006946:	4604      	mov	r4, r0
 8006948:	f7ff fff0 	bl	800692c <__sfp_lock_acquire>
 800694c:	6a23      	ldr	r3, [r4, #32]
 800694e:	b11b      	cbz	r3, 8006958 <__sinit+0x14>
 8006950:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006954:	f7ff bff0 	b.w	8006938 <__sfp_lock_release>
 8006958:	4b04      	ldr	r3, [pc, #16]	; (800696c <__sinit+0x28>)
 800695a:	6223      	str	r3, [r4, #32]
 800695c:	4b04      	ldr	r3, [pc, #16]	; (8006970 <__sinit+0x2c>)
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d1f5      	bne.n	8006950 <__sinit+0xc>
 8006964:	f7ff ffc4 	bl	80068f0 <global_stdio_init.part.0>
 8006968:	e7f2      	b.n	8006950 <__sinit+0xc>
 800696a:	bf00      	nop
 800696c:	080068b1 	.word	0x080068b1
 8006970:	2000056c 	.word	0x2000056c

08006974 <_fwalk_sglue>:
 8006974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006978:	4607      	mov	r7, r0
 800697a:	4688      	mov	r8, r1
 800697c:	4614      	mov	r4, r2
 800697e:	2600      	movs	r6, #0
 8006980:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006984:	f1b9 0901 	subs.w	r9, r9, #1
 8006988:	d505      	bpl.n	8006996 <_fwalk_sglue+0x22>
 800698a:	6824      	ldr	r4, [r4, #0]
 800698c:	2c00      	cmp	r4, #0
 800698e:	d1f7      	bne.n	8006980 <_fwalk_sglue+0xc>
 8006990:	4630      	mov	r0, r6
 8006992:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006996:	89ab      	ldrh	r3, [r5, #12]
 8006998:	2b01      	cmp	r3, #1
 800699a:	d907      	bls.n	80069ac <_fwalk_sglue+0x38>
 800699c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069a0:	3301      	adds	r3, #1
 80069a2:	d003      	beq.n	80069ac <_fwalk_sglue+0x38>
 80069a4:	4629      	mov	r1, r5
 80069a6:	4638      	mov	r0, r7
 80069a8:	47c0      	blx	r8
 80069aa:	4306      	orrs	r6, r0
 80069ac:	3568      	adds	r5, #104	; 0x68
 80069ae:	e7e9      	b.n	8006984 <_fwalk_sglue+0x10>

080069b0 <siprintf>:
 80069b0:	b40e      	push	{r1, r2, r3}
 80069b2:	b500      	push	{lr}
 80069b4:	b09c      	sub	sp, #112	; 0x70
 80069b6:	ab1d      	add	r3, sp, #116	; 0x74
 80069b8:	9002      	str	r0, [sp, #8]
 80069ba:	9006      	str	r0, [sp, #24]
 80069bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069c0:	4809      	ldr	r0, [pc, #36]	; (80069e8 <siprintf+0x38>)
 80069c2:	9107      	str	r1, [sp, #28]
 80069c4:	9104      	str	r1, [sp, #16]
 80069c6:	4909      	ldr	r1, [pc, #36]	; (80069ec <siprintf+0x3c>)
 80069c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80069cc:	9105      	str	r1, [sp, #20]
 80069ce:	6800      	ldr	r0, [r0, #0]
 80069d0:	9301      	str	r3, [sp, #4]
 80069d2:	a902      	add	r1, sp, #8
 80069d4:	f001 fc20 	bl	8008218 <_svfiprintf_r>
 80069d8:	9b02      	ldr	r3, [sp, #8]
 80069da:	2200      	movs	r2, #0
 80069dc:	701a      	strb	r2, [r3, #0]
 80069de:	b01c      	add	sp, #112	; 0x70
 80069e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80069e4:	b003      	add	sp, #12
 80069e6:	4770      	bx	lr
 80069e8:	20000068 	.word	0x20000068
 80069ec:	ffff0208 	.word	0xffff0208

080069f0 <__sread>:
 80069f0:	b510      	push	{r4, lr}
 80069f2:	460c      	mov	r4, r1
 80069f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069f8:	f000 f86c 	bl	8006ad4 <_read_r>
 80069fc:	2800      	cmp	r0, #0
 80069fe:	bfab      	itete	ge
 8006a00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a02:	89a3      	ldrhlt	r3, [r4, #12]
 8006a04:	181b      	addge	r3, r3, r0
 8006a06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a0a:	bfac      	ite	ge
 8006a0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a0e:	81a3      	strhlt	r3, [r4, #12]
 8006a10:	bd10      	pop	{r4, pc}

08006a12 <__swrite>:
 8006a12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a16:	461f      	mov	r7, r3
 8006a18:	898b      	ldrh	r3, [r1, #12]
 8006a1a:	05db      	lsls	r3, r3, #23
 8006a1c:	4605      	mov	r5, r0
 8006a1e:	460c      	mov	r4, r1
 8006a20:	4616      	mov	r6, r2
 8006a22:	d505      	bpl.n	8006a30 <__swrite+0x1e>
 8006a24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a28:	2302      	movs	r3, #2
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f000 f840 	bl	8006ab0 <_lseek_r>
 8006a30:	89a3      	ldrh	r3, [r4, #12]
 8006a32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a3a:	81a3      	strh	r3, [r4, #12]
 8006a3c:	4632      	mov	r2, r6
 8006a3e:	463b      	mov	r3, r7
 8006a40:	4628      	mov	r0, r5
 8006a42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a46:	f000 b857 	b.w	8006af8 <_write_r>

08006a4a <__sseek>:
 8006a4a:	b510      	push	{r4, lr}
 8006a4c:	460c      	mov	r4, r1
 8006a4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a52:	f000 f82d 	bl	8006ab0 <_lseek_r>
 8006a56:	1c43      	adds	r3, r0, #1
 8006a58:	89a3      	ldrh	r3, [r4, #12]
 8006a5a:	bf15      	itete	ne
 8006a5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8006a5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006a62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006a66:	81a3      	strheq	r3, [r4, #12]
 8006a68:	bf18      	it	ne
 8006a6a:	81a3      	strhne	r3, [r4, #12]
 8006a6c:	bd10      	pop	{r4, pc}

08006a6e <__sclose>:
 8006a6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a72:	f000 b80d 	b.w	8006a90 <_close_r>

08006a76 <memset>:
 8006a76:	4402      	add	r2, r0
 8006a78:	4603      	mov	r3, r0
 8006a7a:	4293      	cmp	r3, r2
 8006a7c:	d100      	bne.n	8006a80 <memset+0xa>
 8006a7e:	4770      	bx	lr
 8006a80:	f803 1b01 	strb.w	r1, [r3], #1
 8006a84:	e7f9      	b.n	8006a7a <memset+0x4>
	...

08006a88 <_localeconv_r>:
 8006a88:	4800      	ldr	r0, [pc, #0]	; (8006a8c <_localeconv_r+0x4>)
 8006a8a:	4770      	bx	lr
 8006a8c:	2000015c 	.word	0x2000015c

08006a90 <_close_r>:
 8006a90:	b538      	push	{r3, r4, r5, lr}
 8006a92:	4d06      	ldr	r5, [pc, #24]	; (8006aac <_close_r+0x1c>)
 8006a94:	2300      	movs	r3, #0
 8006a96:	4604      	mov	r4, r0
 8006a98:	4608      	mov	r0, r1
 8006a9a:	602b      	str	r3, [r5, #0]
 8006a9c:	f7fb fb1b 	bl	80020d6 <_close>
 8006aa0:	1c43      	adds	r3, r0, #1
 8006aa2:	d102      	bne.n	8006aaa <_close_r+0x1a>
 8006aa4:	682b      	ldr	r3, [r5, #0]
 8006aa6:	b103      	cbz	r3, 8006aaa <_close_r+0x1a>
 8006aa8:	6023      	str	r3, [r4, #0]
 8006aaa:	bd38      	pop	{r3, r4, r5, pc}
 8006aac:	20000570 	.word	0x20000570

08006ab0 <_lseek_r>:
 8006ab0:	b538      	push	{r3, r4, r5, lr}
 8006ab2:	4d07      	ldr	r5, [pc, #28]	; (8006ad0 <_lseek_r+0x20>)
 8006ab4:	4604      	mov	r4, r0
 8006ab6:	4608      	mov	r0, r1
 8006ab8:	4611      	mov	r1, r2
 8006aba:	2200      	movs	r2, #0
 8006abc:	602a      	str	r2, [r5, #0]
 8006abe:	461a      	mov	r2, r3
 8006ac0:	f7fb fb30 	bl	8002124 <_lseek>
 8006ac4:	1c43      	adds	r3, r0, #1
 8006ac6:	d102      	bne.n	8006ace <_lseek_r+0x1e>
 8006ac8:	682b      	ldr	r3, [r5, #0]
 8006aca:	b103      	cbz	r3, 8006ace <_lseek_r+0x1e>
 8006acc:	6023      	str	r3, [r4, #0]
 8006ace:	bd38      	pop	{r3, r4, r5, pc}
 8006ad0:	20000570 	.word	0x20000570

08006ad4 <_read_r>:
 8006ad4:	b538      	push	{r3, r4, r5, lr}
 8006ad6:	4d07      	ldr	r5, [pc, #28]	; (8006af4 <_read_r+0x20>)
 8006ad8:	4604      	mov	r4, r0
 8006ada:	4608      	mov	r0, r1
 8006adc:	4611      	mov	r1, r2
 8006ade:	2200      	movs	r2, #0
 8006ae0:	602a      	str	r2, [r5, #0]
 8006ae2:	461a      	mov	r2, r3
 8006ae4:	f7fb fabe 	bl	8002064 <_read>
 8006ae8:	1c43      	adds	r3, r0, #1
 8006aea:	d102      	bne.n	8006af2 <_read_r+0x1e>
 8006aec:	682b      	ldr	r3, [r5, #0]
 8006aee:	b103      	cbz	r3, 8006af2 <_read_r+0x1e>
 8006af0:	6023      	str	r3, [r4, #0]
 8006af2:	bd38      	pop	{r3, r4, r5, pc}
 8006af4:	20000570 	.word	0x20000570

08006af8 <_write_r>:
 8006af8:	b538      	push	{r3, r4, r5, lr}
 8006afa:	4d07      	ldr	r5, [pc, #28]	; (8006b18 <_write_r+0x20>)
 8006afc:	4604      	mov	r4, r0
 8006afe:	4608      	mov	r0, r1
 8006b00:	4611      	mov	r1, r2
 8006b02:	2200      	movs	r2, #0
 8006b04:	602a      	str	r2, [r5, #0]
 8006b06:	461a      	mov	r2, r3
 8006b08:	f7fb fac9 	bl	800209e <_write>
 8006b0c:	1c43      	adds	r3, r0, #1
 8006b0e:	d102      	bne.n	8006b16 <_write_r+0x1e>
 8006b10:	682b      	ldr	r3, [r5, #0]
 8006b12:	b103      	cbz	r3, 8006b16 <_write_r+0x1e>
 8006b14:	6023      	str	r3, [r4, #0]
 8006b16:	bd38      	pop	{r3, r4, r5, pc}
 8006b18:	20000570 	.word	0x20000570

08006b1c <__errno>:
 8006b1c:	4b01      	ldr	r3, [pc, #4]	; (8006b24 <__errno+0x8>)
 8006b1e:	6818      	ldr	r0, [r3, #0]
 8006b20:	4770      	bx	lr
 8006b22:	bf00      	nop
 8006b24:	20000068 	.word	0x20000068

08006b28 <__libc_init_array>:
 8006b28:	b570      	push	{r4, r5, r6, lr}
 8006b2a:	4d0d      	ldr	r5, [pc, #52]	; (8006b60 <__libc_init_array+0x38>)
 8006b2c:	4c0d      	ldr	r4, [pc, #52]	; (8006b64 <__libc_init_array+0x3c>)
 8006b2e:	1b64      	subs	r4, r4, r5
 8006b30:	10a4      	asrs	r4, r4, #2
 8006b32:	2600      	movs	r6, #0
 8006b34:	42a6      	cmp	r6, r4
 8006b36:	d109      	bne.n	8006b4c <__libc_init_array+0x24>
 8006b38:	4d0b      	ldr	r5, [pc, #44]	; (8006b68 <__libc_init_array+0x40>)
 8006b3a:	4c0c      	ldr	r4, [pc, #48]	; (8006b6c <__libc_init_array+0x44>)
 8006b3c:	f002 f894 	bl	8008c68 <_init>
 8006b40:	1b64      	subs	r4, r4, r5
 8006b42:	10a4      	asrs	r4, r4, #2
 8006b44:	2600      	movs	r6, #0
 8006b46:	42a6      	cmp	r6, r4
 8006b48:	d105      	bne.n	8006b56 <__libc_init_array+0x2e>
 8006b4a:	bd70      	pop	{r4, r5, r6, pc}
 8006b4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b50:	4798      	blx	r3
 8006b52:	3601      	adds	r6, #1
 8006b54:	e7ee      	b.n	8006b34 <__libc_init_array+0xc>
 8006b56:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b5a:	4798      	blx	r3
 8006b5c:	3601      	adds	r6, #1
 8006b5e:	e7f2      	b.n	8006b46 <__libc_init_array+0x1e>
 8006b60:	08009044 	.word	0x08009044
 8006b64:	08009044 	.word	0x08009044
 8006b68:	08009044 	.word	0x08009044
 8006b6c:	08009048 	.word	0x08009048

08006b70 <__retarget_lock_init_recursive>:
 8006b70:	4770      	bx	lr

08006b72 <__retarget_lock_acquire_recursive>:
 8006b72:	4770      	bx	lr

08006b74 <__retarget_lock_release_recursive>:
 8006b74:	4770      	bx	lr

08006b76 <quorem>:
 8006b76:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b7a:	6903      	ldr	r3, [r0, #16]
 8006b7c:	690c      	ldr	r4, [r1, #16]
 8006b7e:	42a3      	cmp	r3, r4
 8006b80:	4607      	mov	r7, r0
 8006b82:	db7e      	blt.n	8006c82 <quorem+0x10c>
 8006b84:	3c01      	subs	r4, #1
 8006b86:	f101 0814 	add.w	r8, r1, #20
 8006b8a:	f100 0514 	add.w	r5, r0, #20
 8006b8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006b92:	9301      	str	r3, [sp, #4]
 8006b94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006b98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006b9c:	3301      	adds	r3, #1
 8006b9e:	429a      	cmp	r2, r3
 8006ba0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006ba4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006ba8:	fbb2 f6f3 	udiv	r6, r2, r3
 8006bac:	d331      	bcc.n	8006c12 <quorem+0x9c>
 8006bae:	f04f 0e00 	mov.w	lr, #0
 8006bb2:	4640      	mov	r0, r8
 8006bb4:	46ac      	mov	ip, r5
 8006bb6:	46f2      	mov	sl, lr
 8006bb8:	f850 2b04 	ldr.w	r2, [r0], #4
 8006bbc:	b293      	uxth	r3, r2
 8006bbe:	fb06 e303 	mla	r3, r6, r3, lr
 8006bc2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006bc6:	0c1a      	lsrs	r2, r3, #16
 8006bc8:	b29b      	uxth	r3, r3
 8006bca:	ebaa 0303 	sub.w	r3, sl, r3
 8006bce:	f8dc a000 	ldr.w	sl, [ip]
 8006bd2:	fa13 f38a 	uxtah	r3, r3, sl
 8006bd6:	fb06 220e 	mla	r2, r6, lr, r2
 8006bda:	9300      	str	r3, [sp, #0]
 8006bdc:	9b00      	ldr	r3, [sp, #0]
 8006bde:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006be2:	b292      	uxth	r2, r2
 8006be4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006be8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006bec:	f8bd 3000 	ldrh.w	r3, [sp]
 8006bf0:	4581      	cmp	r9, r0
 8006bf2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006bf6:	f84c 3b04 	str.w	r3, [ip], #4
 8006bfa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006bfe:	d2db      	bcs.n	8006bb8 <quorem+0x42>
 8006c00:	f855 300b 	ldr.w	r3, [r5, fp]
 8006c04:	b92b      	cbnz	r3, 8006c12 <quorem+0x9c>
 8006c06:	9b01      	ldr	r3, [sp, #4]
 8006c08:	3b04      	subs	r3, #4
 8006c0a:	429d      	cmp	r5, r3
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	d32c      	bcc.n	8006c6a <quorem+0xf4>
 8006c10:	613c      	str	r4, [r7, #16]
 8006c12:	4638      	mov	r0, r7
 8006c14:	f001 f9a6 	bl	8007f64 <__mcmp>
 8006c18:	2800      	cmp	r0, #0
 8006c1a:	db22      	blt.n	8006c62 <quorem+0xec>
 8006c1c:	3601      	adds	r6, #1
 8006c1e:	4629      	mov	r1, r5
 8006c20:	2000      	movs	r0, #0
 8006c22:	f858 2b04 	ldr.w	r2, [r8], #4
 8006c26:	f8d1 c000 	ldr.w	ip, [r1]
 8006c2a:	b293      	uxth	r3, r2
 8006c2c:	1ac3      	subs	r3, r0, r3
 8006c2e:	0c12      	lsrs	r2, r2, #16
 8006c30:	fa13 f38c 	uxtah	r3, r3, ip
 8006c34:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006c38:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006c42:	45c1      	cmp	r9, r8
 8006c44:	f841 3b04 	str.w	r3, [r1], #4
 8006c48:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006c4c:	d2e9      	bcs.n	8006c22 <quorem+0xac>
 8006c4e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006c52:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006c56:	b922      	cbnz	r2, 8006c62 <quorem+0xec>
 8006c58:	3b04      	subs	r3, #4
 8006c5a:	429d      	cmp	r5, r3
 8006c5c:	461a      	mov	r2, r3
 8006c5e:	d30a      	bcc.n	8006c76 <quorem+0x100>
 8006c60:	613c      	str	r4, [r7, #16]
 8006c62:	4630      	mov	r0, r6
 8006c64:	b003      	add	sp, #12
 8006c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c6a:	6812      	ldr	r2, [r2, #0]
 8006c6c:	3b04      	subs	r3, #4
 8006c6e:	2a00      	cmp	r2, #0
 8006c70:	d1ce      	bne.n	8006c10 <quorem+0x9a>
 8006c72:	3c01      	subs	r4, #1
 8006c74:	e7c9      	b.n	8006c0a <quorem+0x94>
 8006c76:	6812      	ldr	r2, [r2, #0]
 8006c78:	3b04      	subs	r3, #4
 8006c7a:	2a00      	cmp	r2, #0
 8006c7c:	d1f0      	bne.n	8006c60 <quorem+0xea>
 8006c7e:	3c01      	subs	r4, #1
 8006c80:	e7eb      	b.n	8006c5a <quorem+0xe4>
 8006c82:	2000      	movs	r0, #0
 8006c84:	e7ee      	b.n	8006c64 <quorem+0xee>
	...

08006c88 <_dtoa_r>:
 8006c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c8c:	ed2d 8b04 	vpush	{d8-d9}
 8006c90:	69c5      	ldr	r5, [r0, #28]
 8006c92:	b093      	sub	sp, #76	; 0x4c
 8006c94:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006c98:	ec57 6b10 	vmov	r6, r7, d0
 8006c9c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006ca0:	9107      	str	r1, [sp, #28]
 8006ca2:	4604      	mov	r4, r0
 8006ca4:	920a      	str	r2, [sp, #40]	; 0x28
 8006ca6:	930d      	str	r3, [sp, #52]	; 0x34
 8006ca8:	b975      	cbnz	r5, 8006cc8 <_dtoa_r+0x40>
 8006caa:	2010      	movs	r0, #16
 8006cac:	f000 fe2a 	bl	8007904 <malloc>
 8006cb0:	4602      	mov	r2, r0
 8006cb2:	61e0      	str	r0, [r4, #28]
 8006cb4:	b920      	cbnz	r0, 8006cc0 <_dtoa_r+0x38>
 8006cb6:	4bae      	ldr	r3, [pc, #696]	; (8006f70 <_dtoa_r+0x2e8>)
 8006cb8:	21ef      	movs	r1, #239	; 0xef
 8006cba:	48ae      	ldr	r0, [pc, #696]	; (8006f74 <_dtoa_r+0x2ec>)
 8006cbc:	f001 fc90 	bl	80085e0 <__assert_func>
 8006cc0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006cc4:	6005      	str	r5, [r0, #0]
 8006cc6:	60c5      	str	r5, [r0, #12]
 8006cc8:	69e3      	ldr	r3, [r4, #28]
 8006cca:	6819      	ldr	r1, [r3, #0]
 8006ccc:	b151      	cbz	r1, 8006ce4 <_dtoa_r+0x5c>
 8006cce:	685a      	ldr	r2, [r3, #4]
 8006cd0:	604a      	str	r2, [r1, #4]
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	4093      	lsls	r3, r2
 8006cd6:	608b      	str	r3, [r1, #8]
 8006cd8:	4620      	mov	r0, r4
 8006cda:	f000 ff07 	bl	8007aec <_Bfree>
 8006cde:	69e3      	ldr	r3, [r4, #28]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	601a      	str	r2, [r3, #0]
 8006ce4:	1e3b      	subs	r3, r7, #0
 8006ce6:	bfbb      	ittet	lt
 8006ce8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006cec:	9303      	strlt	r3, [sp, #12]
 8006cee:	2300      	movge	r3, #0
 8006cf0:	2201      	movlt	r2, #1
 8006cf2:	bfac      	ite	ge
 8006cf4:	f8c8 3000 	strge.w	r3, [r8]
 8006cf8:	f8c8 2000 	strlt.w	r2, [r8]
 8006cfc:	4b9e      	ldr	r3, [pc, #632]	; (8006f78 <_dtoa_r+0x2f0>)
 8006cfe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006d02:	ea33 0308 	bics.w	r3, r3, r8
 8006d06:	d11b      	bne.n	8006d40 <_dtoa_r+0xb8>
 8006d08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d0a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006d0e:	6013      	str	r3, [r2, #0]
 8006d10:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006d14:	4333      	orrs	r3, r6
 8006d16:	f000 8593 	beq.w	8007840 <_dtoa_r+0xbb8>
 8006d1a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d1c:	b963      	cbnz	r3, 8006d38 <_dtoa_r+0xb0>
 8006d1e:	4b97      	ldr	r3, [pc, #604]	; (8006f7c <_dtoa_r+0x2f4>)
 8006d20:	e027      	b.n	8006d72 <_dtoa_r+0xea>
 8006d22:	4b97      	ldr	r3, [pc, #604]	; (8006f80 <_dtoa_r+0x2f8>)
 8006d24:	9300      	str	r3, [sp, #0]
 8006d26:	3308      	adds	r3, #8
 8006d28:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006d2a:	6013      	str	r3, [r2, #0]
 8006d2c:	9800      	ldr	r0, [sp, #0]
 8006d2e:	b013      	add	sp, #76	; 0x4c
 8006d30:	ecbd 8b04 	vpop	{d8-d9}
 8006d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d38:	4b90      	ldr	r3, [pc, #576]	; (8006f7c <_dtoa_r+0x2f4>)
 8006d3a:	9300      	str	r3, [sp, #0]
 8006d3c:	3303      	adds	r3, #3
 8006d3e:	e7f3      	b.n	8006d28 <_dtoa_r+0xa0>
 8006d40:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006d44:	2200      	movs	r2, #0
 8006d46:	ec51 0b17 	vmov	r0, r1, d7
 8006d4a:	eeb0 8a47 	vmov.f32	s16, s14
 8006d4e:	eef0 8a67 	vmov.f32	s17, s15
 8006d52:	2300      	movs	r3, #0
 8006d54:	f7f9 fec0 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d58:	4681      	mov	r9, r0
 8006d5a:	b160      	cbz	r0, 8006d76 <_dtoa_r+0xee>
 8006d5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006d5e:	2301      	movs	r3, #1
 8006d60:	6013      	str	r3, [r2, #0]
 8006d62:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	f000 8568 	beq.w	800783a <_dtoa_r+0xbb2>
 8006d6a:	4b86      	ldr	r3, [pc, #536]	; (8006f84 <_dtoa_r+0x2fc>)
 8006d6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006d6e:	6013      	str	r3, [r2, #0]
 8006d70:	3b01      	subs	r3, #1
 8006d72:	9300      	str	r3, [sp, #0]
 8006d74:	e7da      	b.n	8006d2c <_dtoa_r+0xa4>
 8006d76:	aa10      	add	r2, sp, #64	; 0x40
 8006d78:	a911      	add	r1, sp, #68	; 0x44
 8006d7a:	4620      	mov	r0, r4
 8006d7c:	eeb0 0a48 	vmov.f32	s0, s16
 8006d80:	eef0 0a68 	vmov.f32	s1, s17
 8006d84:	f001 f994 	bl	80080b0 <__d2b>
 8006d88:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006d8c:	4682      	mov	sl, r0
 8006d8e:	2d00      	cmp	r5, #0
 8006d90:	d07f      	beq.n	8006e92 <_dtoa_r+0x20a>
 8006d92:	ee18 3a90 	vmov	r3, s17
 8006d96:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d9a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006d9e:	ec51 0b18 	vmov	r0, r1, d8
 8006da2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006da6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006daa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006dae:	4619      	mov	r1, r3
 8006db0:	2200      	movs	r2, #0
 8006db2:	4b75      	ldr	r3, [pc, #468]	; (8006f88 <_dtoa_r+0x300>)
 8006db4:	f7f9 fa70 	bl	8000298 <__aeabi_dsub>
 8006db8:	a367      	add	r3, pc, #412	; (adr r3, 8006f58 <_dtoa_r+0x2d0>)
 8006dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dbe:	f7f9 fc23 	bl	8000608 <__aeabi_dmul>
 8006dc2:	a367      	add	r3, pc, #412	; (adr r3, 8006f60 <_dtoa_r+0x2d8>)
 8006dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc8:	f7f9 fa68 	bl	800029c <__adddf3>
 8006dcc:	4606      	mov	r6, r0
 8006dce:	4628      	mov	r0, r5
 8006dd0:	460f      	mov	r7, r1
 8006dd2:	f7f9 fbaf 	bl	8000534 <__aeabi_i2d>
 8006dd6:	a364      	add	r3, pc, #400	; (adr r3, 8006f68 <_dtoa_r+0x2e0>)
 8006dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ddc:	f7f9 fc14 	bl	8000608 <__aeabi_dmul>
 8006de0:	4602      	mov	r2, r0
 8006de2:	460b      	mov	r3, r1
 8006de4:	4630      	mov	r0, r6
 8006de6:	4639      	mov	r1, r7
 8006de8:	f7f9 fa58 	bl	800029c <__adddf3>
 8006dec:	4606      	mov	r6, r0
 8006dee:	460f      	mov	r7, r1
 8006df0:	f7f9 feba 	bl	8000b68 <__aeabi_d2iz>
 8006df4:	2200      	movs	r2, #0
 8006df6:	4683      	mov	fp, r0
 8006df8:	2300      	movs	r3, #0
 8006dfa:	4630      	mov	r0, r6
 8006dfc:	4639      	mov	r1, r7
 8006dfe:	f7f9 fe75 	bl	8000aec <__aeabi_dcmplt>
 8006e02:	b148      	cbz	r0, 8006e18 <_dtoa_r+0x190>
 8006e04:	4658      	mov	r0, fp
 8006e06:	f7f9 fb95 	bl	8000534 <__aeabi_i2d>
 8006e0a:	4632      	mov	r2, r6
 8006e0c:	463b      	mov	r3, r7
 8006e0e:	f7f9 fe63 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e12:	b908      	cbnz	r0, 8006e18 <_dtoa_r+0x190>
 8006e14:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e18:	f1bb 0f16 	cmp.w	fp, #22
 8006e1c:	d857      	bhi.n	8006ece <_dtoa_r+0x246>
 8006e1e:	4b5b      	ldr	r3, [pc, #364]	; (8006f8c <_dtoa_r+0x304>)
 8006e20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006e24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e28:	ec51 0b18 	vmov	r0, r1, d8
 8006e2c:	f7f9 fe5e 	bl	8000aec <__aeabi_dcmplt>
 8006e30:	2800      	cmp	r0, #0
 8006e32:	d04e      	beq.n	8006ed2 <_dtoa_r+0x24a>
 8006e34:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e38:	2300      	movs	r3, #0
 8006e3a:	930c      	str	r3, [sp, #48]	; 0x30
 8006e3c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e3e:	1b5b      	subs	r3, r3, r5
 8006e40:	1e5a      	subs	r2, r3, #1
 8006e42:	bf45      	ittet	mi
 8006e44:	f1c3 0301 	rsbmi	r3, r3, #1
 8006e48:	9305      	strmi	r3, [sp, #20]
 8006e4a:	2300      	movpl	r3, #0
 8006e4c:	2300      	movmi	r3, #0
 8006e4e:	9206      	str	r2, [sp, #24]
 8006e50:	bf54      	ite	pl
 8006e52:	9305      	strpl	r3, [sp, #20]
 8006e54:	9306      	strmi	r3, [sp, #24]
 8006e56:	f1bb 0f00 	cmp.w	fp, #0
 8006e5a:	db3c      	blt.n	8006ed6 <_dtoa_r+0x24e>
 8006e5c:	9b06      	ldr	r3, [sp, #24]
 8006e5e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006e62:	445b      	add	r3, fp
 8006e64:	9306      	str	r3, [sp, #24]
 8006e66:	2300      	movs	r3, #0
 8006e68:	9308      	str	r3, [sp, #32]
 8006e6a:	9b07      	ldr	r3, [sp, #28]
 8006e6c:	2b09      	cmp	r3, #9
 8006e6e:	d868      	bhi.n	8006f42 <_dtoa_r+0x2ba>
 8006e70:	2b05      	cmp	r3, #5
 8006e72:	bfc4      	itt	gt
 8006e74:	3b04      	subgt	r3, #4
 8006e76:	9307      	strgt	r3, [sp, #28]
 8006e78:	9b07      	ldr	r3, [sp, #28]
 8006e7a:	f1a3 0302 	sub.w	r3, r3, #2
 8006e7e:	bfcc      	ite	gt
 8006e80:	2500      	movgt	r5, #0
 8006e82:	2501      	movle	r5, #1
 8006e84:	2b03      	cmp	r3, #3
 8006e86:	f200 8085 	bhi.w	8006f94 <_dtoa_r+0x30c>
 8006e8a:	e8df f003 	tbb	[pc, r3]
 8006e8e:	3b2e      	.short	0x3b2e
 8006e90:	5839      	.short	0x5839
 8006e92:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006e96:	441d      	add	r5, r3
 8006e98:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006e9c:	2b20      	cmp	r3, #32
 8006e9e:	bfc1      	itttt	gt
 8006ea0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006ea4:	fa08 f803 	lslgt.w	r8, r8, r3
 8006ea8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006eac:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006eb0:	bfd6      	itet	le
 8006eb2:	f1c3 0320 	rsble	r3, r3, #32
 8006eb6:	ea48 0003 	orrgt.w	r0, r8, r3
 8006eba:	fa06 f003 	lslle.w	r0, r6, r3
 8006ebe:	f7f9 fb29 	bl	8000514 <__aeabi_ui2d>
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006ec8:	3d01      	subs	r5, #1
 8006eca:	920e      	str	r2, [sp, #56]	; 0x38
 8006ecc:	e76f      	b.n	8006dae <_dtoa_r+0x126>
 8006ece:	2301      	movs	r3, #1
 8006ed0:	e7b3      	b.n	8006e3a <_dtoa_r+0x1b2>
 8006ed2:	900c      	str	r0, [sp, #48]	; 0x30
 8006ed4:	e7b2      	b.n	8006e3c <_dtoa_r+0x1b4>
 8006ed6:	9b05      	ldr	r3, [sp, #20]
 8006ed8:	eba3 030b 	sub.w	r3, r3, fp
 8006edc:	9305      	str	r3, [sp, #20]
 8006ede:	f1cb 0300 	rsb	r3, fp, #0
 8006ee2:	9308      	str	r3, [sp, #32]
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ee8:	e7bf      	b.n	8006e6a <_dtoa_r+0x1e2>
 8006eea:	2300      	movs	r3, #0
 8006eec:	9309      	str	r3, [sp, #36]	; 0x24
 8006eee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	dc52      	bgt.n	8006f9a <_dtoa_r+0x312>
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	9301      	str	r3, [sp, #4]
 8006ef8:	9304      	str	r3, [sp, #16]
 8006efa:	461a      	mov	r2, r3
 8006efc:	920a      	str	r2, [sp, #40]	; 0x28
 8006efe:	e00b      	b.n	8006f18 <_dtoa_r+0x290>
 8006f00:	2301      	movs	r3, #1
 8006f02:	e7f3      	b.n	8006eec <_dtoa_r+0x264>
 8006f04:	2300      	movs	r3, #0
 8006f06:	9309      	str	r3, [sp, #36]	; 0x24
 8006f08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f0a:	445b      	add	r3, fp
 8006f0c:	9301      	str	r3, [sp, #4]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	9304      	str	r3, [sp, #16]
 8006f14:	bfb8      	it	lt
 8006f16:	2301      	movlt	r3, #1
 8006f18:	69e0      	ldr	r0, [r4, #28]
 8006f1a:	2100      	movs	r1, #0
 8006f1c:	2204      	movs	r2, #4
 8006f1e:	f102 0614 	add.w	r6, r2, #20
 8006f22:	429e      	cmp	r6, r3
 8006f24:	d93d      	bls.n	8006fa2 <_dtoa_r+0x31a>
 8006f26:	6041      	str	r1, [r0, #4]
 8006f28:	4620      	mov	r0, r4
 8006f2a:	f000 fd9f 	bl	8007a6c <_Balloc>
 8006f2e:	9000      	str	r0, [sp, #0]
 8006f30:	2800      	cmp	r0, #0
 8006f32:	d139      	bne.n	8006fa8 <_dtoa_r+0x320>
 8006f34:	4b16      	ldr	r3, [pc, #88]	; (8006f90 <_dtoa_r+0x308>)
 8006f36:	4602      	mov	r2, r0
 8006f38:	f240 11af 	movw	r1, #431	; 0x1af
 8006f3c:	e6bd      	b.n	8006cba <_dtoa_r+0x32>
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e7e1      	b.n	8006f06 <_dtoa_r+0x27e>
 8006f42:	2501      	movs	r5, #1
 8006f44:	2300      	movs	r3, #0
 8006f46:	9307      	str	r3, [sp, #28]
 8006f48:	9509      	str	r5, [sp, #36]	; 0x24
 8006f4a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f4e:	9301      	str	r3, [sp, #4]
 8006f50:	9304      	str	r3, [sp, #16]
 8006f52:	2200      	movs	r2, #0
 8006f54:	2312      	movs	r3, #18
 8006f56:	e7d1      	b.n	8006efc <_dtoa_r+0x274>
 8006f58:	636f4361 	.word	0x636f4361
 8006f5c:	3fd287a7 	.word	0x3fd287a7
 8006f60:	8b60c8b3 	.word	0x8b60c8b3
 8006f64:	3fc68a28 	.word	0x3fc68a28
 8006f68:	509f79fb 	.word	0x509f79fb
 8006f6c:	3fd34413 	.word	0x3fd34413
 8006f70:	08008d0d 	.word	0x08008d0d
 8006f74:	08008d24 	.word	0x08008d24
 8006f78:	7ff00000 	.word	0x7ff00000
 8006f7c:	08008d09 	.word	0x08008d09
 8006f80:	08008d00 	.word	0x08008d00
 8006f84:	08008cdd 	.word	0x08008cdd
 8006f88:	3ff80000 	.word	0x3ff80000
 8006f8c:	08008e10 	.word	0x08008e10
 8006f90:	08008d7c 	.word	0x08008d7c
 8006f94:	2301      	movs	r3, #1
 8006f96:	9309      	str	r3, [sp, #36]	; 0x24
 8006f98:	e7d7      	b.n	8006f4a <_dtoa_r+0x2c2>
 8006f9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f9c:	9301      	str	r3, [sp, #4]
 8006f9e:	9304      	str	r3, [sp, #16]
 8006fa0:	e7ba      	b.n	8006f18 <_dtoa_r+0x290>
 8006fa2:	3101      	adds	r1, #1
 8006fa4:	0052      	lsls	r2, r2, #1
 8006fa6:	e7ba      	b.n	8006f1e <_dtoa_r+0x296>
 8006fa8:	69e3      	ldr	r3, [r4, #28]
 8006faa:	9a00      	ldr	r2, [sp, #0]
 8006fac:	601a      	str	r2, [r3, #0]
 8006fae:	9b04      	ldr	r3, [sp, #16]
 8006fb0:	2b0e      	cmp	r3, #14
 8006fb2:	f200 80a8 	bhi.w	8007106 <_dtoa_r+0x47e>
 8006fb6:	2d00      	cmp	r5, #0
 8006fb8:	f000 80a5 	beq.w	8007106 <_dtoa_r+0x47e>
 8006fbc:	f1bb 0f00 	cmp.w	fp, #0
 8006fc0:	dd38      	ble.n	8007034 <_dtoa_r+0x3ac>
 8006fc2:	4bc0      	ldr	r3, [pc, #768]	; (80072c4 <_dtoa_r+0x63c>)
 8006fc4:	f00b 020f 	and.w	r2, fp, #15
 8006fc8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fcc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006fd0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8006fd4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006fd8:	d019      	beq.n	800700e <_dtoa_r+0x386>
 8006fda:	4bbb      	ldr	r3, [pc, #748]	; (80072c8 <_dtoa_r+0x640>)
 8006fdc:	ec51 0b18 	vmov	r0, r1, d8
 8006fe0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006fe4:	f7f9 fc3a 	bl	800085c <__aeabi_ddiv>
 8006fe8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fec:	f008 080f 	and.w	r8, r8, #15
 8006ff0:	2503      	movs	r5, #3
 8006ff2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 80072c8 <_dtoa_r+0x640>
 8006ff6:	f1b8 0f00 	cmp.w	r8, #0
 8006ffa:	d10a      	bne.n	8007012 <_dtoa_r+0x38a>
 8006ffc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007000:	4632      	mov	r2, r6
 8007002:	463b      	mov	r3, r7
 8007004:	f7f9 fc2a 	bl	800085c <__aeabi_ddiv>
 8007008:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800700c:	e02b      	b.n	8007066 <_dtoa_r+0x3de>
 800700e:	2502      	movs	r5, #2
 8007010:	e7ef      	b.n	8006ff2 <_dtoa_r+0x36a>
 8007012:	f018 0f01 	tst.w	r8, #1
 8007016:	d008      	beq.n	800702a <_dtoa_r+0x3a2>
 8007018:	4630      	mov	r0, r6
 800701a:	4639      	mov	r1, r7
 800701c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007020:	f7f9 faf2 	bl	8000608 <__aeabi_dmul>
 8007024:	3501      	adds	r5, #1
 8007026:	4606      	mov	r6, r0
 8007028:	460f      	mov	r7, r1
 800702a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800702e:	f109 0908 	add.w	r9, r9, #8
 8007032:	e7e0      	b.n	8006ff6 <_dtoa_r+0x36e>
 8007034:	f000 809f 	beq.w	8007176 <_dtoa_r+0x4ee>
 8007038:	f1cb 0600 	rsb	r6, fp, #0
 800703c:	4ba1      	ldr	r3, [pc, #644]	; (80072c4 <_dtoa_r+0x63c>)
 800703e:	4fa2      	ldr	r7, [pc, #648]	; (80072c8 <_dtoa_r+0x640>)
 8007040:	f006 020f 	and.w	r2, r6, #15
 8007044:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800704c:	ec51 0b18 	vmov	r0, r1, d8
 8007050:	f7f9 fada 	bl	8000608 <__aeabi_dmul>
 8007054:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007058:	1136      	asrs	r6, r6, #4
 800705a:	2300      	movs	r3, #0
 800705c:	2502      	movs	r5, #2
 800705e:	2e00      	cmp	r6, #0
 8007060:	d17e      	bne.n	8007160 <_dtoa_r+0x4d8>
 8007062:	2b00      	cmp	r3, #0
 8007064:	d1d0      	bne.n	8007008 <_dtoa_r+0x380>
 8007066:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007068:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800706c:	2b00      	cmp	r3, #0
 800706e:	f000 8084 	beq.w	800717a <_dtoa_r+0x4f2>
 8007072:	4b96      	ldr	r3, [pc, #600]	; (80072cc <_dtoa_r+0x644>)
 8007074:	2200      	movs	r2, #0
 8007076:	4640      	mov	r0, r8
 8007078:	4649      	mov	r1, r9
 800707a:	f7f9 fd37 	bl	8000aec <__aeabi_dcmplt>
 800707e:	2800      	cmp	r0, #0
 8007080:	d07b      	beq.n	800717a <_dtoa_r+0x4f2>
 8007082:	9b04      	ldr	r3, [sp, #16]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d078      	beq.n	800717a <_dtoa_r+0x4f2>
 8007088:	9b01      	ldr	r3, [sp, #4]
 800708a:	2b00      	cmp	r3, #0
 800708c:	dd39      	ble.n	8007102 <_dtoa_r+0x47a>
 800708e:	4b90      	ldr	r3, [pc, #576]	; (80072d0 <_dtoa_r+0x648>)
 8007090:	2200      	movs	r2, #0
 8007092:	4640      	mov	r0, r8
 8007094:	4649      	mov	r1, r9
 8007096:	f7f9 fab7 	bl	8000608 <__aeabi_dmul>
 800709a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800709e:	9e01      	ldr	r6, [sp, #4]
 80070a0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80070a4:	3501      	adds	r5, #1
 80070a6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80070aa:	4628      	mov	r0, r5
 80070ac:	f7f9 fa42 	bl	8000534 <__aeabi_i2d>
 80070b0:	4642      	mov	r2, r8
 80070b2:	464b      	mov	r3, r9
 80070b4:	f7f9 faa8 	bl	8000608 <__aeabi_dmul>
 80070b8:	4b86      	ldr	r3, [pc, #536]	; (80072d4 <_dtoa_r+0x64c>)
 80070ba:	2200      	movs	r2, #0
 80070bc:	f7f9 f8ee 	bl	800029c <__adddf3>
 80070c0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80070c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070c8:	9303      	str	r3, [sp, #12]
 80070ca:	2e00      	cmp	r6, #0
 80070cc:	d158      	bne.n	8007180 <_dtoa_r+0x4f8>
 80070ce:	4b82      	ldr	r3, [pc, #520]	; (80072d8 <_dtoa_r+0x650>)
 80070d0:	2200      	movs	r2, #0
 80070d2:	4640      	mov	r0, r8
 80070d4:	4649      	mov	r1, r9
 80070d6:	f7f9 f8df 	bl	8000298 <__aeabi_dsub>
 80070da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80070de:	4680      	mov	r8, r0
 80070e0:	4689      	mov	r9, r1
 80070e2:	f7f9 fd21 	bl	8000b28 <__aeabi_dcmpgt>
 80070e6:	2800      	cmp	r0, #0
 80070e8:	f040 8296 	bne.w	8007618 <_dtoa_r+0x990>
 80070ec:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80070f0:	4640      	mov	r0, r8
 80070f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80070f6:	4649      	mov	r1, r9
 80070f8:	f7f9 fcf8 	bl	8000aec <__aeabi_dcmplt>
 80070fc:	2800      	cmp	r0, #0
 80070fe:	f040 8289 	bne.w	8007614 <_dtoa_r+0x98c>
 8007102:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007106:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007108:	2b00      	cmp	r3, #0
 800710a:	f2c0 814e 	blt.w	80073aa <_dtoa_r+0x722>
 800710e:	f1bb 0f0e 	cmp.w	fp, #14
 8007112:	f300 814a 	bgt.w	80073aa <_dtoa_r+0x722>
 8007116:	4b6b      	ldr	r3, [pc, #428]	; (80072c4 <_dtoa_r+0x63c>)
 8007118:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800711c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007120:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007122:	2b00      	cmp	r3, #0
 8007124:	f280 80dc 	bge.w	80072e0 <_dtoa_r+0x658>
 8007128:	9b04      	ldr	r3, [sp, #16]
 800712a:	2b00      	cmp	r3, #0
 800712c:	f300 80d8 	bgt.w	80072e0 <_dtoa_r+0x658>
 8007130:	f040 826f 	bne.w	8007612 <_dtoa_r+0x98a>
 8007134:	4b68      	ldr	r3, [pc, #416]	; (80072d8 <_dtoa_r+0x650>)
 8007136:	2200      	movs	r2, #0
 8007138:	4640      	mov	r0, r8
 800713a:	4649      	mov	r1, r9
 800713c:	f7f9 fa64 	bl	8000608 <__aeabi_dmul>
 8007140:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007144:	f7f9 fce6 	bl	8000b14 <__aeabi_dcmpge>
 8007148:	9e04      	ldr	r6, [sp, #16]
 800714a:	4637      	mov	r7, r6
 800714c:	2800      	cmp	r0, #0
 800714e:	f040 8245 	bne.w	80075dc <_dtoa_r+0x954>
 8007152:	9d00      	ldr	r5, [sp, #0]
 8007154:	2331      	movs	r3, #49	; 0x31
 8007156:	f805 3b01 	strb.w	r3, [r5], #1
 800715a:	f10b 0b01 	add.w	fp, fp, #1
 800715e:	e241      	b.n	80075e4 <_dtoa_r+0x95c>
 8007160:	07f2      	lsls	r2, r6, #31
 8007162:	d505      	bpl.n	8007170 <_dtoa_r+0x4e8>
 8007164:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007168:	f7f9 fa4e 	bl	8000608 <__aeabi_dmul>
 800716c:	3501      	adds	r5, #1
 800716e:	2301      	movs	r3, #1
 8007170:	1076      	asrs	r6, r6, #1
 8007172:	3708      	adds	r7, #8
 8007174:	e773      	b.n	800705e <_dtoa_r+0x3d6>
 8007176:	2502      	movs	r5, #2
 8007178:	e775      	b.n	8007066 <_dtoa_r+0x3de>
 800717a:	9e04      	ldr	r6, [sp, #16]
 800717c:	465f      	mov	r7, fp
 800717e:	e792      	b.n	80070a6 <_dtoa_r+0x41e>
 8007180:	9900      	ldr	r1, [sp, #0]
 8007182:	4b50      	ldr	r3, [pc, #320]	; (80072c4 <_dtoa_r+0x63c>)
 8007184:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007188:	4431      	add	r1, r6
 800718a:	9102      	str	r1, [sp, #8]
 800718c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800718e:	eeb0 9a47 	vmov.f32	s18, s14
 8007192:	eef0 9a67 	vmov.f32	s19, s15
 8007196:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800719a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800719e:	2900      	cmp	r1, #0
 80071a0:	d044      	beq.n	800722c <_dtoa_r+0x5a4>
 80071a2:	494e      	ldr	r1, [pc, #312]	; (80072dc <_dtoa_r+0x654>)
 80071a4:	2000      	movs	r0, #0
 80071a6:	f7f9 fb59 	bl	800085c <__aeabi_ddiv>
 80071aa:	ec53 2b19 	vmov	r2, r3, d9
 80071ae:	f7f9 f873 	bl	8000298 <__aeabi_dsub>
 80071b2:	9d00      	ldr	r5, [sp, #0]
 80071b4:	ec41 0b19 	vmov	d9, r0, r1
 80071b8:	4649      	mov	r1, r9
 80071ba:	4640      	mov	r0, r8
 80071bc:	f7f9 fcd4 	bl	8000b68 <__aeabi_d2iz>
 80071c0:	4606      	mov	r6, r0
 80071c2:	f7f9 f9b7 	bl	8000534 <__aeabi_i2d>
 80071c6:	4602      	mov	r2, r0
 80071c8:	460b      	mov	r3, r1
 80071ca:	4640      	mov	r0, r8
 80071cc:	4649      	mov	r1, r9
 80071ce:	f7f9 f863 	bl	8000298 <__aeabi_dsub>
 80071d2:	3630      	adds	r6, #48	; 0x30
 80071d4:	f805 6b01 	strb.w	r6, [r5], #1
 80071d8:	ec53 2b19 	vmov	r2, r3, d9
 80071dc:	4680      	mov	r8, r0
 80071de:	4689      	mov	r9, r1
 80071e0:	f7f9 fc84 	bl	8000aec <__aeabi_dcmplt>
 80071e4:	2800      	cmp	r0, #0
 80071e6:	d164      	bne.n	80072b2 <_dtoa_r+0x62a>
 80071e8:	4642      	mov	r2, r8
 80071ea:	464b      	mov	r3, r9
 80071ec:	4937      	ldr	r1, [pc, #220]	; (80072cc <_dtoa_r+0x644>)
 80071ee:	2000      	movs	r0, #0
 80071f0:	f7f9 f852 	bl	8000298 <__aeabi_dsub>
 80071f4:	ec53 2b19 	vmov	r2, r3, d9
 80071f8:	f7f9 fc78 	bl	8000aec <__aeabi_dcmplt>
 80071fc:	2800      	cmp	r0, #0
 80071fe:	f040 80b6 	bne.w	800736e <_dtoa_r+0x6e6>
 8007202:	9b02      	ldr	r3, [sp, #8]
 8007204:	429d      	cmp	r5, r3
 8007206:	f43f af7c 	beq.w	8007102 <_dtoa_r+0x47a>
 800720a:	4b31      	ldr	r3, [pc, #196]	; (80072d0 <_dtoa_r+0x648>)
 800720c:	ec51 0b19 	vmov	r0, r1, d9
 8007210:	2200      	movs	r2, #0
 8007212:	f7f9 f9f9 	bl	8000608 <__aeabi_dmul>
 8007216:	4b2e      	ldr	r3, [pc, #184]	; (80072d0 <_dtoa_r+0x648>)
 8007218:	ec41 0b19 	vmov	d9, r0, r1
 800721c:	2200      	movs	r2, #0
 800721e:	4640      	mov	r0, r8
 8007220:	4649      	mov	r1, r9
 8007222:	f7f9 f9f1 	bl	8000608 <__aeabi_dmul>
 8007226:	4680      	mov	r8, r0
 8007228:	4689      	mov	r9, r1
 800722a:	e7c5      	b.n	80071b8 <_dtoa_r+0x530>
 800722c:	ec51 0b17 	vmov	r0, r1, d7
 8007230:	f7f9 f9ea 	bl	8000608 <__aeabi_dmul>
 8007234:	9b02      	ldr	r3, [sp, #8]
 8007236:	9d00      	ldr	r5, [sp, #0]
 8007238:	930f      	str	r3, [sp, #60]	; 0x3c
 800723a:	ec41 0b19 	vmov	d9, r0, r1
 800723e:	4649      	mov	r1, r9
 8007240:	4640      	mov	r0, r8
 8007242:	f7f9 fc91 	bl	8000b68 <__aeabi_d2iz>
 8007246:	4606      	mov	r6, r0
 8007248:	f7f9 f974 	bl	8000534 <__aeabi_i2d>
 800724c:	3630      	adds	r6, #48	; 0x30
 800724e:	4602      	mov	r2, r0
 8007250:	460b      	mov	r3, r1
 8007252:	4640      	mov	r0, r8
 8007254:	4649      	mov	r1, r9
 8007256:	f7f9 f81f 	bl	8000298 <__aeabi_dsub>
 800725a:	f805 6b01 	strb.w	r6, [r5], #1
 800725e:	9b02      	ldr	r3, [sp, #8]
 8007260:	429d      	cmp	r5, r3
 8007262:	4680      	mov	r8, r0
 8007264:	4689      	mov	r9, r1
 8007266:	f04f 0200 	mov.w	r2, #0
 800726a:	d124      	bne.n	80072b6 <_dtoa_r+0x62e>
 800726c:	4b1b      	ldr	r3, [pc, #108]	; (80072dc <_dtoa_r+0x654>)
 800726e:	ec51 0b19 	vmov	r0, r1, d9
 8007272:	f7f9 f813 	bl	800029c <__adddf3>
 8007276:	4602      	mov	r2, r0
 8007278:	460b      	mov	r3, r1
 800727a:	4640      	mov	r0, r8
 800727c:	4649      	mov	r1, r9
 800727e:	f7f9 fc53 	bl	8000b28 <__aeabi_dcmpgt>
 8007282:	2800      	cmp	r0, #0
 8007284:	d173      	bne.n	800736e <_dtoa_r+0x6e6>
 8007286:	ec53 2b19 	vmov	r2, r3, d9
 800728a:	4914      	ldr	r1, [pc, #80]	; (80072dc <_dtoa_r+0x654>)
 800728c:	2000      	movs	r0, #0
 800728e:	f7f9 f803 	bl	8000298 <__aeabi_dsub>
 8007292:	4602      	mov	r2, r0
 8007294:	460b      	mov	r3, r1
 8007296:	4640      	mov	r0, r8
 8007298:	4649      	mov	r1, r9
 800729a:	f7f9 fc27 	bl	8000aec <__aeabi_dcmplt>
 800729e:	2800      	cmp	r0, #0
 80072a0:	f43f af2f 	beq.w	8007102 <_dtoa_r+0x47a>
 80072a4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80072a6:	1e6b      	subs	r3, r5, #1
 80072a8:	930f      	str	r3, [sp, #60]	; 0x3c
 80072aa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80072ae:	2b30      	cmp	r3, #48	; 0x30
 80072b0:	d0f8      	beq.n	80072a4 <_dtoa_r+0x61c>
 80072b2:	46bb      	mov	fp, r7
 80072b4:	e04a      	b.n	800734c <_dtoa_r+0x6c4>
 80072b6:	4b06      	ldr	r3, [pc, #24]	; (80072d0 <_dtoa_r+0x648>)
 80072b8:	f7f9 f9a6 	bl	8000608 <__aeabi_dmul>
 80072bc:	4680      	mov	r8, r0
 80072be:	4689      	mov	r9, r1
 80072c0:	e7bd      	b.n	800723e <_dtoa_r+0x5b6>
 80072c2:	bf00      	nop
 80072c4:	08008e10 	.word	0x08008e10
 80072c8:	08008de8 	.word	0x08008de8
 80072cc:	3ff00000 	.word	0x3ff00000
 80072d0:	40240000 	.word	0x40240000
 80072d4:	401c0000 	.word	0x401c0000
 80072d8:	40140000 	.word	0x40140000
 80072dc:	3fe00000 	.word	0x3fe00000
 80072e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80072e4:	9d00      	ldr	r5, [sp, #0]
 80072e6:	4642      	mov	r2, r8
 80072e8:	464b      	mov	r3, r9
 80072ea:	4630      	mov	r0, r6
 80072ec:	4639      	mov	r1, r7
 80072ee:	f7f9 fab5 	bl	800085c <__aeabi_ddiv>
 80072f2:	f7f9 fc39 	bl	8000b68 <__aeabi_d2iz>
 80072f6:	9001      	str	r0, [sp, #4]
 80072f8:	f7f9 f91c 	bl	8000534 <__aeabi_i2d>
 80072fc:	4642      	mov	r2, r8
 80072fe:	464b      	mov	r3, r9
 8007300:	f7f9 f982 	bl	8000608 <__aeabi_dmul>
 8007304:	4602      	mov	r2, r0
 8007306:	460b      	mov	r3, r1
 8007308:	4630      	mov	r0, r6
 800730a:	4639      	mov	r1, r7
 800730c:	f7f8 ffc4 	bl	8000298 <__aeabi_dsub>
 8007310:	9e01      	ldr	r6, [sp, #4]
 8007312:	9f04      	ldr	r7, [sp, #16]
 8007314:	3630      	adds	r6, #48	; 0x30
 8007316:	f805 6b01 	strb.w	r6, [r5], #1
 800731a:	9e00      	ldr	r6, [sp, #0]
 800731c:	1bae      	subs	r6, r5, r6
 800731e:	42b7      	cmp	r7, r6
 8007320:	4602      	mov	r2, r0
 8007322:	460b      	mov	r3, r1
 8007324:	d134      	bne.n	8007390 <_dtoa_r+0x708>
 8007326:	f7f8 ffb9 	bl	800029c <__adddf3>
 800732a:	4642      	mov	r2, r8
 800732c:	464b      	mov	r3, r9
 800732e:	4606      	mov	r6, r0
 8007330:	460f      	mov	r7, r1
 8007332:	f7f9 fbf9 	bl	8000b28 <__aeabi_dcmpgt>
 8007336:	b9c8      	cbnz	r0, 800736c <_dtoa_r+0x6e4>
 8007338:	4642      	mov	r2, r8
 800733a:	464b      	mov	r3, r9
 800733c:	4630      	mov	r0, r6
 800733e:	4639      	mov	r1, r7
 8007340:	f7f9 fbca 	bl	8000ad8 <__aeabi_dcmpeq>
 8007344:	b110      	cbz	r0, 800734c <_dtoa_r+0x6c4>
 8007346:	9b01      	ldr	r3, [sp, #4]
 8007348:	07db      	lsls	r3, r3, #31
 800734a:	d40f      	bmi.n	800736c <_dtoa_r+0x6e4>
 800734c:	4651      	mov	r1, sl
 800734e:	4620      	mov	r0, r4
 8007350:	f000 fbcc 	bl	8007aec <_Bfree>
 8007354:	2300      	movs	r3, #0
 8007356:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007358:	702b      	strb	r3, [r5, #0]
 800735a:	f10b 0301 	add.w	r3, fp, #1
 800735e:	6013      	str	r3, [r2, #0]
 8007360:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007362:	2b00      	cmp	r3, #0
 8007364:	f43f ace2 	beq.w	8006d2c <_dtoa_r+0xa4>
 8007368:	601d      	str	r5, [r3, #0]
 800736a:	e4df      	b.n	8006d2c <_dtoa_r+0xa4>
 800736c:	465f      	mov	r7, fp
 800736e:	462b      	mov	r3, r5
 8007370:	461d      	mov	r5, r3
 8007372:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007376:	2a39      	cmp	r2, #57	; 0x39
 8007378:	d106      	bne.n	8007388 <_dtoa_r+0x700>
 800737a:	9a00      	ldr	r2, [sp, #0]
 800737c:	429a      	cmp	r2, r3
 800737e:	d1f7      	bne.n	8007370 <_dtoa_r+0x6e8>
 8007380:	9900      	ldr	r1, [sp, #0]
 8007382:	2230      	movs	r2, #48	; 0x30
 8007384:	3701      	adds	r7, #1
 8007386:	700a      	strb	r2, [r1, #0]
 8007388:	781a      	ldrb	r2, [r3, #0]
 800738a:	3201      	adds	r2, #1
 800738c:	701a      	strb	r2, [r3, #0]
 800738e:	e790      	b.n	80072b2 <_dtoa_r+0x62a>
 8007390:	4ba3      	ldr	r3, [pc, #652]	; (8007620 <_dtoa_r+0x998>)
 8007392:	2200      	movs	r2, #0
 8007394:	f7f9 f938 	bl	8000608 <__aeabi_dmul>
 8007398:	2200      	movs	r2, #0
 800739a:	2300      	movs	r3, #0
 800739c:	4606      	mov	r6, r0
 800739e:	460f      	mov	r7, r1
 80073a0:	f7f9 fb9a 	bl	8000ad8 <__aeabi_dcmpeq>
 80073a4:	2800      	cmp	r0, #0
 80073a6:	d09e      	beq.n	80072e6 <_dtoa_r+0x65e>
 80073a8:	e7d0      	b.n	800734c <_dtoa_r+0x6c4>
 80073aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80073ac:	2a00      	cmp	r2, #0
 80073ae:	f000 80ca 	beq.w	8007546 <_dtoa_r+0x8be>
 80073b2:	9a07      	ldr	r2, [sp, #28]
 80073b4:	2a01      	cmp	r2, #1
 80073b6:	f300 80ad 	bgt.w	8007514 <_dtoa_r+0x88c>
 80073ba:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80073bc:	2a00      	cmp	r2, #0
 80073be:	f000 80a5 	beq.w	800750c <_dtoa_r+0x884>
 80073c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80073c6:	9e08      	ldr	r6, [sp, #32]
 80073c8:	9d05      	ldr	r5, [sp, #20]
 80073ca:	9a05      	ldr	r2, [sp, #20]
 80073cc:	441a      	add	r2, r3
 80073ce:	9205      	str	r2, [sp, #20]
 80073d0:	9a06      	ldr	r2, [sp, #24]
 80073d2:	2101      	movs	r1, #1
 80073d4:	441a      	add	r2, r3
 80073d6:	4620      	mov	r0, r4
 80073d8:	9206      	str	r2, [sp, #24]
 80073da:	f000 fc3d 	bl	8007c58 <__i2b>
 80073de:	4607      	mov	r7, r0
 80073e0:	b165      	cbz	r5, 80073fc <_dtoa_r+0x774>
 80073e2:	9b06      	ldr	r3, [sp, #24]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	dd09      	ble.n	80073fc <_dtoa_r+0x774>
 80073e8:	42ab      	cmp	r3, r5
 80073ea:	9a05      	ldr	r2, [sp, #20]
 80073ec:	bfa8      	it	ge
 80073ee:	462b      	movge	r3, r5
 80073f0:	1ad2      	subs	r2, r2, r3
 80073f2:	9205      	str	r2, [sp, #20]
 80073f4:	9a06      	ldr	r2, [sp, #24]
 80073f6:	1aed      	subs	r5, r5, r3
 80073f8:	1ad3      	subs	r3, r2, r3
 80073fa:	9306      	str	r3, [sp, #24]
 80073fc:	9b08      	ldr	r3, [sp, #32]
 80073fe:	b1f3      	cbz	r3, 800743e <_dtoa_r+0x7b6>
 8007400:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007402:	2b00      	cmp	r3, #0
 8007404:	f000 80a3 	beq.w	800754e <_dtoa_r+0x8c6>
 8007408:	2e00      	cmp	r6, #0
 800740a:	dd10      	ble.n	800742e <_dtoa_r+0x7a6>
 800740c:	4639      	mov	r1, r7
 800740e:	4632      	mov	r2, r6
 8007410:	4620      	mov	r0, r4
 8007412:	f000 fce1 	bl	8007dd8 <__pow5mult>
 8007416:	4652      	mov	r2, sl
 8007418:	4601      	mov	r1, r0
 800741a:	4607      	mov	r7, r0
 800741c:	4620      	mov	r0, r4
 800741e:	f000 fc31 	bl	8007c84 <__multiply>
 8007422:	4651      	mov	r1, sl
 8007424:	4680      	mov	r8, r0
 8007426:	4620      	mov	r0, r4
 8007428:	f000 fb60 	bl	8007aec <_Bfree>
 800742c:	46c2      	mov	sl, r8
 800742e:	9b08      	ldr	r3, [sp, #32]
 8007430:	1b9a      	subs	r2, r3, r6
 8007432:	d004      	beq.n	800743e <_dtoa_r+0x7b6>
 8007434:	4651      	mov	r1, sl
 8007436:	4620      	mov	r0, r4
 8007438:	f000 fcce 	bl	8007dd8 <__pow5mult>
 800743c:	4682      	mov	sl, r0
 800743e:	2101      	movs	r1, #1
 8007440:	4620      	mov	r0, r4
 8007442:	f000 fc09 	bl	8007c58 <__i2b>
 8007446:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007448:	2b00      	cmp	r3, #0
 800744a:	4606      	mov	r6, r0
 800744c:	f340 8081 	ble.w	8007552 <_dtoa_r+0x8ca>
 8007450:	461a      	mov	r2, r3
 8007452:	4601      	mov	r1, r0
 8007454:	4620      	mov	r0, r4
 8007456:	f000 fcbf 	bl	8007dd8 <__pow5mult>
 800745a:	9b07      	ldr	r3, [sp, #28]
 800745c:	2b01      	cmp	r3, #1
 800745e:	4606      	mov	r6, r0
 8007460:	dd7a      	ble.n	8007558 <_dtoa_r+0x8d0>
 8007462:	f04f 0800 	mov.w	r8, #0
 8007466:	6933      	ldr	r3, [r6, #16]
 8007468:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800746c:	6918      	ldr	r0, [r3, #16]
 800746e:	f000 fba5 	bl	8007bbc <__hi0bits>
 8007472:	f1c0 0020 	rsb	r0, r0, #32
 8007476:	9b06      	ldr	r3, [sp, #24]
 8007478:	4418      	add	r0, r3
 800747a:	f010 001f 	ands.w	r0, r0, #31
 800747e:	f000 8094 	beq.w	80075aa <_dtoa_r+0x922>
 8007482:	f1c0 0320 	rsb	r3, r0, #32
 8007486:	2b04      	cmp	r3, #4
 8007488:	f340 8085 	ble.w	8007596 <_dtoa_r+0x90e>
 800748c:	9b05      	ldr	r3, [sp, #20]
 800748e:	f1c0 001c 	rsb	r0, r0, #28
 8007492:	4403      	add	r3, r0
 8007494:	9305      	str	r3, [sp, #20]
 8007496:	9b06      	ldr	r3, [sp, #24]
 8007498:	4403      	add	r3, r0
 800749a:	4405      	add	r5, r0
 800749c:	9306      	str	r3, [sp, #24]
 800749e:	9b05      	ldr	r3, [sp, #20]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	dd05      	ble.n	80074b0 <_dtoa_r+0x828>
 80074a4:	4651      	mov	r1, sl
 80074a6:	461a      	mov	r2, r3
 80074a8:	4620      	mov	r0, r4
 80074aa:	f000 fcef 	bl	8007e8c <__lshift>
 80074ae:	4682      	mov	sl, r0
 80074b0:	9b06      	ldr	r3, [sp, #24]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	dd05      	ble.n	80074c2 <_dtoa_r+0x83a>
 80074b6:	4631      	mov	r1, r6
 80074b8:	461a      	mov	r2, r3
 80074ba:	4620      	mov	r0, r4
 80074bc:	f000 fce6 	bl	8007e8c <__lshift>
 80074c0:	4606      	mov	r6, r0
 80074c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d072      	beq.n	80075ae <_dtoa_r+0x926>
 80074c8:	4631      	mov	r1, r6
 80074ca:	4650      	mov	r0, sl
 80074cc:	f000 fd4a 	bl	8007f64 <__mcmp>
 80074d0:	2800      	cmp	r0, #0
 80074d2:	da6c      	bge.n	80075ae <_dtoa_r+0x926>
 80074d4:	2300      	movs	r3, #0
 80074d6:	4651      	mov	r1, sl
 80074d8:	220a      	movs	r2, #10
 80074da:	4620      	mov	r0, r4
 80074dc:	f000 fb28 	bl	8007b30 <__multadd>
 80074e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074e2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80074e6:	4682      	mov	sl, r0
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	f000 81b0 	beq.w	800784e <_dtoa_r+0xbc6>
 80074ee:	2300      	movs	r3, #0
 80074f0:	4639      	mov	r1, r7
 80074f2:	220a      	movs	r2, #10
 80074f4:	4620      	mov	r0, r4
 80074f6:	f000 fb1b 	bl	8007b30 <__multadd>
 80074fa:	9b01      	ldr	r3, [sp, #4]
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	4607      	mov	r7, r0
 8007500:	f300 8096 	bgt.w	8007630 <_dtoa_r+0x9a8>
 8007504:	9b07      	ldr	r3, [sp, #28]
 8007506:	2b02      	cmp	r3, #2
 8007508:	dc59      	bgt.n	80075be <_dtoa_r+0x936>
 800750a:	e091      	b.n	8007630 <_dtoa_r+0x9a8>
 800750c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800750e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007512:	e758      	b.n	80073c6 <_dtoa_r+0x73e>
 8007514:	9b04      	ldr	r3, [sp, #16]
 8007516:	1e5e      	subs	r6, r3, #1
 8007518:	9b08      	ldr	r3, [sp, #32]
 800751a:	42b3      	cmp	r3, r6
 800751c:	bfbf      	itttt	lt
 800751e:	9b08      	ldrlt	r3, [sp, #32]
 8007520:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007522:	9608      	strlt	r6, [sp, #32]
 8007524:	1af3      	sublt	r3, r6, r3
 8007526:	bfb4      	ite	lt
 8007528:	18d2      	addlt	r2, r2, r3
 800752a:	1b9e      	subge	r6, r3, r6
 800752c:	9b04      	ldr	r3, [sp, #16]
 800752e:	bfbc      	itt	lt
 8007530:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007532:	2600      	movlt	r6, #0
 8007534:	2b00      	cmp	r3, #0
 8007536:	bfb7      	itett	lt
 8007538:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800753c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007540:	1a9d      	sublt	r5, r3, r2
 8007542:	2300      	movlt	r3, #0
 8007544:	e741      	b.n	80073ca <_dtoa_r+0x742>
 8007546:	9e08      	ldr	r6, [sp, #32]
 8007548:	9d05      	ldr	r5, [sp, #20]
 800754a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800754c:	e748      	b.n	80073e0 <_dtoa_r+0x758>
 800754e:	9a08      	ldr	r2, [sp, #32]
 8007550:	e770      	b.n	8007434 <_dtoa_r+0x7ac>
 8007552:	9b07      	ldr	r3, [sp, #28]
 8007554:	2b01      	cmp	r3, #1
 8007556:	dc19      	bgt.n	800758c <_dtoa_r+0x904>
 8007558:	9b02      	ldr	r3, [sp, #8]
 800755a:	b9bb      	cbnz	r3, 800758c <_dtoa_r+0x904>
 800755c:	9b03      	ldr	r3, [sp, #12]
 800755e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007562:	b99b      	cbnz	r3, 800758c <_dtoa_r+0x904>
 8007564:	9b03      	ldr	r3, [sp, #12]
 8007566:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800756a:	0d1b      	lsrs	r3, r3, #20
 800756c:	051b      	lsls	r3, r3, #20
 800756e:	b183      	cbz	r3, 8007592 <_dtoa_r+0x90a>
 8007570:	9b05      	ldr	r3, [sp, #20]
 8007572:	3301      	adds	r3, #1
 8007574:	9305      	str	r3, [sp, #20]
 8007576:	9b06      	ldr	r3, [sp, #24]
 8007578:	3301      	adds	r3, #1
 800757a:	9306      	str	r3, [sp, #24]
 800757c:	f04f 0801 	mov.w	r8, #1
 8007580:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007582:	2b00      	cmp	r3, #0
 8007584:	f47f af6f 	bne.w	8007466 <_dtoa_r+0x7de>
 8007588:	2001      	movs	r0, #1
 800758a:	e774      	b.n	8007476 <_dtoa_r+0x7ee>
 800758c:	f04f 0800 	mov.w	r8, #0
 8007590:	e7f6      	b.n	8007580 <_dtoa_r+0x8f8>
 8007592:	4698      	mov	r8, r3
 8007594:	e7f4      	b.n	8007580 <_dtoa_r+0x8f8>
 8007596:	d082      	beq.n	800749e <_dtoa_r+0x816>
 8007598:	9a05      	ldr	r2, [sp, #20]
 800759a:	331c      	adds	r3, #28
 800759c:	441a      	add	r2, r3
 800759e:	9205      	str	r2, [sp, #20]
 80075a0:	9a06      	ldr	r2, [sp, #24]
 80075a2:	441a      	add	r2, r3
 80075a4:	441d      	add	r5, r3
 80075a6:	9206      	str	r2, [sp, #24]
 80075a8:	e779      	b.n	800749e <_dtoa_r+0x816>
 80075aa:	4603      	mov	r3, r0
 80075ac:	e7f4      	b.n	8007598 <_dtoa_r+0x910>
 80075ae:	9b04      	ldr	r3, [sp, #16]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	dc37      	bgt.n	8007624 <_dtoa_r+0x99c>
 80075b4:	9b07      	ldr	r3, [sp, #28]
 80075b6:	2b02      	cmp	r3, #2
 80075b8:	dd34      	ble.n	8007624 <_dtoa_r+0x99c>
 80075ba:	9b04      	ldr	r3, [sp, #16]
 80075bc:	9301      	str	r3, [sp, #4]
 80075be:	9b01      	ldr	r3, [sp, #4]
 80075c0:	b963      	cbnz	r3, 80075dc <_dtoa_r+0x954>
 80075c2:	4631      	mov	r1, r6
 80075c4:	2205      	movs	r2, #5
 80075c6:	4620      	mov	r0, r4
 80075c8:	f000 fab2 	bl	8007b30 <__multadd>
 80075cc:	4601      	mov	r1, r0
 80075ce:	4606      	mov	r6, r0
 80075d0:	4650      	mov	r0, sl
 80075d2:	f000 fcc7 	bl	8007f64 <__mcmp>
 80075d6:	2800      	cmp	r0, #0
 80075d8:	f73f adbb 	bgt.w	8007152 <_dtoa_r+0x4ca>
 80075dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075de:	9d00      	ldr	r5, [sp, #0]
 80075e0:	ea6f 0b03 	mvn.w	fp, r3
 80075e4:	f04f 0800 	mov.w	r8, #0
 80075e8:	4631      	mov	r1, r6
 80075ea:	4620      	mov	r0, r4
 80075ec:	f000 fa7e 	bl	8007aec <_Bfree>
 80075f0:	2f00      	cmp	r7, #0
 80075f2:	f43f aeab 	beq.w	800734c <_dtoa_r+0x6c4>
 80075f6:	f1b8 0f00 	cmp.w	r8, #0
 80075fa:	d005      	beq.n	8007608 <_dtoa_r+0x980>
 80075fc:	45b8      	cmp	r8, r7
 80075fe:	d003      	beq.n	8007608 <_dtoa_r+0x980>
 8007600:	4641      	mov	r1, r8
 8007602:	4620      	mov	r0, r4
 8007604:	f000 fa72 	bl	8007aec <_Bfree>
 8007608:	4639      	mov	r1, r7
 800760a:	4620      	mov	r0, r4
 800760c:	f000 fa6e 	bl	8007aec <_Bfree>
 8007610:	e69c      	b.n	800734c <_dtoa_r+0x6c4>
 8007612:	2600      	movs	r6, #0
 8007614:	4637      	mov	r7, r6
 8007616:	e7e1      	b.n	80075dc <_dtoa_r+0x954>
 8007618:	46bb      	mov	fp, r7
 800761a:	4637      	mov	r7, r6
 800761c:	e599      	b.n	8007152 <_dtoa_r+0x4ca>
 800761e:	bf00      	nop
 8007620:	40240000 	.word	0x40240000
 8007624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007626:	2b00      	cmp	r3, #0
 8007628:	f000 80c8 	beq.w	80077bc <_dtoa_r+0xb34>
 800762c:	9b04      	ldr	r3, [sp, #16]
 800762e:	9301      	str	r3, [sp, #4]
 8007630:	2d00      	cmp	r5, #0
 8007632:	dd05      	ble.n	8007640 <_dtoa_r+0x9b8>
 8007634:	4639      	mov	r1, r7
 8007636:	462a      	mov	r2, r5
 8007638:	4620      	mov	r0, r4
 800763a:	f000 fc27 	bl	8007e8c <__lshift>
 800763e:	4607      	mov	r7, r0
 8007640:	f1b8 0f00 	cmp.w	r8, #0
 8007644:	d05b      	beq.n	80076fe <_dtoa_r+0xa76>
 8007646:	6879      	ldr	r1, [r7, #4]
 8007648:	4620      	mov	r0, r4
 800764a:	f000 fa0f 	bl	8007a6c <_Balloc>
 800764e:	4605      	mov	r5, r0
 8007650:	b928      	cbnz	r0, 800765e <_dtoa_r+0x9d6>
 8007652:	4b83      	ldr	r3, [pc, #524]	; (8007860 <_dtoa_r+0xbd8>)
 8007654:	4602      	mov	r2, r0
 8007656:	f240 21ef 	movw	r1, #751	; 0x2ef
 800765a:	f7ff bb2e 	b.w	8006cba <_dtoa_r+0x32>
 800765e:	693a      	ldr	r2, [r7, #16]
 8007660:	3202      	adds	r2, #2
 8007662:	0092      	lsls	r2, r2, #2
 8007664:	f107 010c 	add.w	r1, r7, #12
 8007668:	300c      	adds	r0, #12
 800766a:	f000 ffab 	bl	80085c4 <memcpy>
 800766e:	2201      	movs	r2, #1
 8007670:	4629      	mov	r1, r5
 8007672:	4620      	mov	r0, r4
 8007674:	f000 fc0a 	bl	8007e8c <__lshift>
 8007678:	9b00      	ldr	r3, [sp, #0]
 800767a:	3301      	adds	r3, #1
 800767c:	9304      	str	r3, [sp, #16]
 800767e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007682:	4413      	add	r3, r2
 8007684:	9308      	str	r3, [sp, #32]
 8007686:	9b02      	ldr	r3, [sp, #8]
 8007688:	f003 0301 	and.w	r3, r3, #1
 800768c:	46b8      	mov	r8, r7
 800768e:	9306      	str	r3, [sp, #24]
 8007690:	4607      	mov	r7, r0
 8007692:	9b04      	ldr	r3, [sp, #16]
 8007694:	4631      	mov	r1, r6
 8007696:	3b01      	subs	r3, #1
 8007698:	4650      	mov	r0, sl
 800769a:	9301      	str	r3, [sp, #4]
 800769c:	f7ff fa6b 	bl	8006b76 <quorem>
 80076a0:	4641      	mov	r1, r8
 80076a2:	9002      	str	r0, [sp, #8]
 80076a4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80076a8:	4650      	mov	r0, sl
 80076aa:	f000 fc5b 	bl	8007f64 <__mcmp>
 80076ae:	463a      	mov	r2, r7
 80076b0:	9005      	str	r0, [sp, #20]
 80076b2:	4631      	mov	r1, r6
 80076b4:	4620      	mov	r0, r4
 80076b6:	f000 fc71 	bl	8007f9c <__mdiff>
 80076ba:	68c2      	ldr	r2, [r0, #12]
 80076bc:	4605      	mov	r5, r0
 80076be:	bb02      	cbnz	r2, 8007702 <_dtoa_r+0xa7a>
 80076c0:	4601      	mov	r1, r0
 80076c2:	4650      	mov	r0, sl
 80076c4:	f000 fc4e 	bl	8007f64 <__mcmp>
 80076c8:	4602      	mov	r2, r0
 80076ca:	4629      	mov	r1, r5
 80076cc:	4620      	mov	r0, r4
 80076ce:	9209      	str	r2, [sp, #36]	; 0x24
 80076d0:	f000 fa0c 	bl	8007aec <_Bfree>
 80076d4:	9b07      	ldr	r3, [sp, #28]
 80076d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076d8:	9d04      	ldr	r5, [sp, #16]
 80076da:	ea43 0102 	orr.w	r1, r3, r2
 80076de:	9b06      	ldr	r3, [sp, #24]
 80076e0:	4319      	orrs	r1, r3
 80076e2:	d110      	bne.n	8007706 <_dtoa_r+0xa7e>
 80076e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80076e8:	d029      	beq.n	800773e <_dtoa_r+0xab6>
 80076ea:	9b05      	ldr	r3, [sp, #20]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	dd02      	ble.n	80076f6 <_dtoa_r+0xa6e>
 80076f0:	9b02      	ldr	r3, [sp, #8]
 80076f2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80076f6:	9b01      	ldr	r3, [sp, #4]
 80076f8:	f883 9000 	strb.w	r9, [r3]
 80076fc:	e774      	b.n	80075e8 <_dtoa_r+0x960>
 80076fe:	4638      	mov	r0, r7
 8007700:	e7ba      	b.n	8007678 <_dtoa_r+0x9f0>
 8007702:	2201      	movs	r2, #1
 8007704:	e7e1      	b.n	80076ca <_dtoa_r+0xa42>
 8007706:	9b05      	ldr	r3, [sp, #20]
 8007708:	2b00      	cmp	r3, #0
 800770a:	db04      	blt.n	8007716 <_dtoa_r+0xa8e>
 800770c:	9907      	ldr	r1, [sp, #28]
 800770e:	430b      	orrs	r3, r1
 8007710:	9906      	ldr	r1, [sp, #24]
 8007712:	430b      	orrs	r3, r1
 8007714:	d120      	bne.n	8007758 <_dtoa_r+0xad0>
 8007716:	2a00      	cmp	r2, #0
 8007718:	dded      	ble.n	80076f6 <_dtoa_r+0xa6e>
 800771a:	4651      	mov	r1, sl
 800771c:	2201      	movs	r2, #1
 800771e:	4620      	mov	r0, r4
 8007720:	f000 fbb4 	bl	8007e8c <__lshift>
 8007724:	4631      	mov	r1, r6
 8007726:	4682      	mov	sl, r0
 8007728:	f000 fc1c 	bl	8007f64 <__mcmp>
 800772c:	2800      	cmp	r0, #0
 800772e:	dc03      	bgt.n	8007738 <_dtoa_r+0xab0>
 8007730:	d1e1      	bne.n	80076f6 <_dtoa_r+0xa6e>
 8007732:	f019 0f01 	tst.w	r9, #1
 8007736:	d0de      	beq.n	80076f6 <_dtoa_r+0xa6e>
 8007738:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800773c:	d1d8      	bne.n	80076f0 <_dtoa_r+0xa68>
 800773e:	9a01      	ldr	r2, [sp, #4]
 8007740:	2339      	movs	r3, #57	; 0x39
 8007742:	7013      	strb	r3, [r2, #0]
 8007744:	462b      	mov	r3, r5
 8007746:	461d      	mov	r5, r3
 8007748:	3b01      	subs	r3, #1
 800774a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800774e:	2a39      	cmp	r2, #57	; 0x39
 8007750:	d06c      	beq.n	800782c <_dtoa_r+0xba4>
 8007752:	3201      	adds	r2, #1
 8007754:	701a      	strb	r2, [r3, #0]
 8007756:	e747      	b.n	80075e8 <_dtoa_r+0x960>
 8007758:	2a00      	cmp	r2, #0
 800775a:	dd07      	ble.n	800776c <_dtoa_r+0xae4>
 800775c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007760:	d0ed      	beq.n	800773e <_dtoa_r+0xab6>
 8007762:	9a01      	ldr	r2, [sp, #4]
 8007764:	f109 0301 	add.w	r3, r9, #1
 8007768:	7013      	strb	r3, [r2, #0]
 800776a:	e73d      	b.n	80075e8 <_dtoa_r+0x960>
 800776c:	9b04      	ldr	r3, [sp, #16]
 800776e:	9a08      	ldr	r2, [sp, #32]
 8007770:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007774:	4293      	cmp	r3, r2
 8007776:	d043      	beq.n	8007800 <_dtoa_r+0xb78>
 8007778:	4651      	mov	r1, sl
 800777a:	2300      	movs	r3, #0
 800777c:	220a      	movs	r2, #10
 800777e:	4620      	mov	r0, r4
 8007780:	f000 f9d6 	bl	8007b30 <__multadd>
 8007784:	45b8      	cmp	r8, r7
 8007786:	4682      	mov	sl, r0
 8007788:	f04f 0300 	mov.w	r3, #0
 800778c:	f04f 020a 	mov.w	r2, #10
 8007790:	4641      	mov	r1, r8
 8007792:	4620      	mov	r0, r4
 8007794:	d107      	bne.n	80077a6 <_dtoa_r+0xb1e>
 8007796:	f000 f9cb 	bl	8007b30 <__multadd>
 800779a:	4680      	mov	r8, r0
 800779c:	4607      	mov	r7, r0
 800779e:	9b04      	ldr	r3, [sp, #16]
 80077a0:	3301      	adds	r3, #1
 80077a2:	9304      	str	r3, [sp, #16]
 80077a4:	e775      	b.n	8007692 <_dtoa_r+0xa0a>
 80077a6:	f000 f9c3 	bl	8007b30 <__multadd>
 80077aa:	4639      	mov	r1, r7
 80077ac:	4680      	mov	r8, r0
 80077ae:	2300      	movs	r3, #0
 80077b0:	220a      	movs	r2, #10
 80077b2:	4620      	mov	r0, r4
 80077b4:	f000 f9bc 	bl	8007b30 <__multadd>
 80077b8:	4607      	mov	r7, r0
 80077ba:	e7f0      	b.n	800779e <_dtoa_r+0xb16>
 80077bc:	9b04      	ldr	r3, [sp, #16]
 80077be:	9301      	str	r3, [sp, #4]
 80077c0:	9d00      	ldr	r5, [sp, #0]
 80077c2:	4631      	mov	r1, r6
 80077c4:	4650      	mov	r0, sl
 80077c6:	f7ff f9d6 	bl	8006b76 <quorem>
 80077ca:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80077ce:	9b00      	ldr	r3, [sp, #0]
 80077d0:	f805 9b01 	strb.w	r9, [r5], #1
 80077d4:	1aea      	subs	r2, r5, r3
 80077d6:	9b01      	ldr	r3, [sp, #4]
 80077d8:	4293      	cmp	r3, r2
 80077da:	dd07      	ble.n	80077ec <_dtoa_r+0xb64>
 80077dc:	4651      	mov	r1, sl
 80077de:	2300      	movs	r3, #0
 80077e0:	220a      	movs	r2, #10
 80077e2:	4620      	mov	r0, r4
 80077e4:	f000 f9a4 	bl	8007b30 <__multadd>
 80077e8:	4682      	mov	sl, r0
 80077ea:	e7ea      	b.n	80077c2 <_dtoa_r+0xb3a>
 80077ec:	9b01      	ldr	r3, [sp, #4]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	bfc8      	it	gt
 80077f2:	461d      	movgt	r5, r3
 80077f4:	9b00      	ldr	r3, [sp, #0]
 80077f6:	bfd8      	it	le
 80077f8:	2501      	movle	r5, #1
 80077fa:	441d      	add	r5, r3
 80077fc:	f04f 0800 	mov.w	r8, #0
 8007800:	4651      	mov	r1, sl
 8007802:	2201      	movs	r2, #1
 8007804:	4620      	mov	r0, r4
 8007806:	f000 fb41 	bl	8007e8c <__lshift>
 800780a:	4631      	mov	r1, r6
 800780c:	4682      	mov	sl, r0
 800780e:	f000 fba9 	bl	8007f64 <__mcmp>
 8007812:	2800      	cmp	r0, #0
 8007814:	dc96      	bgt.n	8007744 <_dtoa_r+0xabc>
 8007816:	d102      	bne.n	800781e <_dtoa_r+0xb96>
 8007818:	f019 0f01 	tst.w	r9, #1
 800781c:	d192      	bne.n	8007744 <_dtoa_r+0xabc>
 800781e:	462b      	mov	r3, r5
 8007820:	461d      	mov	r5, r3
 8007822:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007826:	2a30      	cmp	r2, #48	; 0x30
 8007828:	d0fa      	beq.n	8007820 <_dtoa_r+0xb98>
 800782a:	e6dd      	b.n	80075e8 <_dtoa_r+0x960>
 800782c:	9a00      	ldr	r2, [sp, #0]
 800782e:	429a      	cmp	r2, r3
 8007830:	d189      	bne.n	8007746 <_dtoa_r+0xabe>
 8007832:	f10b 0b01 	add.w	fp, fp, #1
 8007836:	2331      	movs	r3, #49	; 0x31
 8007838:	e796      	b.n	8007768 <_dtoa_r+0xae0>
 800783a:	4b0a      	ldr	r3, [pc, #40]	; (8007864 <_dtoa_r+0xbdc>)
 800783c:	f7ff ba99 	b.w	8006d72 <_dtoa_r+0xea>
 8007840:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007842:	2b00      	cmp	r3, #0
 8007844:	f47f aa6d 	bne.w	8006d22 <_dtoa_r+0x9a>
 8007848:	4b07      	ldr	r3, [pc, #28]	; (8007868 <_dtoa_r+0xbe0>)
 800784a:	f7ff ba92 	b.w	8006d72 <_dtoa_r+0xea>
 800784e:	9b01      	ldr	r3, [sp, #4]
 8007850:	2b00      	cmp	r3, #0
 8007852:	dcb5      	bgt.n	80077c0 <_dtoa_r+0xb38>
 8007854:	9b07      	ldr	r3, [sp, #28]
 8007856:	2b02      	cmp	r3, #2
 8007858:	f73f aeb1 	bgt.w	80075be <_dtoa_r+0x936>
 800785c:	e7b0      	b.n	80077c0 <_dtoa_r+0xb38>
 800785e:	bf00      	nop
 8007860:	08008d7c 	.word	0x08008d7c
 8007864:	08008cdc 	.word	0x08008cdc
 8007868:	08008d00 	.word	0x08008d00

0800786c <_free_r>:
 800786c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800786e:	2900      	cmp	r1, #0
 8007870:	d044      	beq.n	80078fc <_free_r+0x90>
 8007872:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007876:	9001      	str	r0, [sp, #4]
 8007878:	2b00      	cmp	r3, #0
 800787a:	f1a1 0404 	sub.w	r4, r1, #4
 800787e:	bfb8      	it	lt
 8007880:	18e4      	addlt	r4, r4, r3
 8007882:	f000 f8e7 	bl	8007a54 <__malloc_lock>
 8007886:	4a1e      	ldr	r2, [pc, #120]	; (8007900 <_free_r+0x94>)
 8007888:	9801      	ldr	r0, [sp, #4]
 800788a:	6813      	ldr	r3, [r2, #0]
 800788c:	b933      	cbnz	r3, 800789c <_free_r+0x30>
 800788e:	6063      	str	r3, [r4, #4]
 8007890:	6014      	str	r4, [r2, #0]
 8007892:	b003      	add	sp, #12
 8007894:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007898:	f000 b8e2 	b.w	8007a60 <__malloc_unlock>
 800789c:	42a3      	cmp	r3, r4
 800789e:	d908      	bls.n	80078b2 <_free_r+0x46>
 80078a0:	6825      	ldr	r5, [r4, #0]
 80078a2:	1961      	adds	r1, r4, r5
 80078a4:	428b      	cmp	r3, r1
 80078a6:	bf01      	itttt	eq
 80078a8:	6819      	ldreq	r1, [r3, #0]
 80078aa:	685b      	ldreq	r3, [r3, #4]
 80078ac:	1949      	addeq	r1, r1, r5
 80078ae:	6021      	streq	r1, [r4, #0]
 80078b0:	e7ed      	b.n	800788e <_free_r+0x22>
 80078b2:	461a      	mov	r2, r3
 80078b4:	685b      	ldr	r3, [r3, #4]
 80078b6:	b10b      	cbz	r3, 80078bc <_free_r+0x50>
 80078b8:	42a3      	cmp	r3, r4
 80078ba:	d9fa      	bls.n	80078b2 <_free_r+0x46>
 80078bc:	6811      	ldr	r1, [r2, #0]
 80078be:	1855      	adds	r5, r2, r1
 80078c0:	42a5      	cmp	r5, r4
 80078c2:	d10b      	bne.n	80078dc <_free_r+0x70>
 80078c4:	6824      	ldr	r4, [r4, #0]
 80078c6:	4421      	add	r1, r4
 80078c8:	1854      	adds	r4, r2, r1
 80078ca:	42a3      	cmp	r3, r4
 80078cc:	6011      	str	r1, [r2, #0]
 80078ce:	d1e0      	bne.n	8007892 <_free_r+0x26>
 80078d0:	681c      	ldr	r4, [r3, #0]
 80078d2:	685b      	ldr	r3, [r3, #4]
 80078d4:	6053      	str	r3, [r2, #4]
 80078d6:	440c      	add	r4, r1
 80078d8:	6014      	str	r4, [r2, #0]
 80078da:	e7da      	b.n	8007892 <_free_r+0x26>
 80078dc:	d902      	bls.n	80078e4 <_free_r+0x78>
 80078de:	230c      	movs	r3, #12
 80078e0:	6003      	str	r3, [r0, #0]
 80078e2:	e7d6      	b.n	8007892 <_free_r+0x26>
 80078e4:	6825      	ldr	r5, [r4, #0]
 80078e6:	1961      	adds	r1, r4, r5
 80078e8:	428b      	cmp	r3, r1
 80078ea:	bf04      	itt	eq
 80078ec:	6819      	ldreq	r1, [r3, #0]
 80078ee:	685b      	ldreq	r3, [r3, #4]
 80078f0:	6063      	str	r3, [r4, #4]
 80078f2:	bf04      	itt	eq
 80078f4:	1949      	addeq	r1, r1, r5
 80078f6:	6021      	streq	r1, [r4, #0]
 80078f8:	6054      	str	r4, [r2, #4]
 80078fa:	e7ca      	b.n	8007892 <_free_r+0x26>
 80078fc:	b003      	add	sp, #12
 80078fe:	bd30      	pop	{r4, r5, pc}
 8007900:	20000578 	.word	0x20000578

08007904 <malloc>:
 8007904:	4b02      	ldr	r3, [pc, #8]	; (8007910 <malloc+0xc>)
 8007906:	4601      	mov	r1, r0
 8007908:	6818      	ldr	r0, [r3, #0]
 800790a:	f000 b823 	b.w	8007954 <_malloc_r>
 800790e:	bf00      	nop
 8007910:	20000068 	.word	0x20000068

08007914 <sbrk_aligned>:
 8007914:	b570      	push	{r4, r5, r6, lr}
 8007916:	4e0e      	ldr	r6, [pc, #56]	; (8007950 <sbrk_aligned+0x3c>)
 8007918:	460c      	mov	r4, r1
 800791a:	6831      	ldr	r1, [r6, #0]
 800791c:	4605      	mov	r5, r0
 800791e:	b911      	cbnz	r1, 8007926 <sbrk_aligned+0x12>
 8007920:	f000 fe40 	bl	80085a4 <_sbrk_r>
 8007924:	6030      	str	r0, [r6, #0]
 8007926:	4621      	mov	r1, r4
 8007928:	4628      	mov	r0, r5
 800792a:	f000 fe3b 	bl	80085a4 <_sbrk_r>
 800792e:	1c43      	adds	r3, r0, #1
 8007930:	d00a      	beq.n	8007948 <sbrk_aligned+0x34>
 8007932:	1cc4      	adds	r4, r0, #3
 8007934:	f024 0403 	bic.w	r4, r4, #3
 8007938:	42a0      	cmp	r0, r4
 800793a:	d007      	beq.n	800794c <sbrk_aligned+0x38>
 800793c:	1a21      	subs	r1, r4, r0
 800793e:	4628      	mov	r0, r5
 8007940:	f000 fe30 	bl	80085a4 <_sbrk_r>
 8007944:	3001      	adds	r0, #1
 8007946:	d101      	bne.n	800794c <sbrk_aligned+0x38>
 8007948:	f04f 34ff 	mov.w	r4, #4294967295
 800794c:	4620      	mov	r0, r4
 800794e:	bd70      	pop	{r4, r5, r6, pc}
 8007950:	2000057c 	.word	0x2000057c

08007954 <_malloc_r>:
 8007954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007958:	1ccd      	adds	r5, r1, #3
 800795a:	f025 0503 	bic.w	r5, r5, #3
 800795e:	3508      	adds	r5, #8
 8007960:	2d0c      	cmp	r5, #12
 8007962:	bf38      	it	cc
 8007964:	250c      	movcc	r5, #12
 8007966:	2d00      	cmp	r5, #0
 8007968:	4607      	mov	r7, r0
 800796a:	db01      	blt.n	8007970 <_malloc_r+0x1c>
 800796c:	42a9      	cmp	r1, r5
 800796e:	d905      	bls.n	800797c <_malloc_r+0x28>
 8007970:	230c      	movs	r3, #12
 8007972:	603b      	str	r3, [r7, #0]
 8007974:	2600      	movs	r6, #0
 8007976:	4630      	mov	r0, r6
 8007978:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800797c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007a50 <_malloc_r+0xfc>
 8007980:	f000 f868 	bl	8007a54 <__malloc_lock>
 8007984:	f8d8 3000 	ldr.w	r3, [r8]
 8007988:	461c      	mov	r4, r3
 800798a:	bb5c      	cbnz	r4, 80079e4 <_malloc_r+0x90>
 800798c:	4629      	mov	r1, r5
 800798e:	4638      	mov	r0, r7
 8007990:	f7ff ffc0 	bl	8007914 <sbrk_aligned>
 8007994:	1c43      	adds	r3, r0, #1
 8007996:	4604      	mov	r4, r0
 8007998:	d155      	bne.n	8007a46 <_malloc_r+0xf2>
 800799a:	f8d8 4000 	ldr.w	r4, [r8]
 800799e:	4626      	mov	r6, r4
 80079a0:	2e00      	cmp	r6, #0
 80079a2:	d145      	bne.n	8007a30 <_malloc_r+0xdc>
 80079a4:	2c00      	cmp	r4, #0
 80079a6:	d048      	beq.n	8007a3a <_malloc_r+0xe6>
 80079a8:	6823      	ldr	r3, [r4, #0]
 80079aa:	4631      	mov	r1, r6
 80079ac:	4638      	mov	r0, r7
 80079ae:	eb04 0903 	add.w	r9, r4, r3
 80079b2:	f000 fdf7 	bl	80085a4 <_sbrk_r>
 80079b6:	4581      	cmp	r9, r0
 80079b8:	d13f      	bne.n	8007a3a <_malloc_r+0xe6>
 80079ba:	6821      	ldr	r1, [r4, #0]
 80079bc:	1a6d      	subs	r5, r5, r1
 80079be:	4629      	mov	r1, r5
 80079c0:	4638      	mov	r0, r7
 80079c2:	f7ff ffa7 	bl	8007914 <sbrk_aligned>
 80079c6:	3001      	adds	r0, #1
 80079c8:	d037      	beq.n	8007a3a <_malloc_r+0xe6>
 80079ca:	6823      	ldr	r3, [r4, #0]
 80079cc:	442b      	add	r3, r5
 80079ce:	6023      	str	r3, [r4, #0]
 80079d0:	f8d8 3000 	ldr.w	r3, [r8]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d038      	beq.n	8007a4a <_malloc_r+0xf6>
 80079d8:	685a      	ldr	r2, [r3, #4]
 80079da:	42a2      	cmp	r2, r4
 80079dc:	d12b      	bne.n	8007a36 <_malloc_r+0xe2>
 80079de:	2200      	movs	r2, #0
 80079e0:	605a      	str	r2, [r3, #4]
 80079e2:	e00f      	b.n	8007a04 <_malloc_r+0xb0>
 80079e4:	6822      	ldr	r2, [r4, #0]
 80079e6:	1b52      	subs	r2, r2, r5
 80079e8:	d41f      	bmi.n	8007a2a <_malloc_r+0xd6>
 80079ea:	2a0b      	cmp	r2, #11
 80079ec:	d917      	bls.n	8007a1e <_malloc_r+0xca>
 80079ee:	1961      	adds	r1, r4, r5
 80079f0:	42a3      	cmp	r3, r4
 80079f2:	6025      	str	r5, [r4, #0]
 80079f4:	bf18      	it	ne
 80079f6:	6059      	strne	r1, [r3, #4]
 80079f8:	6863      	ldr	r3, [r4, #4]
 80079fa:	bf08      	it	eq
 80079fc:	f8c8 1000 	streq.w	r1, [r8]
 8007a00:	5162      	str	r2, [r4, r5]
 8007a02:	604b      	str	r3, [r1, #4]
 8007a04:	4638      	mov	r0, r7
 8007a06:	f104 060b 	add.w	r6, r4, #11
 8007a0a:	f000 f829 	bl	8007a60 <__malloc_unlock>
 8007a0e:	f026 0607 	bic.w	r6, r6, #7
 8007a12:	1d23      	adds	r3, r4, #4
 8007a14:	1af2      	subs	r2, r6, r3
 8007a16:	d0ae      	beq.n	8007976 <_malloc_r+0x22>
 8007a18:	1b9b      	subs	r3, r3, r6
 8007a1a:	50a3      	str	r3, [r4, r2]
 8007a1c:	e7ab      	b.n	8007976 <_malloc_r+0x22>
 8007a1e:	42a3      	cmp	r3, r4
 8007a20:	6862      	ldr	r2, [r4, #4]
 8007a22:	d1dd      	bne.n	80079e0 <_malloc_r+0x8c>
 8007a24:	f8c8 2000 	str.w	r2, [r8]
 8007a28:	e7ec      	b.n	8007a04 <_malloc_r+0xb0>
 8007a2a:	4623      	mov	r3, r4
 8007a2c:	6864      	ldr	r4, [r4, #4]
 8007a2e:	e7ac      	b.n	800798a <_malloc_r+0x36>
 8007a30:	4634      	mov	r4, r6
 8007a32:	6876      	ldr	r6, [r6, #4]
 8007a34:	e7b4      	b.n	80079a0 <_malloc_r+0x4c>
 8007a36:	4613      	mov	r3, r2
 8007a38:	e7cc      	b.n	80079d4 <_malloc_r+0x80>
 8007a3a:	230c      	movs	r3, #12
 8007a3c:	603b      	str	r3, [r7, #0]
 8007a3e:	4638      	mov	r0, r7
 8007a40:	f000 f80e 	bl	8007a60 <__malloc_unlock>
 8007a44:	e797      	b.n	8007976 <_malloc_r+0x22>
 8007a46:	6025      	str	r5, [r4, #0]
 8007a48:	e7dc      	b.n	8007a04 <_malloc_r+0xb0>
 8007a4a:	605b      	str	r3, [r3, #4]
 8007a4c:	deff      	udf	#255	; 0xff
 8007a4e:	bf00      	nop
 8007a50:	20000578 	.word	0x20000578

08007a54 <__malloc_lock>:
 8007a54:	4801      	ldr	r0, [pc, #4]	; (8007a5c <__malloc_lock+0x8>)
 8007a56:	f7ff b88c 	b.w	8006b72 <__retarget_lock_acquire_recursive>
 8007a5a:	bf00      	nop
 8007a5c:	20000574 	.word	0x20000574

08007a60 <__malloc_unlock>:
 8007a60:	4801      	ldr	r0, [pc, #4]	; (8007a68 <__malloc_unlock+0x8>)
 8007a62:	f7ff b887 	b.w	8006b74 <__retarget_lock_release_recursive>
 8007a66:	bf00      	nop
 8007a68:	20000574 	.word	0x20000574

08007a6c <_Balloc>:
 8007a6c:	b570      	push	{r4, r5, r6, lr}
 8007a6e:	69c6      	ldr	r6, [r0, #28]
 8007a70:	4604      	mov	r4, r0
 8007a72:	460d      	mov	r5, r1
 8007a74:	b976      	cbnz	r6, 8007a94 <_Balloc+0x28>
 8007a76:	2010      	movs	r0, #16
 8007a78:	f7ff ff44 	bl	8007904 <malloc>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	61e0      	str	r0, [r4, #28]
 8007a80:	b920      	cbnz	r0, 8007a8c <_Balloc+0x20>
 8007a82:	4b18      	ldr	r3, [pc, #96]	; (8007ae4 <_Balloc+0x78>)
 8007a84:	4818      	ldr	r0, [pc, #96]	; (8007ae8 <_Balloc+0x7c>)
 8007a86:	216b      	movs	r1, #107	; 0x6b
 8007a88:	f000 fdaa 	bl	80085e0 <__assert_func>
 8007a8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007a90:	6006      	str	r6, [r0, #0]
 8007a92:	60c6      	str	r6, [r0, #12]
 8007a94:	69e6      	ldr	r6, [r4, #28]
 8007a96:	68f3      	ldr	r3, [r6, #12]
 8007a98:	b183      	cbz	r3, 8007abc <_Balloc+0x50>
 8007a9a:	69e3      	ldr	r3, [r4, #28]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007aa2:	b9b8      	cbnz	r0, 8007ad4 <_Balloc+0x68>
 8007aa4:	2101      	movs	r1, #1
 8007aa6:	fa01 f605 	lsl.w	r6, r1, r5
 8007aaa:	1d72      	adds	r2, r6, #5
 8007aac:	0092      	lsls	r2, r2, #2
 8007aae:	4620      	mov	r0, r4
 8007ab0:	f000 fdb4 	bl	800861c <_calloc_r>
 8007ab4:	b160      	cbz	r0, 8007ad0 <_Balloc+0x64>
 8007ab6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007aba:	e00e      	b.n	8007ada <_Balloc+0x6e>
 8007abc:	2221      	movs	r2, #33	; 0x21
 8007abe:	2104      	movs	r1, #4
 8007ac0:	4620      	mov	r0, r4
 8007ac2:	f000 fdab 	bl	800861c <_calloc_r>
 8007ac6:	69e3      	ldr	r3, [r4, #28]
 8007ac8:	60f0      	str	r0, [r6, #12]
 8007aca:	68db      	ldr	r3, [r3, #12]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d1e4      	bne.n	8007a9a <_Balloc+0x2e>
 8007ad0:	2000      	movs	r0, #0
 8007ad2:	bd70      	pop	{r4, r5, r6, pc}
 8007ad4:	6802      	ldr	r2, [r0, #0]
 8007ad6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007ada:	2300      	movs	r3, #0
 8007adc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ae0:	e7f7      	b.n	8007ad2 <_Balloc+0x66>
 8007ae2:	bf00      	nop
 8007ae4:	08008d0d 	.word	0x08008d0d
 8007ae8:	08008d8d 	.word	0x08008d8d

08007aec <_Bfree>:
 8007aec:	b570      	push	{r4, r5, r6, lr}
 8007aee:	69c6      	ldr	r6, [r0, #28]
 8007af0:	4605      	mov	r5, r0
 8007af2:	460c      	mov	r4, r1
 8007af4:	b976      	cbnz	r6, 8007b14 <_Bfree+0x28>
 8007af6:	2010      	movs	r0, #16
 8007af8:	f7ff ff04 	bl	8007904 <malloc>
 8007afc:	4602      	mov	r2, r0
 8007afe:	61e8      	str	r0, [r5, #28]
 8007b00:	b920      	cbnz	r0, 8007b0c <_Bfree+0x20>
 8007b02:	4b09      	ldr	r3, [pc, #36]	; (8007b28 <_Bfree+0x3c>)
 8007b04:	4809      	ldr	r0, [pc, #36]	; (8007b2c <_Bfree+0x40>)
 8007b06:	218f      	movs	r1, #143	; 0x8f
 8007b08:	f000 fd6a 	bl	80085e0 <__assert_func>
 8007b0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b10:	6006      	str	r6, [r0, #0]
 8007b12:	60c6      	str	r6, [r0, #12]
 8007b14:	b13c      	cbz	r4, 8007b26 <_Bfree+0x3a>
 8007b16:	69eb      	ldr	r3, [r5, #28]
 8007b18:	6862      	ldr	r2, [r4, #4]
 8007b1a:	68db      	ldr	r3, [r3, #12]
 8007b1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007b20:	6021      	str	r1, [r4, #0]
 8007b22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007b26:	bd70      	pop	{r4, r5, r6, pc}
 8007b28:	08008d0d 	.word	0x08008d0d
 8007b2c:	08008d8d 	.word	0x08008d8d

08007b30 <__multadd>:
 8007b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b34:	690d      	ldr	r5, [r1, #16]
 8007b36:	4607      	mov	r7, r0
 8007b38:	460c      	mov	r4, r1
 8007b3a:	461e      	mov	r6, r3
 8007b3c:	f101 0c14 	add.w	ip, r1, #20
 8007b40:	2000      	movs	r0, #0
 8007b42:	f8dc 3000 	ldr.w	r3, [ip]
 8007b46:	b299      	uxth	r1, r3
 8007b48:	fb02 6101 	mla	r1, r2, r1, r6
 8007b4c:	0c1e      	lsrs	r6, r3, #16
 8007b4e:	0c0b      	lsrs	r3, r1, #16
 8007b50:	fb02 3306 	mla	r3, r2, r6, r3
 8007b54:	b289      	uxth	r1, r1
 8007b56:	3001      	adds	r0, #1
 8007b58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007b5c:	4285      	cmp	r5, r0
 8007b5e:	f84c 1b04 	str.w	r1, [ip], #4
 8007b62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007b66:	dcec      	bgt.n	8007b42 <__multadd+0x12>
 8007b68:	b30e      	cbz	r6, 8007bae <__multadd+0x7e>
 8007b6a:	68a3      	ldr	r3, [r4, #8]
 8007b6c:	42ab      	cmp	r3, r5
 8007b6e:	dc19      	bgt.n	8007ba4 <__multadd+0x74>
 8007b70:	6861      	ldr	r1, [r4, #4]
 8007b72:	4638      	mov	r0, r7
 8007b74:	3101      	adds	r1, #1
 8007b76:	f7ff ff79 	bl	8007a6c <_Balloc>
 8007b7a:	4680      	mov	r8, r0
 8007b7c:	b928      	cbnz	r0, 8007b8a <__multadd+0x5a>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	4b0c      	ldr	r3, [pc, #48]	; (8007bb4 <__multadd+0x84>)
 8007b82:	480d      	ldr	r0, [pc, #52]	; (8007bb8 <__multadd+0x88>)
 8007b84:	21ba      	movs	r1, #186	; 0xba
 8007b86:	f000 fd2b 	bl	80085e0 <__assert_func>
 8007b8a:	6922      	ldr	r2, [r4, #16]
 8007b8c:	3202      	adds	r2, #2
 8007b8e:	f104 010c 	add.w	r1, r4, #12
 8007b92:	0092      	lsls	r2, r2, #2
 8007b94:	300c      	adds	r0, #12
 8007b96:	f000 fd15 	bl	80085c4 <memcpy>
 8007b9a:	4621      	mov	r1, r4
 8007b9c:	4638      	mov	r0, r7
 8007b9e:	f7ff ffa5 	bl	8007aec <_Bfree>
 8007ba2:	4644      	mov	r4, r8
 8007ba4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007ba8:	3501      	adds	r5, #1
 8007baa:	615e      	str	r6, [r3, #20]
 8007bac:	6125      	str	r5, [r4, #16]
 8007bae:	4620      	mov	r0, r4
 8007bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bb4:	08008d7c 	.word	0x08008d7c
 8007bb8:	08008d8d 	.word	0x08008d8d

08007bbc <__hi0bits>:
 8007bbc:	0c03      	lsrs	r3, r0, #16
 8007bbe:	041b      	lsls	r3, r3, #16
 8007bc0:	b9d3      	cbnz	r3, 8007bf8 <__hi0bits+0x3c>
 8007bc2:	0400      	lsls	r0, r0, #16
 8007bc4:	2310      	movs	r3, #16
 8007bc6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007bca:	bf04      	itt	eq
 8007bcc:	0200      	lsleq	r0, r0, #8
 8007bce:	3308      	addeq	r3, #8
 8007bd0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007bd4:	bf04      	itt	eq
 8007bd6:	0100      	lsleq	r0, r0, #4
 8007bd8:	3304      	addeq	r3, #4
 8007bda:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007bde:	bf04      	itt	eq
 8007be0:	0080      	lsleq	r0, r0, #2
 8007be2:	3302      	addeq	r3, #2
 8007be4:	2800      	cmp	r0, #0
 8007be6:	db05      	blt.n	8007bf4 <__hi0bits+0x38>
 8007be8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007bec:	f103 0301 	add.w	r3, r3, #1
 8007bf0:	bf08      	it	eq
 8007bf2:	2320      	moveq	r3, #32
 8007bf4:	4618      	mov	r0, r3
 8007bf6:	4770      	bx	lr
 8007bf8:	2300      	movs	r3, #0
 8007bfa:	e7e4      	b.n	8007bc6 <__hi0bits+0xa>

08007bfc <__lo0bits>:
 8007bfc:	6803      	ldr	r3, [r0, #0]
 8007bfe:	f013 0207 	ands.w	r2, r3, #7
 8007c02:	d00c      	beq.n	8007c1e <__lo0bits+0x22>
 8007c04:	07d9      	lsls	r1, r3, #31
 8007c06:	d422      	bmi.n	8007c4e <__lo0bits+0x52>
 8007c08:	079a      	lsls	r2, r3, #30
 8007c0a:	bf49      	itett	mi
 8007c0c:	085b      	lsrmi	r3, r3, #1
 8007c0e:	089b      	lsrpl	r3, r3, #2
 8007c10:	6003      	strmi	r3, [r0, #0]
 8007c12:	2201      	movmi	r2, #1
 8007c14:	bf5c      	itt	pl
 8007c16:	6003      	strpl	r3, [r0, #0]
 8007c18:	2202      	movpl	r2, #2
 8007c1a:	4610      	mov	r0, r2
 8007c1c:	4770      	bx	lr
 8007c1e:	b299      	uxth	r1, r3
 8007c20:	b909      	cbnz	r1, 8007c26 <__lo0bits+0x2a>
 8007c22:	0c1b      	lsrs	r3, r3, #16
 8007c24:	2210      	movs	r2, #16
 8007c26:	b2d9      	uxtb	r1, r3
 8007c28:	b909      	cbnz	r1, 8007c2e <__lo0bits+0x32>
 8007c2a:	3208      	adds	r2, #8
 8007c2c:	0a1b      	lsrs	r3, r3, #8
 8007c2e:	0719      	lsls	r1, r3, #28
 8007c30:	bf04      	itt	eq
 8007c32:	091b      	lsreq	r3, r3, #4
 8007c34:	3204      	addeq	r2, #4
 8007c36:	0799      	lsls	r1, r3, #30
 8007c38:	bf04      	itt	eq
 8007c3a:	089b      	lsreq	r3, r3, #2
 8007c3c:	3202      	addeq	r2, #2
 8007c3e:	07d9      	lsls	r1, r3, #31
 8007c40:	d403      	bmi.n	8007c4a <__lo0bits+0x4e>
 8007c42:	085b      	lsrs	r3, r3, #1
 8007c44:	f102 0201 	add.w	r2, r2, #1
 8007c48:	d003      	beq.n	8007c52 <__lo0bits+0x56>
 8007c4a:	6003      	str	r3, [r0, #0]
 8007c4c:	e7e5      	b.n	8007c1a <__lo0bits+0x1e>
 8007c4e:	2200      	movs	r2, #0
 8007c50:	e7e3      	b.n	8007c1a <__lo0bits+0x1e>
 8007c52:	2220      	movs	r2, #32
 8007c54:	e7e1      	b.n	8007c1a <__lo0bits+0x1e>
	...

08007c58 <__i2b>:
 8007c58:	b510      	push	{r4, lr}
 8007c5a:	460c      	mov	r4, r1
 8007c5c:	2101      	movs	r1, #1
 8007c5e:	f7ff ff05 	bl	8007a6c <_Balloc>
 8007c62:	4602      	mov	r2, r0
 8007c64:	b928      	cbnz	r0, 8007c72 <__i2b+0x1a>
 8007c66:	4b05      	ldr	r3, [pc, #20]	; (8007c7c <__i2b+0x24>)
 8007c68:	4805      	ldr	r0, [pc, #20]	; (8007c80 <__i2b+0x28>)
 8007c6a:	f240 1145 	movw	r1, #325	; 0x145
 8007c6e:	f000 fcb7 	bl	80085e0 <__assert_func>
 8007c72:	2301      	movs	r3, #1
 8007c74:	6144      	str	r4, [r0, #20]
 8007c76:	6103      	str	r3, [r0, #16]
 8007c78:	bd10      	pop	{r4, pc}
 8007c7a:	bf00      	nop
 8007c7c:	08008d7c 	.word	0x08008d7c
 8007c80:	08008d8d 	.word	0x08008d8d

08007c84 <__multiply>:
 8007c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c88:	4691      	mov	r9, r2
 8007c8a:	690a      	ldr	r2, [r1, #16]
 8007c8c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007c90:	429a      	cmp	r2, r3
 8007c92:	bfb8      	it	lt
 8007c94:	460b      	movlt	r3, r1
 8007c96:	460c      	mov	r4, r1
 8007c98:	bfbc      	itt	lt
 8007c9a:	464c      	movlt	r4, r9
 8007c9c:	4699      	movlt	r9, r3
 8007c9e:	6927      	ldr	r7, [r4, #16]
 8007ca0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ca4:	68a3      	ldr	r3, [r4, #8]
 8007ca6:	6861      	ldr	r1, [r4, #4]
 8007ca8:	eb07 060a 	add.w	r6, r7, sl
 8007cac:	42b3      	cmp	r3, r6
 8007cae:	b085      	sub	sp, #20
 8007cb0:	bfb8      	it	lt
 8007cb2:	3101      	addlt	r1, #1
 8007cb4:	f7ff feda 	bl	8007a6c <_Balloc>
 8007cb8:	b930      	cbnz	r0, 8007cc8 <__multiply+0x44>
 8007cba:	4602      	mov	r2, r0
 8007cbc:	4b44      	ldr	r3, [pc, #272]	; (8007dd0 <__multiply+0x14c>)
 8007cbe:	4845      	ldr	r0, [pc, #276]	; (8007dd4 <__multiply+0x150>)
 8007cc0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007cc4:	f000 fc8c 	bl	80085e0 <__assert_func>
 8007cc8:	f100 0514 	add.w	r5, r0, #20
 8007ccc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007cd0:	462b      	mov	r3, r5
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	4543      	cmp	r3, r8
 8007cd6:	d321      	bcc.n	8007d1c <__multiply+0x98>
 8007cd8:	f104 0314 	add.w	r3, r4, #20
 8007cdc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007ce0:	f109 0314 	add.w	r3, r9, #20
 8007ce4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007ce8:	9202      	str	r2, [sp, #8]
 8007cea:	1b3a      	subs	r2, r7, r4
 8007cec:	3a15      	subs	r2, #21
 8007cee:	f022 0203 	bic.w	r2, r2, #3
 8007cf2:	3204      	adds	r2, #4
 8007cf4:	f104 0115 	add.w	r1, r4, #21
 8007cf8:	428f      	cmp	r7, r1
 8007cfa:	bf38      	it	cc
 8007cfc:	2204      	movcc	r2, #4
 8007cfe:	9201      	str	r2, [sp, #4]
 8007d00:	9a02      	ldr	r2, [sp, #8]
 8007d02:	9303      	str	r3, [sp, #12]
 8007d04:	429a      	cmp	r2, r3
 8007d06:	d80c      	bhi.n	8007d22 <__multiply+0x9e>
 8007d08:	2e00      	cmp	r6, #0
 8007d0a:	dd03      	ble.n	8007d14 <__multiply+0x90>
 8007d0c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d05b      	beq.n	8007dcc <__multiply+0x148>
 8007d14:	6106      	str	r6, [r0, #16]
 8007d16:	b005      	add	sp, #20
 8007d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d1c:	f843 2b04 	str.w	r2, [r3], #4
 8007d20:	e7d8      	b.n	8007cd4 <__multiply+0x50>
 8007d22:	f8b3 a000 	ldrh.w	sl, [r3]
 8007d26:	f1ba 0f00 	cmp.w	sl, #0
 8007d2a:	d024      	beq.n	8007d76 <__multiply+0xf2>
 8007d2c:	f104 0e14 	add.w	lr, r4, #20
 8007d30:	46a9      	mov	r9, r5
 8007d32:	f04f 0c00 	mov.w	ip, #0
 8007d36:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007d3a:	f8d9 1000 	ldr.w	r1, [r9]
 8007d3e:	fa1f fb82 	uxth.w	fp, r2
 8007d42:	b289      	uxth	r1, r1
 8007d44:	fb0a 110b 	mla	r1, sl, fp, r1
 8007d48:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007d4c:	f8d9 2000 	ldr.w	r2, [r9]
 8007d50:	4461      	add	r1, ip
 8007d52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007d56:	fb0a c20b 	mla	r2, sl, fp, ip
 8007d5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007d5e:	b289      	uxth	r1, r1
 8007d60:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007d64:	4577      	cmp	r7, lr
 8007d66:	f849 1b04 	str.w	r1, [r9], #4
 8007d6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007d6e:	d8e2      	bhi.n	8007d36 <__multiply+0xb2>
 8007d70:	9a01      	ldr	r2, [sp, #4]
 8007d72:	f845 c002 	str.w	ip, [r5, r2]
 8007d76:	9a03      	ldr	r2, [sp, #12]
 8007d78:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007d7c:	3304      	adds	r3, #4
 8007d7e:	f1b9 0f00 	cmp.w	r9, #0
 8007d82:	d021      	beq.n	8007dc8 <__multiply+0x144>
 8007d84:	6829      	ldr	r1, [r5, #0]
 8007d86:	f104 0c14 	add.w	ip, r4, #20
 8007d8a:	46ae      	mov	lr, r5
 8007d8c:	f04f 0a00 	mov.w	sl, #0
 8007d90:	f8bc b000 	ldrh.w	fp, [ip]
 8007d94:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007d98:	fb09 220b 	mla	r2, r9, fp, r2
 8007d9c:	4452      	add	r2, sl
 8007d9e:	b289      	uxth	r1, r1
 8007da0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007da4:	f84e 1b04 	str.w	r1, [lr], #4
 8007da8:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007dac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007db0:	f8be 1000 	ldrh.w	r1, [lr]
 8007db4:	fb09 110a 	mla	r1, r9, sl, r1
 8007db8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007dbc:	4567      	cmp	r7, ip
 8007dbe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007dc2:	d8e5      	bhi.n	8007d90 <__multiply+0x10c>
 8007dc4:	9a01      	ldr	r2, [sp, #4]
 8007dc6:	50a9      	str	r1, [r5, r2]
 8007dc8:	3504      	adds	r5, #4
 8007dca:	e799      	b.n	8007d00 <__multiply+0x7c>
 8007dcc:	3e01      	subs	r6, #1
 8007dce:	e79b      	b.n	8007d08 <__multiply+0x84>
 8007dd0:	08008d7c 	.word	0x08008d7c
 8007dd4:	08008d8d 	.word	0x08008d8d

08007dd8 <__pow5mult>:
 8007dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ddc:	4615      	mov	r5, r2
 8007dde:	f012 0203 	ands.w	r2, r2, #3
 8007de2:	4606      	mov	r6, r0
 8007de4:	460f      	mov	r7, r1
 8007de6:	d007      	beq.n	8007df8 <__pow5mult+0x20>
 8007de8:	4c25      	ldr	r4, [pc, #148]	; (8007e80 <__pow5mult+0xa8>)
 8007dea:	3a01      	subs	r2, #1
 8007dec:	2300      	movs	r3, #0
 8007dee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007df2:	f7ff fe9d 	bl	8007b30 <__multadd>
 8007df6:	4607      	mov	r7, r0
 8007df8:	10ad      	asrs	r5, r5, #2
 8007dfa:	d03d      	beq.n	8007e78 <__pow5mult+0xa0>
 8007dfc:	69f4      	ldr	r4, [r6, #28]
 8007dfe:	b97c      	cbnz	r4, 8007e20 <__pow5mult+0x48>
 8007e00:	2010      	movs	r0, #16
 8007e02:	f7ff fd7f 	bl	8007904 <malloc>
 8007e06:	4602      	mov	r2, r0
 8007e08:	61f0      	str	r0, [r6, #28]
 8007e0a:	b928      	cbnz	r0, 8007e18 <__pow5mult+0x40>
 8007e0c:	4b1d      	ldr	r3, [pc, #116]	; (8007e84 <__pow5mult+0xac>)
 8007e0e:	481e      	ldr	r0, [pc, #120]	; (8007e88 <__pow5mult+0xb0>)
 8007e10:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007e14:	f000 fbe4 	bl	80085e0 <__assert_func>
 8007e18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007e1c:	6004      	str	r4, [r0, #0]
 8007e1e:	60c4      	str	r4, [r0, #12]
 8007e20:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007e24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007e28:	b94c      	cbnz	r4, 8007e3e <__pow5mult+0x66>
 8007e2a:	f240 2171 	movw	r1, #625	; 0x271
 8007e2e:	4630      	mov	r0, r6
 8007e30:	f7ff ff12 	bl	8007c58 <__i2b>
 8007e34:	2300      	movs	r3, #0
 8007e36:	f8c8 0008 	str.w	r0, [r8, #8]
 8007e3a:	4604      	mov	r4, r0
 8007e3c:	6003      	str	r3, [r0, #0]
 8007e3e:	f04f 0900 	mov.w	r9, #0
 8007e42:	07eb      	lsls	r3, r5, #31
 8007e44:	d50a      	bpl.n	8007e5c <__pow5mult+0x84>
 8007e46:	4639      	mov	r1, r7
 8007e48:	4622      	mov	r2, r4
 8007e4a:	4630      	mov	r0, r6
 8007e4c:	f7ff ff1a 	bl	8007c84 <__multiply>
 8007e50:	4639      	mov	r1, r7
 8007e52:	4680      	mov	r8, r0
 8007e54:	4630      	mov	r0, r6
 8007e56:	f7ff fe49 	bl	8007aec <_Bfree>
 8007e5a:	4647      	mov	r7, r8
 8007e5c:	106d      	asrs	r5, r5, #1
 8007e5e:	d00b      	beq.n	8007e78 <__pow5mult+0xa0>
 8007e60:	6820      	ldr	r0, [r4, #0]
 8007e62:	b938      	cbnz	r0, 8007e74 <__pow5mult+0x9c>
 8007e64:	4622      	mov	r2, r4
 8007e66:	4621      	mov	r1, r4
 8007e68:	4630      	mov	r0, r6
 8007e6a:	f7ff ff0b 	bl	8007c84 <__multiply>
 8007e6e:	6020      	str	r0, [r4, #0]
 8007e70:	f8c0 9000 	str.w	r9, [r0]
 8007e74:	4604      	mov	r4, r0
 8007e76:	e7e4      	b.n	8007e42 <__pow5mult+0x6a>
 8007e78:	4638      	mov	r0, r7
 8007e7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e7e:	bf00      	nop
 8007e80:	08008ed8 	.word	0x08008ed8
 8007e84:	08008d0d 	.word	0x08008d0d
 8007e88:	08008d8d 	.word	0x08008d8d

08007e8c <__lshift>:
 8007e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007e90:	460c      	mov	r4, r1
 8007e92:	6849      	ldr	r1, [r1, #4]
 8007e94:	6923      	ldr	r3, [r4, #16]
 8007e96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007e9a:	68a3      	ldr	r3, [r4, #8]
 8007e9c:	4607      	mov	r7, r0
 8007e9e:	4691      	mov	r9, r2
 8007ea0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007ea4:	f108 0601 	add.w	r6, r8, #1
 8007ea8:	42b3      	cmp	r3, r6
 8007eaa:	db0b      	blt.n	8007ec4 <__lshift+0x38>
 8007eac:	4638      	mov	r0, r7
 8007eae:	f7ff fddd 	bl	8007a6c <_Balloc>
 8007eb2:	4605      	mov	r5, r0
 8007eb4:	b948      	cbnz	r0, 8007eca <__lshift+0x3e>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	4b28      	ldr	r3, [pc, #160]	; (8007f5c <__lshift+0xd0>)
 8007eba:	4829      	ldr	r0, [pc, #164]	; (8007f60 <__lshift+0xd4>)
 8007ebc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007ec0:	f000 fb8e 	bl	80085e0 <__assert_func>
 8007ec4:	3101      	adds	r1, #1
 8007ec6:	005b      	lsls	r3, r3, #1
 8007ec8:	e7ee      	b.n	8007ea8 <__lshift+0x1c>
 8007eca:	2300      	movs	r3, #0
 8007ecc:	f100 0114 	add.w	r1, r0, #20
 8007ed0:	f100 0210 	add.w	r2, r0, #16
 8007ed4:	4618      	mov	r0, r3
 8007ed6:	4553      	cmp	r3, sl
 8007ed8:	db33      	blt.n	8007f42 <__lshift+0xb6>
 8007eda:	6920      	ldr	r0, [r4, #16]
 8007edc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007ee0:	f104 0314 	add.w	r3, r4, #20
 8007ee4:	f019 091f 	ands.w	r9, r9, #31
 8007ee8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007eec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007ef0:	d02b      	beq.n	8007f4a <__lshift+0xbe>
 8007ef2:	f1c9 0e20 	rsb	lr, r9, #32
 8007ef6:	468a      	mov	sl, r1
 8007ef8:	2200      	movs	r2, #0
 8007efa:	6818      	ldr	r0, [r3, #0]
 8007efc:	fa00 f009 	lsl.w	r0, r0, r9
 8007f00:	4310      	orrs	r0, r2
 8007f02:	f84a 0b04 	str.w	r0, [sl], #4
 8007f06:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f0a:	459c      	cmp	ip, r3
 8007f0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8007f10:	d8f3      	bhi.n	8007efa <__lshift+0x6e>
 8007f12:	ebac 0304 	sub.w	r3, ip, r4
 8007f16:	3b15      	subs	r3, #21
 8007f18:	f023 0303 	bic.w	r3, r3, #3
 8007f1c:	3304      	adds	r3, #4
 8007f1e:	f104 0015 	add.w	r0, r4, #21
 8007f22:	4584      	cmp	ip, r0
 8007f24:	bf38      	it	cc
 8007f26:	2304      	movcc	r3, #4
 8007f28:	50ca      	str	r2, [r1, r3]
 8007f2a:	b10a      	cbz	r2, 8007f30 <__lshift+0xa4>
 8007f2c:	f108 0602 	add.w	r6, r8, #2
 8007f30:	3e01      	subs	r6, #1
 8007f32:	4638      	mov	r0, r7
 8007f34:	612e      	str	r6, [r5, #16]
 8007f36:	4621      	mov	r1, r4
 8007f38:	f7ff fdd8 	bl	8007aec <_Bfree>
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f42:	f842 0f04 	str.w	r0, [r2, #4]!
 8007f46:	3301      	adds	r3, #1
 8007f48:	e7c5      	b.n	8007ed6 <__lshift+0x4a>
 8007f4a:	3904      	subs	r1, #4
 8007f4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f50:	f841 2f04 	str.w	r2, [r1, #4]!
 8007f54:	459c      	cmp	ip, r3
 8007f56:	d8f9      	bhi.n	8007f4c <__lshift+0xc0>
 8007f58:	e7ea      	b.n	8007f30 <__lshift+0xa4>
 8007f5a:	bf00      	nop
 8007f5c:	08008d7c 	.word	0x08008d7c
 8007f60:	08008d8d 	.word	0x08008d8d

08007f64 <__mcmp>:
 8007f64:	b530      	push	{r4, r5, lr}
 8007f66:	6902      	ldr	r2, [r0, #16]
 8007f68:	690c      	ldr	r4, [r1, #16]
 8007f6a:	1b12      	subs	r2, r2, r4
 8007f6c:	d10e      	bne.n	8007f8c <__mcmp+0x28>
 8007f6e:	f100 0314 	add.w	r3, r0, #20
 8007f72:	3114      	adds	r1, #20
 8007f74:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007f78:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007f7c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007f80:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007f84:	42a5      	cmp	r5, r4
 8007f86:	d003      	beq.n	8007f90 <__mcmp+0x2c>
 8007f88:	d305      	bcc.n	8007f96 <__mcmp+0x32>
 8007f8a:	2201      	movs	r2, #1
 8007f8c:	4610      	mov	r0, r2
 8007f8e:	bd30      	pop	{r4, r5, pc}
 8007f90:	4283      	cmp	r3, r0
 8007f92:	d3f3      	bcc.n	8007f7c <__mcmp+0x18>
 8007f94:	e7fa      	b.n	8007f8c <__mcmp+0x28>
 8007f96:	f04f 32ff 	mov.w	r2, #4294967295
 8007f9a:	e7f7      	b.n	8007f8c <__mcmp+0x28>

08007f9c <__mdiff>:
 8007f9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fa0:	460c      	mov	r4, r1
 8007fa2:	4606      	mov	r6, r0
 8007fa4:	4611      	mov	r1, r2
 8007fa6:	4620      	mov	r0, r4
 8007fa8:	4690      	mov	r8, r2
 8007faa:	f7ff ffdb 	bl	8007f64 <__mcmp>
 8007fae:	1e05      	subs	r5, r0, #0
 8007fb0:	d110      	bne.n	8007fd4 <__mdiff+0x38>
 8007fb2:	4629      	mov	r1, r5
 8007fb4:	4630      	mov	r0, r6
 8007fb6:	f7ff fd59 	bl	8007a6c <_Balloc>
 8007fba:	b930      	cbnz	r0, 8007fca <__mdiff+0x2e>
 8007fbc:	4b3a      	ldr	r3, [pc, #232]	; (80080a8 <__mdiff+0x10c>)
 8007fbe:	4602      	mov	r2, r0
 8007fc0:	f240 2137 	movw	r1, #567	; 0x237
 8007fc4:	4839      	ldr	r0, [pc, #228]	; (80080ac <__mdiff+0x110>)
 8007fc6:	f000 fb0b 	bl	80085e0 <__assert_func>
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007fd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fd4:	bfa4      	itt	ge
 8007fd6:	4643      	movge	r3, r8
 8007fd8:	46a0      	movge	r8, r4
 8007fda:	4630      	mov	r0, r6
 8007fdc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007fe0:	bfa6      	itte	ge
 8007fe2:	461c      	movge	r4, r3
 8007fe4:	2500      	movge	r5, #0
 8007fe6:	2501      	movlt	r5, #1
 8007fe8:	f7ff fd40 	bl	8007a6c <_Balloc>
 8007fec:	b920      	cbnz	r0, 8007ff8 <__mdiff+0x5c>
 8007fee:	4b2e      	ldr	r3, [pc, #184]	; (80080a8 <__mdiff+0x10c>)
 8007ff0:	4602      	mov	r2, r0
 8007ff2:	f240 2145 	movw	r1, #581	; 0x245
 8007ff6:	e7e5      	b.n	8007fc4 <__mdiff+0x28>
 8007ff8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007ffc:	6926      	ldr	r6, [r4, #16]
 8007ffe:	60c5      	str	r5, [r0, #12]
 8008000:	f104 0914 	add.w	r9, r4, #20
 8008004:	f108 0514 	add.w	r5, r8, #20
 8008008:	f100 0e14 	add.w	lr, r0, #20
 800800c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008010:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008014:	f108 0210 	add.w	r2, r8, #16
 8008018:	46f2      	mov	sl, lr
 800801a:	2100      	movs	r1, #0
 800801c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008020:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008024:	fa11 f88b 	uxtah	r8, r1, fp
 8008028:	b299      	uxth	r1, r3
 800802a:	0c1b      	lsrs	r3, r3, #16
 800802c:	eba8 0801 	sub.w	r8, r8, r1
 8008030:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008034:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008038:	fa1f f888 	uxth.w	r8, r8
 800803c:	1419      	asrs	r1, r3, #16
 800803e:	454e      	cmp	r6, r9
 8008040:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008044:	f84a 3b04 	str.w	r3, [sl], #4
 8008048:	d8e8      	bhi.n	800801c <__mdiff+0x80>
 800804a:	1b33      	subs	r3, r6, r4
 800804c:	3b15      	subs	r3, #21
 800804e:	f023 0303 	bic.w	r3, r3, #3
 8008052:	3304      	adds	r3, #4
 8008054:	3415      	adds	r4, #21
 8008056:	42a6      	cmp	r6, r4
 8008058:	bf38      	it	cc
 800805a:	2304      	movcc	r3, #4
 800805c:	441d      	add	r5, r3
 800805e:	4473      	add	r3, lr
 8008060:	469e      	mov	lr, r3
 8008062:	462e      	mov	r6, r5
 8008064:	4566      	cmp	r6, ip
 8008066:	d30e      	bcc.n	8008086 <__mdiff+0xea>
 8008068:	f10c 0203 	add.w	r2, ip, #3
 800806c:	1b52      	subs	r2, r2, r5
 800806e:	f022 0203 	bic.w	r2, r2, #3
 8008072:	3d03      	subs	r5, #3
 8008074:	45ac      	cmp	ip, r5
 8008076:	bf38      	it	cc
 8008078:	2200      	movcc	r2, #0
 800807a:	4413      	add	r3, r2
 800807c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008080:	b17a      	cbz	r2, 80080a2 <__mdiff+0x106>
 8008082:	6107      	str	r7, [r0, #16]
 8008084:	e7a4      	b.n	8007fd0 <__mdiff+0x34>
 8008086:	f856 8b04 	ldr.w	r8, [r6], #4
 800808a:	fa11 f288 	uxtah	r2, r1, r8
 800808e:	1414      	asrs	r4, r2, #16
 8008090:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008094:	b292      	uxth	r2, r2
 8008096:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800809a:	f84e 2b04 	str.w	r2, [lr], #4
 800809e:	1421      	asrs	r1, r4, #16
 80080a0:	e7e0      	b.n	8008064 <__mdiff+0xc8>
 80080a2:	3f01      	subs	r7, #1
 80080a4:	e7ea      	b.n	800807c <__mdiff+0xe0>
 80080a6:	bf00      	nop
 80080a8:	08008d7c 	.word	0x08008d7c
 80080ac:	08008d8d 	.word	0x08008d8d

080080b0 <__d2b>:
 80080b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80080b4:	460f      	mov	r7, r1
 80080b6:	2101      	movs	r1, #1
 80080b8:	ec59 8b10 	vmov	r8, r9, d0
 80080bc:	4616      	mov	r6, r2
 80080be:	f7ff fcd5 	bl	8007a6c <_Balloc>
 80080c2:	4604      	mov	r4, r0
 80080c4:	b930      	cbnz	r0, 80080d4 <__d2b+0x24>
 80080c6:	4602      	mov	r2, r0
 80080c8:	4b24      	ldr	r3, [pc, #144]	; (800815c <__d2b+0xac>)
 80080ca:	4825      	ldr	r0, [pc, #148]	; (8008160 <__d2b+0xb0>)
 80080cc:	f240 310f 	movw	r1, #783	; 0x30f
 80080d0:	f000 fa86 	bl	80085e0 <__assert_func>
 80080d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80080d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80080dc:	bb2d      	cbnz	r5, 800812a <__d2b+0x7a>
 80080de:	9301      	str	r3, [sp, #4]
 80080e0:	f1b8 0300 	subs.w	r3, r8, #0
 80080e4:	d026      	beq.n	8008134 <__d2b+0x84>
 80080e6:	4668      	mov	r0, sp
 80080e8:	9300      	str	r3, [sp, #0]
 80080ea:	f7ff fd87 	bl	8007bfc <__lo0bits>
 80080ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 80080f2:	b1e8      	cbz	r0, 8008130 <__d2b+0x80>
 80080f4:	f1c0 0320 	rsb	r3, r0, #32
 80080f8:	fa02 f303 	lsl.w	r3, r2, r3
 80080fc:	430b      	orrs	r3, r1
 80080fe:	40c2      	lsrs	r2, r0
 8008100:	6163      	str	r3, [r4, #20]
 8008102:	9201      	str	r2, [sp, #4]
 8008104:	9b01      	ldr	r3, [sp, #4]
 8008106:	61a3      	str	r3, [r4, #24]
 8008108:	2b00      	cmp	r3, #0
 800810a:	bf14      	ite	ne
 800810c:	2202      	movne	r2, #2
 800810e:	2201      	moveq	r2, #1
 8008110:	6122      	str	r2, [r4, #16]
 8008112:	b1bd      	cbz	r5, 8008144 <__d2b+0x94>
 8008114:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008118:	4405      	add	r5, r0
 800811a:	603d      	str	r5, [r7, #0]
 800811c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008120:	6030      	str	r0, [r6, #0]
 8008122:	4620      	mov	r0, r4
 8008124:	b003      	add	sp, #12
 8008126:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800812a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800812e:	e7d6      	b.n	80080de <__d2b+0x2e>
 8008130:	6161      	str	r1, [r4, #20]
 8008132:	e7e7      	b.n	8008104 <__d2b+0x54>
 8008134:	a801      	add	r0, sp, #4
 8008136:	f7ff fd61 	bl	8007bfc <__lo0bits>
 800813a:	9b01      	ldr	r3, [sp, #4]
 800813c:	6163      	str	r3, [r4, #20]
 800813e:	3020      	adds	r0, #32
 8008140:	2201      	movs	r2, #1
 8008142:	e7e5      	b.n	8008110 <__d2b+0x60>
 8008144:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008148:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800814c:	6038      	str	r0, [r7, #0]
 800814e:	6918      	ldr	r0, [r3, #16]
 8008150:	f7ff fd34 	bl	8007bbc <__hi0bits>
 8008154:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008158:	e7e2      	b.n	8008120 <__d2b+0x70>
 800815a:	bf00      	nop
 800815c:	08008d7c 	.word	0x08008d7c
 8008160:	08008d8d 	.word	0x08008d8d

08008164 <__ssputs_r>:
 8008164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008168:	688e      	ldr	r6, [r1, #8]
 800816a:	461f      	mov	r7, r3
 800816c:	42be      	cmp	r6, r7
 800816e:	680b      	ldr	r3, [r1, #0]
 8008170:	4682      	mov	sl, r0
 8008172:	460c      	mov	r4, r1
 8008174:	4690      	mov	r8, r2
 8008176:	d82c      	bhi.n	80081d2 <__ssputs_r+0x6e>
 8008178:	898a      	ldrh	r2, [r1, #12]
 800817a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800817e:	d026      	beq.n	80081ce <__ssputs_r+0x6a>
 8008180:	6965      	ldr	r5, [r4, #20]
 8008182:	6909      	ldr	r1, [r1, #16]
 8008184:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008188:	eba3 0901 	sub.w	r9, r3, r1
 800818c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008190:	1c7b      	adds	r3, r7, #1
 8008192:	444b      	add	r3, r9
 8008194:	106d      	asrs	r5, r5, #1
 8008196:	429d      	cmp	r5, r3
 8008198:	bf38      	it	cc
 800819a:	461d      	movcc	r5, r3
 800819c:	0553      	lsls	r3, r2, #21
 800819e:	d527      	bpl.n	80081f0 <__ssputs_r+0x8c>
 80081a0:	4629      	mov	r1, r5
 80081a2:	f7ff fbd7 	bl	8007954 <_malloc_r>
 80081a6:	4606      	mov	r6, r0
 80081a8:	b360      	cbz	r0, 8008204 <__ssputs_r+0xa0>
 80081aa:	6921      	ldr	r1, [r4, #16]
 80081ac:	464a      	mov	r2, r9
 80081ae:	f000 fa09 	bl	80085c4 <memcpy>
 80081b2:	89a3      	ldrh	r3, [r4, #12]
 80081b4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80081b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081bc:	81a3      	strh	r3, [r4, #12]
 80081be:	6126      	str	r6, [r4, #16]
 80081c0:	6165      	str	r5, [r4, #20]
 80081c2:	444e      	add	r6, r9
 80081c4:	eba5 0509 	sub.w	r5, r5, r9
 80081c8:	6026      	str	r6, [r4, #0]
 80081ca:	60a5      	str	r5, [r4, #8]
 80081cc:	463e      	mov	r6, r7
 80081ce:	42be      	cmp	r6, r7
 80081d0:	d900      	bls.n	80081d4 <__ssputs_r+0x70>
 80081d2:	463e      	mov	r6, r7
 80081d4:	6820      	ldr	r0, [r4, #0]
 80081d6:	4632      	mov	r2, r6
 80081d8:	4641      	mov	r1, r8
 80081da:	f000 f9c9 	bl	8008570 <memmove>
 80081de:	68a3      	ldr	r3, [r4, #8]
 80081e0:	1b9b      	subs	r3, r3, r6
 80081e2:	60a3      	str	r3, [r4, #8]
 80081e4:	6823      	ldr	r3, [r4, #0]
 80081e6:	4433      	add	r3, r6
 80081e8:	6023      	str	r3, [r4, #0]
 80081ea:	2000      	movs	r0, #0
 80081ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081f0:	462a      	mov	r2, r5
 80081f2:	f000 fa3b 	bl	800866c <_realloc_r>
 80081f6:	4606      	mov	r6, r0
 80081f8:	2800      	cmp	r0, #0
 80081fa:	d1e0      	bne.n	80081be <__ssputs_r+0x5a>
 80081fc:	6921      	ldr	r1, [r4, #16]
 80081fe:	4650      	mov	r0, sl
 8008200:	f7ff fb34 	bl	800786c <_free_r>
 8008204:	230c      	movs	r3, #12
 8008206:	f8ca 3000 	str.w	r3, [sl]
 800820a:	89a3      	ldrh	r3, [r4, #12]
 800820c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008210:	81a3      	strh	r3, [r4, #12]
 8008212:	f04f 30ff 	mov.w	r0, #4294967295
 8008216:	e7e9      	b.n	80081ec <__ssputs_r+0x88>

08008218 <_svfiprintf_r>:
 8008218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800821c:	4698      	mov	r8, r3
 800821e:	898b      	ldrh	r3, [r1, #12]
 8008220:	061b      	lsls	r3, r3, #24
 8008222:	b09d      	sub	sp, #116	; 0x74
 8008224:	4607      	mov	r7, r0
 8008226:	460d      	mov	r5, r1
 8008228:	4614      	mov	r4, r2
 800822a:	d50e      	bpl.n	800824a <_svfiprintf_r+0x32>
 800822c:	690b      	ldr	r3, [r1, #16]
 800822e:	b963      	cbnz	r3, 800824a <_svfiprintf_r+0x32>
 8008230:	2140      	movs	r1, #64	; 0x40
 8008232:	f7ff fb8f 	bl	8007954 <_malloc_r>
 8008236:	6028      	str	r0, [r5, #0]
 8008238:	6128      	str	r0, [r5, #16]
 800823a:	b920      	cbnz	r0, 8008246 <_svfiprintf_r+0x2e>
 800823c:	230c      	movs	r3, #12
 800823e:	603b      	str	r3, [r7, #0]
 8008240:	f04f 30ff 	mov.w	r0, #4294967295
 8008244:	e0d0      	b.n	80083e8 <_svfiprintf_r+0x1d0>
 8008246:	2340      	movs	r3, #64	; 0x40
 8008248:	616b      	str	r3, [r5, #20]
 800824a:	2300      	movs	r3, #0
 800824c:	9309      	str	r3, [sp, #36]	; 0x24
 800824e:	2320      	movs	r3, #32
 8008250:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008254:	f8cd 800c 	str.w	r8, [sp, #12]
 8008258:	2330      	movs	r3, #48	; 0x30
 800825a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008400 <_svfiprintf_r+0x1e8>
 800825e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008262:	f04f 0901 	mov.w	r9, #1
 8008266:	4623      	mov	r3, r4
 8008268:	469a      	mov	sl, r3
 800826a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800826e:	b10a      	cbz	r2, 8008274 <_svfiprintf_r+0x5c>
 8008270:	2a25      	cmp	r2, #37	; 0x25
 8008272:	d1f9      	bne.n	8008268 <_svfiprintf_r+0x50>
 8008274:	ebba 0b04 	subs.w	fp, sl, r4
 8008278:	d00b      	beq.n	8008292 <_svfiprintf_r+0x7a>
 800827a:	465b      	mov	r3, fp
 800827c:	4622      	mov	r2, r4
 800827e:	4629      	mov	r1, r5
 8008280:	4638      	mov	r0, r7
 8008282:	f7ff ff6f 	bl	8008164 <__ssputs_r>
 8008286:	3001      	adds	r0, #1
 8008288:	f000 80a9 	beq.w	80083de <_svfiprintf_r+0x1c6>
 800828c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800828e:	445a      	add	r2, fp
 8008290:	9209      	str	r2, [sp, #36]	; 0x24
 8008292:	f89a 3000 	ldrb.w	r3, [sl]
 8008296:	2b00      	cmp	r3, #0
 8008298:	f000 80a1 	beq.w	80083de <_svfiprintf_r+0x1c6>
 800829c:	2300      	movs	r3, #0
 800829e:	f04f 32ff 	mov.w	r2, #4294967295
 80082a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082a6:	f10a 0a01 	add.w	sl, sl, #1
 80082aa:	9304      	str	r3, [sp, #16]
 80082ac:	9307      	str	r3, [sp, #28]
 80082ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80082b2:	931a      	str	r3, [sp, #104]	; 0x68
 80082b4:	4654      	mov	r4, sl
 80082b6:	2205      	movs	r2, #5
 80082b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80082bc:	4850      	ldr	r0, [pc, #320]	; (8008400 <_svfiprintf_r+0x1e8>)
 80082be:	f7f7 ff8f 	bl	80001e0 <memchr>
 80082c2:	9a04      	ldr	r2, [sp, #16]
 80082c4:	b9d8      	cbnz	r0, 80082fe <_svfiprintf_r+0xe6>
 80082c6:	06d0      	lsls	r0, r2, #27
 80082c8:	bf44      	itt	mi
 80082ca:	2320      	movmi	r3, #32
 80082cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082d0:	0711      	lsls	r1, r2, #28
 80082d2:	bf44      	itt	mi
 80082d4:	232b      	movmi	r3, #43	; 0x2b
 80082d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80082da:	f89a 3000 	ldrb.w	r3, [sl]
 80082de:	2b2a      	cmp	r3, #42	; 0x2a
 80082e0:	d015      	beq.n	800830e <_svfiprintf_r+0xf6>
 80082e2:	9a07      	ldr	r2, [sp, #28]
 80082e4:	4654      	mov	r4, sl
 80082e6:	2000      	movs	r0, #0
 80082e8:	f04f 0c0a 	mov.w	ip, #10
 80082ec:	4621      	mov	r1, r4
 80082ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 80082f2:	3b30      	subs	r3, #48	; 0x30
 80082f4:	2b09      	cmp	r3, #9
 80082f6:	d94d      	bls.n	8008394 <_svfiprintf_r+0x17c>
 80082f8:	b1b0      	cbz	r0, 8008328 <_svfiprintf_r+0x110>
 80082fa:	9207      	str	r2, [sp, #28]
 80082fc:	e014      	b.n	8008328 <_svfiprintf_r+0x110>
 80082fe:	eba0 0308 	sub.w	r3, r0, r8
 8008302:	fa09 f303 	lsl.w	r3, r9, r3
 8008306:	4313      	orrs	r3, r2
 8008308:	9304      	str	r3, [sp, #16]
 800830a:	46a2      	mov	sl, r4
 800830c:	e7d2      	b.n	80082b4 <_svfiprintf_r+0x9c>
 800830e:	9b03      	ldr	r3, [sp, #12]
 8008310:	1d19      	adds	r1, r3, #4
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	9103      	str	r1, [sp, #12]
 8008316:	2b00      	cmp	r3, #0
 8008318:	bfbb      	ittet	lt
 800831a:	425b      	neglt	r3, r3
 800831c:	f042 0202 	orrlt.w	r2, r2, #2
 8008320:	9307      	strge	r3, [sp, #28]
 8008322:	9307      	strlt	r3, [sp, #28]
 8008324:	bfb8      	it	lt
 8008326:	9204      	strlt	r2, [sp, #16]
 8008328:	7823      	ldrb	r3, [r4, #0]
 800832a:	2b2e      	cmp	r3, #46	; 0x2e
 800832c:	d10c      	bne.n	8008348 <_svfiprintf_r+0x130>
 800832e:	7863      	ldrb	r3, [r4, #1]
 8008330:	2b2a      	cmp	r3, #42	; 0x2a
 8008332:	d134      	bne.n	800839e <_svfiprintf_r+0x186>
 8008334:	9b03      	ldr	r3, [sp, #12]
 8008336:	1d1a      	adds	r2, r3, #4
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	9203      	str	r2, [sp, #12]
 800833c:	2b00      	cmp	r3, #0
 800833e:	bfb8      	it	lt
 8008340:	f04f 33ff 	movlt.w	r3, #4294967295
 8008344:	3402      	adds	r4, #2
 8008346:	9305      	str	r3, [sp, #20]
 8008348:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008410 <_svfiprintf_r+0x1f8>
 800834c:	7821      	ldrb	r1, [r4, #0]
 800834e:	2203      	movs	r2, #3
 8008350:	4650      	mov	r0, sl
 8008352:	f7f7 ff45 	bl	80001e0 <memchr>
 8008356:	b138      	cbz	r0, 8008368 <_svfiprintf_r+0x150>
 8008358:	9b04      	ldr	r3, [sp, #16]
 800835a:	eba0 000a 	sub.w	r0, r0, sl
 800835e:	2240      	movs	r2, #64	; 0x40
 8008360:	4082      	lsls	r2, r0
 8008362:	4313      	orrs	r3, r2
 8008364:	3401      	adds	r4, #1
 8008366:	9304      	str	r3, [sp, #16]
 8008368:	f814 1b01 	ldrb.w	r1, [r4], #1
 800836c:	4825      	ldr	r0, [pc, #148]	; (8008404 <_svfiprintf_r+0x1ec>)
 800836e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008372:	2206      	movs	r2, #6
 8008374:	f7f7 ff34 	bl	80001e0 <memchr>
 8008378:	2800      	cmp	r0, #0
 800837a:	d038      	beq.n	80083ee <_svfiprintf_r+0x1d6>
 800837c:	4b22      	ldr	r3, [pc, #136]	; (8008408 <_svfiprintf_r+0x1f0>)
 800837e:	bb1b      	cbnz	r3, 80083c8 <_svfiprintf_r+0x1b0>
 8008380:	9b03      	ldr	r3, [sp, #12]
 8008382:	3307      	adds	r3, #7
 8008384:	f023 0307 	bic.w	r3, r3, #7
 8008388:	3308      	adds	r3, #8
 800838a:	9303      	str	r3, [sp, #12]
 800838c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800838e:	4433      	add	r3, r6
 8008390:	9309      	str	r3, [sp, #36]	; 0x24
 8008392:	e768      	b.n	8008266 <_svfiprintf_r+0x4e>
 8008394:	fb0c 3202 	mla	r2, ip, r2, r3
 8008398:	460c      	mov	r4, r1
 800839a:	2001      	movs	r0, #1
 800839c:	e7a6      	b.n	80082ec <_svfiprintf_r+0xd4>
 800839e:	2300      	movs	r3, #0
 80083a0:	3401      	adds	r4, #1
 80083a2:	9305      	str	r3, [sp, #20]
 80083a4:	4619      	mov	r1, r3
 80083a6:	f04f 0c0a 	mov.w	ip, #10
 80083aa:	4620      	mov	r0, r4
 80083ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083b0:	3a30      	subs	r2, #48	; 0x30
 80083b2:	2a09      	cmp	r2, #9
 80083b4:	d903      	bls.n	80083be <_svfiprintf_r+0x1a6>
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d0c6      	beq.n	8008348 <_svfiprintf_r+0x130>
 80083ba:	9105      	str	r1, [sp, #20]
 80083bc:	e7c4      	b.n	8008348 <_svfiprintf_r+0x130>
 80083be:	fb0c 2101 	mla	r1, ip, r1, r2
 80083c2:	4604      	mov	r4, r0
 80083c4:	2301      	movs	r3, #1
 80083c6:	e7f0      	b.n	80083aa <_svfiprintf_r+0x192>
 80083c8:	ab03      	add	r3, sp, #12
 80083ca:	9300      	str	r3, [sp, #0]
 80083cc:	462a      	mov	r2, r5
 80083ce:	4b0f      	ldr	r3, [pc, #60]	; (800840c <_svfiprintf_r+0x1f4>)
 80083d0:	a904      	add	r1, sp, #16
 80083d2:	4638      	mov	r0, r7
 80083d4:	f7fd fe64 	bl	80060a0 <_printf_float>
 80083d8:	1c42      	adds	r2, r0, #1
 80083da:	4606      	mov	r6, r0
 80083dc:	d1d6      	bne.n	800838c <_svfiprintf_r+0x174>
 80083de:	89ab      	ldrh	r3, [r5, #12]
 80083e0:	065b      	lsls	r3, r3, #25
 80083e2:	f53f af2d 	bmi.w	8008240 <_svfiprintf_r+0x28>
 80083e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80083e8:	b01d      	add	sp, #116	; 0x74
 80083ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ee:	ab03      	add	r3, sp, #12
 80083f0:	9300      	str	r3, [sp, #0]
 80083f2:	462a      	mov	r2, r5
 80083f4:	4b05      	ldr	r3, [pc, #20]	; (800840c <_svfiprintf_r+0x1f4>)
 80083f6:	a904      	add	r1, sp, #16
 80083f8:	4638      	mov	r0, r7
 80083fa:	f7fe f8f5 	bl	80065e8 <_printf_i>
 80083fe:	e7eb      	b.n	80083d8 <_svfiprintf_r+0x1c0>
 8008400:	08008ee4 	.word	0x08008ee4
 8008404:	08008eee 	.word	0x08008eee
 8008408:	080060a1 	.word	0x080060a1
 800840c:	08008165 	.word	0x08008165
 8008410:	08008eea 	.word	0x08008eea

08008414 <__sflush_r>:
 8008414:	898a      	ldrh	r2, [r1, #12]
 8008416:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800841a:	4605      	mov	r5, r0
 800841c:	0710      	lsls	r0, r2, #28
 800841e:	460c      	mov	r4, r1
 8008420:	d458      	bmi.n	80084d4 <__sflush_r+0xc0>
 8008422:	684b      	ldr	r3, [r1, #4]
 8008424:	2b00      	cmp	r3, #0
 8008426:	dc05      	bgt.n	8008434 <__sflush_r+0x20>
 8008428:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800842a:	2b00      	cmp	r3, #0
 800842c:	dc02      	bgt.n	8008434 <__sflush_r+0x20>
 800842e:	2000      	movs	r0, #0
 8008430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008434:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008436:	2e00      	cmp	r6, #0
 8008438:	d0f9      	beq.n	800842e <__sflush_r+0x1a>
 800843a:	2300      	movs	r3, #0
 800843c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008440:	682f      	ldr	r7, [r5, #0]
 8008442:	6a21      	ldr	r1, [r4, #32]
 8008444:	602b      	str	r3, [r5, #0]
 8008446:	d032      	beq.n	80084ae <__sflush_r+0x9a>
 8008448:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800844a:	89a3      	ldrh	r3, [r4, #12]
 800844c:	075a      	lsls	r2, r3, #29
 800844e:	d505      	bpl.n	800845c <__sflush_r+0x48>
 8008450:	6863      	ldr	r3, [r4, #4]
 8008452:	1ac0      	subs	r0, r0, r3
 8008454:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008456:	b10b      	cbz	r3, 800845c <__sflush_r+0x48>
 8008458:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800845a:	1ac0      	subs	r0, r0, r3
 800845c:	2300      	movs	r3, #0
 800845e:	4602      	mov	r2, r0
 8008460:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008462:	6a21      	ldr	r1, [r4, #32]
 8008464:	4628      	mov	r0, r5
 8008466:	47b0      	blx	r6
 8008468:	1c43      	adds	r3, r0, #1
 800846a:	89a3      	ldrh	r3, [r4, #12]
 800846c:	d106      	bne.n	800847c <__sflush_r+0x68>
 800846e:	6829      	ldr	r1, [r5, #0]
 8008470:	291d      	cmp	r1, #29
 8008472:	d82b      	bhi.n	80084cc <__sflush_r+0xb8>
 8008474:	4a29      	ldr	r2, [pc, #164]	; (800851c <__sflush_r+0x108>)
 8008476:	410a      	asrs	r2, r1
 8008478:	07d6      	lsls	r6, r2, #31
 800847a:	d427      	bmi.n	80084cc <__sflush_r+0xb8>
 800847c:	2200      	movs	r2, #0
 800847e:	6062      	str	r2, [r4, #4]
 8008480:	04d9      	lsls	r1, r3, #19
 8008482:	6922      	ldr	r2, [r4, #16]
 8008484:	6022      	str	r2, [r4, #0]
 8008486:	d504      	bpl.n	8008492 <__sflush_r+0x7e>
 8008488:	1c42      	adds	r2, r0, #1
 800848a:	d101      	bne.n	8008490 <__sflush_r+0x7c>
 800848c:	682b      	ldr	r3, [r5, #0]
 800848e:	b903      	cbnz	r3, 8008492 <__sflush_r+0x7e>
 8008490:	6560      	str	r0, [r4, #84]	; 0x54
 8008492:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008494:	602f      	str	r7, [r5, #0]
 8008496:	2900      	cmp	r1, #0
 8008498:	d0c9      	beq.n	800842e <__sflush_r+0x1a>
 800849a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800849e:	4299      	cmp	r1, r3
 80084a0:	d002      	beq.n	80084a8 <__sflush_r+0x94>
 80084a2:	4628      	mov	r0, r5
 80084a4:	f7ff f9e2 	bl	800786c <_free_r>
 80084a8:	2000      	movs	r0, #0
 80084aa:	6360      	str	r0, [r4, #52]	; 0x34
 80084ac:	e7c0      	b.n	8008430 <__sflush_r+0x1c>
 80084ae:	2301      	movs	r3, #1
 80084b0:	4628      	mov	r0, r5
 80084b2:	47b0      	blx	r6
 80084b4:	1c41      	adds	r1, r0, #1
 80084b6:	d1c8      	bne.n	800844a <__sflush_r+0x36>
 80084b8:	682b      	ldr	r3, [r5, #0]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d0c5      	beq.n	800844a <__sflush_r+0x36>
 80084be:	2b1d      	cmp	r3, #29
 80084c0:	d001      	beq.n	80084c6 <__sflush_r+0xb2>
 80084c2:	2b16      	cmp	r3, #22
 80084c4:	d101      	bne.n	80084ca <__sflush_r+0xb6>
 80084c6:	602f      	str	r7, [r5, #0]
 80084c8:	e7b1      	b.n	800842e <__sflush_r+0x1a>
 80084ca:	89a3      	ldrh	r3, [r4, #12]
 80084cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80084d0:	81a3      	strh	r3, [r4, #12]
 80084d2:	e7ad      	b.n	8008430 <__sflush_r+0x1c>
 80084d4:	690f      	ldr	r7, [r1, #16]
 80084d6:	2f00      	cmp	r7, #0
 80084d8:	d0a9      	beq.n	800842e <__sflush_r+0x1a>
 80084da:	0793      	lsls	r3, r2, #30
 80084dc:	680e      	ldr	r6, [r1, #0]
 80084de:	bf08      	it	eq
 80084e0:	694b      	ldreq	r3, [r1, #20]
 80084e2:	600f      	str	r7, [r1, #0]
 80084e4:	bf18      	it	ne
 80084e6:	2300      	movne	r3, #0
 80084e8:	eba6 0807 	sub.w	r8, r6, r7
 80084ec:	608b      	str	r3, [r1, #8]
 80084ee:	f1b8 0f00 	cmp.w	r8, #0
 80084f2:	dd9c      	ble.n	800842e <__sflush_r+0x1a>
 80084f4:	6a21      	ldr	r1, [r4, #32]
 80084f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80084f8:	4643      	mov	r3, r8
 80084fa:	463a      	mov	r2, r7
 80084fc:	4628      	mov	r0, r5
 80084fe:	47b0      	blx	r6
 8008500:	2800      	cmp	r0, #0
 8008502:	dc06      	bgt.n	8008512 <__sflush_r+0xfe>
 8008504:	89a3      	ldrh	r3, [r4, #12]
 8008506:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800850a:	81a3      	strh	r3, [r4, #12]
 800850c:	f04f 30ff 	mov.w	r0, #4294967295
 8008510:	e78e      	b.n	8008430 <__sflush_r+0x1c>
 8008512:	4407      	add	r7, r0
 8008514:	eba8 0800 	sub.w	r8, r8, r0
 8008518:	e7e9      	b.n	80084ee <__sflush_r+0xda>
 800851a:	bf00      	nop
 800851c:	dfbffffe 	.word	0xdfbffffe

08008520 <_fflush_r>:
 8008520:	b538      	push	{r3, r4, r5, lr}
 8008522:	690b      	ldr	r3, [r1, #16]
 8008524:	4605      	mov	r5, r0
 8008526:	460c      	mov	r4, r1
 8008528:	b913      	cbnz	r3, 8008530 <_fflush_r+0x10>
 800852a:	2500      	movs	r5, #0
 800852c:	4628      	mov	r0, r5
 800852e:	bd38      	pop	{r3, r4, r5, pc}
 8008530:	b118      	cbz	r0, 800853a <_fflush_r+0x1a>
 8008532:	6a03      	ldr	r3, [r0, #32]
 8008534:	b90b      	cbnz	r3, 800853a <_fflush_r+0x1a>
 8008536:	f7fe fa05 	bl	8006944 <__sinit>
 800853a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800853e:	2b00      	cmp	r3, #0
 8008540:	d0f3      	beq.n	800852a <_fflush_r+0xa>
 8008542:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008544:	07d0      	lsls	r0, r2, #31
 8008546:	d404      	bmi.n	8008552 <_fflush_r+0x32>
 8008548:	0599      	lsls	r1, r3, #22
 800854a:	d402      	bmi.n	8008552 <_fflush_r+0x32>
 800854c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800854e:	f7fe fb10 	bl	8006b72 <__retarget_lock_acquire_recursive>
 8008552:	4628      	mov	r0, r5
 8008554:	4621      	mov	r1, r4
 8008556:	f7ff ff5d 	bl	8008414 <__sflush_r>
 800855a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800855c:	07da      	lsls	r2, r3, #31
 800855e:	4605      	mov	r5, r0
 8008560:	d4e4      	bmi.n	800852c <_fflush_r+0xc>
 8008562:	89a3      	ldrh	r3, [r4, #12]
 8008564:	059b      	lsls	r3, r3, #22
 8008566:	d4e1      	bmi.n	800852c <_fflush_r+0xc>
 8008568:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800856a:	f7fe fb03 	bl	8006b74 <__retarget_lock_release_recursive>
 800856e:	e7dd      	b.n	800852c <_fflush_r+0xc>

08008570 <memmove>:
 8008570:	4288      	cmp	r0, r1
 8008572:	b510      	push	{r4, lr}
 8008574:	eb01 0402 	add.w	r4, r1, r2
 8008578:	d902      	bls.n	8008580 <memmove+0x10>
 800857a:	4284      	cmp	r4, r0
 800857c:	4623      	mov	r3, r4
 800857e:	d807      	bhi.n	8008590 <memmove+0x20>
 8008580:	1e43      	subs	r3, r0, #1
 8008582:	42a1      	cmp	r1, r4
 8008584:	d008      	beq.n	8008598 <memmove+0x28>
 8008586:	f811 2b01 	ldrb.w	r2, [r1], #1
 800858a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800858e:	e7f8      	b.n	8008582 <memmove+0x12>
 8008590:	4402      	add	r2, r0
 8008592:	4601      	mov	r1, r0
 8008594:	428a      	cmp	r2, r1
 8008596:	d100      	bne.n	800859a <memmove+0x2a>
 8008598:	bd10      	pop	{r4, pc}
 800859a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800859e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80085a2:	e7f7      	b.n	8008594 <memmove+0x24>

080085a4 <_sbrk_r>:
 80085a4:	b538      	push	{r3, r4, r5, lr}
 80085a6:	4d06      	ldr	r5, [pc, #24]	; (80085c0 <_sbrk_r+0x1c>)
 80085a8:	2300      	movs	r3, #0
 80085aa:	4604      	mov	r4, r0
 80085ac:	4608      	mov	r0, r1
 80085ae:	602b      	str	r3, [r5, #0]
 80085b0:	f7f9 fdc6 	bl	8002140 <_sbrk>
 80085b4:	1c43      	adds	r3, r0, #1
 80085b6:	d102      	bne.n	80085be <_sbrk_r+0x1a>
 80085b8:	682b      	ldr	r3, [r5, #0]
 80085ba:	b103      	cbz	r3, 80085be <_sbrk_r+0x1a>
 80085bc:	6023      	str	r3, [r4, #0]
 80085be:	bd38      	pop	{r3, r4, r5, pc}
 80085c0:	20000570 	.word	0x20000570

080085c4 <memcpy>:
 80085c4:	440a      	add	r2, r1
 80085c6:	4291      	cmp	r1, r2
 80085c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80085cc:	d100      	bne.n	80085d0 <memcpy+0xc>
 80085ce:	4770      	bx	lr
 80085d0:	b510      	push	{r4, lr}
 80085d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80085d6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80085da:	4291      	cmp	r1, r2
 80085dc:	d1f9      	bne.n	80085d2 <memcpy+0xe>
 80085de:	bd10      	pop	{r4, pc}

080085e0 <__assert_func>:
 80085e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80085e2:	4614      	mov	r4, r2
 80085e4:	461a      	mov	r2, r3
 80085e6:	4b09      	ldr	r3, [pc, #36]	; (800860c <__assert_func+0x2c>)
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4605      	mov	r5, r0
 80085ec:	68d8      	ldr	r0, [r3, #12]
 80085ee:	b14c      	cbz	r4, 8008604 <__assert_func+0x24>
 80085f0:	4b07      	ldr	r3, [pc, #28]	; (8008610 <__assert_func+0x30>)
 80085f2:	9100      	str	r1, [sp, #0]
 80085f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80085f8:	4906      	ldr	r1, [pc, #24]	; (8008614 <__assert_func+0x34>)
 80085fa:	462b      	mov	r3, r5
 80085fc:	f000 f872 	bl	80086e4 <fiprintf>
 8008600:	f000 f882 	bl	8008708 <abort>
 8008604:	4b04      	ldr	r3, [pc, #16]	; (8008618 <__assert_func+0x38>)
 8008606:	461c      	mov	r4, r3
 8008608:	e7f3      	b.n	80085f2 <__assert_func+0x12>
 800860a:	bf00      	nop
 800860c:	20000068 	.word	0x20000068
 8008610:	08008eff 	.word	0x08008eff
 8008614:	08008f0c 	.word	0x08008f0c
 8008618:	08008f3a 	.word	0x08008f3a

0800861c <_calloc_r>:
 800861c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800861e:	fba1 2402 	umull	r2, r4, r1, r2
 8008622:	b94c      	cbnz	r4, 8008638 <_calloc_r+0x1c>
 8008624:	4611      	mov	r1, r2
 8008626:	9201      	str	r2, [sp, #4]
 8008628:	f7ff f994 	bl	8007954 <_malloc_r>
 800862c:	9a01      	ldr	r2, [sp, #4]
 800862e:	4605      	mov	r5, r0
 8008630:	b930      	cbnz	r0, 8008640 <_calloc_r+0x24>
 8008632:	4628      	mov	r0, r5
 8008634:	b003      	add	sp, #12
 8008636:	bd30      	pop	{r4, r5, pc}
 8008638:	220c      	movs	r2, #12
 800863a:	6002      	str	r2, [r0, #0]
 800863c:	2500      	movs	r5, #0
 800863e:	e7f8      	b.n	8008632 <_calloc_r+0x16>
 8008640:	4621      	mov	r1, r4
 8008642:	f7fe fa18 	bl	8006a76 <memset>
 8008646:	e7f4      	b.n	8008632 <_calloc_r+0x16>

08008648 <__ascii_mbtowc>:
 8008648:	b082      	sub	sp, #8
 800864a:	b901      	cbnz	r1, 800864e <__ascii_mbtowc+0x6>
 800864c:	a901      	add	r1, sp, #4
 800864e:	b142      	cbz	r2, 8008662 <__ascii_mbtowc+0x1a>
 8008650:	b14b      	cbz	r3, 8008666 <__ascii_mbtowc+0x1e>
 8008652:	7813      	ldrb	r3, [r2, #0]
 8008654:	600b      	str	r3, [r1, #0]
 8008656:	7812      	ldrb	r2, [r2, #0]
 8008658:	1e10      	subs	r0, r2, #0
 800865a:	bf18      	it	ne
 800865c:	2001      	movne	r0, #1
 800865e:	b002      	add	sp, #8
 8008660:	4770      	bx	lr
 8008662:	4610      	mov	r0, r2
 8008664:	e7fb      	b.n	800865e <__ascii_mbtowc+0x16>
 8008666:	f06f 0001 	mvn.w	r0, #1
 800866a:	e7f8      	b.n	800865e <__ascii_mbtowc+0x16>

0800866c <_realloc_r>:
 800866c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008670:	4680      	mov	r8, r0
 8008672:	4614      	mov	r4, r2
 8008674:	460e      	mov	r6, r1
 8008676:	b921      	cbnz	r1, 8008682 <_realloc_r+0x16>
 8008678:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800867c:	4611      	mov	r1, r2
 800867e:	f7ff b969 	b.w	8007954 <_malloc_r>
 8008682:	b92a      	cbnz	r2, 8008690 <_realloc_r+0x24>
 8008684:	f7ff f8f2 	bl	800786c <_free_r>
 8008688:	4625      	mov	r5, r4
 800868a:	4628      	mov	r0, r5
 800868c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008690:	f000 f841 	bl	8008716 <_malloc_usable_size_r>
 8008694:	4284      	cmp	r4, r0
 8008696:	4607      	mov	r7, r0
 8008698:	d802      	bhi.n	80086a0 <_realloc_r+0x34>
 800869a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800869e:	d812      	bhi.n	80086c6 <_realloc_r+0x5a>
 80086a0:	4621      	mov	r1, r4
 80086a2:	4640      	mov	r0, r8
 80086a4:	f7ff f956 	bl	8007954 <_malloc_r>
 80086a8:	4605      	mov	r5, r0
 80086aa:	2800      	cmp	r0, #0
 80086ac:	d0ed      	beq.n	800868a <_realloc_r+0x1e>
 80086ae:	42bc      	cmp	r4, r7
 80086b0:	4622      	mov	r2, r4
 80086b2:	4631      	mov	r1, r6
 80086b4:	bf28      	it	cs
 80086b6:	463a      	movcs	r2, r7
 80086b8:	f7ff ff84 	bl	80085c4 <memcpy>
 80086bc:	4631      	mov	r1, r6
 80086be:	4640      	mov	r0, r8
 80086c0:	f7ff f8d4 	bl	800786c <_free_r>
 80086c4:	e7e1      	b.n	800868a <_realloc_r+0x1e>
 80086c6:	4635      	mov	r5, r6
 80086c8:	e7df      	b.n	800868a <_realloc_r+0x1e>

080086ca <__ascii_wctomb>:
 80086ca:	b149      	cbz	r1, 80086e0 <__ascii_wctomb+0x16>
 80086cc:	2aff      	cmp	r2, #255	; 0xff
 80086ce:	bf85      	ittet	hi
 80086d0:	238a      	movhi	r3, #138	; 0x8a
 80086d2:	6003      	strhi	r3, [r0, #0]
 80086d4:	700a      	strbls	r2, [r1, #0]
 80086d6:	f04f 30ff 	movhi.w	r0, #4294967295
 80086da:	bf98      	it	ls
 80086dc:	2001      	movls	r0, #1
 80086de:	4770      	bx	lr
 80086e0:	4608      	mov	r0, r1
 80086e2:	4770      	bx	lr

080086e4 <fiprintf>:
 80086e4:	b40e      	push	{r1, r2, r3}
 80086e6:	b503      	push	{r0, r1, lr}
 80086e8:	4601      	mov	r1, r0
 80086ea:	ab03      	add	r3, sp, #12
 80086ec:	4805      	ldr	r0, [pc, #20]	; (8008704 <fiprintf+0x20>)
 80086ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80086f2:	6800      	ldr	r0, [r0, #0]
 80086f4:	9301      	str	r3, [sp, #4]
 80086f6:	f000 f83f 	bl	8008778 <_vfiprintf_r>
 80086fa:	b002      	add	sp, #8
 80086fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008700:	b003      	add	sp, #12
 8008702:	4770      	bx	lr
 8008704:	20000068 	.word	0x20000068

08008708 <abort>:
 8008708:	b508      	push	{r3, lr}
 800870a:	2006      	movs	r0, #6
 800870c:	f000 fa0c 	bl	8008b28 <raise>
 8008710:	2001      	movs	r0, #1
 8008712:	f7f9 fc9d 	bl	8002050 <_exit>

08008716 <_malloc_usable_size_r>:
 8008716:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800871a:	1f18      	subs	r0, r3, #4
 800871c:	2b00      	cmp	r3, #0
 800871e:	bfbc      	itt	lt
 8008720:	580b      	ldrlt	r3, [r1, r0]
 8008722:	18c0      	addlt	r0, r0, r3
 8008724:	4770      	bx	lr

08008726 <__sfputc_r>:
 8008726:	6893      	ldr	r3, [r2, #8]
 8008728:	3b01      	subs	r3, #1
 800872a:	2b00      	cmp	r3, #0
 800872c:	b410      	push	{r4}
 800872e:	6093      	str	r3, [r2, #8]
 8008730:	da08      	bge.n	8008744 <__sfputc_r+0x1e>
 8008732:	6994      	ldr	r4, [r2, #24]
 8008734:	42a3      	cmp	r3, r4
 8008736:	db01      	blt.n	800873c <__sfputc_r+0x16>
 8008738:	290a      	cmp	r1, #10
 800873a:	d103      	bne.n	8008744 <__sfputc_r+0x1e>
 800873c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008740:	f000 b934 	b.w	80089ac <__swbuf_r>
 8008744:	6813      	ldr	r3, [r2, #0]
 8008746:	1c58      	adds	r0, r3, #1
 8008748:	6010      	str	r0, [r2, #0]
 800874a:	7019      	strb	r1, [r3, #0]
 800874c:	4608      	mov	r0, r1
 800874e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008752:	4770      	bx	lr

08008754 <__sfputs_r>:
 8008754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008756:	4606      	mov	r6, r0
 8008758:	460f      	mov	r7, r1
 800875a:	4614      	mov	r4, r2
 800875c:	18d5      	adds	r5, r2, r3
 800875e:	42ac      	cmp	r4, r5
 8008760:	d101      	bne.n	8008766 <__sfputs_r+0x12>
 8008762:	2000      	movs	r0, #0
 8008764:	e007      	b.n	8008776 <__sfputs_r+0x22>
 8008766:	f814 1b01 	ldrb.w	r1, [r4], #1
 800876a:	463a      	mov	r2, r7
 800876c:	4630      	mov	r0, r6
 800876e:	f7ff ffda 	bl	8008726 <__sfputc_r>
 8008772:	1c43      	adds	r3, r0, #1
 8008774:	d1f3      	bne.n	800875e <__sfputs_r+0xa>
 8008776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008778 <_vfiprintf_r>:
 8008778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800877c:	460d      	mov	r5, r1
 800877e:	b09d      	sub	sp, #116	; 0x74
 8008780:	4614      	mov	r4, r2
 8008782:	4698      	mov	r8, r3
 8008784:	4606      	mov	r6, r0
 8008786:	b118      	cbz	r0, 8008790 <_vfiprintf_r+0x18>
 8008788:	6a03      	ldr	r3, [r0, #32]
 800878a:	b90b      	cbnz	r3, 8008790 <_vfiprintf_r+0x18>
 800878c:	f7fe f8da 	bl	8006944 <__sinit>
 8008790:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008792:	07d9      	lsls	r1, r3, #31
 8008794:	d405      	bmi.n	80087a2 <_vfiprintf_r+0x2a>
 8008796:	89ab      	ldrh	r3, [r5, #12]
 8008798:	059a      	lsls	r2, r3, #22
 800879a:	d402      	bmi.n	80087a2 <_vfiprintf_r+0x2a>
 800879c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800879e:	f7fe f9e8 	bl	8006b72 <__retarget_lock_acquire_recursive>
 80087a2:	89ab      	ldrh	r3, [r5, #12]
 80087a4:	071b      	lsls	r3, r3, #28
 80087a6:	d501      	bpl.n	80087ac <_vfiprintf_r+0x34>
 80087a8:	692b      	ldr	r3, [r5, #16]
 80087aa:	b99b      	cbnz	r3, 80087d4 <_vfiprintf_r+0x5c>
 80087ac:	4629      	mov	r1, r5
 80087ae:	4630      	mov	r0, r6
 80087b0:	f000 f93a 	bl	8008a28 <__swsetup_r>
 80087b4:	b170      	cbz	r0, 80087d4 <_vfiprintf_r+0x5c>
 80087b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087b8:	07dc      	lsls	r4, r3, #31
 80087ba:	d504      	bpl.n	80087c6 <_vfiprintf_r+0x4e>
 80087bc:	f04f 30ff 	mov.w	r0, #4294967295
 80087c0:	b01d      	add	sp, #116	; 0x74
 80087c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087c6:	89ab      	ldrh	r3, [r5, #12]
 80087c8:	0598      	lsls	r0, r3, #22
 80087ca:	d4f7      	bmi.n	80087bc <_vfiprintf_r+0x44>
 80087cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087ce:	f7fe f9d1 	bl	8006b74 <__retarget_lock_release_recursive>
 80087d2:	e7f3      	b.n	80087bc <_vfiprintf_r+0x44>
 80087d4:	2300      	movs	r3, #0
 80087d6:	9309      	str	r3, [sp, #36]	; 0x24
 80087d8:	2320      	movs	r3, #32
 80087da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087de:	f8cd 800c 	str.w	r8, [sp, #12]
 80087e2:	2330      	movs	r3, #48	; 0x30
 80087e4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008998 <_vfiprintf_r+0x220>
 80087e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087ec:	f04f 0901 	mov.w	r9, #1
 80087f0:	4623      	mov	r3, r4
 80087f2:	469a      	mov	sl, r3
 80087f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087f8:	b10a      	cbz	r2, 80087fe <_vfiprintf_r+0x86>
 80087fa:	2a25      	cmp	r2, #37	; 0x25
 80087fc:	d1f9      	bne.n	80087f2 <_vfiprintf_r+0x7a>
 80087fe:	ebba 0b04 	subs.w	fp, sl, r4
 8008802:	d00b      	beq.n	800881c <_vfiprintf_r+0xa4>
 8008804:	465b      	mov	r3, fp
 8008806:	4622      	mov	r2, r4
 8008808:	4629      	mov	r1, r5
 800880a:	4630      	mov	r0, r6
 800880c:	f7ff ffa2 	bl	8008754 <__sfputs_r>
 8008810:	3001      	adds	r0, #1
 8008812:	f000 80a9 	beq.w	8008968 <_vfiprintf_r+0x1f0>
 8008816:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008818:	445a      	add	r2, fp
 800881a:	9209      	str	r2, [sp, #36]	; 0x24
 800881c:	f89a 3000 	ldrb.w	r3, [sl]
 8008820:	2b00      	cmp	r3, #0
 8008822:	f000 80a1 	beq.w	8008968 <_vfiprintf_r+0x1f0>
 8008826:	2300      	movs	r3, #0
 8008828:	f04f 32ff 	mov.w	r2, #4294967295
 800882c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008830:	f10a 0a01 	add.w	sl, sl, #1
 8008834:	9304      	str	r3, [sp, #16]
 8008836:	9307      	str	r3, [sp, #28]
 8008838:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800883c:	931a      	str	r3, [sp, #104]	; 0x68
 800883e:	4654      	mov	r4, sl
 8008840:	2205      	movs	r2, #5
 8008842:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008846:	4854      	ldr	r0, [pc, #336]	; (8008998 <_vfiprintf_r+0x220>)
 8008848:	f7f7 fcca 	bl	80001e0 <memchr>
 800884c:	9a04      	ldr	r2, [sp, #16]
 800884e:	b9d8      	cbnz	r0, 8008888 <_vfiprintf_r+0x110>
 8008850:	06d1      	lsls	r1, r2, #27
 8008852:	bf44      	itt	mi
 8008854:	2320      	movmi	r3, #32
 8008856:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800885a:	0713      	lsls	r3, r2, #28
 800885c:	bf44      	itt	mi
 800885e:	232b      	movmi	r3, #43	; 0x2b
 8008860:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008864:	f89a 3000 	ldrb.w	r3, [sl]
 8008868:	2b2a      	cmp	r3, #42	; 0x2a
 800886a:	d015      	beq.n	8008898 <_vfiprintf_r+0x120>
 800886c:	9a07      	ldr	r2, [sp, #28]
 800886e:	4654      	mov	r4, sl
 8008870:	2000      	movs	r0, #0
 8008872:	f04f 0c0a 	mov.w	ip, #10
 8008876:	4621      	mov	r1, r4
 8008878:	f811 3b01 	ldrb.w	r3, [r1], #1
 800887c:	3b30      	subs	r3, #48	; 0x30
 800887e:	2b09      	cmp	r3, #9
 8008880:	d94d      	bls.n	800891e <_vfiprintf_r+0x1a6>
 8008882:	b1b0      	cbz	r0, 80088b2 <_vfiprintf_r+0x13a>
 8008884:	9207      	str	r2, [sp, #28]
 8008886:	e014      	b.n	80088b2 <_vfiprintf_r+0x13a>
 8008888:	eba0 0308 	sub.w	r3, r0, r8
 800888c:	fa09 f303 	lsl.w	r3, r9, r3
 8008890:	4313      	orrs	r3, r2
 8008892:	9304      	str	r3, [sp, #16]
 8008894:	46a2      	mov	sl, r4
 8008896:	e7d2      	b.n	800883e <_vfiprintf_r+0xc6>
 8008898:	9b03      	ldr	r3, [sp, #12]
 800889a:	1d19      	adds	r1, r3, #4
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	9103      	str	r1, [sp, #12]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	bfbb      	ittet	lt
 80088a4:	425b      	neglt	r3, r3
 80088a6:	f042 0202 	orrlt.w	r2, r2, #2
 80088aa:	9307      	strge	r3, [sp, #28]
 80088ac:	9307      	strlt	r3, [sp, #28]
 80088ae:	bfb8      	it	lt
 80088b0:	9204      	strlt	r2, [sp, #16]
 80088b2:	7823      	ldrb	r3, [r4, #0]
 80088b4:	2b2e      	cmp	r3, #46	; 0x2e
 80088b6:	d10c      	bne.n	80088d2 <_vfiprintf_r+0x15a>
 80088b8:	7863      	ldrb	r3, [r4, #1]
 80088ba:	2b2a      	cmp	r3, #42	; 0x2a
 80088bc:	d134      	bne.n	8008928 <_vfiprintf_r+0x1b0>
 80088be:	9b03      	ldr	r3, [sp, #12]
 80088c0:	1d1a      	adds	r2, r3, #4
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	9203      	str	r2, [sp, #12]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	bfb8      	it	lt
 80088ca:	f04f 33ff 	movlt.w	r3, #4294967295
 80088ce:	3402      	adds	r4, #2
 80088d0:	9305      	str	r3, [sp, #20]
 80088d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 80089a8 <_vfiprintf_r+0x230>
 80088d6:	7821      	ldrb	r1, [r4, #0]
 80088d8:	2203      	movs	r2, #3
 80088da:	4650      	mov	r0, sl
 80088dc:	f7f7 fc80 	bl	80001e0 <memchr>
 80088e0:	b138      	cbz	r0, 80088f2 <_vfiprintf_r+0x17a>
 80088e2:	9b04      	ldr	r3, [sp, #16]
 80088e4:	eba0 000a 	sub.w	r0, r0, sl
 80088e8:	2240      	movs	r2, #64	; 0x40
 80088ea:	4082      	lsls	r2, r0
 80088ec:	4313      	orrs	r3, r2
 80088ee:	3401      	adds	r4, #1
 80088f0:	9304      	str	r3, [sp, #16]
 80088f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088f6:	4829      	ldr	r0, [pc, #164]	; (800899c <_vfiprintf_r+0x224>)
 80088f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088fc:	2206      	movs	r2, #6
 80088fe:	f7f7 fc6f 	bl	80001e0 <memchr>
 8008902:	2800      	cmp	r0, #0
 8008904:	d03f      	beq.n	8008986 <_vfiprintf_r+0x20e>
 8008906:	4b26      	ldr	r3, [pc, #152]	; (80089a0 <_vfiprintf_r+0x228>)
 8008908:	bb1b      	cbnz	r3, 8008952 <_vfiprintf_r+0x1da>
 800890a:	9b03      	ldr	r3, [sp, #12]
 800890c:	3307      	adds	r3, #7
 800890e:	f023 0307 	bic.w	r3, r3, #7
 8008912:	3308      	adds	r3, #8
 8008914:	9303      	str	r3, [sp, #12]
 8008916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008918:	443b      	add	r3, r7
 800891a:	9309      	str	r3, [sp, #36]	; 0x24
 800891c:	e768      	b.n	80087f0 <_vfiprintf_r+0x78>
 800891e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008922:	460c      	mov	r4, r1
 8008924:	2001      	movs	r0, #1
 8008926:	e7a6      	b.n	8008876 <_vfiprintf_r+0xfe>
 8008928:	2300      	movs	r3, #0
 800892a:	3401      	adds	r4, #1
 800892c:	9305      	str	r3, [sp, #20]
 800892e:	4619      	mov	r1, r3
 8008930:	f04f 0c0a 	mov.w	ip, #10
 8008934:	4620      	mov	r0, r4
 8008936:	f810 2b01 	ldrb.w	r2, [r0], #1
 800893a:	3a30      	subs	r2, #48	; 0x30
 800893c:	2a09      	cmp	r2, #9
 800893e:	d903      	bls.n	8008948 <_vfiprintf_r+0x1d0>
 8008940:	2b00      	cmp	r3, #0
 8008942:	d0c6      	beq.n	80088d2 <_vfiprintf_r+0x15a>
 8008944:	9105      	str	r1, [sp, #20]
 8008946:	e7c4      	b.n	80088d2 <_vfiprintf_r+0x15a>
 8008948:	fb0c 2101 	mla	r1, ip, r1, r2
 800894c:	4604      	mov	r4, r0
 800894e:	2301      	movs	r3, #1
 8008950:	e7f0      	b.n	8008934 <_vfiprintf_r+0x1bc>
 8008952:	ab03      	add	r3, sp, #12
 8008954:	9300      	str	r3, [sp, #0]
 8008956:	462a      	mov	r2, r5
 8008958:	4b12      	ldr	r3, [pc, #72]	; (80089a4 <_vfiprintf_r+0x22c>)
 800895a:	a904      	add	r1, sp, #16
 800895c:	4630      	mov	r0, r6
 800895e:	f7fd fb9f 	bl	80060a0 <_printf_float>
 8008962:	4607      	mov	r7, r0
 8008964:	1c78      	adds	r0, r7, #1
 8008966:	d1d6      	bne.n	8008916 <_vfiprintf_r+0x19e>
 8008968:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800896a:	07d9      	lsls	r1, r3, #31
 800896c:	d405      	bmi.n	800897a <_vfiprintf_r+0x202>
 800896e:	89ab      	ldrh	r3, [r5, #12]
 8008970:	059a      	lsls	r2, r3, #22
 8008972:	d402      	bmi.n	800897a <_vfiprintf_r+0x202>
 8008974:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008976:	f7fe f8fd 	bl	8006b74 <__retarget_lock_release_recursive>
 800897a:	89ab      	ldrh	r3, [r5, #12]
 800897c:	065b      	lsls	r3, r3, #25
 800897e:	f53f af1d 	bmi.w	80087bc <_vfiprintf_r+0x44>
 8008982:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008984:	e71c      	b.n	80087c0 <_vfiprintf_r+0x48>
 8008986:	ab03      	add	r3, sp, #12
 8008988:	9300      	str	r3, [sp, #0]
 800898a:	462a      	mov	r2, r5
 800898c:	4b05      	ldr	r3, [pc, #20]	; (80089a4 <_vfiprintf_r+0x22c>)
 800898e:	a904      	add	r1, sp, #16
 8008990:	4630      	mov	r0, r6
 8008992:	f7fd fe29 	bl	80065e8 <_printf_i>
 8008996:	e7e4      	b.n	8008962 <_vfiprintf_r+0x1ea>
 8008998:	08008ee4 	.word	0x08008ee4
 800899c:	08008eee 	.word	0x08008eee
 80089a0:	080060a1 	.word	0x080060a1
 80089a4:	08008755 	.word	0x08008755
 80089a8:	08008eea 	.word	0x08008eea

080089ac <__swbuf_r>:
 80089ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80089ae:	460e      	mov	r6, r1
 80089b0:	4614      	mov	r4, r2
 80089b2:	4605      	mov	r5, r0
 80089b4:	b118      	cbz	r0, 80089be <__swbuf_r+0x12>
 80089b6:	6a03      	ldr	r3, [r0, #32]
 80089b8:	b90b      	cbnz	r3, 80089be <__swbuf_r+0x12>
 80089ba:	f7fd ffc3 	bl	8006944 <__sinit>
 80089be:	69a3      	ldr	r3, [r4, #24]
 80089c0:	60a3      	str	r3, [r4, #8]
 80089c2:	89a3      	ldrh	r3, [r4, #12]
 80089c4:	071a      	lsls	r2, r3, #28
 80089c6:	d525      	bpl.n	8008a14 <__swbuf_r+0x68>
 80089c8:	6923      	ldr	r3, [r4, #16]
 80089ca:	b31b      	cbz	r3, 8008a14 <__swbuf_r+0x68>
 80089cc:	6823      	ldr	r3, [r4, #0]
 80089ce:	6922      	ldr	r2, [r4, #16]
 80089d0:	1a98      	subs	r0, r3, r2
 80089d2:	6963      	ldr	r3, [r4, #20]
 80089d4:	b2f6      	uxtb	r6, r6
 80089d6:	4283      	cmp	r3, r0
 80089d8:	4637      	mov	r7, r6
 80089da:	dc04      	bgt.n	80089e6 <__swbuf_r+0x3a>
 80089dc:	4621      	mov	r1, r4
 80089de:	4628      	mov	r0, r5
 80089e0:	f7ff fd9e 	bl	8008520 <_fflush_r>
 80089e4:	b9e0      	cbnz	r0, 8008a20 <__swbuf_r+0x74>
 80089e6:	68a3      	ldr	r3, [r4, #8]
 80089e8:	3b01      	subs	r3, #1
 80089ea:	60a3      	str	r3, [r4, #8]
 80089ec:	6823      	ldr	r3, [r4, #0]
 80089ee:	1c5a      	adds	r2, r3, #1
 80089f0:	6022      	str	r2, [r4, #0]
 80089f2:	701e      	strb	r6, [r3, #0]
 80089f4:	6962      	ldr	r2, [r4, #20]
 80089f6:	1c43      	adds	r3, r0, #1
 80089f8:	429a      	cmp	r2, r3
 80089fa:	d004      	beq.n	8008a06 <__swbuf_r+0x5a>
 80089fc:	89a3      	ldrh	r3, [r4, #12]
 80089fe:	07db      	lsls	r3, r3, #31
 8008a00:	d506      	bpl.n	8008a10 <__swbuf_r+0x64>
 8008a02:	2e0a      	cmp	r6, #10
 8008a04:	d104      	bne.n	8008a10 <__swbuf_r+0x64>
 8008a06:	4621      	mov	r1, r4
 8008a08:	4628      	mov	r0, r5
 8008a0a:	f7ff fd89 	bl	8008520 <_fflush_r>
 8008a0e:	b938      	cbnz	r0, 8008a20 <__swbuf_r+0x74>
 8008a10:	4638      	mov	r0, r7
 8008a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a14:	4621      	mov	r1, r4
 8008a16:	4628      	mov	r0, r5
 8008a18:	f000 f806 	bl	8008a28 <__swsetup_r>
 8008a1c:	2800      	cmp	r0, #0
 8008a1e:	d0d5      	beq.n	80089cc <__swbuf_r+0x20>
 8008a20:	f04f 37ff 	mov.w	r7, #4294967295
 8008a24:	e7f4      	b.n	8008a10 <__swbuf_r+0x64>
	...

08008a28 <__swsetup_r>:
 8008a28:	b538      	push	{r3, r4, r5, lr}
 8008a2a:	4b2a      	ldr	r3, [pc, #168]	; (8008ad4 <__swsetup_r+0xac>)
 8008a2c:	4605      	mov	r5, r0
 8008a2e:	6818      	ldr	r0, [r3, #0]
 8008a30:	460c      	mov	r4, r1
 8008a32:	b118      	cbz	r0, 8008a3c <__swsetup_r+0x14>
 8008a34:	6a03      	ldr	r3, [r0, #32]
 8008a36:	b90b      	cbnz	r3, 8008a3c <__swsetup_r+0x14>
 8008a38:	f7fd ff84 	bl	8006944 <__sinit>
 8008a3c:	89a3      	ldrh	r3, [r4, #12]
 8008a3e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008a42:	0718      	lsls	r0, r3, #28
 8008a44:	d422      	bmi.n	8008a8c <__swsetup_r+0x64>
 8008a46:	06d9      	lsls	r1, r3, #27
 8008a48:	d407      	bmi.n	8008a5a <__swsetup_r+0x32>
 8008a4a:	2309      	movs	r3, #9
 8008a4c:	602b      	str	r3, [r5, #0]
 8008a4e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008a52:	81a3      	strh	r3, [r4, #12]
 8008a54:	f04f 30ff 	mov.w	r0, #4294967295
 8008a58:	e034      	b.n	8008ac4 <__swsetup_r+0x9c>
 8008a5a:	0758      	lsls	r0, r3, #29
 8008a5c:	d512      	bpl.n	8008a84 <__swsetup_r+0x5c>
 8008a5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008a60:	b141      	cbz	r1, 8008a74 <__swsetup_r+0x4c>
 8008a62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008a66:	4299      	cmp	r1, r3
 8008a68:	d002      	beq.n	8008a70 <__swsetup_r+0x48>
 8008a6a:	4628      	mov	r0, r5
 8008a6c:	f7fe fefe 	bl	800786c <_free_r>
 8008a70:	2300      	movs	r3, #0
 8008a72:	6363      	str	r3, [r4, #52]	; 0x34
 8008a74:	89a3      	ldrh	r3, [r4, #12]
 8008a76:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008a7a:	81a3      	strh	r3, [r4, #12]
 8008a7c:	2300      	movs	r3, #0
 8008a7e:	6063      	str	r3, [r4, #4]
 8008a80:	6923      	ldr	r3, [r4, #16]
 8008a82:	6023      	str	r3, [r4, #0]
 8008a84:	89a3      	ldrh	r3, [r4, #12]
 8008a86:	f043 0308 	orr.w	r3, r3, #8
 8008a8a:	81a3      	strh	r3, [r4, #12]
 8008a8c:	6923      	ldr	r3, [r4, #16]
 8008a8e:	b94b      	cbnz	r3, 8008aa4 <__swsetup_r+0x7c>
 8008a90:	89a3      	ldrh	r3, [r4, #12]
 8008a92:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008a96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a9a:	d003      	beq.n	8008aa4 <__swsetup_r+0x7c>
 8008a9c:	4621      	mov	r1, r4
 8008a9e:	4628      	mov	r0, r5
 8008aa0:	f000 f884 	bl	8008bac <__smakebuf_r>
 8008aa4:	89a0      	ldrh	r0, [r4, #12]
 8008aa6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008aaa:	f010 0301 	ands.w	r3, r0, #1
 8008aae:	d00a      	beq.n	8008ac6 <__swsetup_r+0x9e>
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	60a3      	str	r3, [r4, #8]
 8008ab4:	6963      	ldr	r3, [r4, #20]
 8008ab6:	425b      	negs	r3, r3
 8008ab8:	61a3      	str	r3, [r4, #24]
 8008aba:	6923      	ldr	r3, [r4, #16]
 8008abc:	b943      	cbnz	r3, 8008ad0 <__swsetup_r+0xa8>
 8008abe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008ac2:	d1c4      	bne.n	8008a4e <__swsetup_r+0x26>
 8008ac4:	bd38      	pop	{r3, r4, r5, pc}
 8008ac6:	0781      	lsls	r1, r0, #30
 8008ac8:	bf58      	it	pl
 8008aca:	6963      	ldrpl	r3, [r4, #20]
 8008acc:	60a3      	str	r3, [r4, #8]
 8008ace:	e7f4      	b.n	8008aba <__swsetup_r+0x92>
 8008ad0:	2000      	movs	r0, #0
 8008ad2:	e7f7      	b.n	8008ac4 <__swsetup_r+0x9c>
 8008ad4:	20000068 	.word	0x20000068

08008ad8 <_raise_r>:
 8008ad8:	291f      	cmp	r1, #31
 8008ada:	b538      	push	{r3, r4, r5, lr}
 8008adc:	4604      	mov	r4, r0
 8008ade:	460d      	mov	r5, r1
 8008ae0:	d904      	bls.n	8008aec <_raise_r+0x14>
 8008ae2:	2316      	movs	r3, #22
 8008ae4:	6003      	str	r3, [r0, #0]
 8008ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8008aea:	bd38      	pop	{r3, r4, r5, pc}
 8008aec:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008aee:	b112      	cbz	r2, 8008af6 <_raise_r+0x1e>
 8008af0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008af4:	b94b      	cbnz	r3, 8008b0a <_raise_r+0x32>
 8008af6:	4620      	mov	r0, r4
 8008af8:	f000 f830 	bl	8008b5c <_getpid_r>
 8008afc:	462a      	mov	r2, r5
 8008afe:	4601      	mov	r1, r0
 8008b00:	4620      	mov	r0, r4
 8008b02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b06:	f000 b817 	b.w	8008b38 <_kill_r>
 8008b0a:	2b01      	cmp	r3, #1
 8008b0c:	d00a      	beq.n	8008b24 <_raise_r+0x4c>
 8008b0e:	1c59      	adds	r1, r3, #1
 8008b10:	d103      	bne.n	8008b1a <_raise_r+0x42>
 8008b12:	2316      	movs	r3, #22
 8008b14:	6003      	str	r3, [r0, #0]
 8008b16:	2001      	movs	r0, #1
 8008b18:	e7e7      	b.n	8008aea <_raise_r+0x12>
 8008b1a:	2400      	movs	r4, #0
 8008b1c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b20:	4628      	mov	r0, r5
 8008b22:	4798      	blx	r3
 8008b24:	2000      	movs	r0, #0
 8008b26:	e7e0      	b.n	8008aea <_raise_r+0x12>

08008b28 <raise>:
 8008b28:	4b02      	ldr	r3, [pc, #8]	; (8008b34 <raise+0xc>)
 8008b2a:	4601      	mov	r1, r0
 8008b2c:	6818      	ldr	r0, [r3, #0]
 8008b2e:	f7ff bfd3 	b.w	8008ad8 <_raise_r>
 8008b32:	bf00      	nop
 8008b34:	20000068 	.word	0x20000068

08008b38 <_kill_r>:
 8008b38:	b538      	push	{r3, r4, r5, lr}
 8008b3a:	4d07      	ldr	r5, [pc, #28]	; (8008b58 <_kill_r+0x20>)
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	4604      	mov	r4, r0
 8008b40:	4608      	mov	r0, r1
 8008b42:	4611      	mov	r1, r2
 8008b44:	602b      	str	r3, [r5, #0]
 8008b46:	f7f9 fa73 	bl	8002030 <_kill>
 8008b4a:	1c43      	adds	r3, r0, #1
 8008b4c:	d102      	bne.n	8008b54 <_kill_r+0x1c>
 8008b4e:	682b      	ldr	r3, [r5, #0]
 8008b50:	b103      	cbz	r3, 8008b54 <_kill_r+0x1c>
 8008b52:	6023      	str	r3, [r4, #0]
 8008b54:	bd38      	pop	{r3, r4, r5, pc}
 8008b56:	bf00      	nop
 8008b58:	20000570 	.word	0x20000570

08008b5c <_getpid_r>:
 8008b5c:	f7f9 ba60 	b.w	8002020 <_getpid>

08008b60 <__swhatbuf_r>:
 8008b60:	b570      	push	{r4, r5, r6, lr}
 8008b62:	460c      	mov	r4, r1
 8008b64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b68:	2900      	cmp	r1, #0
 8008b6a:	b096      	sub	sp, #88	; 0x58
 8008b6c:	4615      	mov	r5, r2
 8008b6e:	461e      	mov	r6, r3
 8008b70:	da0d      	bge.n	8008b8e <__swhatbuf_r+0x2e>
 8008b72:	89a3      	ldrh	r3, [r4, #12]
 8008b74:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008b78:	f04f 0100 	mov.w	r1, #0
 8008b7c:	bf0c      	ite	eq
 8008b7e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008b82:	2340      	movne	r3, #64	; 0x40
 8008b84:	2000      	movs	r0, #0
 8008b86:	6031      	str	r1, [r6, #0]
 8008b88:	602b      	str	r3, [r5, #0]
 8008b8a:	b016      	add	sp, #88	; 0x58
 8008b8c:	bd70      	pop	{r4, r5, r6, pc}
 8008b8e:	466a      	mov	r2, sp
 8008b90:	f000 f848 	bl	8008c24 <_fstat_r>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	dbec      	blt.n	8008b72 <__swhatbuf_r+0x12>
 8008b98:	9901      	ldr	r1, [sp, #4]
 8008b9a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008b9e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008ba2:	4259      	negs	r1, r3
 8008ba4:	4159      	adcs	r1, r3
 8008ba6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008baa:	e7eb      	b.n	8008b84 <__swhatbuf_r+0x24>

08008bac <__smakebuf_r>:
 8008bac:	898b      	ldrh	r3, [r1, #12]
 8008bae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008bb0:	079d      	lsls	r5, r3, #30
 8008bb2:	4606      	mov	r6, r0
 8008bb4:	460c      	mov	r4, r1
 8008bb6:	d507      	bpl.n	8008bc8 <__smakebuf_r+0x1c>
 8008bb8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008bbc:	6023      	str	r3, [r4, #0]
 8008bbe:	6123      	str	r3, [r4, #16]
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	6163      	str	r3, [r4, #20]
 8008bc4:	b002      	add	sp, #8
 8008bc6:	bd70      	pop	{r4, r5, r6, pc}
 8008bc8:	ab01      	add	r3, sp, #4
 8008bca:	466a      	mov	r2, sp
 8008bcc:	f7ff ffc8 	bl	8008b60 <__swhatbuf_r>
 8008bd0:	9900      	ldr	r1, [sp, #0]
 8008bd2:	4605      	mov	r5, r0
 8008bd4:	4630      	mov	r0, r6
 8008bd6:	f7fe febd 	bl	8007954 <_malloc_r>
 8008bda:	b948      	cbnz	r0, 8008bf0 <__smakebuf_r+0x44>
 8008bdc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008be0:	059a      	lsls	r2, r3, #22
 8008be2:	d4ef      	bmi.n	8008bc4 <__smakebuf_r+0x18>
 8008be4:	f023 0303 	bic.w	r3, r3, #3
 8008be8:	f043 0302 	orr.w	r3, r3, #2
 8008bec:	81a3      	strh	r3, [r4, #12]
 8008bee:	e7e3      	b.n	8008bb8 <__smakebuf_r+0xc>
 8008bf0:	89a3      	ldrh	r3, [r4, #12]
 8008bf2:	6020      	str	r0, [r4, #0]
 8008bf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bf8:	81a3      	strh	r3, [r4, #12]
 8008bfa:	9b00      	ldr	r3, [sp, #0]
 8008bfc:	6163      	str	r3, [r4, #20]
 8008bfe:	9b01      	ldr	r3, [sp, #4]
 8008c00:	6120      	str	r0, [r4, #16]
 8008c02:	b15b      	cbz	r3, 8008c1c <__smakebuf_r+0x70>
 8008c04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008c08:	4630      	mov	r0, r6
 8008c0a:	f000 f81d 	bl	8008c48 <_isatty_r>
 8008c0e:	b128      	cbz	r0, 8008c1c <__smakebuf_r+0x70>
 8008c10:	89a3      	ldrh	r3, [r4, #12]
 8008c12:	f023 0303 	bic.w	r3, r3, #3
 8008c16:	f043 0301 	orr.w	r3, r3, #1
 8008c1a:	81a3      	strh	r3, [r4, #12]
 8008c1c:	89a3      	ldrh	r3, [r4, #12]
 8008c1e:	431d      	orrs	r5, r3
 8008c20:	81a5      	strh	r5, [r4, #12]
 8008c22:	e7cf      	b.n	8008bc4 <__smakebuf_r+0x18>

08008c24 <_fstat_r>:
 8008c24:	b538      	push	{r3, r4, r5, lr}
 8008c26:	4d07      	ldr	r5, [pc, #28]	; (8008c44 <_fstat_r+0x20>)
 8008c28:	2300      	movs	r3, #0
 8008c2a:	4604      	mov	r4, r0
 8008c2c:	4608      	mov	r0, r1
 8008c2e:	4611      	mov	r1, r2
 8008c30:	602b      	str	r3, [r5, #0]
 8008c32:	f7f9 fa5c 	bl	80020ee <_fstat>
 8008c36:	1c43      	adds	r3, r0, #1
 8008c38:	d102      	bne.n	8008c40 <_fstat_r+0x1c>
 8008c3a:	682b      	ldr	r3, [r5, #0]
 8008c3c:	b103      	cbz	r3, 8008c40 <_fstat_r+0x1c>
 8008c3e:	6023      	str	r3, [r4, #0]
 8008c40:	bd38      	pop	{r3, r4, r5, pc}
 8008c42:	bf00      	nop
 8008c44:	20000570 	.word	0x20000570

08008c48 <_isatty_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	4d06      	ldr	r5, [pc, #24]	; (8008c64 <_isatty_r+0x1c>)
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	4604      	mov	r4, r0
 8008c50:	4608      	mov	r0, r1
 8008c52:	602b      	str	r3, [r5, #0]
 8008c54:	f7f9 fa5b 	bl	800210e <_isatty>
 8008c58:	1c43      	adds	r3, r0, #1
 8008c5a:	d102      	bne.n	8008c62 <_isatty_r+0x1a>
 8008c5c:	682b      	ldr	r3, [r5, #0]
 8008c5e:	b103      	cbz	r3, 8008c62 <_isatty_r+0x1a>
 8008c60:	6023      	str	r3, [r4, #0]
 8008c62:	bd38      	pop	{r3, r4, r5, pc}
 8008c64:	20000570 	.word	0x20000570

08008c68 <_init>:
 8008c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6a:	bf00      	nop
 8008c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c6e:	bc08      	pop	{r3}
 8008c70:	469e      	mov	lr, r3
 8008c72:	4770      	bx	lr

08008c74 <_fini>:
 8008c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c76:	bf00      	nop
 8008c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c7a:	bc08      	pop	{r3}
 8008c7c:	469e      	mov	lr, r3
 8008c7e:	4770      	bx	lr
