$date
	Sun Oct 23 06:38:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#709891
b11 !
1"
#709894
b11 &
b11 %
1$
#709895
0"
#709898
b1010 &
b1010 %
#709902
b101 &
b101 %
#709906
b10000 &
b10000 %
#709910
b1000 &
b1000 %
#709914
b100 &
b100 %
#709918
b10 &
b10 %
#709922
b1 &
b1 %
1#
#709926
b0 &
0#
b0 %
0$
#1718988
b10001 !
1"
#1718990
b10001 &
b10001 %
1$
#1718991
0"
#1718994
b110100 &
b110100 %
#1718998
b11010 &
b11010 %
#1719002
b1101 &
b1101 %
#1719006
b101000 &
b101000 %
#1719010
b10100 &
b10100 %
#1719014
b1010 &
b1010 %
#1719018
b101 &
b101 %
#1719022
b10000 &
b10000 %
#1719026
b1000 &
b1000 %
#1719030
b100 &
b100 %
#1719034
b10 &
b10 %
#1719038
b1 &
1#
b1 %
#1719042
b0 &
b0 %
0#
0$
#2645326
b1101 &
b1101 %
1$
b1101 !
1"
#2645327
0"
#2645330
b101000 &
b101000 %
#2645334
b10100 &
b10100 %
#2645338
b1010 &
b1010 %
#2645342
b101 &
b101 %
#2645346
b10000 &
b10000 %
#2645350
b1000 &
b1000 %
#2645354
b100 &
b100 %
#2645358
b10 &
b10 %
#2645362
b1 &
b1 %
1#
#2645366
b0 &
0#
b0 %
0$
#4500012
