.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Rx_1__0__MASK, 0x01
.set Rx_1__0__PC, CYREG_PRT2_PC0
.set Rx_1__0__PORT, 2
.set Rx_1__0__SHIFT, 0
.set Rx_1__AG, CYREG_PRT2_AG
.set Rx_1__AMUX, CYREG_PRT2_AMUX
.set Rx_1__BIE, CYREG_PRT2_BIE
.set Rx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Rx_1__BYP, CYREG_PRT2_BYP
.set Rx_1__CTL, CYREG_PRT2_CTL
.set Rx_1__DM0, CYREG_PRT2_DM0
.set Rx_1__DM1, CYREG_PRT2_DM1
.set Rx_1__DM2, CYREG_PRT2_DM2
.set Rx_1__DR, CYREG_PRT2_DR
.set Rx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Rx_1__MASK, 0x01
.set Rx_1__PORT, 2
.set Rx_1__PRT, CYREG_PRT2_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Rx_1__PS, CYREG_PRT2_PS
.set Rx_1__SHIFT, 0
.set Rx_1__SLW, CYREG_PRT2_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Tx_1__0__MASK, 0x02
.set Tx_1__0__PC, CYREG_PRT2_PC1
.set Tx_1__0__PORT, 2
.set Tx_1__0__SHIFT, 1
.set Tx_1__AG, CYREG_PRT2_AG
.set Tx_1__AMUX, CYREG_PRT2_AMUX
.set Tx_1__BIE, CYREG_PRT2_BIE
.set Tx_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Tx_1__BYP, CYREG_PRT2_BYP
.set Tx_1__CTL, CYREG_PRT2_CTL
.set Tx_1__DM0, CYREG_PRT2_DM0
.set Tx_1__DM1, CYREG_PRT2_DM1
.set Tx_1__DM2, CYREG_PRT2_DM2
.set Tx_1__DR, CYREG_PRT2_DR
.set Tx_1__INP_DIS, CYREG_PRT2_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT2_LCD_EN
.set Tx_1__MASK, 0x02
.set Tx_1__PORT, 2
.set Tx_1__PRT, CYREG_PRT2_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Tx_1__PS, CYREG_PRT2_PS
.set Tx_1__SHIFT, 1
.set Tx_1__SLW, CYREG_PRT2_SLW

/* I2C_SCL */
.set I2C_SCL__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set I2C_SCL__0__MASK, 0x01
.set I2C_SCL__0__PC, CYREG_PRT6_PC0
.set I2C_SCL__0__PORT, 6
.set I2C_SCL__0__SHIFT, 0
.set I2C_SCL__AG, CYREG_PRT6_AG
.set I2C_SCL__AMUX, CYREG_PRT6_AMUX
.set I2C_SCL__BIE, CYREG_PRT6_BIE
.set I2C_SCL__BIT_MASK, CYREG_PRT6_BIT_MASK
.set I2C_SCL__BYP, CYREG_PRT6_BYP
.set I2C_SCL__CTL, CYREG_PRT6_CTL
.set I2C_SCL__DM0, CYREG_PRT6_DM0
.set I2C_SCL__DM1, CYREG_PRT6_DM1
.set I2C_SCL__DM2, CYREG_PRT6_DM2
.set I2C_SCL__DR, CYREG_PRT6_DR
.set I2C_SCL__INP_DIS, CYREG_PRT6_INP_DIS
.set I2C_SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set I2C_SCL__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set I2C_SCL__LCD_EN, CYREG_PRT6_LCD_EN
.set I2C_SCL__MASK, 0x01
.set I2C_SCL__PORT, 6
.set I2C_SCL__PRT, CYREG_PRT6_PRT
.set I2C_SCL__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set I2C_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set I2C_SCL__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set I2C_SCL__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set I2C_SCL__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set I2C_SCL__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set I2C_SCL__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set I2C_SCL__PS, CYREG_PRT6_PS
.set I2C_SCL__SHIFT, 0
.set I2C_SCL__SLW, CYREG_PRT6_SLW

/* I2C_SDA */
.set I2C_SDA__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set I2C_SDA__0__MASK, 0x02
.set I2C_SDA__0__PC, CYREG_PRT6_PC1
.set I2C_SDA__0__PORT, 6
.set I2C_SDA__0__SHIFT, 1
.set I2C_SDA__AG, CYREG_PRT6_AG
.set I2C_SDA__AMUX, CYREG_PRT6_AMUX
.set I2C_SDA__BIE, CYREG_PRT6_BIE
.set I2C_SDA__BIT_MASK, CYREG_PRT6_BIT_MASK
.set I2C_SDA__BYP, CYREG_PRT6_BYP
.set I2C_SDA__CTL, CYREG_PRT6_CTL
.set I2C_SDA__DM0, CYREG_PRT6_DM0
.set I2C_SDA__DM1, CYREG_PRT6_DM1
.set I2C_SDA__DM2, CYREG_PRT6_DM2
.set I2C_SDA__DR, CYREG_PRT6_DR
.set I2C_SDA__INP_DIS, CYREG_PRT6_INP_DIS
.set I2C_SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set I2C_SDA__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set I2C_SDA__LCD_EN, CYREG_PRT6_LCD_EN
.set I2C_SDA__MASK, 0x02
.set I2C_SDA__PORT, 6
.set I2C_SDA__PRT, CYREG_PRT6_PRT
.set I2C_SDA__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set I2C_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set I2C_SDA__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set I2C_SDA__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set I2C_SDA__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set I2C_SDA__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set I2C_SDA__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set I2C_SDA__PS, CYREG_PRT6_PS
.set I2C_SDA__SHIFT, 1
.set I2C_SDA__SLW, CYREG_PRT6_SLW

/* Echo_Clock */
.set Echo_Clock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Echo_Clock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Echo_Clock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Echo_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Echo_Clock__INDEX, 0x02
.set Echo_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Echo_Clock__PM_ACT_MSK, 0x04
.set Echo_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Echo_Clock__PM_STBY_MSK, 0x04

/* UART_Debug_BUART */
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set UART_Debug_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set UART_Debug_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set UART_Debug_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set UART_Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set UART_Debug_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set UART_Debug_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_Debug_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_Debug_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_Debug_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set UART_Debug_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set UART_Debug_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_Debug_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set UART_Debug_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set UART_Debug_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_Debug_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_Debug_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set UART_Debug_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_Debug_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set UART_Debug_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_Debug_BUART_sRX_RxSts__3__POS, 3
.set UART_Debug_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_Debug_BUART_sRX_RxSts__4__POS, 4
.set UART_Debug_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_Debug_BUART_sRX_RxSts__5__POS, 5
.set UART_Debug_BUART_sRX_RxSts__MASK, 0x38
.set UART_Debug_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB01_MSK
.set UART_Debug_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_Debug_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_Debug_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_Debug_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set UART_Debug_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set UART_Debug_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB01_ST
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB04_A0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB04_A1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB04_D0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB04_D1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB04_F0
.set UART_Debug_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB04_F1
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set UART_Debug_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set UART_Debug_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set UART_Debug_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB07_A0
.set UART_Debug_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB07_A1
.set UART_Debug_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set UART_Debug_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB07_D0
.set UART_Debug_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB07_D1
.set UART_Debug_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_Debug_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set UART_Debug_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB07_F0
.set UART_Debug_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB07_F1
.set UART_Debug_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_Debug_BUART_sTX_TxSts__0__POS, 0
.set UART_Debug_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_Debug_BUART_sTX_TxSts__1__POS, 1
.set UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set UART_Debug_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set UART_Debug_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_Debug_BUART_sTX_TxSts__2__POS, 2
.set UART_Debug_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_Debug_BUART_sTX_TxSts__3__POS, 3
.set UART_Debug_BUART_sTX_TxSts__MASK, 0x0F
.set UART_Debug_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB07_MSK
.set UART_Debug_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set UART_Debug_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB07_ST

/* UART_Debug_IntClock */
.set UART_Debug_IntClock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set UART_Debug_IntClock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set UART_Debug_IntClock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set UART_Debug_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_Debug_IntClock__INDEX, 0x05
.set UART_Debug_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_Debug_IntClock__PM_ACT_MSK, 0x20
.set UART_Debug_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_Debug_IntClock__PM_STBY_MSK, 0x20

/* EZI2C_Slave_I2C_Prim */
.set EZI2C_Slave_I2C_Prim__ADR, CYREG_I2C_ADR
.set EZI2C_Slave_I2C_Prim__CFG, CYREG_I2C_CFG
.set EZI2C_Slave_I2C_Prim__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set EZI2C_Slave_I2C_Prim__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set EZI2C_Slave_I2C_Prim__CSR, CYREG_I2C_CSR
.set EZI2C_Slave_I2C_Prim__D, CYREG_I2C_D
.set EZI2C_Slave_I2C_Prim__MCSR, CYREG_I2C_MCSR
.set EZI2C_Slave_I2C_Prim__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set EZI2C_Slave_I2C_Prim__PM_ACT_MSK, 0x04
.set EZI2C_Slave_I2C_Prim__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set EZI2C_Slave_I2C_Prim__PM_STBY_MSK, 0x04
.set EZI2C_Slave_I2C_Prim__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set EZI2C_Slave_I2C_Prim__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set EZI2C_Slave_I2C_Prim__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set EZI2C_Slave_I2C_Prim__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set EZI2C_Slave_I2C_Prim__XCFG, CYREG_I2C_XCFG

/* EZI2C_Slave_isr */
.set EZI2C_Slave_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set EZI2C_Slave_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set EZI2C_Slave_isr__INTC_MASK, 0x8000
.set EZI2C_Slave_isr__INTC_NUMBER, 15
.set EZI2C_Slave_isr__INTC_PRIOR_NUM, 7
.set EZI2C_Slave_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set EZI2C_Slave_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set EZI2C_Slave_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Left_QuadDec_bQuadDec */
.set Left_QuadDec_bQuadDec_Stsreg__0__MASK, 0x01
.set Left_QuadDec_bQuadDec_Stsreg__0__POS, 0
.set Left_QuadDec_bQuadDec_Stsreg__1__MASK, 0x02
.set Left_QuadDec_bQuadDec_Stsreg__1__POS, 1
.set Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Left_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set Left_QuadDec_bQuadDec_Stsreg__2__MASK, 0x04
.set Left_QuadDec_bQuadDec_Stsreg__2__POS, 2
.set Left_QuadDec_bQuadDec_Stsreg__3__MASK, 0x08
.set Left_QuadDec_bQuadDec_Stsreg__3__POS, 3
.set Left_QuadDec_bQuadDec_Stsreg__MASK, 0x0F
.set Left_QuadDec_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB08_MSK
.set Left_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Left_QuadDec_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB08_ST

/* Left_QuadDec_Cnt16_CounterUDB */
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set Left_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B0_UDB11_F1
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set Left_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B0_UDB11_ST

/* Left_QuadDec_isr */
.set Left_QuadDec_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Left_QuadDec_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Left_QuadDec_isr__INTC_MASK, 0x04
.set Left_QuadDec_isr__INTC_NUMBER, 2
.set Left_QuadDec_isr__INTC_PRIOR_NUM, 7
.set Left_QuadDec_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Left_QuadDec_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Left_QuadDec_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Mainloop_Pin */
.set Mainloop_Pin__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Mainloop_Pin__0__MASK, 0x08
.set Mainloop_Pin__0__PC, CYREG_PRT2_PC3
.set Mainloop_Pin__0__PORT, 2
.set Mainloop_Pin__0__SHIFT, 3
.set Mainloop_Pin__AG, CYREG_PRT2_AG
.set Mainloop_Pin__AMUX, CYREG_PRT2_AMUX
.set Mainloop_Pin__BIE, CYREG_PRT2_BIE
.set Mainloop_Pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Mainloop_Pin__BYP, CYREG_PRT2_BYP
.set Mainloop_Pin__CTL, CYREG_PRT2_CTL
.set Mainloop_Pin__DM0, CYREG_PRT2_DM0
.set Mainloop_Pin__DM1, CYREG_PRT2_DM1
.set Mainloop_Pin__DM2, CYREG_PRT2_DM2
.set Mainloop_Pin__DR, CYREG_PRT2_DR
.set Mainloop_Pin__INP_DIS, CYREG_PRT2_INP_DIS
.set Mainloop_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Mainloop_Pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Mainloop_Pin__LCD_EN, CYREG_PRT2_LCD_EN
.set Mainloop_Pin__MASK, 0x08
.set Mainloop_Pin__PORT, 2
.set Mainloop_Pin__PRT, CYREG_PRT2_PRT
.set Mainloop_Pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Mainloop_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Mainloop_Pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Mainloop_Pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Mainloop_Pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Mainloop_Pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Mainloop_Pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Mainloop_Pin__PS, CYREG_PRT2_PS
.set Mainloop_Pin__SHIFT, 3
.set Mainloop_Pin__SLW, CYREG_PRT2_SLW

/* Left_HB25_PWM_Pin */
.set Left_HB25_PWM_Pin__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Left_HB25_PWM_Pin__0__MASK, 0x20
.set Left_HB25_PWM_Pin__0__PC, CYREG_PRT2_PC5
.set Left_HB25_PWM_Pin__0__PORT, 2
.set Left_HB25_PWM_Pin__0__SHIFT, 5
.set Left_HB25_PWM_Pin__AG, CYREG_PRT2_AG
.set Left_HB25_PWM_Pin__AMUX, CYREG_PRT2_AMUX
.set Left_HB25_PWM_Pin__BIE, CYREG_PRT2_BIE
.set Left_HB25_PWM_Pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Left_HB25_PWM_Pin__BYP, CYREG_PRT2_BYP
.set Left_HB25_PWM_Pin__CTL, CYREG_PRT2_CTL
.set Left_HB25_PWM_Pin__DM0, CYREG_PRT2_DM0
.set Left_HB25_PWM_Pin__DM1, CYREG_PRT2_DM1
.set Left_HB25_PWM_Pin__DM2, CYREG_PRT2_DM2
.set Left_HB25_PWM_Pin__DR, CYREG_PRT2_DR
.set Left_HB25_PWM_Pin__INP_DIS, CYREG_PRT2_INP_DIS
.set Left_HB25_PWM_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Left_HB25_PWM_Pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Left_HB25_PWM_Pin__LCD_EN, CYREG_PRT2_LCD_EN
.set Left_HB25_PWM_Pin__MASK, 0x20
.set Left_HB25_PWM_Pin__PORT, 2
.set Left_HB25_PWM_Pin__PRT, CYREG_PRT2_PRT
.set Left_HB25_PWM_Pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Left_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Left_HB25_PWM_Pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Left_HB25_PWM_Pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Left_HB25_PWM_Pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Left_HB25_PWM_Pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Left_HB25_PWM_Pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Left_HB25_PWM_Pin__PS, CYREG_PRT2_PS
.set Left_HB25_PWM_Pin__SHIFT, 5
.set Left_HB25_PWM_Pin__SLW, CYREG_PRT2_SLW

/* Left_HB25_PWM_PWMUDB */
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB13_A0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB13_A1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB13_D0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB13_D1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB13_F0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB13_F1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB14_A0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB14_A1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB14_D0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB14_D1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB14_F0
.set Left_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB14_F1

/* Left_PWM_1MHz */
.set Left_PWM_1MHz__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Left_PWM_1MHz__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Left_PWM_1MHz__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Left_PWM_1MHz__CFG2_SRC_SEL_MASK, 0x07
.set Left_PWM_1MHz__INDEX, 0x03
.set Left_PWM_1MHz__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Left_PWM_1MHz__PM_ACT_MSK, 0x08
.set Left_PWM_1MHz__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Left_PWM_1MHz__PM_STBY_MSK, 0x08

/* Right_QuadDec_bQuadDec */
.set Right_QuadDec_bQuadDec_Stsreg__0__MASK, 0x01
.set Right_QuadDec_bQuadDec_Stsreg__0__POS, 0
.set Right_QuadDec_bQuadDec_Stsreg__1__MASK, 0x02
.set Right_QuadDec_bQuadDec_Stsreg__1__POS, 1
.set Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Right_QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set Right_QuadDec_bQuadDec_Stsreg__2__MASK, 0x04
.set Right_QuadDec_bQuadDec_Stsreg__2__POS, 2
.set Right_QuadDec_bQuadDec_Stsreg__3__MASK, 0x08
.set Right_QuadDec_bQuadDec_Stsreg__3__POS, 3
.set Right_QuadDec_bQuadDec_Stsreg__MASK, 0x0F
.set Right_QuadDec_bQuadDec_Stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set Right_QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Right_QuadDec_bQuadDec_Stsreg__STATUS_REG, CYREG_B1_UDB05_ST

/* Right_QuadDec_Cnt16_CounterUDB */
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG, CYREG_B1_UDB10_F1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG, CYREG_B1_UDB11_A0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG, CYREG_B1_UDB11_A1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG, CYREG_B1_UDB11_D0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG, CYREG_B1_UDB11_D1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG, CYREG_B1_UDB11_F0
.set Right_QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG, CYREG_B1_UDB11_F1
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK, 0x80
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS, 7
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG, CYREG_B1_UDB10_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG, CYREG_B1_UDB10_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK, 0x80
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG, CYREG_B1_UDB10_MSK
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS, 0
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS, 1
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS, 2
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS, 3
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS, 5
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS, 6
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_B1_UDB11_MSK
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Right_QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_B1_UDB11_ST

/* Right_QuadDec_isr */
.set Right_QuadDec_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Right_QuadDec_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Right_QuadDec_isr__INTC_MASK, 0x08
.set Right_QuadDec_isr__INTC_NUMBER, 3
.set Right_QuadDec_isr__INTC_PRIOR_NUM, 7
.set Right_QuadDec_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set Right_QuadDec_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Right_QuadDec_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Left_Encoder_A */
.set Left_Encoder_A__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set Left_Encoder_A__0__MASK, 0x10
.set Left_Encoder_A__0__PC, CYREG_PRT6_PC4
.set Left_Encoder_A__0__PORT, 6
.set Left_Encoder_A__0__SHIFT, 4
.set Left_Encoder_A__AG, CYREG_PRT6_AG
.set Left_Encoder_A__AMUX, CYREG_PRT6_AMUX
.set Left_Encoder_A__BIE, CYREG_PRT6_BIE
.set Left_Encoder_A__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Left_Encoder_A__BYP, CYREG_PRT6_BYP
.set Left_Encoder_A__CTL, CYREG_PRT6_CTL
.set Left_Encoder_A__DM0, CYREG_PRT6_DM0
.set Left_Encoder_A__DM1, CYREG_PRT6_DM1
.set Left_Encoder_A__DM2, CYREG_PRT6_DM2
.set Left_Encoder_A__DR, CYREG_PRT6_DR
.set Left_Encoder_A__INP_DIS, CYREG_PRT6_INP_DIS
.set Left_Encoder_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Left_Encoder_A__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Left_Encoder_A__LCD_EN, CYREG_PRT6_LCD_EN
.set Left_Encoder_A__MASK, 0x10
.set Left_Encoder_A__PORT, 6
.set Left_Encoder_A__PRT, CYREG_PRT6_PRT
.set Left_Encoder_A__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Left_Encoder_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Left_Encoder_A__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Left_Encoder_A__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Left_Encoder_A__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Left_Encoder_A__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Left_Encoder_A__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Left_Encoder_A__PS, CYREG_PRT6_PS
.set Left_Encoder_A__SHIFT, 4
.set Left_Encoder_A__SLW, CYREG_PRT6_SLW

/* Left_Encoder_B */
.set Left_Encoder_B__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set Left_Encoder_B__0__MASK, 0x20
.set Left_Encoder_B__0__PC, CYREG_PRT6_PC5
.set Left_Encoder_B__0__PORT, 6
.set Left_Encoder_B__0__SHIFT, 5
.set Left_Encoder_B__AG, CYREG_PRT6_AG
.set Left_Encoder_B__AMUX, CYREG_PRT6_AMUX
.set Left_Encoder_B__BIE, CYREG_PRT6_BIE
.set Left_Encoder_B__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Left_Encoder_B__BYP, CYREG_PRT6_BYP
.set Left_Encoder_B__CTL, CYREG_PRT6_CTL
.set Left_Encoder_B__DM0, CYREG_PRT6_DM0
.set Left_Encoder_B__DM1, CYREG_PRT6_DM1
.set Left_Encoder_B__DM2, CYREG_PRT6_DM2
.set Left_Encoder_B__DR, CYREG_PRT6_DR
.set Left_Encoder_B__INP_DIS, CYREG_PRT6_INP_DIS
.set Left_Encoder_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Left_Encoder_B__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Left_Encoder_B__LCD_EN, CYREG_PRT6_LCD_EN
.set Left_Encoder_B__MASK, 0x20
.set Left_Encoder_B__PORT, 6
.set Left_Encoder_B__PRT, CYREG_PRT6_PRT
.set Left_Encoder_B__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Left_Encoder_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Left_Encoder_B__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Left_Encoder_B__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Left_Encoder_B__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Left_Encoder_B__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Left_Encoder_B__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Left_Encoder_B__PS, CYREG_PRT6_PS
.set Left_Encoder_B__SHIFT, 5
.set Left_Encoder_B__SLW, CYREG_PRT6_SLW

/* Rear_Echo_Intr */
.set Rear_Echo_Intr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Rear_Echo_Intr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Rear_Echo_Intr__INTC_MASK, 0x02
.set Rear_Echo_Intr__INTC_NUMBER, 1
.set Rear_Echo_Intr__INTC_PRIOR_NUM, 7
.set Rear_Echo_Intr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Rear_Echo_Intr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Rear_Echo_Intr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Rear_Trigger_0 */
.set Rear_Trigger_0__0__INTTYPE, CYREG_PICU5_INTTYPE3
.set Rear_Trigger_0__0__MASK, 0x08
.set Rear_Trigger_0__0__PC, CYREG_PRT5_PC3
.set Rear_Trigger_0__0__PORT, 5
.set Rear_Trigger_0__0__SHIFT, 3
.set Rear_Trigger_0__AG, CYREG_PRT5_AG
.set Rear_Trigger_0__AMUX, CYREG_PRT5_AMUX
.set Rear_Trigger_0__BIE, CYREG_PRT5_BIE
.set Rear_Trigger_0__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Rear_Trigger_0__BYP, CYREG_PRT5_BYP
.set Rear_Trigger_0__CTL, CYREG_PRT5_CTL
.set Rear_Trigger_0__DM0, CYREG_PRT5_DM0
.set Rear_Trigger_0__DM1, CYREG_PRT5_DM1
.set Rear_Trigger_0__DM2, CYREG_PRT5_DM2
.set Rear_Trigger_0__DR, CYREG_PRT5_DR
.set Rear_Trigger_0__INP_DIS, CYREG_PRT5_INP_DIS
.set Rear_Trigger_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Rear_Trigger_0__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Rear_Trigger_0__LCD_EN, CYREG_PRT5_LCD_EN
.set Rear_Trigger_0__MASK, 0x08
.set Rear_Trigger_0__PORT, 5
.set Rear_Trigger_0__PRT, CYREG_PRT5_PRT
.set Rear_Trigger_0__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Rear_Trigger_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Rear_Trigger_0__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Rear_Trigger_0__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Rear_Trigger_0__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Rear_Trigger_0__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Rear_Trigger_0__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Rear_Trigger_0__PS, CYREG_PRT5_PS
.set Rear_Trigger_0__SHIFT, 3
.set Rear_Trigger_0__SLW, CYREG_PRT5_SLW

/* Rear_Trigger_1 */
.set Rear_Trigger_1__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set Rear_Trigger_1__0__MASK, 0x04
.set Rear_Trigger_1__0__PC, CYREG_PRT6_PC2
.set Rear_Trigger_1__0__PORT, 6
.set Rear_Trigger_1__0__SHIFT, 2
.set Rear_Trigger_1__AG, CYREG_PRT6_AG
.set Rear_Trigger_1__AMUX, CYREG_PRT6_AMUX
.set Rear_Trigger_1__BIE, CYREG_PRT6_BIE
.set Rear_Trigger_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Rear_Trigger_1__BYP, CYREG_PRT6_BYP
.set Rear_Trigger_1__CTL, CYREG_PRT6_CTL
.set Rear_Trigger_1__DM0, CYREG_PRT6_DM0
.set Rear_Trigger_1__DM1, CYREG_PRT6_DM1
.set Rear_Trigger_1__DM2, CYREG_PRT6_DM2
.set Rear_Trigger_1__DR, CYREG_PRT6_DR
.set Rear_Trigger_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Rear_Trigger_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Rear_Trigger_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Rear_Trigger_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Rear_Trigger_1__MASK, 0x04
.set Rear_Trigger_1__PORT, 6
.set Rear_Trigger_1__PRT, CYREG_PRT6_PRT
.set Rear_Trigger_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Rear_Trigger_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Rear_Trigger_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Rear_Trigger_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Rear_Trigger_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Rear_Trigger_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Rear_Trigger_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Rear_Trigger_1__PS, CYREG_PRT6_PS
.set Rear_Trigger_1__SHIFT, 2
.set Rear_Trigger_1__SLW, CYREG_PRT6_SLW

/* Rear_Trigger_2 */
.set Rear_Trigger_2__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Rear_Trigger_2__0__MASK, 0x01
.set Rear_Trigger_2__0__PC, CYREG_PRT3_PC0
.set Rear_Trigger_2__0__PORT, 3
.set Rear_Trigger_2__0__SHIFT, 0
.set Rear_Trigger_2__AG, CYREG_PRT3_AG
.set Rear_Trigger_2__AMUX, CYREG_PRT3_AMUX
.set Rear_Trigger_2__BIE, CYREG_PRT3_BIE
.set Rear_Trigger_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rear_Trigger_2__BYP, CYREG_PRT3_BYP
.set Rear_Trigger_2__CTL, CYREG_PRT3_CTL
.set Rear_Trigger_2__DM0, CYREG_PRT3_DM0
.set Rear_Trigger_2__DM1, CYREG_PRT3_DM1
.set Rear_Trigger_2__DM2, CYREG_PRT3_DM2
.set Rear_Trigger_2__DR, CYREG_PRT3_DR
.set Rear_Trigger_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Rear_Trigger_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rear_Trigger_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rear_Trigger_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Rear_Trigger_2__MASK, 0x01
.set Rear_Trigger_2__PORT, 3
.set Rear_Trigger_2__PRT, CYREG_PRT3_PRT
.set Rear_Trigger_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rear_Trigger_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rear_Trigger_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rear_Trigger_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rear_Trigger_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rear_Trigger_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rear_Trigger_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rear_Trigger_2__PS, CYREG_PRT3_PS
.set Rear_Trigger_2__SHIFT, 0
.set Rear_Trigger_2__SLW, CYREG_PRT3_SLW

/* Rear_Trigger_3 */
.set Rear_Trigger_3__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Rear_Trigger_3__0__MASK, 0x20
.set Rear_Trigger_3__0__PC, CYREG_PRT1_PC5
.set Rear_Trigger_3__0__PORT, 1
.set Rear_Trigger_3__0__SHIFT, 5
.set Rear_Trigger_3__AG, CYREG_PRT1_AG
.set Rear_Trigger_3__AMUX, CYREG_PRT1_AMUX
.set Rear_Trigger_3__BIE, CYREG_PRT1_BIE
.set Rear_Trigger_3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rear_Trigger_3__BYP, CYREG_PRT1_BYP
.set Rear_Trigger_3__CTL, CYREG_PRT1_CTL
.set Rear_Trigger_3__DM0, CYREG_PRT1_DM0
.set Rear_Trigger_3__DM1, CYREG_PRT1_DM1
.set Rear_Trigger_3__DM2, CYREG_PRT1_DM2
.set Rear_Trigger_3__DR, CYREG_PRT1_DR
.set Rear_Trigger_3__INP_DIS, CYREG_PRT1_INP_DIS
.set Rear_Trigger_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rear_Trigger_3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rear_Trigger_3__LCD_EN, CYREG_PRT1_LCD_EN
.set Rear_Trigger_3__MASK, 0x20
.set Rear_Trigger_3__PORT, 1
.set Rear_Trigger_3__PRT, CYREG_PRT1_PRT
.set Rear_Trigger_3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rear_Trigger_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rear_Trigger_3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rear_Trigger_3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rear_Trigger_3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rear_Trigger_3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rear_Trigger_3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rear_Trigger_3__PS, CYREG_PRT1_PS
.set Rear_Trigger_3__SHIFT, 5
.set Rear_Trigger_3__SLW, CYREG_PRT1_SLW

/* Rear_Trigger_4 */
.set Rear_Trigger_4__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set Rear_Trigger_4__0__MASK, 0x08
.set Rear_Trigger_4__0__PC, CYREG_PRT6_PC3
.set Rear_Trigger_4__0__PORT, 6
.set Rear_Trigger_4__0__SHIFT, 3
.set Rear_Trigger_4__AG, CYREG_PRT6_AG
.set Rear_Trigger_4__AMUX, CYREG_PRT6_AMUX
.set Rear_Trigger_4__BIE, CYREG_PRT6_BIE
.set Rear_Trigger_4__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Rear_Trigger_4__BYP, CYREG_PRT6_BYP
.set Rear_Trigger_4__CTL, CYREG_PRT6_CTL
.set Rear_Trigger_4__DM0, CYREG_PRT6_DM0
.set Rear_Trigger_4__DM1, CYREG_PRT6_DM1
.set Rear_Trigger_4__DM2, CYREG_PRT6_DM2
.set Rear_Trigger_4__DR, CYREG_PRT6_DR
.set Rear_Trigger_4__INP_DIS, CYREG_PRT6_INP_DIS
.set Rear_Trigger_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Rear_Trigger_4__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Rear_Trigger_4__LCD_EN, CYREG_PRT6_LCD_EN
.set Rear_Trigger_4__MASK, 0x08
.set Rear_Trigger_4__PORT, 6
.set Rear_Trigger_4__PRT, CYREG_PRT6_PRT
.set Rear_Trigger_4__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Rear_Trigger_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Rear_Trigger_4__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Rear_Trigger_4__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Rear_Trigger_4__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Rear_Trigger_4__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Rear_Trigger_4__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Rear_Trigger_4__PS, CYREG_PRT6_PS
.set Rear_Trigger_4__SHIFT, 3
.set Rear_Trigger_4__SLW, CYREG_PRT6_SLW

/* Rear_Trigger_5 */
.set Rear_Trigger_5__0__INTTYPE, CYREG_PICU5_INTTYPE7
.set Rear_Trigger_5__0__MASK, 0x80
.set Rear_Trigger_5__0__PC, CYREG_PRT5_PC7
.set Rear_Trigger_5__0__PORT, 5
.set Rear_Trigger_5__0__SHIFT, 7
.set Rear_Trigger_5__AG, CYREG_PRT5_AG
.set Rear_Trigger_5__AMUX, CYREG_PRT5_AMUX
.set Rear_Trigger_5__BIE, CYREG_PRT5_BIE
.set Rear_Trigger_5__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Rear_Trigger_5__BYP, CYREG_PRT5_BYP
.set Rear_Trigger_5__CTL, CYREG_PRT5_CTL
.set Rear_Trigger_5__DM0, CYREG_PRT5_DM0
.set Rear_Trigger_5__DM1, CYREG_PRT5_DM1
.set Rear_Trigger_5__DM2, CYREG_PRT5_DM2
.set Rear_Trigger_5__DR, CYREG_PRT5_DR
.set Rear_Trigger_5__INP_DIS, CYREG_PRT5_INP_DIS
.set Rear_Trigger_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Rear_Trigger_5__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Rear_Trigger_5__LCD_EN, CYREG_PRT5_LCD_EN
.set Rear_Trigger_5__MASK, 0x80
.set Rear_Trigger_5__PORT, 5
.set Rear_Trigger_5__PRT, CYREG_PRT5_PRT
.set Rear_Trigger_5__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Rear_Trigger_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Rear_Trigger_5__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Rear_Trigger_5__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Rear_Trigger_5__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Rear_Trigger_5__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Rear_Trigger_5__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Rear_Trigger_5__PS, CYREG_PRT5_PS
.set Rear_Trigger_5__SHIFT, 7
.set Rear_Trigger_5__SLW, CYREG_PRT5_SLW

/* Rear_Trigger_6 */
.set Rear_Trigger_6__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set Rear_Trigger_6__0__MASK, 0x40
.set Rear_Trigger_6__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set Rear_Trigger_6__0__PORT, 15
.set Rear_Trigger_6__0__SHIFT, 6
.set Rear_Trigger_6__AG, CYREG_PRT15_AG
.set Rear_Trigger_6__AMUX, CYREG_PRT15_AMUX
.set Rear_Trigger_6__BIE, CYREG_PRT15_BIE
.set Rear_Trigger_6__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Rear_Trigger_6__BYP, CYREG_PRT15_BYP
.set Rear_Trigger_6__CTL, CYREG_PRT15_CTL
.set Rear_Trigger_6__DM0, CYREG_PRT15_DM0
.set Rear_Trigger_6__DM1, CYREG_PRT15_DM1
.set Rear_Trigger_6__DM2, CYREG_PRT15_DM2
.set Rear_Trigger_6__DR, CYREG_PRT15_DR
.set Rear_Trigger_6__INP_DIS, CYREG_PRT15_INP_DIS
.set Rear_Trigger_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Rear_Trigger_6__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Rear_Trigger_6__LCD_EN, CYREG_PRT15_LCD_EN
.set Rear_Trigger_6__MASK, 0x40
.set Rear_Trigger_6__PORT, 15
.set Rear_Trigger_6__PRT, CYREG_PRT15_PRT
.set Rear_Trigger_6__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Rear_Trigger_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Rear_Trigger_6__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Rear_Trigger_6__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Rear_Trigger_6__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Rear_Trigger_6__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Rear_Trigger_6__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Rear_Trigger_6__PS, CYREG_PRT15_PS
.set Rear_Trigger_6__SHIFT, 6
.set Rear_Trigger_6__SLW, CYREG_PRT15_SLW

/* Rear_Trigger_7 */
.set Rear_Trigger_7__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set Rear_Trigger_7__0__MASK, 0x08
.set Rear_Trigger_7__0__PC, CYREG_PRT4_PC3
.set Rear_Trigger_7__0__PORT, 4
.set Rear_Trigger_7__0__SHIFT, 3
.set Rear_Trigger_7__AG, CYREG_PRT4_AG
.set Rear_Trigger_7__AMUX, CYREG_PRT4_AMUX
.set Rear_Trigger_7__BIE, CYREG_PRT4_BIE
.set Rear_Trigger_7__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Rear_Trigger_7__BYP, CYREG_PRT4_BYP
.set Rear_Trigger_7__CTL, CYREG_PRT4_CTL
.set Rear_Trigger_7__DM0, CYREG_PRT4_DM0
.set Rear_Trigger_7__DM1, CYREG_PRT4_DM1
.set Rear_Trigger_7__DM2, CYREG_PRT4_DM2
.set Rear_Trigger_7__DR, CYREG_PRT4_DR
.set Rear_Trigger_7__INP_DIS, CYREG_PRT4_INP_DIS
.set Rear_Trigger_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Rear_Trigger_7__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Rear_Trigger_7__LCD_EN, CYREG_PRT4_LCD_EN
.set Rear_Trigger_7__MASK, 0x08
.set Rear_Trigger_7__PORT, 4
.set Rear_Trigger_7__PRT, CYREG_PRT4_PRT
.set Rear_Trigger_7__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Rear_Trigger_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Rear_Trigger_7__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Rear_Trigger_7__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Rear_Trigger_7__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Rear_Trigger_7__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Rear_Trigger_7__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Rear_Trigger_7__PS, CYREG_PRT4_PS
.set Rear_Trigger_7__SHIFT, 3
.set Rear_Trigger_7__SLW, CYREG_PRT4_SLW

/* Right_HB25_PWM_Pin */
.set Right_HB25_PWM_Pin__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Right_HB25_PWM_Pin__0__MASK, 0x80
.set Right_HB25_PWM_Pin__0__PC, CYREG_PRT2_PC7
.set Right_HB25_PWM_Pin__0__PORT, 2
.set Right_HB25_PWM_Pin__0__SHIFT, 7
.set Right_HB25_PWM_Pin__AG, CYREG_PRT2_AG
.set Right_HB25_PWM_Pin__AMUX, CYREG_PRT2_AMUX
.set Right_HB25_PWM_Pin__BIE, CYREG_PRT2_BIE
.set Right_HB25_PWM_Pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Right_HB25_PWM_Pin__BYP, CYREG_PRT2_BYP
.set Right_HB25_PWM_Pin__CTL, CYREG_PRT2_CTL
.set Right_HB25_PWM_Pin__DM0, CYREG_PRT2_DM0
.set Right_HB25_PWM_Pin__DM1, CYREG_PRT2_DM1
.set Right_HB25_PWM_Pin__DM2, CYREG_PRT2_DM2
.set Right_HB25_PWM_Pin__DR, CYREG_PRT2_DR
.set Right_HB25_PWM_Pin__INP_DIS, CYREG_PRT2_INP_DIS
.set Right_HB25_PWM_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Right_HB25_PWM_Pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Right_HB25_PWM_Pin__LCD_EN, CYREG_PRT2_LCD_EN
.set Right_HB25_PWM_Pin__MASK, 0x80
.set Right_HB25_PWM_Pin__PORT, 2
.set Right_HB25_PWM_Pin__PRT, CYREG_PRT2_PRT
.set Right_HB25_PWM_Pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Right_HB25_PWM_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Right_HB25_PWM_Pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Right_HB25_PWM_Pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Right_HB25_PWM_Pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Right_HB25_PWM_Pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Right_HB25_PWM_Pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Right_HB25_PWM_Pin__PS, CYREG_PRT2_PS
.set Right_HB25_PWM_Pin__SHIFT, 7
.set Right_HB25_PWM_Pin__SLW, CYREG_PRT2_SLW

/* Right_HB25_PWM_PWMUDB */
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set Right_HB25_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1

/* Right_PWM_1MHz */
.set Right_PWM_1MHz__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Right_PWM_1MHz__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Right_PWM_1MHz__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Right_PWM_1MHz__CFG2_SRC_SEL_MASK, 0x07
.set Right_PWM_1MHz__INDEX, 0x04
.set Right_PWM_1MHz__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Right_PWM_1MHz__PM_ACT_MSK, 0x10
.set Right_PWM_1MHz__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Right_PWM_1MHz__PM_STBY_MSK, 0x10

/* Front_Echo_Intr */
.set Front_Echo_Intr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Front_Echo_Intr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Front_Echo_Intr__INTC_MASK, 0x01
.set Front_Echo_Intr__INTC_NUMBER, 0
.set Front_Echo_Intr__INTC_PRIOR_NUM, 7
.set Front_Echo_Intr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Front_Echo_Intr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Front_Echo_Intr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Front_Trigger_0 */
.set Front_Trigger_0__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set Front_Trigger_0__0__MASK, 0x01
.set Front_Trigger_0__0__PC, CYREG_PRT12_PC0
.set Front_Trigger_0__0__PORT, 12
.set Front_Trigger_0__0__SHIFT, 0
.set Front_Trigger_0__AG, CYREG_PRT12_AG
.set Front_Trigger_0__BIE, CYREG_PRT12_BIE
.set Front_Trigger_0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Front_Trigger_0__BYP, CYREG_PRT12_BYP
.set Front_Trigger_0__DM0, CYREG_PRT12_DM0
.set Front_Trigger_0__DM1, CYREG_PRT12_DM1
.set Front_Trigger_0__DM2, CYREG_PRT12_DM2
.set Front_Trigger_0__DR, CYREG_PRT12_DR
.set Front_Trigger_0__INP_DIS, CYREG_PRT12_INP_DIS
.set Front_Trigger_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Front_Trigger_0__MASK, 0x01
.set Front_Trigger_0__PORT, 12
.set Front_Trigger_0__PRT, CYREG_PRT12_PRT
.set Front_Trigger_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Front_Trigger_0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Front_Trigger_0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Front_Trigger_0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Front_Trigger_0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Front_Trigger_0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Front_Trigger_0__PS, CYREG_PRT12_PS
.set Front_Trigger_0__SHIFT, 0
.set Front_Trigger_0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Front_Trigger_0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Front_Trigger_0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Front_Trigger_0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Front_Trigger_0__SLW, CYREG_PRT12_SLW

/* Front_Trigger_1 */
.set Front_Trigger_1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Front_Trigger_1__0__MASK, 0x02
.set Front_Trigger_1__0__PC, CYREG_PRT3_PC1
.set Front_Trigger_1__0__PORT, 3
.set Front_Trigger_1__0__SHIFT, 1
.set Front_Trigger_1__AG, CYREG_PRT3_AG
.set Front_Trigger_1__AMUX, CYREG_PRT3_AMUX
.set Front_Trigger_1__BIE, CYREG_PRT3_BIE
.set Front_Trigger_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Front_Trigger_1__BYP, CYREG_PRT3_BYP
.set Front_Trigger_1__CTL, CYREG_PRT3_CTL
.set Front_Trigger_1__DM0, CYREG_PRT3_DM0
.set Front_Trigger_1__DM1, CYREG_PRT3_DM1
.set Front_Trigger_1__DM2, CYREG_PRT3_DM2
.set Front_Trigger_1__DR, CYREG_PRT3_DR
.set Front_Trigger_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Front_Trigger_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Front_Trigger_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Front_Trigger_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Front_Trigger_1__MASK, 0x02
.set Front_Trigger_1__PORT, 3
.set Front_Trigger_1__PRT, CYREG_PRT3_PRT
.set Front_Trigger_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Front_Trigger_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Front_Trigger_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Front_Trigger_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Front_Trigger_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Front_Trigger_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Front_Trigger_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Front_Trigger_1__PS, CYREG_PRT3_PS
.set Front_Trigger_1__SHIFT, 1
.set Front_Trigger_1__SLW, CYREG_PRT3_SLW

/* Front_Trigger_2 */
.set Front_Trigger_2__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Front_Trigger_2__0__MASK, 0x08
.set Front_Trigger_2__0__PC, CYREG_PRT3_PC3
.set Front_Trigger_2__0__PORT, 3
.set Front_Trigger_2__0__SHIFT, 3
.set Front_Trigger_2__AG, CYREG_PRT3_AG
.set Front_Trigger_2__AMUX, CYREG_PRT3_AMUX
.set Front_Trigger_2__BIE, CYREG_PRT3_BIE
.set Front_Trigger_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Front_Trigger_2__BYP, CYREG_PRT3_BYP
.set Front_Trigger_2__CTL, CYREG_PRT3_CTL
.set Front_Trigger_2__DM0, CYREG_PRT3_DM0
.set Front_Trigger_2__DM1, CYREG_PRT3_DM1
.set Front_Trigger_2__DM2, CYREG_PRT3_DM2
.set Front_Trigger_2__DR, CYREG_PRT3_DR
.set Front_Trigger_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Front_Trigger_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Front_Trigger_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Front_Trigger_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Front_Trigger_2__MASK, 0x08
.set Front_Trigger_2__PORT, 3
.set Front_Trigger_2__PRT, CYREG_PRT3_PRT
.set Front_Trigger_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Front_Trigger_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Front_Trigger_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Front_Trigger_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Front_Trigger_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Front_Trigger_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Front_Trigger_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Front_Trigger_2__PS, CYREG_PRT3_PS
.set Front_Trigger_2__SHIFT, 3
.set Front_Trigger_2__SLW, CYREG_PRT3_SLW

/* Front_Trigger_3 */
.set Front_Trigger_3__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Front_Trigger_3__0__MASK, 0x01
.set Front_Trigger_3__0__PC, CYREG_PRT4_PC0
.set Front_Trigger_3__0__PORT, 4
.set Front_Trigger_3__0__SHIFT, 0
.set Front_Trigger_3__AG, CYREG_PRT4_AG
.set Front_Trigger_3__AMUX, CYREG_PRT4_AMUX
.set Front_Trigger_3__BIE, CYREG_PRT4_BIE
.set Front_Trigger_3__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Front_Trigger_3__BYP, CYREG_PRT4_BYP
.set Front_Trigger_3__CTL, CYREG_PRT4_CTL
.set Front_Trigger_3__DM0, CYREG_PRT4_DM0
.set Front_Trigger_3__DM1, CYREG_PRT4_DM1
.set Front_Trigger_3__DM2, CYREG_PRT4_DM2
.set Front_Trigger_3__DR, CYREG_PRT4_DR
.set Front_Trigger_3__INP_DIS, CYREG_PRT4_INP_DIS
.set Front_Trigger_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Front_Trigger_3__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Front_Trigger_3__LCD_EN, CYREG_PRT4_LCD_EN
.set Front_Trigger_3__MASK, 0x01
.set Front_Trigger_3__PORT, 4
.set Front_Trigger_3__PRT, CYREG_PRT4_PRT
.set Front_Trigger_3__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Front_Trigger_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Front_Trigger_3__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Front_Trigger_3__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Front_Trigger_3__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Front_Trigger_3__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Front_Trigger_3__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Front_Trigger_3__PS, CYREG_PRT4_PS
.set Front_Trigger_3__SHIFT, 0
.set Front_Trigger_3__SLW, CYREG_PRT4_SLW

/* Front_Trigger_4 */
.set Front_Trigger_4__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Front_Trigger_4__0__MASK, 0x02
.set Front_Trigger_4__0__PC, CYREG_PRT4_PC1
.set Front_Trigger_4__0__PORT, 4
.set Front_Trigger_4__0__SHIFT, 1
.set Front_Trigger_4__AG, CYREG_PRT4_AG
.set Front_Trigger_4__AMUX, CYREG_PRT4_AMUX
.set Front_Trigger_4__BIE, CYREG_PRT4_BIE
.set Front_Trigger_4__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Front_Trigger_4__BYP, CYREG_PRT4_BYP
.set Front_Trigger_4__CTL, CYREG_PRT4_CTL
.set Front_Trigger_4__DM0, CYREG_PRT4_DM0
.set Front_Trigger_4__DM1, CYREG_PRT4_DM1
.set Front_Trigger_4__DM2, CYREG_PRT4_DM2
.set Front_Trigger_4__DR, CYREG_PRT4_DR
.set Front_Trigger_4__INP_DIS, CYREG_PRT4_INP_DIS
.set Front_Trigger_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Front_Trigger_4__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Front_Trigger_4__LCD_EN, CYREG_PRT4_LCD_EN
.set Front_Trigger_4__MASK, 0x02
.set Front_Trigger_4__PORT, 4
.set Front_Trigger_4__PRT, CYREG_PRT4_PRT
.set Front_Trigger_4__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Front_Trigger_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Front_Trigger_4__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Front_Trigger_4__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Front_Trigger_4__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Front_Trigger_4__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Front_Trigger_4__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Front_Trigger_4__PS, CYREG_PRT4_PS
.set Front_Trigger_4__SHIFT, 1
.set Front_Trigger_4__SLW, CYREG_PRT4_SLW

/* Front_Trigger_5 */
.set Front_Trigger_5__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Front_Trigger_5__0__MASK, 0x08
.set Front_Trigger_5__0__PC, CYREG_PRT12_PC3
.set Front_Trigger_5__0__PORT, 12
.set Front_Trigger_5__0__SHIFT, 3
.set Front_Trigger_5__AG, CYREG_PRT12_AG
.set Front_Trigger_5__BIE, CYREG_PRT12_BIE
.set Front_Trigger_5__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Front_Trigger_5__BYP, CYREG_PRT12_BYP
.set Front_Trigger_5__DM0, CYREG_PRT12_DM0
.set Front_Trigger_5__DM1, CYREG_PRT12_DM1
.set Front_Trigger_5__DM2, CYREG_PRT12_DM2
.set Front_Trigger_5__DR, CYREG_PRT12_DR
.set Front_Trigger_5__INP_DIS, CYREG_PRT12_INP_DIS
.set Front_Trigger_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Front_Trigger_5__MASK, 0x08
.set Front_Trigger_5__PORT, 12
.set Front_Trigger_5__PRT, CYREG_PRT12_PRT
.set Front_Trigger_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Front_Trigger_5__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Front_Trigger_5__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Front_Trigger_5__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Front_Trigger_5__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Front_Trigger_5__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Front_Trigger_5__PS, CYREG_PRT12_PS
.set Front_Trigger_5__SHIFT, 3
.set Front_Trigger_5__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Front_Trigger_5__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Front_Trigger_5__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Front_Trigger_5__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Front_Trigger_5__SLW, CYREG_PRT12_SLW

/* Front_Trigger_6 */
.set Front_Trigger_6__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Front_Trigger_6__0__MASK, 0x40
.set Front_Trigger_6__0__PC, CYREG_PRT3_PC6
.set Front_Trigger_6__0__PORT, 3
.set Front_Trigger_6__0__SHIFT, 6
.set Front_Trigger_6__AG, CYREG_PRT3_AG
.set Front_Trigger_6__AMUX, CYREG_PRT3_AMUX
.set Front_Trigger_6__BIE, CYREG_PRT3_BIE
.set Front_Trigger_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Front_Trigger_6__BYP, CYREG_PRT3_BYP
.set Front_Trigger_6__CTL, CYREG_PRT3_CTL
.set Front_Trigger_6__DM0, CYREG_PRT3_DM0
.set Front_Trigger_6__DM1, CYREG_PRT3_DM1
.set Front_Trigger_6__DM2, CYREG_PRT3_DM2
.set Front_Trigger_6__DR, CYREG_PRT3_DR
.set Front_Trigger_6__INP_DIS, CYREG_PRT3_INP_DIS
.set Front_Trigger_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Front_Trigger_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Front_Trigger_6__LCD_EN, CYREG_PRT3_LCD_EN
.set Front_Trigger_6__MASK, 0x40
.set Front_Trigger_6__PORT, 3
.set Front_Trigger_6__PRT, CYREG_PRT3_PRT
.set Front_Trigger_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Front_Trigger_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Front_Trigger_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Front_Trigger_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Front_Trigger_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Front_Trigger_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Front_Trigger_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Front_Trigger_6__PS, CYREG_PRT3_PS
.set Front_Trigger_6__SHIFT, 6
.set Front_Trigger_6__SLW, CYREG_PRT3_SLW

/* Front_Trigger_7 */
.set Front_Trigger_7__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Front_Trigger_7__0__MASK, 0x20
.set Front_Trigger_7__0__PC, CYREG_PRT3_PC5
.set Front_Trigger_7__0__PORT, 3
.set Front_Trigger_7__0__SHIFT, 5
.set Front_Trigger_7__AG, CYREG_PRT3_AG
.set Front_Trigger_7__AMUX, CYREG_PRT3_AMUX
.set Front_Trigger_7__BIE, CYREG_PRT3_BIE
.set Front_Trigger_7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Front_Trigger_7__BYP, CYREG_PRT3_BYP
.set Front_Trigger_7__CTL, CYREG_PRT3_CTL
.set Front_Trigger_7__DM0, CYREG_PRT3_DM0
.set Front_Trigger_7__DM1, CYREG_PRT3_DM1
.set Front_Trigger_7__DM2, CYREG_PRT3_DM2
.set Front_Trigger_7__DR, CYREG_PRT3_DR
.set Front_Trigger_7__INP_DIS, CYREG_PRT3_INP_DIS
.set Front_Trigger_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Front_Trigger_7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Front_Trigger_7__LCD_EN, CYREG_PRT3_LCD_EN
.set Front_Trigger_7__MASK, 0x20
.set Front_Trigger_7__PORT, 3
.set Front_Trigger_7__PRT, CYREG_PRT3_PRT
.set Front_Trigger_7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Front_Trigger_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Front_Trigger_7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Front_Trigger_7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Front_Trigger_7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Front_Trigger_7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Front_Trigger_7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Front_Trigger_7__PS, CYREG_PRT3_PS
.set Front_Trigger_7__SHIFT, 5
.set Front_Trigger_7__SLW, CYREG_PRT3_SLW

/* Rear_Echo_Pin_0 */
.set Rear_Echo_Pin_0__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Rear_Echo_Pin_0__0__MASK, 0x04
.set Rear_Echo_Pin_0__0__PC, CYREG_PRT0_PC2
.set Rear_Echo_Pin_0__0__PORT, 0
.set Rear_Echo_Pin_0__0__SHIFT, 2
.set Rear_Echo_Pin_0__AG, CYREG_PRT0_AG
.set Rear_Echo_Pin_0__AMUX, CYREG_PRT0_AMUX
.set Rear_Echo_Pin_0__BIE, CYREG_PRT0_BIE
.set Rear_Echo_Pin_0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rear_Echo_Pin_0__BYP, CYREG_PRT0_BYP
.set Rear_Echo_Pin_0__CTL, CYREG_PRT0_CTL
.set Rear_Echo_Pin_0__DM0, CYREG_PRT0_DM0
.set Rear_Echo_Pin_0__DM1, CYREG_PRT0_DM1
.set Rear_Echo_Pin_0__DM2, CYREG_PRT0_DM2
.set Rear_Echo_Pin_0__DR, CYREG_PRT0_DR
.set Rear_Echo_Pin_0__INP_DIS, CYREG_PRT0_INP_DIS
.set Rear_Echo_Pin_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rear_Echo_Pin_0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rear_Echo_Pin_0__LCD_EN, CYREG_PRT0_LCD_EN
.set Rear_Echo_Pin_0__MASK, 0x04
.set Rear_Echo_Pin_0__PORT, 0
.set Rear_Echo_Pin_0__PRT, CYREG_PRT0_PRT
.set Rear_Echo_Pin_0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rear_Echo_Pin_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rear_Echo_Pin_0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rear_Echo_Pin_0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rear_Echo_Pin_0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rear_Echo_Pin_0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rear_Echo_Pin_0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rear_Echo_Pin_0__PS, CYREG_PRT0_PS
.set Rear_Echo_Pin_0__SHIFT, 2
.set Rear_Echo_Pin_0__SLW, CYREG_PRT0_SLW

/* Rear_Echo_Pin_1 */
.set Rear_Echo_Pin_1__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Rear_Echo_Pin_1__0__MASK, 0x20
.set Rear_Echo_Pin_1__0__PC, CYREG_PRT0_PC5
.set Rear_Echo_Pin_1__0__PORT, 0
.set Rear_Echo_Pin_1__0__SHIFT, 5
.set Rear_Echo_Pin_1__AG, CYREG_PRT0_AG
.set Rear_Echo_Pin_1__AMUX, CYREG_PRT0_AMUX
.set Rear_Echo_Pin_1__BIE, CYREG_PRT0_BIE
.set Rear_Echo_Pin_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rear_Echo_Pin_1__BYP, CYREG_PRT0_BYP
.set Rear_Echo_Pin_1__CTL, CYREG_PRT0_CTL
.set Rear_Echo_Pin_1__DM0, CYREG_PRT0_DM0
.set Rear_Echo_Pin_1__DM1, CYREG_PRT0_DM1
.set Rear_Echo_Pin_1__DM2, CYREG_PRT0_DM2
.set Rear_Echo_Pin_1__DR, CYREG_PRT0_DR
.set Rear_Echo_Pin_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Rear_Echo_Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rear_Echo_Pin_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rear_Echo_Pin_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Rear_Echo_Pin_1__MASK, 0x20
.set Rear_Echo_Pin_1__PORT, 0
.set Rear_Echo_Pin_1__PRT, CYREG_PRT0_PRT
.set Rear_Echo_Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rear_Echo_Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rear_Echo_Pin_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rear_Echo_Pin_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rear_Echo_Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rear_Echo_Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rear_Echo_Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rear_Echo_Pin_1__PS, CYREG_PRT0_PS
.set Rear_Echo_Pin_1__SHIFT, 5
.set Rear_Echo_Pin_1__SLW, CYREG_PRT0_SLW

/* Rear_Echo_Pin_2 */
.set Rear_Echo_Pin_2__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Rear_Echo_Pin_2__0__MASK, 0x08
.set Rear_Echo_Pin_2__0__PC, CYREG_PRT0_PC3
.set Rear_Echo_Pin_2__0__PORT, 0
.set Rear_Echo_Pin_2__0__SHIFT, 3
.set Rear_Echo_Pin_2__AG, CYREG_PRT0_AG
.set Rear_Echo_Pin_2__AMUX, CYREG_PRT0_AMUX
.set Rear_Echo_Pin_2__BIE, CYREG_PRT0_BIE
.set Rear_Echo_Pin_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rear_Echo_Pin_2__BYP, CYREG_PRT0_BYP
.set Rear_Echo_Pin_2__CTL, CYREG_PRT0_CTL
.set Rear_Echo_Pin_2__DM0, CYREG_PRT0_DM0
.set Rear_Echo_Pin_2__DM1, CYREG_PRT0_DM1
.set Rear_Echo_Pin_2__DM2, CYREG_PRT0_DM2
.set Rear_Echo_Pin_2__DR, CYREG_PRT0_DR
.set Rear_Echo_Pin_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Rear_Echo_Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rear_Echo_Pin_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rear_Echo_Pin_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Rear_Echo_Pin_2__MASK, 0x08
.set Rear_Echo_Pin_2__PORT, 0
.set Rear_Echo_Pin_2__PRT, CYREG_PRT0_PRT
.set Rear_Echo_Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rear_Echo_Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rear_Echo_Pin_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rear_Echo_Pin_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rear_Echo_Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rear_Echo_Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rear_Echo_Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rear_Echo_Pin_2__PS, CYREG_PRT0_PS
.set Rear_Echo_Pin_2__SHIFT, 3
.set Rear_Echo_Pin_2__SLW, CYREG_PRT0_SLW

/* Rear_Echo_Pin_3 */
.set Rear_Echo_Pin_3__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Rear_Echo_Pin_3__0__MASK, 0x02
.set Rear_Echo_Pin_3__0__PC, CYREG_PRT0_PC1
.set Rear_Echo_Pin_3__0__PORT, 0
.set Rear_Echo_Pin_3__0__SHIFT, 1
.set Rear_Echo_Pin_3__AG, CYREG_PRT0_AG
.set Rear_Echo_Pin_3__AMUX, CYREG_PRT0_AMUX
.set Rear_Echo_Pin_3__BIE, CYREG_PRT0_BIE
.set Rear_Echo_Pin_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rear_Echo_Pin_3__BYP, CYREG_PRT0_BYP
.set Rear_Echo_Pin_3__CTL, CYREG_PRT0_CTL
.set Rear_Echo_Pin_3__DM0, CYREG_PRT0_DM0
.set Rear_Echo_Pin_3__DM1, CYREG_PRT0_DM1
.set Rear_Echo_Pin_3__DM2, CYREG_PRT0_DM2
.set Rear_Echo_Pin_3__DR, CYREG_PRT0_DR
.set Rear_Echo_Pin_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Rear_Echo_Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rear_Echo_Pin_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rear_Echo_Pin_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Rear_Echo_Pin_3__MASK, 0x02
.set Rear_Echo_Pin_3__PORT, 0
.set Rear_Echo_Pin_3__PRT, CYREG_PRT0_PRT
.set Rear_Echo_Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rear_Echo_Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rear_Echo_Pin_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rear_Echo_Pin_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rear_Echo_Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rear_Echo_Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rear_Echo_Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rear_Echo_Pin_3__PS, CYREG_PRT0_PS
.set Rear_Echo_Pin_3__SHIFT, 1
.set Rear_Echo_Pin_3__SLW, CYREG_PRT0_SLW

/* Rear_Echo_Pin_4 */
.set Rear_Echo_Pin_4__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Rear_Echo_Pin_4__0__MASK, 0x01
.set Rear_Echo_Pin_4__0__PC, CYREG_PRT0_PC0
.set Rear_Echo_Pin_4__0__PORT, 0
.set Rear_Echo_Pin_4__0__SHIFT, 0
.set Rear_Echo_Pin_4__AG, CYREG_PRT0_AG
.set Rear_Echo_Pin_4__AMUX, CYREG_PRT0_AMUX
.set Rear_Echo_Pin_4__BIE, CYREG_PRT0_BIE
.set Rear_Echo_Pin_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rear_Echo_Pin_4__BYP, CYREG_PRT0_BYP
.set Rear_Echo_Pin_4__CTL, CYREG_PRT0_CTL
.set Rear_Echo_Pin_4__DM0, CYREG_PRT0_DM0
.set Rear_Echo_Pin_4__DM1, CYREG_PRT0_DM1
.set Rear_Echo_Pin_4__DM2, CYREG_PRT0_DM2
.set Rear_Echo_Pin_4__DR, CYREG_PRT0_DR
.set Rear_Echo_Pin_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Rear_Echo_Pin_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rear_Echo_Pin_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rear_Echo_Pin_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Rear_Echo_Pin_4__MASK, 0x01
.set Rear_Echo_Pin_4__PORT, 0
.set Rear_Echo_Pin_4__PRT, CYREG_PRT0_PRT
.set Rear_Echo_Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rear_Echo_Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rear_Echo_Pin_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rear_Echo_Pin_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rear_Echo_Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rear_Echo_Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rear_Echo_Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rear_Echo_Pin_4__PS, CYREG_PRT0_PS
.set Rear_Echo_Pin_4__SHIFT, 0
.set Rear_Echo_Pin_4__SLW, CYREG_PRT0_SLW

/* Rear_Echo_Pin_5 */
.set Rear_Echo_Pin_5__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Rear_Echo_Pin_5__0__MASK, 0x40
.set Rear_Echo_Pin_5__0__PC, CYREG_PRT0_PC6
.set Rear_Echo_Pin_5__0__PORT, 0
.set Rear_Echo_Pin_5__0__SHIFT, 6
.set Rear_Echo_Pin_5__AG, CYREG_PRT0_AG
.set Rear_Echo_Pin_5__AMUX, CYREG_PRT0_AMUX
.set Rear_Echo_Pin_5__BIE, CYREG_PRT0_BIE
.set Rear_Echo_Pin_5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rear_Echo_Pin_5__BYP, CYREG_PRT0_BYP
.set Rear_Echo_Pin_5__CTL, CYREG_PRT0_CTL
.set Rear_Echo_Pin_5__DM0, CYREG_PRT0_DM0
.set Rear_Echo_Pin_5__DM1, CYREG_PRT0_DM1
.set Rear_Echo_Pin_5__DM2, CYREG_PRT0_DM2
.set Rear_Echo_Pin_5__DR, CYREG_PRT0_DR
.set Rear_Echo_Pin_5__INP_DIS, CYREG_PRT0_INP_DIS
.set Rear_Echo_Pin_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rear_Echo_Pin_5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rear_Echo_Pin_5__LCD_EN, CYREG_PRT0_LCD_EN
.set Rear_Echo_Pin_5__MASK, 0x40
.set Rear_Echo_Pin_5__PORT, 0
.set Rear_Echo_Pin_5__PRT, CYREG_PRT0_PRT
.set Rear_Echo_Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rear_Echo_Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rear_Echo_Pin_5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rear_Echo_Pin_5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rear_Echo_Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rear_Echo_Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rear_Echo_Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rear_Echo_Pin_5__PS, CYREG_PRT0_PS
.set Rear_Echo_Pin_5__SHIFT, 6
.set Rear_Echo_Pin_5__SLW, CYREG_PRT0_SLW

/* Rear_Echo_Pin_6 */
.set Rear_Echo_Pin_6__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Rear_Echo_Pin_6__0__MASK, 0x80
.set Rear_Echo_Pin_6__0__PC, CYREG_PRT0_PC7
.set Rear_Echo_Pin_6__0__PORT, 0
.set Rear_Echo_Pin_6__0__SHIFT, 7
.set Rear_Echo_Pin_6__AG, CYREG_PRT0_AG
.set Rear_Echo_Pin_6__AMUX, CYREG_PRT0_AMUX
.set Rear_Echo_Pin_6__BIE, CYREG_PRT0_BIE
.set Rear_Echo_Pin_6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rear_Echo_Pin_6__BYP, CYREG_PRT0_BYP
.set Rear_Echo_Pin_6__CTL, CYREG_PRT0_CTL
.set Rear_Echo_Pin_6__DM0, CYREG_PRT0_DM0
.set Rear_Echo_Pin_6__DM1, CYREG_PRT0_DM1
.set Rear_Echo_Pin_6__DM2, CYREG_PRT0_DM2
.set Rear_Echo_Pin_6__DR, CYREG_PRT0_DR
.set Rear_Echo_Pin_6__INP_DIS, CYREG_PRT0_INP_DIS
.set Rear_Echo_Pin_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rear_Echo_Pin_6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rear_Echo_Pin_6__LCD_EN, CYREG_PRT0_LCD_EN
.set Rear_Echo_Pin_6__MASK, 0x80
.set Rear_Echo_Pin_6__PORT, 0
.set Rear_Echo_Pin_6__PRT, CYREG_PRT0_PRT
.set Rear_Echo_Pin_6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rear_Echo_Pin_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rear_Echo_Pin_6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rear_Echo_Pin_6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rear_Echo_Pin_6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rear_Echo_Pin_6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rear_Echo_Pin_6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rear_Echo_Pin_6__PS, CYREG_PRT0_PS
.set Rear_Echo_Pin_6__SHIFT, 7
.set Rear_Echo_Pin_6__SLW, CYREG_PRT0_SLW

/* Rear_Echo_Pin_7 */
.set Rear_Echo_Pin_7__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Rear_Echo_Pin_7__0__MASK, 0x10
.set Rear_Echo_Pin_7__0__PC, CYREG_PRT0_PC4
.set Rear_Echo_Pin_7__0__PORT, 0
.set Rear_Echo_Pin_7__0__SHIFT, 4
.set Rear_Echo_Pin_7__AG, CYREG_PRT0_AG
.set Rear_Echo_Pin_7__AMUX, CYREG_PRT0_AMUX
.set Rear_Echo_Pin_7__BIE, CYREG_PRT0_BIE
.set Rear_Echo_Pin_7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Rear_Echo_Pin_7__BYP, CYREG_PRT0_BYP
.set Rear_Echo_Pin_7__CTL, CYREG_PRT0_CTL
.set Rear_Echo_Pin_7__DM0, CYREG_PRT0_DM0
.set Rear_Echo_Pin_7__DM1, CYREG_PRT0_DM1
.set Rear_Echo_Pin_7__DM2, CYREG_PRT0_DM2
.set Rear_Echo_Pin_7__DR, CYREG_PRT0_DR
.set Rear_Echo_Pin_7__INP_DIS, CYREG_PRT0_INP_DIS
.set Rear_Echo_Pin_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Rear_Echo_Pin_7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Rear_Echo_Pin_7__LCD_EN, CYREG_PRT0_LCD_EN
.set Rear_Echo_Pin_7__MASK, 0x10
.set Rear_Echo_Pin_7__PORT, 0
.set Rear_Echo_Pin_7__PRT, CYREG_PRT0_PRT
.set Rear_Echo_Pin_7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Rear_Echo_Pin_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Rear_Echo_Pin_7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Rear_Echo_Pin_7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Rear_Echo_Pin_7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Rear_Echo_Pin_7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Rear_Echo_Pin_7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Rear_Echo_Pin_7__PS, CYREG_PRT0_PS
.set Rear_Echo_Pin_7__SHIFT, 4
.set Rear_Echo_Pin_7__SLW, CYREG_PRT0_SLW

/* Rear_Echo_Timer_TimerUDB */
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB03_MSK
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Rear_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB03_ST
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB02_A0
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB02_A1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB02_D0
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB02_D1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB02_F0
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB02_F1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB03_A0
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB03_A1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB03_D0
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB03_D1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB03_F0
.set Rear_Echo_Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB03_F1

/* Right_Encoder_A */
.set Right_Encoder_A__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set Right_Encoder_A__0__MASK, 0x40
.set Right_Encoder_A__0__PC, CYREG_PRT6_PC6
.set Right_Encoder_A__0__PORT, 6
.set Right_Encoder_A__0__SHIFT, 6
.set Right_Encoder_A__AG, CYREG_PRT6_AG
.set Right_Encoder_A__AMUX, CYREG_PRT6_AMUX
.set Right_Encoder_A__BIE, CYREG_PRT6_BIE
.set Right_Encoder_A__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Right_Encoder_A__BYP, CYREG_PRT6_BYP
.set Right_Encoder_A__CTL, CYREG_PRT6_CTL
.set Right_Encoder_A__DM0, CYREG_PRT6_DM0
.set Right_Encoder_A__DM1, CYREG_PRT6_DM1
.set Right_Encoder_A__DM2, CYREG_PRT6_DM2
.set Right_Encoder_A__DR, CYREG_PRT6_DR
.set Right_Encoder_A__INP_DIS, CYREG_PRT6_INP_DIS
.set Right_Encoder_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Right_Encoder_A__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Right_Encoder_A__LCD_EN, CYREG_PRT6_LCD_EN
.set Right_Encoder_A__MASK, 0x40
.set Right_Encoder_A__PORT, 6
.set Right_Encoder_A__PRT, CYREG_PRT6_PRT
.set Right_Encoder_A__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Right_Encoder_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Right_Encoder_A__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Right_Encoder_A__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Right_Encoder_A__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Right_Encoder_A__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Right_Encoder_A__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Right_Encoder_A__PS, CYREG_PRT6_PS
.set Right_Encoder_A__SHIFT, 6
.set Right_Encoder_A__SLW, CYREG_PRT6_SLW

/* Right_Encoder_B */
.set Right_Encoder_B__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set Right_Encoder_B__0__MASK, 0x80
.set Right_Encoder_B__0__PC, CYREG_PRT6_PC7
.set Right_Encoder_B__0__PORT, 6
.set Right_Encoder_B__0__SHIFT, 7
.set Right_Encoder_B__AG, CYREG_PRT6_AG
.set Right_Encoder_B__AMUX, CYREG_PRT6_AMUX
.set Right_Encoder_B__BIE, CYREG_PRT6_BIE
.set Right_Encoder_B__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Right_Encoder_B__BYP, CYREG_PRT6_BYP
.set Right_Encoder_B__CTL, CYREG_PRT6_CTL
.set Right_Encoder_B__DM0, CYREG_PRT6_DM0
.set Right_Encoder_B__DM1, CYREG_PRT6_DM1
.set Right_Encoder_B__DM2, CYREG_PRT6_DM2
.set Right_Encoder_B__DR, CYREG_PRT6_DR
.set Right_Encoder_B__INP_DIS, CYREG_PRT6_INP_DIS
.set Right_Encoder_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Right_Encoder_B__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Right_Encoder_B__LCD_EN, CYREG_PRT6_LCD_EN
.set Right_Encoder_B__MASK, 0x80
.set Right_Encoder_B__PORT, 6
.set Right_Encoder_B__PRT, CYREG_PRT6_PRT
.set Right_Encoder_B__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Right_Encoder_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Right_Encoder_B__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Right_Encoder_B__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Right_Encoder_B__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Right_Encoder_B__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Right_Encoder_B__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Right_Encoder_B__PS, CYREG_PRT6_PS
.set Right_Encoder_B__SHIFT, 7
.set Right_Encoder_B__SLW, CYREG_PRT6_SLW

/* Front_Echo_Pin_0 */
.set Front_Echo_Pin_0__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Front_Echo_Pin_0__0__MASK, 0x04
.set Front_Echo_Pin_0__0__PC, CYREG_PRT12_PC2
.set Front_Echo_Pin_0__0__PORT, 12
.set Front_Echo_Pin_0__0__SHIFT, 2
.set Front_Echo_Pin_0__AG, CYREG_PRT12_AG
.set Front_Echo_Pin_0__BIE, CYREG_PRT12_BIE
.set Front_Echo_Pin_0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Front_Echo_Pin_0__BYP, CYREG_PRT12_BYP
.set Front_Echo_Pin_0__DM0, CYREG_PRT12_DM0
.set Front_Echo_Pin_0__DM1, CYREG_PRT12_DM1
.set Front_Echo_Pin_0__DM2, CYREG_PRT12_DM2
.set Front_Echo_Pin_0__DR, CYREG_PRT12_DR
.set Front_Echo_Pin_0__INP_DIS, CYREG_PRT12_INP_DIS
.set Front_Echo_Pin_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Front_Echo_Pin_0__MASK, 0x04
.set Front_Echo_Pin_0__PORT, 12
.set Front_Echo_Pin_0__PRT, CYREG_PRT12_PRT
.set Front_Echo_Pin_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Front_Echo_Pin_0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Front_Echo_Pin_0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Front_Echo_Pin_0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Front_Echo_Pin_0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Front_Echo_Pin_0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Front_Echo_Pin_0__PS, CYREG_PRT12_PS
.set Front_Echo_Pin_0__SHIFT, 2
.set Front_Echo_Pin_0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Front_Echo_Pin_0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Front_Echo_Pin_0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Front_Echo_Pin_0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Front_Echo_Pin_0__SLW, CYREG_PRT12_SLW

/* Front_Echo_Pin_1 */
.set Front_Echo_Pin_1__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Front_Echo_Pin_1__0__MASK, 0x04
.set Front_Echo_Pin_1__0__PC, CYREG_IO_PC_PRT15_PC2
.set Front_Echo_Pin_1__0__PORT, 15
.set Front_Echo_Pin_1__0__SHIFT, 2
.set Front_Echo_Pin_1__AG, CYREG_PRT15_AG
.set Front_Echo_Pin_1__AMUX, CYREG_PRT15_AMUX
.set Front_Echo_Pin_1__BIE, CYREG_PRT15_BIE
.set Front_Echo_Pin_1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Front_Echo_Pin_1__BYP, CYREG_PRT15_BYP
.set Front_Echo_Pin_1__CTL, CYREG_PRT15_CTL
.set Front_Echo_Pin_1__DM0, CYREG_PRT15_DM0
.set Front_Echo_Pin_1__DM1, CYREG_PRT15_DM1
.set Front_Echo_Pin_1__DM2, CYREG_PRT15_DM2
.set Front_Echo_Pin_1__DR, CYREG_PRT15_DR
.set Front_Echo_Pin_1__INP_DIS, CYREG_PRT15_INP_DIS
.set Front_Echo_Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Front_Echo_Pin_1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Front_Echo_Pin_1__LCD_EN, CYREG_PRT15_LCD_EN
.set Front_Echo_Pin_1__MASK, 0x04
.set Front_Echo_Pin_1__PORT, 15
.set Front_Echo_Pin_1__PRT, CYREG_PRT15_PRT
.set Front_Echo_Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Front_Echo_Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Front_Echo_Pin_1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Front_Echo_Pin_1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Front_Echo_Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Front_Echo_Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Front_Echo_Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Front_Echo_Pin_1__PS, CYREG_PRT15_PS
.set Front_Echo_Pin_1__SHIFT, 2
.set Front_Echo_Pin_1__SLW, CYREG_PRT15_SLW

/* Front_Echo_Pin_2 */
.set Front_Echo_Pin_2__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Front_Echo_Pin_2__0__MASK, 0x01
.set Front_Echo_Pin_2__0__PC, CYREG_IO_PC_PRT15_PC0
.set Front_Echo_Pin_2__0__PORT, 15
.set Front_Echo_Pin_2__0__SHIFT, 0
.set Front_Echo_Pin_2__AG, CYREG_PRT15_AG
.set Front_Echo_Pin_2__AMUX, CYREG_PRT15_AMUX
.set Front_Echo_Pin_2__BIE, CYREG_PRT15_BIE
.set Front_Echo_Pin_2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Front_Echo_Pin_2__BYP, CYREG_PRT15_BYP
.set Front_Echo_Pin_2__CTL, CYREG_PRT15_CTL
.set Front_Echo_Pin_2__DM0, CYREG_PRT15_DM0
.set Front_Echo_Pin_2__DM1, CYREG_PRT15_DM1
.set Front_Echo_Pin_2__DM2, CYREG_PRT15_DM2
.set Front_Echo_Pin_2__DR, CYREG_PRT15_DR
.set Front_Echo_Pin_2__INP_DIS, CYREG_PRT15_INP_DIS
.set Front_Echo_Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Front_Echo_Pin_2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Front_Echo_Pin_2__LCD_EN, CYREG_PRT15_LCD_EN
.set Front_Echo_Pin_2__MASK, 0x01
.set Front_Echo_Pin_2__PORT, 15
.set Front_Echo_Pin_2__PRT, CYREG_PRT15_PRT
.set Front_Echo_Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Front_Echo_Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Front_Echo_Pin_2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Front_Echo_Pin_2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Front_Echo_Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Front_Echo_Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Front_Echo_Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Front_Echo_Pin_2__PS, CYREG_PRT15_PS
.set Front_Echo_Pin_2__SHIFT, 0
.set Front_Echo_Pin_2__SLW, CYREG_PRT15_SLW

/* Front_Echo_Pin_3 */
.set Front_Echo_Pin_3__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Front_Echo_Pin_3__0__MASK, 0x10
.set Front_Echo_Pin_3__0__PC, CYREG_PRT1_PC4
.set Front_Echo_Pin_3__0__PORT, 1
.set Front_Echo_Pin_3__0__SHIFT, 4
.set Front_Echo_Pin_3__AG, CYREG_PRT1_AG
.set Front_Echo_Pin_3__AMUX, CYREG_PRT1_AMUX
.set Front_Echo_Pin_3__BIE, CYREG_PRT1_BIE
.set Front_Echo_Pin_3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Front_Echo_Pin_3__BYP, CYREG_PRT1_BYP
.set Front_Echo_Pin_3__CTL, CYREG_PRT1_CTL
.set Front_Echo_Pin_3__DM0, CYREG_PRT1_DM0
.set Front_Echo_Pin_3__DM1, CYREG_PRT1_DM1
.set Front_Echo_Pin_3__DM2, CYREG_PRT1_DM2
.set Front_Echo_Pin_3__DR, CYREG_PRT1_DR
.set Front_Echo_Pin_3__INP_DIS, CYREG_PRT1_INP_DIS
.set Front_Echo_Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Front_Echo_Pin_3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Front_Echo_Pin_3__LCD_EN, CYREG_PRT1_LCD_EN
.set Front_Echo_Pin_3__MASK, 0x10
.set Front_Echo_Pin_3__PORT, 1
.set Front_Echo_Pin_3__PRT, CYREG_PRT1_PRT
.set Front_Echo_Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Front_Echo_Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Front_Echo_Pin_3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Front_Echo_Pin_3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Front_Echo_Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Front_Echo_Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Front_Echo_Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Front_Echo_Pin_3__PS, CYREG_PRT1_PS
.set Front_Echo_Pin_3__SHIFT, 4
.set Front_Echo_Pin_3__SLW, CYREG_PRT1_SLW

/* Front_Echo_Pin_4 */
.set Front_Echo_Pin_4__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Front_Echo_Pin_4__0__MASK, 0x08
.set Front_Echo_Pin_4__0__PC, CYREG_IO_PC_PRT15_PC3
.set Front_Echo_Pin_4__0__PORT, 15
.set Front_Echo_Pin_4__0__SHIFT, 3
.set Front_Echo_Pin_4__AG, CYREG_PRT15_AG
.set Front_Echo_Pin_4__AMUX, CYREG_PRT15_AMUX
.set Front_Echo_Pin_4__BIE, CYREG_PRT15_BIE
.set Front_Echo_Pin_4__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Front_Echo_Pin_4__BYP, CYREG_PRT15_BYP
.set Front_Echo_Pin_4__CTL, CYREG_PRT15_CTL
.set Front_Echo_Pin_4__DM0, CYREG_PRT15_DM0
.set Front_Echo_Pin_4__DM1, CYREG_PRT15_DM1
.set Front_Echo_Pin_4__DM2, CYREG_PRT15_DM2
.set Front_Echo_Pin_4__DR, CYREG_PRT15_DR
.set Front_Echo_Pin_4__INP_DIS, CYREG_PRT15_INP_DIS
.set Front_Echo_Pin_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Front_Echo_Pin_4__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Front_Echo_Pin_4__LCD_EN, CYREG_PRT15_LCD_EN
.set Front_Echo_Pin_4__MASK, 0x08
.set Front_Echo_Pin_4__PORT, 15
.set Front_Echo_Pin_4__PRT, CYREG_PRT15_PRT
.set Front_Echo_Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Front_Echo_Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Front_Echo_Pin_4__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Front_Echo_Pin_4__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Front_Echo_Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Front_Echo_Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Front_Echo_Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Front_Echo_Pin_4__PS, CYREG_PRT15_PS
.set Front_Echo_Pin_4__SHIFT, 3
.set Front_Echo_Pin_4__SLW, CYREG_PRT15_SLW

/* Front_Echo_Pin_5 */
.set Front_Echo_Pin_5__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Front_Echo_Pin_5__0__MASK, 0x02
.set Front_Echo_Pin_5__0__PC, CYREG_IO_PC_PRT15_PC1
.set Front_Echo_Pin_5__0__PORT, 15
.set Front_Echo_Pin_5__0__SHIFT, 1
.set Front_Echo_Pin_5__AG, CYREG_PRT15_AG
.set Front_Echo_Pin_5__AMUX, CYREG_PRT15_AMUX
.set Front_Echo_Pin_5__BIE, CYREG_PRT15_BIE
.set Front_Echo_Pin_5__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Front_Echo_Pin_5__BYP, CYREG_PRT15_BYP
.set Front_Echo_Pin_5__CTL, CYREG_PRT15_CTL
.set Front_Echo_Pin_5__DM0, CYREG_PRT15_DM0
.set Front_Echo_Pin_5__DM1, CYREG_PRT15_DM1
.set Front_Echo_Pin_5__DM2, CYREG_PRT15_DM2
.set Front_Echo_Pin_5__DR, CYREG_PRT15_DR
.set Front_Echo_Pin_5__INP_DIS, CYREG_PRT15_INP_DIS
.set Front_Echo_Pin_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Front_Echo_Pin_5__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Front_Echo_Pin_5__LCD_EN, CYREG_PRT15_LCD_EN
.set Front_Echo_Pin_5__MASK, 0x02
.set Front_Echo_Pin_5__PORT, 15
.set Front_Echo_Pin_5__PRT, CYREG_PRT15_PRT
.set Front_Echo_Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Front_Echo_Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Front_Echo_Pin_5__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Front_Echo_Pin_5__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Front_Echo_Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Front_Echo_Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Front_Echo_Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Front_Echo_Pin_5__PS, CYREG_PRT15_PS
.set Front_Echo_Pin_5__SHIFT, 1
.set Front_Echo_Pin_5__SLW, CYREG_PRT15_SLW

/* Front_Echo_Pin_6 */
.set Front_Echo_Pin_6__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Front_Echo_Pin_6__0__MASK, 0x10
.set Front_Echo_Pin_6__0__PC, CYREG_PRT3_PC4
.set Front_Echo_Pin_6__0__PORT, 3
.set Front_Echo_Pin_6__0__SHIFT, 4
.set Front_Echo_Pin_6__AG, CYREG_PRT3_AG
.set Front_Echo_Pin_6__AMUX, CYREG_PRT3_AMUX
.set Front_Echo_Pin_6__BIE, CYREG_PRT3_BIE
.set Front_Echo_Pin_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Front_Echo_Pin_6__BYP, CYREG_PRT3_BYP
.set Front_Echo_Pin_6__CTL, CYREG_PRT3_CTL
.set Front_Echo_Pin_6__DM0, CYREG_PRT3_DM0
.set Front_Echo_Pin_6__DM1, CYREG_PRT3_DM1
.set Front_Echo_Pin_6__DM2, CYREG_PRT3_DM2
.set Front_Echo_Pin_6__DR, CYREG_PRT3_DR
.set Front_Echo_Pin_6__INP_DIS, CYREG_PRT3_INP_DIS
.set Front_Echo_Pin_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Front_Echo_Pin_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Front_Echo_Pin_6__LCD_EN, CYREG_PRT3_LCD_EN
.set Front_Echo_Pin_6__MASK, 0x10
.set Front_Echo_Pin_6__PORT, 3
.set Front_Echo_Pin_6__PRT, CYREG_PRT3_PRT
.set Front_Echo_Pin_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Front_Echo_Pin_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Front_Echo_Pin_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Front_Echo_Pin_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Front_Echo_Pin_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Front_Echo_Pin_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Front_Echo_Pin_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Front_Echo_Pin_6__PS, CYREG_PRT3_PS
.set Front_Echo_Pin_6__SHIFT, 4
.set Front_Echo_Pin_6__SLW, CYREG_PRT3_SLW

/* Front_Echo_Pin_7 */
.set Front_Echo_Pin_7__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Front_Echo_Pin_7__0__MASK, 0x40
.set Front_Echo_Pin_7__0__PC, CYREG_PRT1_PC6
.set Front_Echo_Pin_7__0__PORT, 1
.set Front_Echo_Pin_7__0__SHIFT, 6
.set Front_Echo_Pin_7__AG, CYREG_PRT1_AG
.set Front_Echo_Pin_7__AMUX, CYREG_PRT1_AMUX
.set Front_Echo_Pin_7__BIE, CYREG_PRT1_BIE
.set Front_Echo_Pin_7__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Front_Echo_Pin_7__BYP, CYREG_PRT1_BYP
.set Front_Echo_Pin_7__CTL, CYREG_PRT1_CTL
.set Front_Echo_Pin_7__DM0, CYREG_PRT1_DM0
.set Front_Echo_Pin_7__DM1, CYREG_PRT1_DM1
.set Front_Echo_Pin_7__DM2, CYREG_PRT1_DM2
.set Front_Echo_Pin_7__DR, CYREG_PRT1_DR
.set Front_Echo_Pin_7__INP_DIS, CYREG_PRT1_INP_DIS
.set Front_Echo_Pin_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Front_Echo_Pin_7__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Front_Echo_Pin_7__LCD_EN, CYREG_PRT1_LCD_EN
.set Front_Echo_Pin_7__MASK, 0x40
.set Front_Echo_Pin_7__PORT, 1
.set Front_Echo_Pin_7__PRT, CYREG_PRT1_PRT
.set Front_Echo_Pin_7__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Front_Echo_Pin_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Front_Echo_Pin_7__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Front_Echo_Pin_7__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Front_Echo_Pin_7__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Front_Echo_Pin_7__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Front_Echo_Pin_7__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Front_Echo_Pin_7__PS, CYREG_PRT1_PS
.set Front_Echo_Pin_7__SHIFT, 6
.set Front_Echo_Pin_7__SLW, CYREG_PRT1_SLW

/* Front_Echo_Timer_TimerUDB */
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__1__POS, 1
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Front_Echo_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B1_UDB06_A0
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B1_UDB06_A1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B1_UDB06_D0
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B1_UDB06_D1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B1_UDB06_F0
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B1_UDB06_F1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B1_UDB07_A0
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B1_UDB07_A1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B1_UDB07_D0
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B1_UDB07_D1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B1_UDB07_F0
.set Front_Echo_Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B1_UDB07_F1

/* Rear_Trigger_Reg */
.set Rear_Trigger_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Rear_Trigger_Reg_Sync_ctrl_reg__0__POS, 0
.set Rear_Trigger_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set Rear_Trigger_Reg_Sync_ctrl_reg__1__POS, 1
.set Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set Rear_Trigger_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set Rear_Trigger_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Rear_Trigger_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set Rear_Trigger_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Rear_Trigger_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB01_CTL
.set Rear_Trigger_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set Rear_Trigger_Reg_Sync_ctrl_reg__MASK, 0x03
.set Rear_Trigger_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Rear_Trigger_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Rear_Trigger_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB01_MSK

/* Front_Trigger_Reg */
.set Front_Trigger_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Front_Trigger_Reg_Sync_ctrl_reg__0__POS, 0
.set Front_Trigger_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set Front_Trigger_Reg_Sync_ctrl_reg__1__POS, 1
.set Front_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Front_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Front_Trigger_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Front_Trigger_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set Front_Trigger_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set Front_Trigger_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Front_Trigger_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Front_Trigger_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set Front_Trigger_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set Front_Trigger_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Front_Trigger_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set Front_Trigger_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Front_Trigger_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set Front_Trigger_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set Front_Trigger_Reg_Sync_ctrl_reg__MASK, 0x03
.set Front_Trigger_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Front_Trigger_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Front_Trigger_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* Left_Encoder_Clock */
.set Left_Encoder_Clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Left_Encoder_Clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Left_Encoder_Clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Left_Encoder_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Left_Encoder_Clock__INDEX, 0x01
.set Left_Encoder_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Left_Encoder_Clock__PM_ACT_MSK, 0x02
.set Left_Encoder_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Left_Encoder_Clock__PM_STBY_MSK, 0x02

/* Right_Encoder_Clock */
.set Right_Encoder_Clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Right_Encoder_Clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Right_Encoder_Clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Right_Encoder_Clock__CFG2_SRC_SEL_MASK, 0x07
.set Right_Encoder_Clock__INDEX, 0x00
.set Right_Encoder_Clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Right_Encoder_Clock__PM_ACT_MSK, 0x01
.set Right_Encoder_Clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Right_Encoder_Clock__PM_STBY_MSK, 0x01

/* Left_HB25_Enable_Pin */
.set Left_HB25_Enable_Pin__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Left_HB25_Enable_Pin__0__MASK, 0x10
.set Left_HB25_Enable_Pin__0__PC, CYREG_PRT2_PC4
.set Left_HB25_Enable_Pin__0__PORT, 2
.set Left_HB25_Enable_Pin__0__SHIFT, 4
.set Left_HB25_Enable_Pin__AG, CYREG_PRT2_AG
.set Left_HB25_Enable_Pin__AMUX, CYREG_PRT2_AMUX
.set Left_HB25_Enable_Pin__BIE, CYREG_PRT2_BIE
.set Left_HB25_Enable_Pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Left_HB25_Enable_Pin__BYP, CYREG_PRT2_BYP
.set Left_HB25_Enable_Pin__CTL, CYREG_PRT2_CTL
.set Left_HB25_Enable_Pin__DM0, CYREG_PRT2_DM0
.set Left_HB25_Enable_Pin__DM1, CYREG_PRT2_DM1
.set Left_HB25_Enable_Pin__DM2, CYREG_PRT2_DM2
.set Left_HB25_Enable_Pin__DR, CYREG_PRT2_DR
.set Left_HB25_Enable_Pin__INP_DIS, CYREG_PRT2_INP_DIS
.set Left_HB25_Enable_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Left_HB25_Enable_Pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Left_HB25_Enable_Pin__LCD_EN, CYREG_PRT2_LCD_EN
.set Left_HB25_Enable_Pin__MASK, 0x10
.set Left_HB25_Enable_Pin__PORT, 2
.set Left_HB25_Enable_Pin__PRT, CYREG_PRT2_PRT
.set Left_HB25_Enable_Pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Left_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Left_HB25_Enable_Pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Left_HB25_Enable_Pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Left_HB25_Enable_Pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Left_HB25_Enable_Pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Left_HB25_Enable_Pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Left_HB25_Enable_Pin__PS, CYREG_PRT2_PS
.set Left_HB25_Enable_Pin__SHIFT, 4
.set Left_HB25_Enable_Pin__SLW, CYREG_PRT2_SLW

/* Right_HB25_Enable_Pin */
.set Right_HB25_Enable_Pin__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Right_HB25_Enable_Pin__0__MASK, 0x40
.set Right_HB25_Enable_Pin__0__PC, CYREG_PRT2_PC6
.set Right_HB25_Enable_Pin__0__PORT, 2
.set Right_HB25_Enable_Pin__0__SHIFT, 6
.set Right_HB25_Enable_Pin__AG, CYREG_PRT2_AG
.set Right_HB25_Enable_Pin__AMUX, CYREG_PRT2_AMUX
.set Right_HB25_Enable_Pin__BIE, CYREG_PRT2_BIE
.set Right_HB25_Enable_Pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Right_HB25_Enable_Pin__BYP, CYREG_PRT2_BYP
.set Right_HB25_Enable_Pin__CTL, CYREG_PRT2_CTL
.set Right_HB25_Enable_Pin__DM0, CYREG_PRT2_DM0
.set Right_HB25_Enable_Pin__DM1, CYREG_PRT2_DM1
.set Right_HB25_Enable_Pin__DM2, CYREG_PRT2_DM2
.set Right_HB25_Enable_Pin__DR, CYREG_PRT2_DR
.set Right_HB25_Enable_Pin__INP_DIS, CYREG_PRT2_INP_DIS
.set Right_HB25_Enable_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Right_HB25_Enable_Pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Right_HB25_Enable_Pin__LCD_EN, CYREG_PRT2_LCD_EN
.set Right_HB25_Enable_Pin__MASK, 0x40
.set Right_HB25_Enable_Pin__PORT, 2
.set Right_HB25_Enable_Pin__PRT, CYREG_PRT2_PRT
.set Right_HB25_Enable_Pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Right_HB25_Enable_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Right_HB25_Enable_Pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Right_HB25_Enable_Pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Right_HB25_Enable_Pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Right_HB25_Enable_Pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Right_HB25_Enable_Pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Right_HB25_Enable_Pin__PS, CYREG_PRT2_PS
.set Right_HB25_Enable_Pin__SHIFT, 6
.set Right_HB25_Enable_Pin__SLW, CYREG_PRT2_SLW

/* Rear_Trigger_Select_Reg */
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__0__POS, 0
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__1__POS, 1
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__2__MASK, 0x04
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__2__POS, 2
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__MASK, 0x07
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Rear_Trigger_Select_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB04_MSK

/* Front_Trigger_Select_Reg */
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__0__MASK, 0x01
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__0__POS, 0
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__1__MASK, 0x02
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__1__POS, 1
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__2__MASK, 0x04
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__2__POS, 2
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__MASK, 0x07
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Front_Trigger_Select_Reg_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E160069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000800F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
