
% ===============================================================
%                    FPGA Industry
% ===============================================================
@misc{FPGA-HME,
  title        = {{Hercules Microelectronics Co.}},
  howpublished = {\url{http://hercules-micro.com}}
}
@misc{FPGA-Xilinx,
  title        = {{Xilinx Inc.}},
  howpublished = {\url{http://www.xilinx.com}}
}
@misc{FPGA_Xilinx_ultraFast,
  title        = {{UltraFast Design Methodology Guide for the Vivado Design Suite}},
  howpublished = {\url{https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_1/ug949-vivado-design-methodology.pdf}}
}
@misc{FPGA_Xilinx_designMetho,
  title        = {{UltraFast Design Methodology Guide for FPGAs and SoCs (UG949)}},
  howpublished = {\url{https://docs.xilinx.com/r/en-US/ug949-vivado-design-methodology/SSI-Pinout-Considerations}}
}
@misc{FPGA_Xilinx_clock,
  title        = {{UG472: Series 7 Clocking Resources User Guide}},
  howpublished = {\url{https://docs.xilinx.com/v/u/en-US/ug472_7Series_Clocking}}
}
@misc{FPGA_Xilinx_ultraScaleClock,
  title        = {{UltraScale Architecture Clocking Resources User Guide (UG572)}},
  howpublished = {\url{https://docs.xilinx.com/r/en-US/ug572-ultrascale-clocking/UltraScale-Architecture-Clocking-Resources-User-Guide}}
}
@misc{FPGA_Xilinx_ultraScale,
  title        = {{UltraScale Architecture Configuration User Guide (UG570)}},
  howpublished = {\url{https://docs.xilinx.com/v/u/en-US/ug570-ultrascale-configuration}}
}
@misc{FPGA_Xilinx_ultraScaleClb,
  title        = {{UltraScale Architecture Configurable Logic Block User Guide (UG574)}},
  howpublished = {\url{https://docs.xilinx.com/v/u/en-US/ug574-ultrascale-clb}}
}
@misc{FPGA_iSmartDNN,
  title        = {{iSmartDNN}},
  howpublished = {\url{https://github.com/onioncc/iSmartDNN}}
}
@misc{FPGA_vivado,
  title        = {Vivado ML Overview},
  howpublished = {\url{https://www.xilinx.com/products/design-tools/vivado.html}}
}


% ===============================================================
%                      HLS
% ===============================================================
@article{HLS_TCAD2016_Nane,
  title     = {A survey and evaluation of {FPGA} high-level synthesis tools},
  author    = {Nane, Razvan and Sima, Vlad-Mihai and Pilato, Christian and Choi, Jongsok and Fort, Blair and Canis, Andrew and Chen, Yu Ting and Hsiao, Hsuan and Brown, Stephen and Ferrandi, Fabrizio and others},
  journal   = tcad,
  volume    = {35},
  number    = {10},
  pages     = {1591--1604},
  year      = {2016},
  publisher = {IEEE}
}
@inproceedings{HLS_ISLPED2003_Chen,
  title     = {Low-power high-level synthesis for {FPGA} architectures},
  author    = {Chen, Deming and Cong, Jason and Fan, Yiping},
  booktitle = islped,
  pages     = {134--139},
  year      = {2003}
}
@inproceedings{HLS_DATE2021_Sun,
  title     = {Correlated Multi-objective Multi-fidelity Optimization for HLS Directives Design},
  author    = {Qi Sun and Tinghuan Chen and Siting Liu and Jin Miao and Jianli Chen and Hao Yu and Bei Yu},
  booktitle = date,
  year      = {2021}
}

% ===============================================================
%                      FPGA-DNN
% ===============================================================
@inproceedings{FPGA_ASPDAC2016_Motamedi,
  title     = {Design space exploration of {FPGA}-based deep convolutional neural networks},
  author    = {Motamedi, Mohammad and Gysel, Philipp and Akella, Venkatesh and Ghiasi, Soheil},
  booktitle = aspdac,
  pages     = {575--580},
  year      = {2016}
}
@inproceedings{FPGA_DAC2017_Wei,
  title     = {Automated systolic array architecture synthesis for high throughput {CNN} inference on {FPGAs}},
  author    = {Wei, Xuechao and Yu, Cody Hao and Zhang, Peng and Chen, Youxiang and Wang, Yuxin and Hu, Han and Liang, Yun and Cong, Jason},
  booktitle = dac,
  pages     = {29:1--29:6},
  year      = {2017}
}
@inproceedings{FPGA_FPGA2017_Ma,
  title     = {Optimizing loop operation and dataflow in {FPGA} acceleration of deep convolutional neural networks},
  author    = {Ma, Yufei and Cao, Yu and Vrudhula, Sarma and Seo, Jae-sun},
  booktitle = fpga,
  pages     = {45--54},
  year      = {2017}
}
@article{FPGA_TVLSI2018_Ma,
  title   = {Optimizing the Convolution Operation to Accelerate Deep Neural Networks on {FPGA}},
  author  = {Ma, Yufei and Cao, Yu and Vrudhula, Sarma and Seo, Jae-sun},
  journal = tvlsi,
  year    = {2018},
  volume  = {26},
  number  = {7},
  pages   = {1354--1367}
}
@inproceedings{FPGA_ICCAD2018_DNNBuilder,
  title     = {{DNNBuilder}: an automated tool for building high-performance {DNN} hardware accelerators for {FPGAs}},
  author    = {Zhang, Xiaofan and Wang, Junsong and Zhu, Chao and Lin, Yonghua and Xiong, Jinjun and Hwu, Wen-mei and Chen, Deming},
  booktitle = iccad,
  pages     = {56:1--56:8},
  year      = {2018}
}
@inproceedings{FPGA_FPGA2018_Moss,
  title     = {A customizable matrix multiplication framework for the {Intel HARPv2 Xeon+FPGA} platform: A deep learning case study},
  author    = {Moss, Duncan JM and Krishnan, Srivatsan and Nurvitadhi, Eriko and Ratuszniak, Piotr and Johnson, Chris and Sim, Jaewoong and Mishra, Asit and Marr, Debbie and Subhaschandra, Suchit and Leong, Philip HW},
  booktitle = fpga,
  pages     = {107--116},
  year      = {2018}
}
@inproceedings{FPGA_FPGA2019_Synetgy,
  title     = {Synetgy: Algorithm-hardware co-design for convnet accelerators on embedded {FPGAs}},
  author    = {Yang, Yifan and Huang, Qijing and Wu, Bichen and Zhang, Tianjun and Ma, Liang and Gambardella, Giulio and Blott, Michaela and Lavagno, Luciano and Vissers, Kees and Wawrzynek, John and others},
  booktitle = fpga,
  pages     = {23--32},
  year      = {2019}
}
@inproceedings{FPGA_DAC2019_Wei,
  title     = {Overcoming Data Transfer Bottlenecks in FPGA-based DNN Accelerators via Layer Conscious Memory Management},
  author    = {Wei, Xuechao and Liang, Yun and Cong, Jason},
  booktitle = dac,
  pages     = {1--6},
  year      = {2019}
}
@inproceedings{FPGA_ICCAD2019_Sun,
  title     = {Power-Driven {DNN} Dataflow Optimization on {FPGA}},
  author    = {Sun, Qi and Chen, Tinghuan and Miao, Jin and Yu, Bei},
  booktitle = iccad,
  pages     = {1--7},
  year      = {2019}
}

% ===============================================================
%                 FPGA Place & Route
% ===============================================================
% ==== FPGA P&R
@inproceedings{FPGA_ICCAD1986_Frankle,
  title     = {Circuit placements and cost bounds by eigenvector decomposition},
  author    = {Frankle, Jon and Karp, Richard M},
  booktitle = iccad,
  pages     = {414--417},
  year      = {1986},
  abstract  = {eigenvalue-based quadratic placement}
}
@article{FPGA_TRETS2014_VTR,
  title     = {{VTR 7.0}: Next generation architecture and {CAD} system for {FPGAs}},
  author    = {Luu, Jason and Goeders, Jeffrey and Wainberg, Michael and Somerville, Andrew and Yu, Thien and Nasartschuk, Konstantin and Nasr, Miad and Wang, Sen and Liu, Tim and Ahmed, Nooruddin and others},
  journal   = trets,
  volume    = {7},
  number    = {2},
  pages     = {6},
  year      = {2014},
  publisher = {ACM}
}
@article{FPGA_TRETS2020_VTR,
  title     = {Vtr 8: High-performance cad and customizable fpga architecture modelling},
  author    = {Murray, Kevin E and Petelin, Oleg and Zhong, Sheng and Wang, Jia Min and Eldafrawy, Mohamed and Legault, Jean-Philippe and Sha, Eugene and Graham, Aaron G and Wu, Jean and Walker, Matthew JP and others},
  journal   = trets,
  volume    = {13},
  number    = {2},
  pages     = {1--55},
  year      = {2020},
  publisher = {ACM New York, NY, USA}
}
@inproceedings{FPGA_ICCAD2017_Chen,
  title     = {FPGA placement and routing},
  author    = {Chen, Shih-Chun and Chang, Yao-Wen},
  booktitle = iccad,
  pages     = {914--921},
  year      = {2017}
}
@article{FPGA_TRETS2021_Zhou,
  title     = {Rwroute: An open-source timing-driven router for commercial FPGAs},
  author    = {Zhou, Yun and Maidee, Pongstorn and Lavin, Chris and Kaviani, Alireza and Stroobandt, Dirk},
  journal   = trets,
  volume    = {15},
  number    = {1},
  pages     = {1--27},
  year      = {2021},
  publisher = {ACM New York, NY}
}
% ==== FPGA Placement
%{{{
@article{FPGA_DSD2018_Veredas,
  title   = {{FPGA} Placement Improvement Using a Genetic Algorithm and the Routing Algorithm as a Cost Function},
  author  = {Francisco-Javier Veredas and Enrique J. Carmona},
  journal = dsd,
  year    = {2018},
  pages   = {70-76}
}
@article{FPGA_CJECE2020_Sadeghi,
  title     = {Automatic and simultaneous floorplanning and placement in field-programmable gate arrays with dynamic partial reconfiguration based on genetic algorithm},
  author    = {Sadeghi, Ali and Lighvan, Mina Zolfy and Prinetto, Paolo},
  journal   = cjece,
  volume    = {43},
  number    = {4},
  pages     = {224--234},
  year      = {2020},
  publisher = {IEEE}
}
@inproceedings{FPGA_RECONFIG2018_Herath,
  title        = {Ant colony optimization based module footprint selection and placement for lowering power in large FPGA designs},
  author       = {Herath, Kalindu and Prakash, Alok and Guiyuan, Jiang and Srikanthan, Thambipillai},
  booktitle    = reconfig,
  pages        = {1--8},
  year         = {2018},
  organization = {IEEE}
}
@article{FGPA_ESL2016_Danassis,
  title     = {Ant3d: Simultaneous partitioning and placement for 3-d fpgas based on ant colony optimization},
  author    = {Danassis, Panayiotis and Siozios, Kostas and Soudris, Dimitrios},
  journal   = esl,
  volume    = {8},
  number    = {2},
  pages     = {41--44},
  year      = {2016},
  publisher = {IEEE}
}
@inproceedings{FPGA_FPT2017_Yuan,
  title        = {RBSA: Range-based simulated annealing for FPGA placement},
  author       = {Yuan, Junqi and Wang, Lingli and Zhou, Xuegong and Xia, Yinshui and Hu, Jianping},
  booktitle    = fpt,
  pages        = {1--8},
  year         = {2017},
  organization = {IEEE}
}
@article{FPGA_TCAD2018_Yuan,
  title     = {ARBSA: Adaptive range-based simulated annealing for FPGA placement},
  author    = {Yuan, Junqi and Chen, Jialing and Wang, Lingli and Zhou, Xuegong and Xia, Yinshui and Hu, Jianping},
  journal   = tcad,
  volume    = {38},
  number    = {12},
  pages     = {2330--2342},
  year      = {2018},
  publisher = {IEEE}
}
@article{FPGA_TCAD2009_Vorwerk,
  title     = {Improving simulated annealing-based FPGA placement with directed moves},
  author    = {Vorwerk, Kristofer and Kennings, Andrew and Greene, Jonathan W},
  journal   = tcad,
  volume    = {28},
  number    = {2},
  pages     = {179--192},
  year      = {2009},
  publisher = {IEEE}
}
@article{FGPA_TCAD2011_Kim,
  title     = {{SimPL}: An effective placement algorithm},
  author    = {Kim, Myung-Chul and Lee, Dong-Jin and Markov, Igor L},
  journal   = tcad,
  volume    = {31},
  number    = {1},
  pages     = {50--60},
  year      = {2011},
  publisher = {IEEE}
}
@article{FPGA_TCAD2005_Maidee,
  title     = {Timing-driven partitioning-based placement for island style {FPGAs}},
  author    = {Maidee, Pongstorn and Ababei, Cristinel and Bazargan, Kia},
  journal   = tcad,
  volume    = {24},
  number    = {3},
  pages     = {395--406},
  year      = {2005},
  publisher = {IEEE}
}
@inproceedings{FPGA_FPL2005_Xu,
  title     = {{QPF}: efficient quadratic placement for {FPGAs}},
  author    = {Xu, Yonghong and Khalid, Mohammed A.~S.},
  booktitle = fpl,
  pages     = {555--558},
  year      = {2005}
}
@inproceedings{FPGA_ICCAD2006_Tom,
  title     = {{Un/DoPack}: re-clustering of large system-on-chip designs with interconnect variation for low-cost {FPGAs}},
  author    = {Tom, Marvin and Leong, David and Lemieux, Guy},
  booktitle = iccad,
  pages     = {680--687},
  year      = {2006}
}
@inproceedings{FPGA_ASICON2009_Xie,
  title     = {A New {FPGA} placement algorithm for heterogeneous resources},
  author    = {Xie, Ding and Xu, Jiawei and Lai, Jinmei},
  booktitle = asicon,
  pages     = {742--746},
  year      = {2009}
}
@inproceedings{FPGA_FPGA2011_Wang,
  title     = {Scalable and Deterministic Timing-driven Parallel Placement for {FPGAs}},
  author    = {Wang, Chris C. and Lemieux, Guy G.~F.},
  booktitle = fpga,
  pages     = {153--162},
  year      = {2011}
}
@article{FPGA_JVLSI2011_Xu,
  title     = {{StarPlace}: A new analytic method for {FPGA} placement},
  author    = {M.~Xu and Gr{\'e}wal, Gary and Areibi, Shawki},
  journal   = jvlsi,
  volume    = {44},
  number    = {3},
  pages     = {192--204},
  year      = {2011},
  publisher = {Elsevier}
}
@inproceedings{FPGA_FPL2012_Gort,
  title     = {Analytical placement for heterogeneous {FPGAs}},
  author    = {Gort, Marcel and Anderson, Jason H.},
  booktitle = fpl,
  pages     = {143--150},
  year      = {2012}
}
@inproceedings{FPGA_DAC2013_Lin,
  title     = {An efficient and effective analytical placer for {FPGAs}},
  author    = {Lin, Tzu-Hen and Banerjee, Pritha and Chang, Yao-Wen},
  booktitle = dac,
  pages     = {10:1--10:6},
  year      = {2013}
}
@inproceedings{FPGA_FPGA2014_Feng,
  title     = {Rent's rule based {FPGA} packing for routability optimization},
  author    = {Feng, Wenyi and Greene, Jonathan and Vorwerk, Kristofer and Pevzner, Val and Kundu, Arun},
  booktitle = fpga,
  pages     = {31--34},
  year      = {2014}
}
@inproceedings{FPGA_ICCAD2014_Chen,
  title     = {Efficient and effective packing and analytical placement for large-scale heterogeneous {FPGAs}},
  author    = {Chen, Yu-Chen and Chen, Sheng-Yen and Chang, Yao-Wen},
  booktitle = iccad,
  pages     = {647--654},
  year      = {2014}
}
@inproceedings{FPGA_DAC2015_Chen,
  title     = {Routing-architecture-aware analytical placement for heterogeneous {FPGAs}},
  author    = {Chen, Sheng-Yen and Chang, Yao-Wen},
  booktitle = dac,
  pages     = {27:1--27:6},
  year      = {2015}
}
@inproceedings{FPGA_ISPD2016_Yang,
  title     = {Routability-Driven {FPGA} Placement Contest},
  author    = {Yang, Stephen and Gayasen, Aman and Mulpuri, Chandra and Reddy, Sainath and Aggarwal, Rajat},
  booktitle = ispd,
  pages     = {139--143},
  year      = {2016}
}
@inproceedings{FPGA_ICCAD2016_Pui,
  title     = {{RippleFPGA}: A Routability-driven Placement for Large-scale Heterogeneous {FPGAs}},
  author    = {Pui, Chak-Wa and Chen, Gengjie and Chow, Wing-Kai and Lam, Ka-Chun and Kuang, Jian and Tu, Peishan and Zhang, Hang and Young, Evangeline F.~Y. and Yu, Bei},
  booktitle = iccad,
  pages     = {67:1--67:8},
  year      = {2016}
}
@inproceedings{FPGA_ICCAD2016_Pattison,
  title     = {{GPlace}: A congestion-aware placement tool for UltraScale {FPGAs}},
  author    = {Pattison, Ryan and Abuowaimer, Ziad and Areibi, Shawki and Gr{\'e}wal, Gary and Vannelli, Anthony},
  booktitle = iccad,
  pages     = {68:1--68:7},
  year      = {2016}
}
@inproceedings{FPGA_ISPD2017_Yang,
  title     = {Clock-Aware {FPGA} Placement Contest},
  author    = {Yang, Stephen and Mulpuri, Chandra and Reddy, Sainath and Kalase, Meghraj and Dasasathyan, Srinivasan and Dehkordi, Mehrdad E and Tom, Marvin and Aggarwal, Rajat},
  booktitle = ispd,
  pages     = {159--164},
  year      = {2017}
}
@inproceedings{FPGA_ICCAD2017_Pui,
  title     = {Clock-aware ultrascale FPGA placement with machine learning routability prediction},
  author    = {Pui, Chak-Wa and Chen, Gengjie and Ma, Yuzhe and Young, Evangeline FY and Yu, Bei},
  booktitle = iccad,
  pages     = {929--936},
  year      = {2017},
  abstract  = {clock-aware RippleFPGA}
}
@article{FPGA_TCAD2018_Chen,
  title     = {{RippleFPGA}: Routability-driven simultaneous packing and placement for modern {FPGA}s},
  author    = {Chen, Gengjie and Pui, Chak-Wa and Chow, Wing-Kai and Lam, Ka-Chun and Kuang, Jian and Young, Evangeline FY and Yu, Bei},
  journal   = tcad,
  volume    = {37},
  number    = {10},
  pages     = {2022--2035},
  year      = {2018},
  publisher = {IEEE}
}
@article{FPGA_TODAES2018_Abuowaimer,
  title     = {GPlace3. 0: Routability-driven analytic placer for UltraScale FPGA architectures},
  author    = {Abuowaimer, Ziad and Maarouf, Dani and Martin, Timothy and Foxcroft, Jeremy and Gr{\'e}wal, Gary and Areibi, Shawki and Vannelli, Anthony},
  journal   = todaes,
  volume    = {23},
  number    = {5},
  pages     = {1--33},
  year      = {2018},
  publisher = {ACM New York, NY, USA}
}
@inproceedings{FPGA_ICCAD2016_Li,
  title     = {{UTPlaceF}: A Routability-driven {FPGA} Placer with Physical and Congestion aware Packing},
  author    = {Li, Wuxi and Dhar, Shounak and Pan, David Z.},
  booktitle = iccad,
  pages     = {66:1--66:7},
  year      = {2016}
}
@article{FPGA_TODAES2018_Li,
  title     = {UTPlaceF 2.0: A high-performance clock-aware FPGA placement engine},
  author    = {Li, Wuxi and Lin, Yibo and Li, Meng and Dhar, Shounak and Pan, David Z},
  journal   = todaes,
  volume    = {23},
  number    = {4},
  pages     = {1--23},
  year      = {2018},
  publisher = {ACM New York, NY, USA}
}
@article{FPGA_TCAD2019_Li,
  title     = {A new paradigm for FPGA placement without explicit packing},
  author    = {Li, Wuxi and Pan, David Z},
  journal   = tcad,
  volume    = {38},
  number    = {11},
  pages     = {2113--2126},
  year      = {2018},
  publisher = {IEEE}
}
@inproceedings{FPGA_FPGA2019_Li,
  title     = {Simultaneous placement and clock tree construction for modern fpgas},
  author    = {Li, Wuxi and Dehkordi, Mehrdad E and Yang, Stephen and Pan, David Z},
  booktitle = fpga,
  pages     = {132--141},
  year      = {2019}
}
@inproceedings{FPGA_ASPDAC2022_Rajarathnam,
  title        = {DREAMPlaceFPGA: An open-source analytical placer for large scale heterogeneous FPGAs using deep-learning toolkit},
  author       = {Rajarathnam, Rachel Selina and Alawieh, Mohamed Baker and Jiang, Zixuan and Iyer, Mahesh and Pan, David Z},
  booktitle    = aspdac,
  pages        = {300--306},
  year         = {2022},
  organization = {IEEE}
}
@article{FPGA_ARXIV2023_Mai,
  title   = {{OpenPARF}: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit},
  author  = {Mai, Jing and Wang, Jiarui and Di, Zhixiong and Luo, Guojie and Liang, Yun and Lin, Yibo},
  journal = {arXiv preprint arXiv:2109.14899},
  year    = {2023}
}
@article{FPGA_TCAD2021_Meng,
  title     = {elfplace: Electrostatics-based placement for large-scale heterogeneous fpgas},
  author    = {Meng, Yibai and Li, Wuxi and Lin, Yibo and Pan, David Z},
  journal   = tcad,
  volume    = {41},
  number    = {1},
  pages     = {155--168},
  year      = {2021},
  publisher = {IEEE}
}
@inproceedings{FPGA_DAC2019_Martin,
  title     = {A flat timing-driven placement flow for modern FPGAs},
  author    = {Martin, Timothy and Maarouf, Dani and Abuowaimer, Ziad and Alhyari, Abeer and Grewal, Gary and Areibi, Shawki},
  booktitle = dac,
  pages     = {1--6},
  year      = {2019}
}
@article{FPGA_TCAD2020_Chen,
  title     = {Clock-aware placement for large-scale heterogeneous FPGAs},
  author    = {Chen, Jianli and Lin, Zhifeng and Kuo, Yun-Chih and Huang, Chau-Chin and Chang, Yao-Wen and Chen, Shih-Chun and Chiang, Chun-Han and Kuo, Sy-Yen},
  journal   = tcad,
  volume    = {39},
  number    = {12},
  pages     = {5042--5055},
  year      = {2020},
  publisher = {IEEE},
  abstract  = {NTUfPlace}
}
@inproceedings{FPGA_DATE2021_Lin,
  title        = {Timing-driven placement for fpgas with heterogeneous architectures and clock constraints},
  author       = {Lin, Zhifeng and Xie, Yanyue and Qian, Gang and Chen, Jianli and Wang, Sifei and Yu, Jun and Chang, Yao-Wen},
  booktitle    = date,
  pages        = {1564--1569},
  year         = {2021},
  organization = {IEEE},
  abstract     = {Electronics-based placement}
}
@inproceedings{FPGA_ICCAD2021_Liang,
  title        = {Amf-placer: High-performance analytical mixed-size placer for fpga},
  author       = {Liang, Tingyuan and Chen, Gengjie and Zhao, Jieru and Sinha, Sharad and Zhang, Wei},
  booktitle    = iccad,
  pages        = {1--9},
  year         = {2021},
  organization = {IEEE}
}
@article{FPGA_ARXIV2022_Liang,
  title   = {AMF-Placer 2.0: Open Source Timing-driven Analytical Mixed-size Placer for Large-scale Heterogeneous FPGA},
  author  = {Liang, Tingyuan and Chen, Gengjie and Zhao, Jieru and Sinha, Sharad and Zhang, Wei},
  journal = {arXiv preprint arXiv:2210.08682},
  year    = {2022}
}
%}}}
% ==== FPGA Routing
@article{FPGA_TCAD1996_Alexander,
  title     = {New performance-driven {FPGA} routing algorithms},
  author    = {Alexander, Michael J and Robins, Gabriel},
  journal   = tcad,
  volume    = {15},
  number    = {12},
  pages     = {1505--1517},
  year      = {1996},
  publisher = {IEEE}
}


% ==== FPGA legalization / detailed placement
@inproceedings{FPGA_ICCAD2016_Dhar,
  title        = {Detailed placement for modern FPGAs using 2D dynamic programming},
  author       = {Dhar, Shounak and Adya, Saurabh and Singhal, Love and Iyer, Mahesh A and Pan, David Z},
  booktitle    = iccad,
  pages        = {1--8},
  year         = {2016},
  organization = {IEEE}
}
@inproceedings{FPGA_VLSISOC2022_Esmaeili,
  title        = {Guiding FPGA Detailed Placement via Reinforcement Learning},
  author       = {Esmaeili, P and Martin, T and Areibi, S and Grewal, G},
  booktitle    = vlsi-soc,
  pages        = {1--6},
  year         = {2022},
  organization = {IEEE}
}

% ===============================================================
%                  Regularity Placement
% ===============================================================
@article{FPGA_TRETS2022_Zhang,
  title     = {RapidLayout: Fast Hard Block Placement of FPGA-optimized Systolic Arrays Using Evolutionary Algorithm},
  author    = {Zhang, Niansong and Chen, Xiang and Kapre, Nachiket},
  journal   = trets,
  volume    = {15},
  number    = {4},
  pages     = {1--23},
  year      = {2022},
  publisher = {ACM New York, NY}
}

% ===============================================================
%                   FPGA Applications
% ===============================================================
@inproceedings{FPGA_FPGA2017_Ling,
  title     = {The Role of {FPGAs} in Deep Learning},
  author    = {Ling, Andrew and Anderson, Jason},
  booktitle = fpga,
  pages     = {3--3},
  year      = {2017}
}
@inproceedings{FPGA_FPGA2017_Constantinides,
  title     = {{FPGAs} in the Cloud},
  author    = {Constantinides, George A.},
  booktitle = fpga,
  pages     = {167--167},
  year      = {2017}
}
@inproceedings{FPGA_FPGA2017_Eriko,
  title     = {Can {FPGA}s beat {GPU}s in accelerating next-generation deep neural networks?},
  author    = {Nurvitadhi, Eriko and Venkatesh, Ganesh and Sim, Jaewoong and Marr, Debbie and Huang, Randy and Ong Gee Hock, Jason and Liew, Yeong Tat and Srivatsan, Krishnan and Moss, Duncan and Subhaschandra, Suchit and others},
  booktitle = fpga,
  pages     = {5--14},
  year      = {2017}
}
@inproceedings{FPGA_ISLPED2016_Schmit,
  title     = {Dissecting {X}eon+ {FPGA}: Why the integration of {CPU}s and {FPGA}s makes a power difference for the datacenter},
  author    = {Schmit, Herman and Huang, Randy},
  booktitle = islped,
  pages     = {152--153},
  year      = {2016}
}


% ==== SA-based FPGA Placement Acceleration
@inproceedings{FPGA_FPT2010_Brik,
  title     = {Parallelizing FPGA placement using transactional memory [C]},
  author    = {Brik, S and Steffan, JG and Anderson, JH},
  booktitle = fpt,
  pages     = {61--69},
  year      = {2010}
}
@article{FPGA_TODAES2011_Ludwin,
  title     = {Efficient and deterministic parallel placement for FPGAs},
  author    = {Ludwin, Adrian and Betz, Vaughn},
  journal   = todaes,
  volume    = {16},
  number    = {3},
  pages     = {1--23},
  year      = {2011},
  publisher = {ACM New York, NY, USA}
}
@article{FPGA_IEICEElectron2018_Hu,
  title     = {A SA-based parallel method for FPGA placement},
  author    = {Hu, Chengyu and Lu, Peng and Yang, Meng and Wang, Jian and Lai, Jinmei},
  journal   = {IEICE Electronics Express},
  volume    = {15},
  number    = {24},
  pages     = {20180943--20180943},
  year      = {2018},
  publisher = {The Institute of Electronics, Information and Communication Engineers}
}
@inproceedings{FPGA_FCCM2014_An,
  title        = {Speeding up FPGA placement: Parallel algorithms and methods},
  author       = {An, Matthew and Steffan, J Gregory and Betz, Vaughn},
  booktitle    = fccm,
  pages        = {178--185},
  year         = {2014},
  organization = {IEEE}
}

% ===== ML-driven FPGA Placement
@inproceedings{FPGA_MLCAD2019_Murray,
  title        = {Adaptive FPGA placement optimization via reinforcement learning},
  author       = {Murray, Kevin E and Betz, Vaughn},
  booktitle    = mlcad,
  pages        = {1--6},
  year         = {2019},
  organization = {IEEE}
}
@inproceedings{FPGA_FPT2020_Elgamma,
  title        = {Learn to place: FPGA placement using reinforcement learning and directed moves},
  author       = {Elgamma, Mohamed A and Murray, Kevin E and Betz, Vaughn},
  booktitle    = fpt,
  pages        = {85--93},
  year         = {2020},
  organization = {IEEE}
}

% ====== FPGA Packing
@inproceedings{FPGA_FPL1997_Betz,
  title        = {VPR: A new packing, placement and routing tool for FPGA research},
  author       = {Betz, Vaughn and Rose, Jonathan},
  booktitle    = fpl,
  pages        = {213--222},
  year         = {1997},
  organization = {Springer}
}
@inproceedings{FPGA_CICC1997_Betz,
  title        = {Cluster-based logic blocks for FPGAs: Area-efficiency vs. input sharing and size},
  author       = {Betz, Vaughn and Rose, Jonathan},
  booktitle    = cicc,
  pages        = {551--554},
  year         = {1997},
  organization = {IEEE}
}
@inproceedings{FPGA_FPGA1999_Marquardt,
  title     = {Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density},
  author    = {Marquardt, Alexander and Betz, Vaughn and Rose, Jonathan},
  booktitle = fpga,
  pages     = {37--46},
  year      = {1999}
}
@inproceedings{FPGA_ASPDAC2001_Bozorgzadeh,
  title     = {RPack: routability-driven packing for cluster-based FPGAs},
  author    = {Bozorgzadeh, Elaheh and Ogrenci-Memik, Seda and Sarrafzadeh, Majid},
  booktitle = aspdac,
  pages     = {629--634},
  year      = {2001}
}
@article{FPGA_TODAES2002_Singh,
  title     = {Efficient circuit clustering for area and power reduction in FPGAs},
  author    = {Singh, Amit and Parthasarathy, Ganapathy and Marek-Sadowska, Malgorzata},
  journal   = todaes,
  volume    = {7},
  number    = {4},
  pages     = {643--663},
  year      = {2002},
  publisher = {ACM New York, NY, USA}
}
@inproceedings{FPGA_RECONFIG2005_Marrakchi,
  title        = {Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation},
  author       = {Marrakchi, Zied and Mrabet, Hayder and Mehrez, Habib},
  booktitle    = reconfig,
  pages        = {4--pp},
  year         = {2005},
  organization = {IEEE}
}
@article{FPGA_IJRC2010_Liu,
  title     = {Timing-driven nonuniform depopulation-based clustering},
  author    = {Liu, Hanyu and Akoglu, Ali and others},
  journal   = {International Journal of Reconfigurable Computing},
  volume    = {2010},
  year      = {2010},
  publisher = {Hindawi}
}
@inproceedings{FPGA_DAC2011_Rajavel,
  title     = {MO-Pack: Many-objective clustering for FPGA CAD},
  author    = {Rajavel, Senthilkumar Thoravi and Akoglu, Ali},
  booktitle = dac,
  pages     = {818--823},
  year      = {2011}
}
@inproceedings{FPGA_FPT2012_Feng,
  title        = {K-way partitioning based packing for FPGA logic blocks without input bandwidth constraint},
  author       = {Feng, Wenyi},
  booktitle    = fpt,
  pages        = {8--15},
  year         = {2012},
  organization = {IEEE}
}
@inproceedings{FPGA_FPL2007_Chen,
  title        = {Improving timing-driven FPGA packing with physical information},
  author       = {Chen, Doris T and Vorwerk, Kristofer and Kennings, Andrew},
  booktitle    = fpl,
  pages        = {117--123},
  year         = {2007},
  organization = {IEEE}
}
@inproceedings{FPGA_DAC2017_Singhal,
  title     = {LSC: A large-scale consensus-based clustering algorithm for high-performance FPGAs},
  author    = {Singhal, Love and Iyer, Mahesh A and Adya, Saurabh},
  booktitle = dac,
  pages     = {1--6},
  year      = {2017}
}