// Seed: 1536861965
module module_0 ();
  logic id_1;
  ;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  input wire id_3;
  output tri id_2;
  output wor id_1;
  assign id_1 = 1'd0;
  tri0 id_5;
  assign id_2 = 'b0;
  always begin : LABEL_0
    id_4[-1'b0 : 'b0] <= id_4;
  end
  assign id_4 = id_5++;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  uwire id_0,
    output logic id_1
);
  always id_1 <= id_0;
  localparam id_3 = 1 > 1;
  module_0 modCall_1 ();
  logic id_4;
  assign id_4 = id_3;
  assign id_1 = id_0;
  logic [1  -  -1 : -1] id_5;
  ;
  assign id_5 = -1;
endmodule
