\hypertarget{union__hw__usbdcd__control}{}\section{\+\_\+hw\+\_\+usbdcd\+\_\+control Union Reference}
\label{union__hw__usbdcd__control}\index{\+\_\+hw\+\_\+usbdcd\+\_\+control@{\+\_\+hw\+\_\+usbdcd\+\_\+control}}


H\+W\+\_\+\+U\+S\+B\+D\+C\+D\+\_\+\+C\+O\+N\+T\+R\+OL -\/ Control register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+usbdcd.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__usbdcd__control_1_1__hw__usbdcd__control__bitfields}{\+\_\+hw\+\_\+usbdcd\+\_\+control\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__usbdcd__control_ab2a932c74d262594ced8aba5aee3ea04}{}\label{union__hw__usbdcd__control_ab2a932c74d262594ced8aba5aee3ea04}

\item 
struct \hyperlink{struct__hw__usbdcd__control_1_1__hw__usbdcd__control__bitfields}{\+\_\+hw\+\_\+usbdcd\+\_\+control\+::\+\_\+hw\+\_\+usbdcd\+\_\+control\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__usbdcd__control_abf54ac537d99b9728ddbcffbbae9c9bd}{}\label{union__hw__usbdcd__control_abf54ac537d99b9728ddbcffbbae9c9bd}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+U\+S\+B\+D\+C\+D\+\_\+\+C\+O\+N\+T\+R\+OL -\/ Control register (RW) 

Reset value\+: 0x00010000U

Contains the control and interrupt bit fields. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+usbdcd.\+h\end{DoxyCompactItemize}
