<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>Clock_Divider_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>Clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_veriloginstantiationtemplate</spirit:name>
        <spirit:displayName>Verilog Instantiation Template</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_veriloginstantiationtemplate_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 10 00:18:28 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:66c0f6a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>main</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 10 00:18:30 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:66c0f6a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:66c0f6a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Clock_Divider_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 10 00:18:30 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:66c0f6a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>main</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 10 00:18:30 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8ffe7a07</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>Clock_Divider_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 10 00:18:30 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:8ffe7a07</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>divider_sim</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 10 00:18:30 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:66c0f6a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Jun 10 00:19:09 UTC 2020</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:66c0f6a8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>Clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Clk_Out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>Divider</spirit:name>
        <spirit:displayName>Divider</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.Divider">12500000</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_veriloginstantiationtemplate_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Clock_Divider_0.vho</spirit:name>
        <spirit:userFileType>vhdlTemplate</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Clock_Divider_0.veo</spirit:name>
        <spirit:userFileType>verilogTemplate</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>clock_divider.srcs/sources_1/new/main.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/Clock_Divider_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>clock_divider.srcs/sources_1/new/main.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/Clock_Divider_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>clock_divider.srcs/sim_1/new/divider_sim.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>divider_sim_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Clock_Divider_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Clock_Divider_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Clock_Divider_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Clock_Divider_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>Clock_Divider_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Clock_Divider</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Clock_Divider_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Divider</spirit:name>
      <spirit:displayName>Divider</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.Divider" spirit:minimum="0" spirit:maximum="1000000000" spirit:rangeType="long">12500000</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Clock_Divider</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b01b252_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66343b4c_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41b9316_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@963664f_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f2e0903_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20c199c2_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5431a5dd_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97b7b1a_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1452d465_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a9eb54_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb2fbf2_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e47e794_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d83a72_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136e0e76_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9b2d73_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73960491_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3038e068_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3679729e_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a618e4a_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2121a469_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e364825_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a81122c_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc3195f_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@618738f9_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6495cffe_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50540e70_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@655b7577_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cf1b0c_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ccf331_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14285364_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e00dc51_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2a1ec2_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77df9fba_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230d4063_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c152f5_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@238e934_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@754c573f_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d1dd37e_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d2e263_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c94bedb_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f623bc6_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bc05e0b_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17571d13_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554b169e_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f17be0_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7008612b_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11cdcde7_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e9fc886_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@552eb753_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61054640_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@223c502b_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c896787_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dbcebf5_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99401f1_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5a7e4c_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fc1fcc_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce3c6b8_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da3b075_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@506afc5_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65043a9c_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5032f5c8_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d8a073_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383f55b1_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c190c1_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285ab5fc_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abcc969_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5370c0a2_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f748e1_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab6bf06_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32088682_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@313073dc_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed4008b_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b646576_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708d7ec8_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f95a6b5_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1194a8b3_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f9ce7a_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219d576a_ARCHIVE_LOCATION">c:/users/peter/desktop/vivadoprojects/verilog/clock_div/clock_divider</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="PARAM_VALUE.Divider" xilinx:valueSource="user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="78b63ba0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9870fbe4"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="db091f76"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="dff520e1"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9b44cfc6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
