// Seed: 349172095
module module_0 (
    input tri1 id_0,
    input wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    output wor id_4
);
  assign id_2 = 1;
  assign id_2 = id_1 ? id_0 : id_1;
  wire id_6;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    input uwire id_2,
    input tri id_3,
    input wire id_4,
    output wand id_5,
    input wand id_6,
    input uwire id_7,
    output uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input supply0 id_11,
    input wand id_12,
    input tri id_13,
    output logic id_14,
    input wand id_15,
    input tri1 id_16,
    output wire id_17
);
  always @(posedge id_6 == id_6) id_14 = #1 1'b0;
  module_0(
      id_4, id_16, id_17, id_17, id_8
  );
endmodule
