{"vcs1":{"timestamp_begin":1750202358.979083197, "rt":1.01, "ut":0.15, "st":0.09}}
{"vcselab":{"timestamp_begin":1750202360.038694091, "rt":0.88, "ut":0.14, "st":0.04}}
{"link":{"timestamp_begin":1750202360.960862521, "rt":0.17, "ut":0.08, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750202358.634451324}
{"VCS_COMP_START_TIME": 1750202358.634451324}
{"VCS_COMP_END_TIME": 1750202362.657435911}
{"VCS_USER_OPTIONS": "-R -full64 -sverilog ../FPAddSub.sv ../FPAddSub_AlignModule.sv ../FPAddSub_AlignShift1.sv ../FPAddSub_AlignShift2.sv ../FPAddSub_ExceptionModule.sv ../FPAddSub_ExecutionModule.sv ../FPAddSub_NormalizeModule.sv ../FPAddSub_NormalizeShift1.sv ../FPAddSub_NormalizeShift2.sv ../FPAddSub_PrealignModule.sv ../FPAddSub_RoundModule.sv ../FPAddSub_tb.sv -debug_access+all -kdb -lca"}
{"vcs1": {"peak_mem": 528836}}
{"stitch_vcselab": {"peak_mem": 263340}}
