
*** Running vivado
    with args -log top_pipe.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_pipe.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/gustav/.Xilinx/Vivado/2018.2/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source top_pipe.tcl -notrace
Command: synth_design -top top_pipe -part xc7z010iclg225-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10682 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1240.641 ; gain = 60.898 ; free physical = 294 ; free virtual = 5816
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_pipe' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/top_pipe.v:26]
	Parameter NB_data bound to: 32 - type: integer 
	Parameter NB_addr bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IF' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/IF.v:24]
	Parameter NB bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/adder.v:22]
	Parameter NB bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (1#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'control_pc' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/control_pc.v:24]
	Parameter NB_data bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'control_pc' (2#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/control_pc.v:24]
INFO: [Synth 8-6157] synthesizing module 'prog_mem' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:25]
	Parameter NB_COL bound to: 4 - type: integer 
	Parameter COL_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 2048 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: C:/Users/nati/Documents/FACULTAD/QUINTO/Aquitectura/PracticoArqui/mips/files/instructions.hex - type: string 
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'C:/Users/nati/Documents/FACULTAD/QUINTO/Aquitectura/PracticoArqui/mips/files/instructions.hex'; please make sure the file is added to project and has read permission, ignoring [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:50]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:102]
INFO: [Synth 8-6155] done synthesizing module 'prog_mem' (3#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/prog_mem.v:25]
INFO: [Synth 8-6155] done synthesizing module 'IF' (4#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/IF.v:24]
INFO: [Synth 8-6157] synthesizing module 'ID' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/ID.v:26]
	Parameter NB_data bound to: 32 - type: integer 
	Parameter NB_addr bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'control_id' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/control_id.v:24]
	Parameter NB_op bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/control_id.v:47]
INFO: [Synth 8-6155] done synthesizing module 'control_id' (5#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/control_id.v:24]
INFO: [Synth 8-6157] synthesizing module 'register_id' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/register_id.v:24]
	Parameter NB_addr bound to: 5 - type: integer 
	Parameter NB_data bound to: 32 - type: integer 
	Parameter N_regs bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_id' (6#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/register_id.v:24]
INFO: [Synth 8-6157] synthesizing module 'hazard_detection' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/hazard.v:26]
	Parameter NB_addr bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hazard_detection' (7#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/hazard.v:26]
INFO: [Synth 8-6155] done synthesizing module 'ID' (8#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/ID.v:26]
INFO: [Synth 8-6157] synthesizing module 'EX' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/EX.v:26]
	Parameter NB_data bound to: 32 - type: integer 
	Parameter NB_addr bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/alu.v:27]
	Parameter NB_A bound to: 32 - type: integer 
	Parameter NB_B bound to: 32 - type: integer 
	Parameter NB_ALU_CODE bound to: 4 - type: integer 
	Parameter NB_X bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/alu.v:53]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/alu.v:27]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/alu_control.v:26]
INFO: [Synth 8-155] case statement is not full and has no default [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/alu_control.v:38]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (10#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/alu_control.v:26]
INFO: [Synth 8-6157] synthesizing module 'cortocircuito' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/cortocircuito.v:23]
	Parameter NB_addr bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cortocircuito' (11#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/cortocircuito.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX' (12#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/EX.v:26]
INFO: [Synth 8-6157] synthesizing module 'MEM' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/MEM.v:25]
	Parameter NB_data bound to: 32 - type: integer 
	Parameter NB_addr bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_mem' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:25]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 2048 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: C:/Users/nati/Documents/FACULTAD/QUINTO/Aquitectura/PracticoArqui/mips/files/data_mem.txt - type: string 
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
WARNING: [Synth 8-6104] Input port 'depth' has an internal driver [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:90]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (13#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/data_mem.v:25]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (11) of module 'data_mem' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/MEM.v:78]
WARNING: [Synth 8-689] width (32) of port connection 'addrb' does not match port width (11) of module 'data_mem' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/MEM.v:79]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (14#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/MEM.v:25]
INFO: [Synth 8-6157] synthesizing module 'WB' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/WB.v:25]
	Parameter NB_data bound to: 32 - type: integer 
	Parameter NB_addr bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'WB' (15#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/WB.v:25]
INFO: [Synth 8-6155] done synthesizing module 'top_pipe' (16#1) [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/top_pipe.v:26]
WARNING: [Synth 8-3331] design data_mem has unconnected port rsta
WARNING: [Synth 8-3331] design prog_mem has unconnected port rsta
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.266 ; gain = 105.523 ; free physical = 300 ; free virtual = 5823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.266 ; gain = 105.523 ; free physical = 299 ; free virtual = 5822
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010iclg225-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1293.270 ; gain = 113.527 ; free physical = 299 ; free virtual = 5822
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Synth 8-5546] ROM "out_ex" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/alu.v:48]
INFO: [Synth 8-5546] ROM "out_alu_code" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'out_ex_reg' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/control_id.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'out_mem_reg' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/control_id.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'out_wb_reg' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/control_id.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'x_reg' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/alu.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'out_alu_code_reg' [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/alu_control.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1309.285 ; gain = 129.543 ; free physical = 287 ; free virtual = 5810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 12    
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---RAMs : 
	              64K Bit         RAMs := 2     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 23    
	  12 Input     32 Bit        Muxes := 1     
	  20 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  21 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module control_pc 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module prog_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 1     
Module IF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module control_id 
Detailed RTL Component Info : 
+---Muxes : 
	  20 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  20 Input      8 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	  20 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  20 Input      1 Bit        Muxes := 1     
Module register_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module alu_control 
Detailed RTL Component Info : 
+---Muxes : 
	  21 Input      4 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
Module cortocircuito 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 1     
Module data_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              64K Bit         RAMs := 1     
Module MEM 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module WB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element u_EX/out_sign_reg was removed.  [/home/gustav/ArquiGustavoWolfmann/project_1/project_1.srcs/sources_1/new/EX.v:147]
INFO: [Synth 8-5546] ROM "u_ID/u_control_id/out_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM u_MEM/u_data_mem/BRAM_reg to conserve power
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_ex_reg[7]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_ex_reg[6]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_ex_reg[5]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_ex_reg[4]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_ex_reg[3]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_ex_reg[2]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_ex_reg[1]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_ex_reg[0]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_mem_reg[8]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_mem_reg[7]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_mem_reg[6]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_mem_reg[5]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_mem_reg[4]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_mem_reg[3]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_mem_reg[2]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_mem_reg[1]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_mem_reg[0]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_wb_reg[1]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/u_control_id/out_wb_reg[0]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[31]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[30]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[29]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[28]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[27]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[26]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[25]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[24]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[23]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[22]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[21]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[20]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[19]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[18]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[17]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[16]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[15]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[14]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[13]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[12]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[11]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[10]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[9]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[8]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[7]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[6]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[5]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[4]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[3]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[2]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[1]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu/x_reg[0]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu_control/out_alu_code_reg[3]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu_control/out_alu_code_reg[2]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu_control/out_alu_code_reg[1]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/u_alu_control/out_alu_code_reg[0]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[25]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[24]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[23]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[22]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[21]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[20]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[19]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[18]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[17]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[16]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[15]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[14]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[13]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[12]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[11]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[10]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[9]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[8]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[7]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[6]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[5]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[4]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[3]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[2]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[1]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_jump_dir_reg[0]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_wb_reg[1]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_ID/out_wb_reg[0]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_wb_reg[1]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_wb_reg[0]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_MEM/out_wb_reg[1]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_MEM/out_wb_reg[0]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[31]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[30]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[29]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[28]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[27]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[26]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[25]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[24]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[23]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[22]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[21]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[20]) is unused and will be removed from module top_pipe.
WARNING: [Synth 8-3332] Sequential element (u_EX/out_alu_reg[19]) is unused and will be removed from module top_pipe.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:13 . Memory (MB): peak = 1401.621 ; gain = 221.879 ; free physical = 131 ; free virtual = 5657
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:13 . Memory (MB): peak = 1401.621 ; gain = 221.879 ; free physical = 131 ; free virtual = 5656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:01:13 . Memory (MB): peak = 1401.621 ; gain = 221.879 ; free physical = 131 ; free virtual = 5656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 1401.621 ; gain = 221.879 ; free physical = 129 ; free virtual = 5654
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 1401.621 ; gain = 221.879 ; free physical = 129 ; free virtual = 5654
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 1401.621 ; gain = 221.879 ; free physical = 129 ; free virtual = 5654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 1401.621 ; gain = 221.879 ; free physical = 129 ; free virtual = 5654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 1401.621 ; gain = 221.879 ; free physical = 129 ; free virtual = 5654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 1401.621 ; gain = 221.879 ; free physical = 129 ; free virtual = 5654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 1401.621 ; gain = 221.879 ; free physical = 129 ; free virtual = 5654
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 556 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 1401.621 ; gain = 221.879 ; free physical = 129 ; free virtual = 5654
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 1401.629 ; gain = 221.879 ; free physical = 129 ; free virtual = 5654
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 176 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:01:18 . Memory (MB): peak = 1485.645 ; gain = 306.004 ; free physical = 161 ; free virtual = 5607
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/gustav/ArquiGustavoWolfmann/project_1/project_1.runs/synth_1/top_pipe.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_pipe_utilization_synth.rpt -pb top_pipe_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1509.656 ; gain = 0.000 ; free physical = 161 ; free virtual = 5607
INFO: [Common 17-206] Exiting Vivado at Mon Jul 30 15:33:13 2018...
