Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot jpeg_testbench_func_synth xil_defaultlib.jpeg_testbench xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] fifo_sim32 remains a black-box since it has no binding entity [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg/jpeg.srcs/sim_1/imports/vhdl/jpeg_testbench.vhd:147]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package std.textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.GND
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module xil_defaultlib.jpeg_YCbCr2RGB
Compiling module xil_defaultlib.jpeg_check_FF
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=4,READ_WID...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=9,READ_WID...
Compiling module xil_defaultlib.jpeg_checkff_fifo_fifo_generator...
Compiling module xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_...
Compiling module xil_defaultlib.jpeg_checkff_fifo_fifo_generator...
Compiling module xil_defaultlib.jpeg_checkff_fifo
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ADREG=0,ALUMO...
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.jpeg_dequant_multiplier_mult_gen...
Compiling module xil_defaultlib.jpeg_dequant_multiplier
Compiling module unisims_ver.SRL16E
Compiling module xil_defaultlib.jpeg_qt_sr_c_shift_ram_v8_0_xst_...
Compiling module xil_defaultlib.jpeg_qt_sr
Compiling module xil_defaultlib.jpeg_qt_sr_HD7
Compiling module xil_defaultlib.jpeg_qt_sr_HD5
Compiling module xil_defaultlib.jpeg_qt_sr_HD9
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.jpeg_dequantize
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.jpeg_dezigzag
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.jpeg_header
Compiling module unisims_ver.RAM64X1D
Compiling module xil_defaultlib.jpeg_ht_nr_of_symbols
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=4,READ_WID...
Compiling module xil_defaultlib.jpeg_ht_tables_blk_mem_gen_v1_1_...
Compiling module xil_defaultlib.jpeg_ht_tables
Compiling module xil_defaultlib.jpeg_huffman_input_sr
Compiling module xil_defaultlib.jpeg_huffman
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.jpeg_idct_core_12
Compiling module xil_defaultlib.jpeg_idct
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.jpeg_input_fifo_fifo_generator_v...
Compiling module xil_defaultlib.fifo_generator_v2_3_as_lib_jpeg_...
Compiling module xil_defaultlib.jpeg_input_fifo_fifo_generator_v...
Compiling module xil_defaultlib.jpeg_input_fifo
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer_HD11
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer_HD13
Compiling module xil_defaultlib.jpeg_upsampling_buffer_blk_mem_g...
Compiling module xil_defaultlib.jpeg_upsampling_buffer
Compiling module xil_defaultlib.jpeg_upsampling
Compiling module xil_defaultlib.jpeg
Compiling module xil_defaultlib.bindec__1
Compiling module xil_defaultlib.bindec
Compiling module xil_defaultlib.blk_mem_gen_mux__parameterized0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper
Compiling module xil_defaultlib.blk_mem_gen_prim_width
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr
Compiling module xil_defaultlib.blk_mem_gen_top
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.edge_detector_default
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized0
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.compare__1
Compiling module xil_defaultlib.compare__2
Compiling module xil_defaultlib.rd_status_flags_ss
Compiling module xil_defaultlib.rd_bin_cntr
Compiling module xil_defaultlib.rd_logic
Compiling module xil_defaultlib.compare__3
Compiling module xil_defaultlib.compare
Compiling module xil_defaultlib.wr_status_flags_ss
Compiling module xil_defaultlib.wr_bin_cntr
Compiling module xil_defaultlib.wr_logic
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.blk_mem_gen_prim_wrapper__parame...
Compiling module xil_defaultlib.blk_mem_gen_prim_width__paramete...
Compiling module xil_defaultlib.blk_mem_gen_generic_cstr__parame...
Compiling module xil_defaultlib.blk_mem_gen_top__parameterized1
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3_synth__parame...
Compiling module xil_defaultlib.blk_mem_gen_v8_3_3__parameterize...
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.fifo_generator_ramfifo
Compiling module xil_defaultlib.fifo_generator_top
Compiling module xil_defaultlib.fifo_generator_v13_1_1_synth
Compiling module xil_defaultlib.fifo_generator_v13_1_1
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.image_processor
Compiling architecture test of entity xil_defaultlib.jpeg_testbench
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot jpeg_testbench_func_synth
