**2-Input CMOS NAND Gate â€“ RTL to Layout using Yosys, Magic VLSI & NGSpice**

This repository contains the complete VLSI design flow for a 2-input CMOS NAND gate, covering RTL design, logic synthesis, custom layout, SPICE extraction, and transistor-level simulation.
The entire project is implemented using open-source EDA tools.

ğŸ“˜ Project Overview

This project demonstrates the following steps in a standard VLSI flow:

âœ” Writing Verilog RTL for a 2-input NAND gate

âœ” Synthesizing RTL to a gate-level netlist using Yosys

âœ” Designing the full-custom CMOS layout using Magic VLSI

âœ” Performing DRC, LVS, and parasitic extraction

âœ” Running transistor-level simulation using NGSpice

âœ” Validating correct NAND logic behavior

ğŸ“ Repository Structure
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ nand_gate.v              # RTL Verilog code
â”‚
â”œâ”€â”€ synth/
â”‚   â”œâ”€â”€ nand_gate_synth.v        # Gate-level synthesized netlist
â”‚
â”œâ”€â”€ layout/
â”‚   â”œâ”€â”€ nand_gate.mag            # Magic layout file
â”‚   â”œâ”€â”€ nand_gate.spice          # Extracted SPICE netlist
â”‚
â”œâ”€â”€ spice/
â”‚   â”œâ”€â”€ nand_gate.spice         # SPICE simulation file
â”‚
â””â”€â”€ README.md

 1. RTL Design (Verilog)

The NAND gate is implemented using a simple gate level Verilog description defining the logical function:

nand(out,a,b);

 2. Synthesis (Gate-Level)

The Verilog RTL is synthesized into a gate-level netlist, showing how the NAND logic is mapped into standard cells.
This netlist is stored in the synth/ directory.

ğŸ— 3. Custom Layout (Magic VLSI)

The NAND gate is implemented at the transistor level with:

PMOS transistors in parallel (pull-up network)

NMOS transistors in series (pull-down network)

The layout includes:

Active diffusion regions

Polysilicon gates

Metal interconnects

Contact/via placements

n-well and p-well regions

DRC and LVS checks ensure the physical layout matches the intended logic.

 4. SPICE Extraction & Simulation

The layout is extracted to a SPICE netlist, capturing:

Transistor dimensions

Node connectivity

Parasitic capacitances

Simulation is done using NGSpice to verify NAND operation, analyzing:

Input transitions

Output voltage response

Rise/fall times

Propagation delays

Visual Outputs:

images/
  nand_ngspice_simulation.png

ğŸ“ˆ Key Learning Outcomes

Understanding CMOS NAND transistor implementation

Building the connection between RTL, gate-level, and physical layout

Performing extraction and analyzing realistic electrical behavior

Applying open-source VLSI tools in a practical design flow

Strengthening fundamentals in digital IC design and custom layout

Tools Used

Yosys â€“ RTL synthesis

Magic VLSI â€“ Custom layout, DRC & LVS

NGSpice â€“ Transistor-level simulation

Ubuntu Linux â€“ Development and design environment

AUTHOR

VENKATESH DAMERA

VLSI & EMBEDDED ENTHUSIAST
