mainboard_cpu_usage_latency : 25
mainboard_cpu_usage_latency_80 : 25
mainboard_cpu_usage_latency_90 : 25
mainboard_cpu_usage_latency_99 : 25
mainboard_cpu_usage_latency_999 : 25
mainboard_cpu_usage_latency_9999 : 25
mainboard_cpu_usage_max_latency : 25
mainboard_mem_resident_usage_latency : 745513
mainboard_mem_resident_usage_latency_80 : 745648
mainboard_mem_resident_usage_latency_90 : 745648
mainboard_mem_resident_usage_latency_99 : 745648
mainboard_mem_resident_usage_latency_999 : 745648
mainboard_mem_resident_usage_latency_9999 : 745648
mainboard_mem_resident_usage_max_latency : 745648
mainboard_message_reader_apollo_canbus_chassis_cyber_latency : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_max_latency : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_max_latency : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_max_latency : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_cyber_max_latency : 0
mainboard_message_reader_apollo_localization_pose_proc_latency : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_proc_max_latency : 0
mainboard_message_reader_apollo_localization_pose_tran_latency : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_tran_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_proc_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_tran_max_latency : 0
mainboard_message_reader_apollo_planning_cyber_latency : 0
mainboard_message_reader_apollo_planning_cyber_latency_80 : 0
mainboard_message_reader_apollo_planning_cyber_latency_90 : 0
mainboard_message_reader_apollo_planning_cyber_latency_99 : 0
mainboard_message_reader_apollo_planning_cyber_latency_999 : 0
mainboard_message_reader_apollo_planning_cyber_latency_9999 : 0
mainboard_message_reader_apollo_planning_cyber_max_latency : 0
mainboard_message_reader_apollo_planning_proc_latency : 0
mainboard_message_reader_apollo_planning_proc_latency_80 : 0
mainboard_message_reader_apollo_planning_proc_latency_90 : 0
mainboard_message_reader_apollo_planning_proc_latency_99 : 0
mainboard_message_reader_apollo_planning_proc_latency_999 : 0
mainboard_message_reader_apollo_planning_proc_latency_9999 : 0
mainboard_message_reader_apollo_planning_proc_max_latency : 0
mainboard_message_reader_apollo_planning_tran_latency : 0
mainboard_message_reader_apollo_planning_tran_latency_80 : 0
mainboard_message_reader_apollo_planning_tran_latency_90 : 0
mainboard_message_reader_apollo_planning_tran_latency_99 : 0
mainboard_message_reader_apollo_planning_tran_latency_999 : 0
mainboard_message_reader_apollo_planning_tran_latency_9999 : 0
mainboard_message_reader_apollo_planning_tran_max_latency : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_80 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_90 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_99 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_999 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_9999 : 0
mainboard_planning_apollo_canbus_chassis_cyber_max_latency : 0
mainboard_planning_apollo_canbus_chassis_proc_latency : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_80 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_90 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_99 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_999 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_9999 : 0
mainboard_planning_apollo_canbus_chassis_proc_max_latency : 0
mainboard_planning_apollo_canbus_chassis_tran_latency : 44
mainboard_planning_apollo_canbus_chassis_tran_latency_80 : 85
mainboard_planning_apollo_canbus_chassis_tran_latency_90 : 99
mainboard_planning_apollo_canbus_chassis_tran_latency_99 : 114
mainboard_planning_apollo_canbus_chassis_tran_latency_999 : 174
mainboard_planning_apollo_canbus_chassis_tran_latency_9999 : 174
mainboard_planning_apollo_canbus_chassis_tran_max_latency : 174
mainboard_planning_apollo_control_interactive_cyber_latency : 242
mainboard_planning_apollo_control_interactive_cyber_latency_80 : 23
mainboard_planning_apollo_control_interactive_cyber_latency_90 : 1503
mainboard_planning_apollo_control_interactive_cyber_latency_99 : 1672
mainboard_planning_apollo_control_interactive_cyber_latency_999 : 1803
mainboard_planning_apollo_control_interactive_cyber_latency_9999 : 1803
mainboard_planning_apollo_control_interactive_cyber_max_latency : 1803
mainboard_planning_apollo_control_interactive_proc_latency : 6
mainboard_planning_apollo_control_interactive_proc_latency_80 : 2
mainboard_planning_apollo_control_interactive_proc_latency_90 : 3
mainboard_planning_apollo_control_interactive_proc_latency_99 : 152
mainboard_planning_apollo_control_interactive_proc_latency_999 : 281
mainboard_planning_apollo_control_interactive_proc_latency_9999 : 281
mainboard_planning_apollo_control_interactive_proc_max_latency : 281
mainboard_planning_apollo_control_interactive_tran_latency : 57
mainboard_planning_apollo_control_interactive_tran_latency_80 : 88
mainboard_planning_apollo_control_interactive_tran_latency_90 : 100
mainboard_planning_apollo_control_interactive_tran_latency_99 : 113
mainboard_planning_apollo_control_interactive_tran_latency_999 : 291
mainboard_planning_apollo_control_interactive_tran_latency_9999 : 291
mainboard_planning_apollo_control_interactive_tran_max_latency : 291
mainboard_planning_apollo_localization_pose_cyber_latency : 0
mainboard_planning_apollo_localization_pose_cyber_latency_80 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_90 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_99 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_999 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_9999 : 0
mainboard_planning_apollo_localization_pose_cyber_max_latency : 0
mainboard_planning_apollo_localization_pose_proc_latency : 0
mainboard_planning_apollo_localization_pose_proc_latency_80 : 0
mainboard_planning_apollo_localization_pose_proc_latency_90 : 0
mainboard_planning_apollo_localization_pose_proc_latency_99 : 0
mainboard_planning_apollo_localization_pose_proc_latency_999 : 0
mainboard_planning_apollo_localization_pose_proc_latency_9999 : 0
mainboard_planning_apollo_localization_pose_proc_max_latency : 0
mainboard_planning_apollo_localization_pose_tran_latency : 48
mainboard_planning_apollo_localization_pose_tran_latency_80 : 90
mainboard_planning_apollo_localization_pose_tran_latency_90 : 103
mainboard_planning_apollo_localization_pose_tran_latency_99 : 124
mainboard_planning_apollo_localization_pose_tran_latency_999 : 262
mainboard_planning_apollo_localization_pose_tran_latency_9999 : 262
mainboard_planning_apollo_localization_pose_tran_max_latency : 262
mainboard_planning_apollo_perception_traffic_light_cyber_latency : 95
mainboard_planning_apollo_perception_traffic_light_cyber_latency_80 : 20
mainboard_planning_apollo_perception_traffic_light_cyber_latency_90 : 30
mainboard_planning_apollo_perception_traffic_light_cyber_latency_99 : 1676
mainboard_planning_apollo_perception_traffic_light_cyber_latency_999 : 1676
mainboard_planning_apollo_perception_traffic_light_cyber_latency_9999 : 1676
mainboard_planning_apollo_perception_traffic_light_cyber_max_latency : 2041
mainboard_planning_apollo_perception_traffic_light_proc_latency : 6
mainboard_planning_apollo_perception_traffic_light_proc_latency_80 : 5
mainboard_planning_apollo_perception_traffic_light_proc_latency_90 : 6
mainboard_planning_apollo_perception_traffic_light_proc_latency_99 : 214
mainboard_planning_apollo_perception_traffic_light_proc_latency_999 : 214
mainboard_planning_apollo_perception_traffic_light_proc_latency_9999 : 214
mainboard_planning_apollo_perception_traffic_light_proc_max_latency : 214
mainboard_planning_apollo_perception_traffic_light_tran_latency : 67
mainboard_planning_apollo_perception_traffic_light_tran_latency_80 : 103
mainboard_planning_apollo_perception_traffic_light_tran_latency_90 : 109
mainboard_planning_apollo_perception_traffic_light_tran_latency_99 : 172
mainboard_planning_apollo_perception_traffic_light_tran_latency_999 : 172
mainboard_planning_apollo_perception_traffic_light_tran_latency_9999 : 172
mainboard_planning_apollo_perception_traffic_light_tran_max_latency : 172
mainboard_planning_apollo_planning_command_cyber_latency : 0
mainboard_planning_apollo_planning_command_cyber_latency_80 : 0
mainboard_planning_apollo_planning_command_cyber_latency_90 : 0
mainboard_planning_apollo_planning_command_cyber_latency_99 : 0
mainboard_planning_apollo_planning_command_cyber_latency_999 : 0
mainboard_planning_apollo_planning_command_cyber_latency_9999 : 0
mainboard_planning_apollo_planning_command_cyber_max_latency : 0
mainboard_planning_apollo_planning_command_proc_latency : 0
mainboard_planning_apollo_planning_command_proc_latency_80 : 0
mainboard_planning_apollo_planning_command_proc_latency_90 : 0
mainboard_planning_apollo_planning_command_proc_latency_99 : 0
mainboard_planning_apollo_planning_command_proc_latency_999 : 0
mainboard_planning_apollo_planning_command_proc_latency_9999 : 0
mainboard_planning_apollo_planning_command_proc_max_latency : 0
mainboard_planning_apollo_planning_command_tran_latency : 0
mainboard_planning_apollo_planning_command_tran_latency_80 : 0
mainboard_planning_apollo_planning_command_tran_latency_90 : 0
mainboard_planning_apollo_planning_command_tran_latency_99 : 0
mainboard_planning_apollo_planning_command_tran_latency_999 : 0
mainboard_planning_apollo_planning_command_tran_latency_9999 : 0
mainboard_planning_apollo_planning_command_tran_max_latency : 0
mainboard_planning_apollo_planning_pad_cyber_latency : 0
mainboard_planning_apollo_planning_pad_cyber_latency_80 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_90 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_99 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_999 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_9999 : 0
mainboard_planning_apollo_planning_pad_cyber_max_latency : 0
mainboard_planning_apollo_planning_pad_proc_latency : 0
mainboard_planning_apollo_planning_pad_proc_latency_80 : 0
mainboard_planning_apollo_planning_pad_proc_latency_90 : 0
mainboard_planning_apollo_planning_pad_proc_latency_99 : 0
mainboard_planning_apollo_planning_pad_proc_latency_999 : 0
mainboard_planning_apollo_planning_pad_proc_latency_9999 : 0
mainboard_planning_apollo_planning_pad_proc_max_latency : 0
mainboard_planning_apollo_planning_pad_tran_latency : 0
mainboard_planning_apollo_planning_pad_tran_latency_80 : 0
mainboard_planning_apollo_planning_pad_tran_latency_90 : 0
mainboard_planning_apollo_planning_pad_tran_latency_99 : 0
mainboard_planning_apollo_planning_pad_tran_latency_999 : 0
mainboard_planning_apollo_planning_pad_tran_latency_9999 : 0
mainboard_planning_apollo_planning_pad_tran_max_latency : 0
mainboard_planning_apollo_prediction_cyber_latency : 22
mainboard_planning_apollo_prediction_cyber_latency_80 : 24
mainboard_planning_apollo_prediction_cyber_latency_90 : 30
mainboard_planning_apollo_prediction_cyber_latency_99 : 79
mainboard_planning_apollo_prediction_cyber_latency_999 : 79
mainboard_planning_apollo_prediction_cyber_latency_9999 : 79
mainboard_planning_apollo_prediction_cyber_max_latency : 79
mainboard_planning_apollo_prediction_proc_latency : 17569
mainboard_planning_apollo_prediction_proc_latency_80 : 21532
mainboard_planning_apollo_prediction_proc_latency_90 : 25499
mainboard_planning_apollo_prediction_proc_latency_99 : 40585
mainboard_planning_apollo_prediction_proc_latency_999 : 40585
mainboard_planning_apollo_prediction_proc_latency_9999 : 40585
mainboard_planning_apollo_prediction_proc_max_latency : 40585
mainboard_planning_apollo_prediction_tran_latency : 70
mainboard_planning_apollo_prediction_tran_latency_80 : 98
mainboard_planning_apollo_prediction_tran_latency_90 : 107
mainboard_planning_apollo_prediction_tran_latency_99 : 169
mainboard_planning_apollo_prediction_tran_latency_999 : 169
mainboard_planning_apollo_prediction_tran_latency_9999 : 169
mainboard_planning_apollo_prediction_tran_max_latency : 169
mainboard_planning_apollo_storytelling_cyber_latency : 0
mainboard_planning_apollo_storytelling_cyber_latency_80 : 0
mainboard_planning_apollo_storytelling_cyber_latency_90 : 0
mainboard_planning_apollo_storytelling_cyber_latency_99 : 0
mainboard_planning_apollo_storytelling_cyber_latency_999 : 0
mainboard_planning_apollo_storytelling_cyber_latency_9999 : 0
mainboard_planning_apollo_storytelling_cyber_max_latency : 0
mainboard_planning_apollo_storytelling_proc_latency : 0
mainboard_planning_apollo_storytelling_proc_latency_80 : 0
mainboard_planning_apollo_storytelling_proc_latency_90 : 0
mainboard_planning_apollo_storytelling_proc_latency_99 : 0
mainboard_planning_apollo_storytelling_proc_latency_999 : 0
mainboard_planning_apollo_storytelling_proc_latency_9999 : 0
mainboard_planning_apollo_storytelling_proc_max_latency : 0
mainboard_planning_apollo_storytelling_tran_latency : 0
mainboard_planning_apollo_storytelling_tran_latency_80 : 0
mainboard_planning_apollo_storytelling_tran_latency_90 : 0
mainboard_planning_apollo_storytelling_tran_latency_99 : 0
mainboard_planning_apollo_storytelling_tran_latency_999 : 0
mainboard_planning_apollo_storytelling_tran_latency_9999 : 0
mainboard_planning_apollo_storytelling_tran_max_latency : 0
