module wideexpr_00970(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 4'sb0110;
  assign y1 = ((ctrl[7]?$unsigned(s3):(ctrl[6]?({1{$signed({{u7,(ctrl[1]?s1:s2)},-(+(2'sb11)),$signed((ctrl[6]?u1:s3))})}})>>($signed(((-((ctrl[7]?s4:s6)))<<<((2'sb00)^(6'sb010101)))>>(5'sb10011))):u7)))>>(s1);
  assign y2 = $signed((s5)|(5'sb01111));
  assign y3 = (u1)^~(u4);
  assign y4 = 3'sb011;
  assign y5 = (((((-(s6))<<<((5'sb00101)<<<(u3)))&((s3)|((ctrl[7]?2'sb11:s2))))^~((5'sb11110)-(-(-(3'sb101)))))-($signed(s0)))>>(5'sb01111);
  assign y6 = ((ctrl[6]?+((ctrl[0]?-(4'sb1011):(6'sb101000)>>(5'sb01100))):2'sb10))+((((s0)|(-(6'sb110110)))+(($signed(u6))^~((s2)|(5'sb11101))))<<((($signed(4'sb0101))>>((s6)==(u2)))<((-(3'b000))<<(^(2'b10)))));
  assign y7 = ((ctrl[3]?s1:1'sb0))^~((+((ctrl[5]?-(s4):1'sb1)))<<<((s7)>>>((-(s4))&(+(1'sb1)))));
endmodule
