Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Thu Jan 20 16:38:27 2022
| Host             : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.496        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.346        |
| Device Static (W)        | 0.149        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.011 |       10 |       --- |             --- |
| Slice Logic             |     0.004 |      989 |       --- |             --- |
|   LUT as Logic          |     0.004 |      354 |    133800 |            0.26 |
|   Register              |    <0.001 |      460 |    267600 |            0.17 |
|   CARRY4                |    <0.001 |       34 |     33450 |            0.10 |
|   Others                |     0.000 |       39 |       --- |             --- |
|   LUT as Shift Register |     0.000 |        7 |     46200 |            0.02 |
| Signals                 |     0.008 |      816 |       --- |             --- |
| Block RAM               |     0.118 |       34 |       365 |            9.32 |
| MMCM                    |     0.093 |        1 |        10 |           10.00 |
| I/O                     |     0.004 |       11 |       400 |            2.75 |
| GTP                     |     0.107 |        1 |       --- |             --- |
| Static Power            |     0.149 |          |           |                 |
| Total                   |     0.496 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.185 |       0.154 |      0.032 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.083 |       0.052 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.011 |       0.010 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.049 |       0.046 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.039 |       0.034 |      0.005 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------+
| Clock                                                                                     | Domain                                                                          | Constraint (ns) |
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------+
| DRP_CLK_IN_P                                                                              | DRP_CLK_IN_P                                                                    |            10.0 |
| GTP_CLK_P                                                                                 | GTP_CLK_P                                                                       |             4.2 |
| TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/gtpe2_i/TXOUTCLK | TX/DAPHNE_TX_support_i/inst/DAPHNE_TX_init_i/DAPHNE_TX_i/gt0_DAPHNE_TX_i/CLK_IN |             4.2 |
| clkfbout                                                                                  | TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkfbout          |             4.2 |
| clkout0                                                                                   | TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0           |             8.3 |
| clkout1                                                                                   | TX/DAPHNE_TX_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1           |             4.2 |
+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| top                     |     0.346 |
|   CRC                   |     0.003 |
|   FIFO34                |     0.126 |
|   FMSC                  |     0.003 |
|   PRBS_DATA             |     0.001 |
|   TX                    |     0.210 |
|     DAPHNE_TX_support_i |     0.208 |
|       inst              |     0.208 |
+-------------------------+-----------+


