#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Mon Nov 23 15:34:46 2015
# Process ID: 20712
# Log file: /home/student/tjp79/classes/ece5775/audio_lab/vivado.log
# Journal file: /home/student/tjp79/classes/ece5775/audio_lab/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/student/tjp79/classes/ece5775/audio_lab/audio/audio.xpr
set_property ip_repo_paths  {/home/student/tjp79/classes/ece5775/audio_lab/ip_repo /home/student/tjp79/classes/ece5775/audio_lab/fir.prj/solution1/impl/ip} [current_fileset]
update_ip_catalog
open_bd_design {/home/student/tjp79/classes/ece5775/audio_lab/audio/audio.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fir:1.0 fir_0
endgroup
set_property name fir [get_bd_cells fir_0]
set_property name fir_left [get_bd_cells fir]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:fir:1.0 fir_0
endgroup
set_property name fir_right [get_bd_cells fir_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fir_left/s_axi_fir_io]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins fir_right/s_axi_fir_io]
save_bd_design
