vendor_name = ModelSim
source_file = 1, C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula2/PEnc4_2.vhd
source_file = 1, C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula2/PEnc4_2.vwf
source_file = 1, C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula2/PEnc4_2Demo.bdf
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/marci/Desktop/Universidade/1Ano/2semestre/LSD/Praticas/Aula2/db/PEnc4_2Demo.cbx.xml
design_name = hard_block
design_name = PEnc4_2Demo
instance = comp, \LEDR~output\, LEDR~output, PEnc4_2Demo, 1
instance = comp, \LEDR1~output\, LEDR1~output, PEnc4_2Demo, 1
instance = comp, \LEDR0~output\, LEDR0~output, PEnc4_2Demo, 1
instance = comp, \SW[2]~input\, SW[2]~input, PEnc4_2Demo, 1
instance = comp, \SW[1]~input\, SW[1]~input, PEnc4_2Demo, 1
instance = comp, \SW[3]~input\, SW[3]~input, PEnc4_2Demo, 1
instance = comp, \SW[0]~input\, SW[0]~input, PEnc4_2Demo, 1
instance = comp, \inst|Equal0~0\, inst|Equal0~0, PEnc4_2Demo, 1
